{
  "Top": "distFloat",
  "RtlTop": "distFloat",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7vx485t",
    "Package": "-ffg1157",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "x1": {
      "index": "0",
      "type": {
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "x1"
      }
    },
    "y1": {
      "index": "1",
      "type": {
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "y1"
      }
    },
    "x2": {
      "index": "2",
      "type": {
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "x2"
      }
    },
    "y2": {
      "index": "3",
      "type": {
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "y2"
      }
    }
  },
  "Return": {
    "dataType": "double",
    "dataWidth": "64",
    "interfaceRef": "ap_return"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "69",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "distFloat",
    "Version": "1.0",
    "DisplayName": "Distfloat",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/math.cpp"],
    "Vhdl": [
      "impl\/vhdl\/distFloat_dadd_64Aem.vhd",
      "impl\/vhdl\/distFloat_dsqrt_6Bew.vhd",
      "impl\/vhdl\/distFloat_fpext_3zec.vhd",
      "impl\/vhdl\/distFloat_fsub_32yd2.vhd",
      "impl\/vhdl\/distFloat_mac_mulxdS.vhd",
      "impl\/vhdl\/distFloat_mul_54sncg.vhd",
      "impl\/vhdl\/distFloat_mul_71nocq.vhd",
      "impl\/vhdl\/distFloat_mul_72nwdI.vhd",
      "impl\/vhdl\/distFloat_mul_73npcA.vhd",
      "impl\/vhdl\/distFloat_mul_77nudo.vhd",
      "impl\/vhdl\/distFloat_mul_80nvdy.vhd",
      "impl\/vhdl\/distFloat_mul_82ntde.vhd",
      "impl\/vhdl\/distFloat_mul_83nqcK.vhd",
      "impl\/vhdl\/distFloat_mul_87nsc4.vhd",
      "impl\/vhdl\/distFloat_mul_92nrcU.vhd",
      "impl\/vhdl\/pow_generic_doublbkb.vhd",
      "impl\/vhdl\/pow_generic_doublcud.vhd",
      "impl\/vhdl\/pow_generic_doubldEe.vhd",
      "impl\/vhdl\/pow_generic_double_s.vhd",
      "impl\/vhdl\/pow_generic_doubleOg.vhd",
      "impl\/vhdl\/pow_generic_doublfYi.vhd",
      "impl\/vhdl\/pow_generic_doublg8j.vhd",
      "impl\/vhdl\/pow_generic_doublhbi.vhd",
      "impl\/vhdl\/pow_generic_doublibs.vhd",
      "impl\/vhdl\/pow_generic_doubljbC.vhd",
      "impl\/vhdl\/pow_generic_doublkbM.vhd",
      "impl\/vhdl\/pow_generic_doubllbW.vhd",
      "impl\/vhdl\/pow_generic_doublmb6.vhd",
      "impl\/vhdl\/distFloat.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/distFloat_dadd_64Aem.v",
      "impl\/verilog\/distFloat_dsqrt_6Bew.v",
      "impl\/verilog\/distFloat_fpext_3zec.v",
      "impl\/verilog\/distFloat_fsub_32yd2.v",
      "impl\/verilog\/distFloat_mac_mulxdS.v",
      "impl\/verilog\/distFloat_mul_54sncg.v",
      "impl\/verilog\/distFloat_mul_71nocq.v",
      "impl\/verilog\/distFloat_mul_72nwdI.v",
      "impl\/verilog\/distFloat_mul_73npcA.v",
      "impl\/verilog\/distFloat_mul_77nudo.v",
      "impl\/verilog\/distFloat_mul_80nvdy.v",
      "impl\/verilog\/distFloat_mul_82ntde.v",
      "impl\/verilog\/distFloat_mul_83nqcK.v",
      "impl\/verilog\/distFloat_mul_87nsc4.v",
      "impl\/verilog\/distFloat_mul_92nrcU.v",
      "impl\/verilog\/pow_generic_doublbkb.v",
      "impl\/verilog\/pow_generic_doublbkb_rom.dat",
      "impl\/verilog\/pow_generic_doublcud.v",
      "impl\/verilog\/pow_generic_doublcud_rom.dat",
      "impl\/verilog\/pow_generic_doubldEe.v",
      "impl\/verilog\/pow_generic_doubldEe_rom.dat",
      "impl\/verilog\/pow_generic_double_s.v",
      "impl\/verilog\/pow_generic_doubleOg.v",
      "impl\/verilog\/pow_generic_doubleOg_rom.dat",
      "impl\/verilog\/pow_generic_doublfYi.v",
      "impl\/verilog\/pow_generic_doublfYi_rom.dat",
      "impl\/verilog\/pow_generic_doublg8j.v",
      "impl\/verilog\/pow_generic_doublg8j_rom.dat",
      "impl\/verilog\/pow_generic_doublhbi.v",
      "impl\/verilog\/pow_generic_doublhbi_rom.dat",
      "impl\/verilog\/pow_generic_doublibs.v",
      "impl\/verilog\/pow_generic_doublibs_rom.dat",
      "impl\/verilog\/pow_generic_doubljbC.v",
      "impl\/verilog\/pow_generic_doubljbC_rom.dat",
      "impl\/verilog\/pow_generic_doublkbM.v",
      "impl\/verilog\/pow_generic_doublkbM_rom.dat",
      "impl\/verilog\/pow_generic_doubllbW.v",
      "impl\/verilog\/pow_generic_doubllbW_rom.dat",
      "impl\/verilog\/pow_generic_doublmb6.v",
      "impl\/verilog\/pow_generic_doublmb6_rom.dat",
      "impl\/verilog\/distFloat.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/distFloat_ap_dadd_3_full_dsp_64_ip.tcl",
      "impl\/misc\/distFloat_ap_dsqrt_19_no_dsp_64_ip.tcl",
      "impl\/misc\/distFloat_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/distFloat_ap_fsub_2_full_dsp_32_ip.tcl"
    ],
    "DesignXml": "E:\/Vivado\/Math\/Math\/solution2\/.autopilot\/db\/distFloat.design.xml",
    "DebugDir": "E:\/Vivado\/Math\/Math\/solution2\/.debug",
    "ProtoInst": ["E:\/Vivado\/Math\/Math\/solution2\/.debug\/distFloat.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "distFloat_ap_dadd_3_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name distFloat_ap_dadd_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "distFloat_ap_dsqrt_19_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 19 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name distFloat_ap_dsqrt_19_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "distFloat_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name distFloat_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "distFloat_ap_fsub_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name distFloat_ap_fsub_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }},
      "bundle_name": "ap_return",
      "bundle_role": "default"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "x1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "x1",
      "bundle_role": "default"
    },
    "x2": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "x2",
      "bundle_role": "default"
    },
    "y1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "y1",
      "bundle_role": "default"
    },
    "y2": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "y2",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "64"
    },
    "x1": {
      "dir": "in",
      "width": "32"
    },
    "y1": {
      "dir": "in",
      "width": "32"
    },
    "x2": {
      "dir": "in",
      "width": "32"
    },
    "y2": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "distFloat",
      "Instances": [
        {
          "ModuleName": "pow_generic_double_s",
          "InstanceName": "grp_pow_generic_double_s_fu_70"
        },
        {
          "ModuleName": "pow_generic_double_s",
          "InstanceName": "grp_pow_generic_double_s_fu_99"
        }
      ]
    },
    "Info": {
      "pow_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "distFloat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "pow_generic_double_s": {
        "Latency": {
          "LatencyBest": "37",
          "LatencyAvg": "37",
          "LatencyWorst": "37",
          "PipelineII": "1",
          "PipelineDepth": "38",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.576"
        },
        "Area": {
          "BRAM_18K": "48",
          "DSP48E": "70",
          "FF": "11744",
          "LUT": "7113",
          "URAM": "0"
        }
      },
      "distFloat": {
        "Latency": {
          "LatencyBest": "69",
          "LatencyAvg": "69",
          "LatencyWorst": "69",
          "PipelineII": "70",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Area": {
          "BRAM_18K": "96",
          "DSP48E": "147",
          "FF": "26346",
          "LUT": "17949",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "distFloat",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-05-19 11:04:49 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
