/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [28:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [16:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [14:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_31z;
  wire [7:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire [13:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire [13:0] celloutsig_0_62z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [10:0] celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire [27:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [13:0] celloutsig_1_3z;
  wire [28:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = !(celloutsig_0_12z ? celloutsig_0_10z : celloutsig_0_10z);
  assign celloutsig_0_0z = ~in_data[86];
  assign celloutsig_1_1z = ~in_data[129];
  assign celloutsig_1_6z = ~celloutsig_1_2z;
  assign celloutsig_0_27z = ~celloutsig_0_23z;
  assign celloutsig_0_12z = celloutsig_0_11z ^ celloutsig_0_9z[7];
  assign celloutsig_0_52z = ~(celloutsig_0_31z[5] ^ celloutsig_0_0z);
  assign celloutsig_0_7z = ~(in_data[78] ^ celloutsig_0_3z);
  assign celloutsig_0_19z = ~(celloutsig_0_17z ^ celloutsig_0_4z);
  assign celloutsig_0_25z = ~(celloutsig_0_21z ^ celloutsig_0_22z[11]);
  assign celloutsig_0_28z = ~(celloutsig_0_14z[4] ^ celloutsig_0_5z[1]);
  assign celloutsig_0_13z = { celloutsig_0_6z[6:5], celloutsig_0_12z } / { 1'h1, celloutsig_0_8z[6:5] };
  assign celloutsig_0_20z = { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_16z } / { 1'h1, in_data[15:14] };
  assign celloutsig_0_33z = { celloutsig_0_15z, celloutsig_0_24z } / { 1'h1, celloutsig_0_9z[11:6], celloutsig_0_11z };
  assign celloutsig_0_62z = { celloutsig_0_51z[13:6], celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_60z, celloutsig_0_24z, celloutsig_0_39z, celloutsig_0_1z } / { 1'h1, celloutsig_0_18z[11:0], celloutsig_0_52z };
  assign celloutsig_1_18z = in_data[135:132] / { 1'h1, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_0_22z = { in_data[64:59], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_6z } / { 1'h1, celloutsig_0_15z[5:2], celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_16z };
  assign celloutsig_0_60z = { celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_4z } == celloutsig_0_36z[4:2];
  assign celloutsig_0_21z = celloutsig_0_14z[5:1] == { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_23z = { celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_1z } == celloutsig_0_22z[11:3];
  assign celloutsig_0_61z = { celloutsig_0_36z[3:1], celloutsig_0_1z, celloutsig_0_7z } === celloutsig_0_40z[14:10];
  assign celloutsig_1_2z = { celloutsig_1_0z[25:17], celloutsig_1_1z, celloutsig_1_0z } === in_data[141:104];
  assign celloutsig_1_5z = { celloutsig_1_4z[13:7], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } === celloutsig_1_3z;
  assign celloutsig_0_10z = { celloutsig_0_5z[4], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z } === { celloutsig_0_9z[11:9], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_3z = in_data[12:6] === { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_4z = { in_data[74:71], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z } <= in_data[17:11];
  assign celloutsig_1_11z = { celloutsig_1_0z[24], celloutsig_1_8z, celloutsig_1_8z } <= { celloutsig_1_7z[9], celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_1_10z = ! { celloutsig_1_7z[9:4], celloutsig_1_9z };
  assign celloutsig_0_11z = ! { celloutsig_0_9z[8:5], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_6z = { in_data[43:37], celloutsig_0_4z } * { in_data[84:78], celloutsig_0_2z };
  assign celloutsig_1_4z = in_data[179:151] * { celloutsig_1_3z[7], celloutsig_1_0z };
  assign celloutsig_0_14z = celloutsig_0_5z[1] ? celloutsig_0_8z[5:0] : { celloutsig_0_6z[4], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_31z = celloutsig_0_19z ? { celloutsig_0_14z[4:0], 1'h1 } : { celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_13z };
  assign celloutsig_1_8z = celloutsig_1_4z[24:3] !== celloutsig_1_4z[21:0];
  assign celloutsig_1_9z = celloutsig_1_0z[25:22] !== celloutsig_1_3z[7:4];
  assign celloutsig_1_17z = celloutsig_1_0z[22:14] !== celloutsig_1_7z[8:0];
  assign celloutsig_0_2z = celloutsig_0_1z !== in_data[58];
  assign celloutsig_0_35z = & { celloutsig_0_23z, celloutsig_0_18z[14:12], celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_39z = & { celloutsig_0_29z[8:7], celloutsig_0_27z };
  assign celloutsig_0_1z = & { in_data[45:41], celloutsig_0_0z };
  assign celloutsig_0_16z = ^ { celloutsig_0_14z[5:4], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_24z = ^ celloutsig_0_22z[15:8];
  assign celloutsig_0_40z = { celloutsig_0_9z[6:4], celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_10z } << { celloutsig_0_33z[6:5], celloutsig_0_35z, celloutsig_0_33z, celloutsig_0_28z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_21z };
  assign celloutsig_0_36z = celloutsig_0_9z[12:8] >> { celloutsig_0_33z[6], celloutsig_0_24z, celloutsig_0_13z };
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z } >> { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[190:163] >> in_data[147:120];
  assign celloutsig_0_18z = { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_10z } >> { celloutsig_0_5z[3], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_7z = celloutsig_1_3z - { celloutsig_1_3z[13:2], celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_15z = { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_10z } - { celloutsig_0_13z[1], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_51z = { celloutsig_0_15z[5:0], celloutsig_0_33z } ~^ { celloutsig_0_29z[14:5], celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_1_19z = { in_data[142:132], celloutsig_1_17z } ^ { celloutsig_1_7z[13:3], celloutsig_1_5z };
  assign celloutsig_0_9z = { in_data[36:32], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z } ^ in_data[41:26];
  assign celloutsig_0_29z = { celloutsig_0_18z[19:10], celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_20z } ^ in_data[49:35];
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 14'h0000;
    else if (!clkin_data[32]) celloutsig_1_3z = in_data[149:136];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_8z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_8z = in_data[78:68];
  assign { out_data[131:128], out_data[107:96], out_data[32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
