

================================================================
== Vitis HLS Report for 'test_scalaire'
================================================================
* Date:           Thu Dec 30 15:01:43 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        mk1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1558|     1558|  15.580 us|  15.580 us|  1559|  1559|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_test_scalaire_Pipeline_VITIS_LOOP_14_1_fu_126  |test_scalaire_Pipeline_VITIS_LOOP_14_1  |     1543|     1543|  15.430 us|  15.430 us|  1543|  1543|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |       12|   5|   2213|   2823|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    390|    -|
|Register         |        -|   -|    107|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       12|   5|   2320|   3215|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       10|   6|      6|     18|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |bus_A_m_axi_U                                      |bus_A_m_axi                             |        4|   0|  512|  580|    0|
    |bus_B_m_axi_U                                      |bus_B_m_axi                             |        4|   0|  512|  580|    0|
    |bus_res_m_axi_U                                    |bus_res_m_axi                           |        4|   0|  512|  580|    0|
    |control_s_axi_U                                    |control_s_axi                           |        0|   0|  150|  232|    0|
    |grp_test_scalaire_Pipeline_VITIS_LOOP_14_1_fu_126  |test_scalaire_Pipeline_VITIS_LOOP_14_1  |        0|   5|  527|  851|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                        |       12|   5| 2213| 2823|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_io  |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  81|         17|    1|         17|
    |bus_A_ARADDR      |  14|          3|   32|         96|
    |bus_A_ARBURST     |   9|          2|    2|          4|
    |bus_A_ARCACHE     |   9|          2|    4|          8|
    |bus_A_ARID        |   9|          2|    1|          2|
    |bus_A_ARLEN       |  14|          3|   32|         96|
    |bus_A_ARLOCK      |   9|          2|    2|          4|
    |bus_A_ARPROT      |   9|          2|    3|          6|
    |bus_A_ARQOS       |   9|          2|    4|          8|
    |bus_A_ARREGION    |   9|          2|    4|          8|
    |bus_A_ARSIZE      |   9|          2|    3|          6|
    |bus_A_ARUSER      |   9|          2|    1|          2|
    |bus_A_ARVALID     |  14|          3|    1|          3|
    |bus_A_RREADY      |   9|          2|    1|          2|
    |bus_A_blk_n_AR    |   9|          2|    1|          2|
    |bus_B_ARADDR      |  14|          3|   32|         96|
    |bus_B_ARBURST     |   9|          2|    2|          4|
    |bus_B_ARCACHE     |   9|          2|    4|          8|
    |bus_B_ARID        |   9|          2|    1|          2|
    |bus_B_ARLEN       |  14|          3|   32|         96|
    |bus_B_ARLOCK      |   9|          2|    2|          4|
    |bus_B_ARPROT      |   9|          2|    3|          6|
    |bus_B_ARQOS       |   9|          2|    4|          8|
    |bus_B_ARREGION    |   9|          2|    4|          8|
    |bus_B_ARSIZE      |   9|          2|    3|          6|
    |bus_B_ARUSER      |   9|          2|    1|          2|
    |bus_B_ARVALID     |  14|          3|    1|          3|
    |bus_B_RREADY      |   9|          2|    1|          2|
    |bus_B_blk_n_AR    |   9|          2|    1|          2|
    |bus_res_blk_n_AW  |   9|          2|    1|          2|
    |bus_res_blk_n_B   |   9|          2|    1|          2|
    |bus_res_blk_n_W   |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 390|         85|  186|        517|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |  16|   0|   16|          0|
    |grp_test_scalaire_Pipeline_VITIS_LOOP_14_1_fu_126_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln14_1_reg_217                                            |  30|   0|   30|          0|
    |trunc_ln1_reg_223                                               |  30|   0|   30|          0|
    |trunc_ln_reg_211                                                |  30|   0|   30|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 107|   0|  107|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR    |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_WVALID    |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY    |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA     |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB     |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR    |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_RVALID    |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY    |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA     |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP     |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID    |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY    |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP     |  out|    2|       s_axi|        control|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|  test_scalaire|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|  test_scalaire|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|  test_scalaire|  return value|
|m_axi_bus_A_AWVALID     |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWREADY     |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWADDR      |  out|   32|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWID        |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWLEN       |  out|    8|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWSIZE      |  out|    3|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWBURST     |  out|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWLOCK      |  out|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWCACHE     |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWPROT      |  out|    3|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWQOS       |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWREGION    |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWUSER      |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WVALID      |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WREADY      |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WDATA       |  out|   32|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WSTRB       |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WLAST       |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WID         |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WUSER       |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARVALID     |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARREADY     |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARADDR      |  out|   32|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARID        |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARLEN       |  out|    8|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARSIZE      |  out|    3|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARBURST     |  out|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARLOCK      |  out|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARCACHE     |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARPROT      |  out|    3|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARQOS       |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARREGION    |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARUSER      |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RVALID      |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RREADY      |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RDATA       |   in|   32|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RLAST       |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RID         |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RUSER       |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RRESP       |   in|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_BVALID      |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_BREADY      |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_BRESP       |   in|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_BID         |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_BUSER       |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_B_AWVALID     |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWREADY     |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWADDR      |  out|   32|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWID        |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWLEN       |  out|    8|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWSIZE      |  out|    3|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWBURST     |  out|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWLOCK      |  out|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWCACHE     |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWPROT      |  out|    3|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWQOS       |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWREGION    |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWUSER      |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WVALID      |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WREADY      |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WDATA       |  out|   32|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WSTRB       |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WLAST       |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WID         |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WUSER       |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARVALID     |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARREADY     |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARADDR      |  out|   32|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARID        |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARLEN       |  out|    8|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARSIZE      |  out|    3|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARBURST     |  out|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARLOCK      |  out|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARCACHE     |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARPROT      |  out|    3|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARQOS       |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARREGION    |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARUSER      |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RVALID      |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RREADY      |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RDATA       |   in|   32|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RLAST       |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RID         |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RUSER       |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RRESP       |   in|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_BVALID      |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_BREADY      |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_BRESP       |   in|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_BID         |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_BUSER       |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_res_AWVALID   |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWREADY   |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWADDR    |  out|   32|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWID      |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWLEN     |  out|    8|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWSIZE    |  out|    3|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWBURST   |  out|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWLOCK    |  out|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWCACHE   |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWPROT    |  out|    3|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWQOS     |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWREGION  |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWUSER    |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WVALID    |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WREADY    |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WDATA     |  out|   32|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WSTRB     |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WLAST     |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WID       |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WUSER     |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARVALID   |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARREADY   |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARADDR    |  out|   32|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARID      |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARLEN     |  out|    8|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARSIZE    |  out|    3|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARBURST   |  out|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARLOCK    |  out|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARCACHE   |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARPROT    |  out|    3|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARQOS     |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARREGION  |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARUSER    |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RVALID    |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RREADY    |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RDATA     |   in|   32|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RLAST     |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RID       |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RUSER     |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RRESP     |   in|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_BVALID    |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_BREADY    |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_BRESP     |   in|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_BID       |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_BUSER     |   in|    1|       m_axi|        bus_res|       pointer|
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%res_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %res"   --->   Operation 17 'read' 'res_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%B_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %B"   --->   Operation 18 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%A_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %A"   --->   Operation 19 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp1_loc = alloca i32 1"   --->   Operation 20 'alloca' 'tmp1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %A_read, i32 2, i32 31" [mk1/test4.c:14]   --->   Operation 21 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln14_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %B_read, i32 2, i32 31" [mk1/test4.c:14]   --->   Operation 22 'partselect' 'trunc_ln14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %res_read, i32 2, i32 31" [mk1/test4.c:20]   --->   Operation 23 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i30 %trunc_ln" [mk1/test4.c:14]   --->   Operation 24 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%bus_A_addr = getelementptr i32 %bus_A, i32 %sext_ln14" [mk1/test4.c:14]   --->   Operation 25 'getelementptr' 'bus_A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_A_addr, i32 256" [mk1/test4.c:14]   --->   Operation 26 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i30 %trunc_ln14_1" [mk1/test4.c:14]   --->   Operation 27 'sext' 'sext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%bus_B_addr = getelementptr i32 %bus_B, i32 %sext_ln14_1" [mk1/test4.c:14]   --->   Operation 28 'getelementptr' 'bus_B_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [7/7] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_B_addr, i32 256" [mk1/test4.c:14]   --->   Operation 29 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 30 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_A_addr, i32 256" [mk1/test4.c:14]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 31 [6/7] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_B_addr, i32 256" [mk1/test4.c:14]   --->   Operation 31 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 32 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_A_addr, i32 256" [mk1/test4.c:14]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 33 [5/7] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_B_addr, i32 256" [mk1/test4.c:14]   --->   Operation 33 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 34 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_A_addr, i32 256" [mk1/test4.c:14]   --->   Operation 34 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 35 [4/7] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_B_addr, i32 256" [mk1/test4.c:14]   --->   Operation 35 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 36 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_A_addr, i32 256" [mk1/test4.c:14]   --->   Operation 36 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 37 [3/7] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_B_addr, i32 256" [mk1/test4.c:14]   --->   Operation 37 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 38 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_A_addr, i32 256" [mk1/test4.c:14]   --->   Operation 38 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 39 [2/7] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_B_addr, i32 256" [mk1/test4.c:14]   --->   Operation 39 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 40 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_A_addr, i32 256" [mk1/test4.c:14]   --->   Operation 40 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 41 [1/7] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_B_addr, i32 256" [mk1/test4.c:14]   --->   Operation 41 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln14 = call void @test_scalaire_Pipeline_VITIS_LOOP_14_1, i32 %bus_B, i30 %trunc_ln14_1, i32 %bus_A, i30 %trunc_ln, i32 %tmp1_loc" [mk1/test4.c:14]   --->   Operation 42 'call' 'call_ln14' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln14 = call void @test_scalaire_Pipeline_VITIS_LOOP_14_1, i32 %bus_B, i30 %trunc_ln14_1, i32 %bus_A, i30 %trunc_ln, i32 %tmp1_loc" [mk1/test4.c:14]   --->   Operation 43 'call' 'call_ln14' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i30 %trunc_ln1" [mk1/test4.c:20]   --->   Operation 44 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%bus_res_addr = getelementptr i32 %bus_res, i32 %sext_ln20" [mk1/test4.c:20]   --->   Operation 45 'getelementptr' 'bus_res_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (7.30ns)   --->   "%bus_res_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %bus_res_addr, i32 1" [mk1/test4.c:20]   --->   Operation 46 'writereq' 'bus_res_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%tmp1_loc_load = load i32 %tmp1_loc"   --->   Operation 47 'load' 'tmp1_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %tmp1_loc_load" [mk1/test4.c:20]   --->   Operation 48 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (7.30ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %bus_res_addr, i32 %bitcast_ln20, i4 15" [mk1/test4.c:20]   --->   Operation 49 'write' 'write_ln20' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 50 [5/5] (7.30ns)   --->   "%bus_res_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %bus_res_addr" [mk1/test4.c:20]   --->   Operation 50 'writeresp' 'bus_res_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 51 [4/5] (7.30ns)   --->   "%bus_res_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %bus_res_addr" [mk1/test4.c:20]   --->   Operation 51 'writeresp' 'bus_res_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 52 [3/5] (7.30ns)   --->   "%bus_res_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %bus_res_addr" [mk1/test4.c:20]   --->   Operation 52 'writeresp' 'bus_res_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 53 [2/5] (7.30ns)   --->   "%bus_res_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %bus_res_addr" [mk1/test4.c:20]   --->   Operation 53 'writeresp' 'bus_res_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 54 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 54 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_A, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bus_A"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_B, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bus_B"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_res, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bus_res"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 68 [1/5] (7.30ns)   --->   "%bus_res_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %bus_res_addr" [mk1/test4.c:20]   --->   Operation 68 'writeresp' 'bus_res_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln21 = ret" [mk1/test4.c:21]   --->   Operation 69 'ret' 'ret_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bus_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ bus_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ bus_res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
res_read          (read         ) [ 00000000000000000]
B_read            (read         ) [ 00000000000000000]
A_read            (read         ) [ 00000000000000000]
tmp1_loc          (alloca       ) [ 00111111111100000]
trunc_ln          (partselect   ) [ 00111111111000000]
trunc_ln14_1      (partselect   ) [ 00111111111000000]
trunc_ln1         (partselect   ) [ 00111111111000000]
sext_ln14         (sext         ) [ 00000000000000000]
bus_A_addr        (getelementptr) [ 00011111100000000]
sext_ln14_1       (sext         ) [ 00000000000000000]
bus_B_addr        (getelementptr) [ 00011111100000000]
empty             (readreq      ) [ 00000000000000000]
empty_19          (readreq      ) [ 00000000000000000]
call_ln14         (call         ) [ 00000000000000000]
sext_ln20         (sext         ) [ 00000000000000000]
bus_res_addr      (getelementptr) [ 00000000000111111]
bus_res_addr_req  (writereq     ) [ 00000000000000000]
tmp1_loc_load     (load         ) [ 00000000000000000]
bitcast_ln20      (bitcast      ) [ 00000000000000000]
write_ln20        (write        ) [ 00000000000000000]
spectopmodule_ln0 (spectopmodule) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
bus_res_addr_resp (writeresp    ) [ 00000000000000000]
ret_ln21          (ret          ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bus_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bus_A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bus_B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bus_B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bus_res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bus_res"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_scalaire_Pipeline_VITIS_LOOP_14_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="tmp1_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="res_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="res_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="B_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="A_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_readreq_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_readreq_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="10" slack="0"/>
<pin id="107" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_19/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_writeresp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="bus_res_addr_req/10 bus_res_addr_resp/12 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln20_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="0" index="2" bw="32" slack="0"/>
<pin id="121" dir="0" index="3" bw="1" slack="0"/>
<pin id="122" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/11 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_test_scalaire_Pipeline_VITIS_LOOP_14_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="30" slack="8"/>
<pin id="130" dir="0" index="3" bw="32" slack="0"/>
<pin id="131" dir="0" index="4" bw="30" slack="8"/>
<pin id="132" dir="0" index="5" bw="32" slack="8"/>
<pin id="133" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/9 "/>
</bind>
</comp>

<comp id="137" class="1004" name="trunc_ln_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="30" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="3" slack="0"/>
<pin id="141" dir="0" index="3" bw="6" slack="0"/>
<pin id="142" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="trunc_ln14_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="30" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="0" index="3" bw="6" slack="0"/>
<pin id="152" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln14_1/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="trunc_ln1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="30" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="0" index="3" bw="6" slack="0"/>
<pin id="162" dir="1" index="4" bw="30" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sext_ln14_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="30" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="bus_A_addr_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bus_A_addr/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="sext_ln14_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="30" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="bus_B_addr_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bus_B_addr/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sext_ln20_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="30" slack="9"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/10 "/>
</bind>
</comp>

<comp id="190" class="1004" name="bus_res_addr_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bus_res_addr/10 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp1_loc_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="10"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_loc_load/11 "/>
</bind>
</comp>

<comp id="200" class="1004" name="bitcast_ln20_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/11 "/>
</bind>
</comp>

<comp id="205" class="1005" name="tmp1_loc_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="8"/>
<pin id="207" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp1_loc "/>
</bind>
</comp>

<comp id="211" class="1005" name="trunc_ln_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="30" slack="1"/>
<pin id="213" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="217" class="1005" name="trunc_ln14_1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="30" slack="1"/>
<pin id="219" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln14_1 "/>
</bind>
</comp>

<comp id="223" class="1005" name="trunc_ln1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="30" slack="9"/>
<pin id="225" dir="1" index="1" bw="30" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="228" class="1005" name="bus_A_addr_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bus_A_addr "/>
</bind>
</comp>

<comp id="233" class="1005" name="bus_B_addr_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bus_B_addr "/>
</bind>
</comp>

<comp id="238" class="1005" name="bus_res_addr_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bus_res_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="90" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="84" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="78" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="170" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="184"><net_src comp="2" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="180" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="190" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="208"><net_src comp="74" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="126" pin=5"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="214"><net_src comp="137" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="126" pin=4"/></net>

<net id="220"><net_src comp="147" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="226"><net_src comp="157" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="231"><net_src comp="170" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="236"><net_src comp="180" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="241"><net_src comp="190" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="110" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bus_res | {10 11 12 13 14 15 16 }
 - Input state : 
	Port: test_scalaire : bus_A | {2 3 4 5 6 7 8 9 10 }
	Port: test_scalaire : bus_B | {2 3 4 5 6 7 8 9 10 }
	Port: test_scalaire : A | {1 }
	Port: test_scalaire : B | {1 }
	Port: test_scalaire : res | {1 }
  - Chain level:
	State 1
	State 2
		bus_A_addr : 1
		empty : 2
		bus_B_addr : 1
		empty_19 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		bus_res_addr : 1
		bus_res_addr_req : 2
	State 11
		bitcast_ln20 : 1
		write_ln20 : 2
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_test_scalaire_Pipeline_VITIS_LOOP_14_1_fu_126 |    5    |  4.764  |   678   |   763   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                res_read_read_fu_78                |    0    |    0    |    0    |    0    |
|   read   |                 B_read_read_fu_84                 |    0    |    0    |    0    |    0    |
|          |                 A_read_read_fu_90                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|  readreq |                 grp_readreq_fu_96                 |    0    |    0    |    0    |    0    |
|          |                 grp_readreq_fu_103                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
| writeresp|                grp_writeresp_fu_110               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   write  |              write_ln20_write_fu_117              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                  trunc_ln_fu_137                  |    0    |    0    |    0    |    0    |
|partselect|                trunc_ln14_1_fu_147                |    0    |    0    |    0    |    0    |
|          |                  trunc_ln1_fu_157                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                  sext_ln14_fu_167                 |    0    |    0    |    0    |    0    |
|   sext   |                 sext_ln14_1_fu_177                |    0    |    0    |    0    |    0    |
|          |                  sext_ln20_fu_187                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    5    |  4.764  |   678   |   763   |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| bus_A_addr_reg_228 |   32   |
| bus_B_addr_reg_233 |   32   |
|bus_res_addr_reg_238|   32   |
|  tmp1_loc_reg_205  |   32   |
|trunc_ln14_1_reg_217|   30   |
|  trunc_ln1_reg_223 |   30   |
|  trunc_ln_reg_211  |   30   |
+--------------------+--------+
|        Total       |   218  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_readreq_fu_96  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_103  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_110 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_110 |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   194  ||  6.352  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    4   |   678  |   763  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   27   |
|  Register |    -   |    -   |   218  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   11   |   896  |   790  |
+-----------+--------+--------+--------+--------+
