<stg><name>radix_Pipeline_VITIS_LOOP_30_3</name>


<trans_list>

<trans id="354" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %countingSort_counter3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="countingSort_counter3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %place_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %place_1

]]></Node>
<StgValue><ssdm name="place_1_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %countingSort_counter3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i32 0, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc27.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc27.i.i:0 %countingSort_counter3_1 = load i4 %countingSort_counter3

]]></Node>
<StgValue><ssdm name="countingSort_counter3_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc27.i.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc27.i.i:2 %icmp_ln30 = icmp_eq  i4 %countingSort_counter3_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc27.i.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc27.i.i:4 %add_ln30 = add i4 %countingSort_counter3_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc27.i.i:5 %br_ln30 = br i1 %icmp_ln30, void %for.inc27.i.i.split, void %VITIS_LOOP_34_4.i.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="4">
<![CDATA[
for.inc27.i.i.split:1 %trunc_ln31 = trunc i4 %countingSort_counter3_1

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.inc27.i.i.split:2 %shl_ln2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln31, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="3">
<![CDATA[
for.inc27.i.i.split:3 %zext_ln31 = zext i3 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.i.i.split:4 %vla1_addr = getelementptr i8 %vla1, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="vla1_addr"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="3">
<![CDATA[
for.inc27.i.i.split:5 %vla1_load = load i3 %vla1_addr

]]></Node>
<StgValue><ssdm name="vla1_load"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc27.i.i.split:6 %or_ln31 = or i3 %shl_ln2, i3 1

]]></Node>
<StgValue><ssdm name="or_ln31"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="3">
<![CDATA[
for.inc27.i.i.split:7 %zext_ln31_1 = zext i3 %or_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.i.i.split:8 %vla1_addr_10 = getelementptr i8 %vla1, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="vla1_addr_10"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="3">
<![CDATA[
for.inc27.i.i.split:9 %vla1_load_7 = load i3 %vla1_addr_10

]]></Node>
<StgValue><ssdm name="vla1_load_7"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc27.i.i.split:33 %store_ln30 = store i4 %add_ln30, i4 %countingSort_counter3

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="3">
<![CDATA[
for.inc27.i.i.split:5 %vla1_load = load i3 %vla1_addr

]]></Node>
<StgValue><ssdm name="vla1_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="3">
<![CDATA[
for.inc27.i.i.split:9 %vla1_load_7 = load i3 %vla1_addr_10

]]></Node>
<StgValue><ssdm name="vla1_load_7"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc27.i.i.split:10 %or_ln31_1 = or i3 %shl_ln2, i3 2

]]></Node>
<StgValue><ssdm name="or_ln31_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="3">
<![CDATA[
for.inc27.i.i.split:11 %zext_ln31_2 = zext i3 %or_ln31_1

]]></Node>
<StgValue><ssdm name="zext_ln31_2"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.i.i.split:12 %vla1_addr_11 = getelementptr i8 %vla1, i64 0, i64 %zext_ln31_2

]]></Node>
<StgValue><ssdm name="vla1_addr_11"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="3">
<![CDATA[
for.inc27.i.i.split:13 %vla1_load_8 = load i3 %vla1_addr_11

]]></Node>
<StgValue><ssdm name="vla1_load_8"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc27.i.i.split:14 %or_ln31_2 = or i3 %shl_ln2, i3 3

]]></Node>
<StgValue><ssdm name="or_ln31_2"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="3">
<![CDATA[
for.inc27.i.i.split:15 %zext_ln31_3 = zext i3 %or_ln31_2

]]></Node>
<StgValue><ssdm name="zext_ln31_3"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.i.i.split:16 %vla1_addr_12 = getelementptr i8 %vla1, i64 0, i64 %zext_ln31_3

]]></Node>
<StgValue><ssdm name="vla1_addr_12"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="3">
<![CDATA[
for.inc27.i.i.split:17 %vla1_load_9 = load i3 %vla1_addr_12

]]></Node>
<StgValue><ssdm name="vla1_load_9"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="111" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="3">
<![CDATA[
for.inc27.i.i.split:13 %vla1_load_8 = load i3 %vla1_addr_11

]]></Node>
<StgValue><ssdm name="vla1_load_8"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="3">
<![CDATA[
for.inc27.i.i.split:17 %vla1_load_9 = load i3 %vla1_addr_12

]]></Node>
<StgValue><ssdm name="vla1_load_9"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
for.inc27.i.i.split:18 %or_ln31_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %vla1_load_9, i8 %vla1_load_8, i8 %vla1_load_7, i8 %vla1_load

]]></Node>
<StgValue><ssdm name="or_ln31_5"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="36" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="115" st_id="4" stage="35" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="116" st_id="5" stage="34" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="117" st_id="6" stage="33" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="118" st_id="7" stage="32" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="119" st_id="8" stage="31" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="120" st_id="9" stage="30" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="121" st_id="10" stage="29" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="122" st_id="11" stage="28" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="123" st_id="12" stage="27" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="124" st_id="13" stage="26" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="125" st_id="14" stage="25" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="126" st_id="15" stage="24" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="127" st_id="16" stage="23" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="128" st_id="17" stage="22" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="129" st_id="18" stage="21" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="130" st_id="19" stage="20" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="131" st_id="20" stage="19" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="132" st_id="21" stage="18" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="133" st_id="22" stage="17" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="134" st_id="23" stage="16" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="135" st_id="24" stage="15" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="136" st_id="25" stage="14" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="137" st_id="26" stage="13" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="138" st_id="27" stage="12" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="139" st_id="28" stage="11" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="140" st_id="29" stage="10" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="141" st_id="30" stage="9" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="142" st_id="31" stage="8" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="143" st_id="32" stage="7" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="144" st_id="33" stage="6" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="145" st_id="34" stage="5" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="146" st_id="35" stage="4" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="147" st_id="36" stage="3" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="148" st_id="37" stage="2" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="149" st_id="38" stage="1" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:19 %sdiv_ln31 = sdiv i32 %or_ln31_5, i32 %place_1_read

]]></Node>
<StgValue><ssdm name="sdiv_ln31"/></StgValue>
</operation>

<operation id="150" st_id="38" stage="36" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="151" st_id="39" stage="35" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="152" st_id="40" stage="34" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="153" st_id="41" stage="33" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="154" st_id="42" stage="32" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="155" st_id="43" stage="31" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="156" st_id="44" stage="30" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="157" st_id="45" stage="29" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="158" st_id="46" stage="28" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="159" st_id="47" stage="27" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="160" st_id="48" stage="26" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="161" st_id="49" stage="25" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="162" st_id="50" stage="24" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="163" st_id="51" stage="23" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="164" st_id="52" stage="22" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="165" st_id="53" stage="21" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="166" st_id="54" stage="20" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="167" st_id="55" stage="19" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="168" st_id="56" stage="18" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="169" st_id="57" stage="17" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="170" st_id="58" stage="16" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="171" st_id="59" stage="15" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="172" st_id="60" stage="14" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="173" st_id="61" stage="13" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="174" st_id="62" stage="12" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="175" st_id="63" stage="11" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="176" st_id="64" stage="10" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="177" st_id="65" stage="9" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="178" st_id="66" stage="8" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="179" st_id="67" stage="7" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="180" st_id="68" stage="6" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="181" st_id="69" stage="5" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="182" st_id="70" stage="4" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="183" st_id="71" stage="3" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="184" st_id="72" stage="2" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>

<operation id="201" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
VITIS_LOOP_34_4.i.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="185" st_id="73" stage="1" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:20 %srem_ln31 = srem i32 %sdiv_ln31, i32 10

]]></Node>
<StgValue><ssdm name="srem_ln31"/></StgValue>
</operation>

<operation id="186" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3">
<![CDATA[
for.inc27.i.i.split:21 %trunc_ln31_1 = trunc i3 %srem_ln31

]]></Node>
<StgValue><ssdm name="trunc_ln31_1"/></StgValue>
</operation>

<operation id="187" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="3">
<![CDATA[
for.inc27.i.i.split:22 %zext_ln31_4 = zext i3 %trunc_ln31_1

]]></Node>
<StgValue><ssdm name="zext_ln31_4"/></StgValue>
</operation>

<operation id="188" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.i.i.split:23 %count_addr = getelementptr i32 %count, i64 0, i64 %zext_ln31_4

]]></Node>
<StgValue><ssdm name="count_addr"/></StgValue>
</operation>

<operation id="189" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc27.i.i.split:25 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="190" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="3">
<![CDATA[
for.inc27.i.i.split:26 %count_load_1 = load i3 %count_addr

]]></Node>
<StgValue><ssdm name="count_load_1"/></StgValue>
</operation>

<operation id="191" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc27.i.i.split:27 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln31_4

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="192" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc27.i.i.split:32 %store_ln31 = store i64 %zext_ln31_4, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="193" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc27.i.i.split:0 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="194" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc27.i.i.split:24 %reuse_reg_load = load i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="195" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="3">
<![CDATA[
for.inc27.i.i.split:26 %count_load_1 = load i3 %count_addr

]]></Node>
<StgValue><ssdm name="count_load_1"/></StgValue>
</operation>

<operation id="196" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc27.i.i.split:28 %reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %count_load_1

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="197" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.i.split:29 %add_ln31 = add i32 %reuse_select, i32 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="198" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc27.i.i.split:30 %store_ln31 = store i32 %add_ln31, i3 %count_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="199" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc27.i.i.split:31 %store_ln31 = store i32 %add_ln31, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="200" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
for.inc27.i.i.split:34 %br_ln30 = br void %for.inc27.i.i

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
