#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000289cb60 .scope module, "CPUTester1" "CPUTester1" 2 6;
 .timescale 0 0;
v000000000296c840_0 .var "clk", 0 0;
v000000000296b1c0_0 .var/i "index", 31 0;
v000000000296b8a0_0 .var "reset", 0 0;
S_0000000002900fc0 .scope module, "CPU_Test1" "mipsCPUData1" 2 14, 3 1 0, S_000000000289cb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v00000000029682e0_0 .net *"_s7", 3 0, L_00000000029dbcb0;  1 drivers
v0000000002968380_0 .net "aluCode", 2 0, v00000000028e38c0_0;  1 drivers
v0000000002968560_0 .net "aluMuxOut", 31 0, v00000000028e36e0_0;  1 drivers
v00000000029686a0_0 .net "aluOut", 31 0, v0000000002968920_0;  1 drivers
v0000000002969be0_0 .net "aluSource", 0 0, v00000000028b36c0_0;  1 drivers
v0000000002967d40_0 .net "andOut", 0 0, v0000000002968d80_0;  1 drivers
v0000000002968e20_0 .net "branch", 0 0, v00000000028b31c0_0;  1 drivers
v00000000029690a0_0 .net "branchAddOut", 31 0, v0000000002967f20_0;  1 drivers
v0000000002969140_0 .net "branchMuxOut", 31 0, v00000000028e2c40_0;  1 drivers
v00000000029691e0_0 .net "clk", 0 0, v000000000296c840_0;  1 drivers
v0000000002969320_0 .net "instruction", 31 0, L_00000000029dd3d0;  1 drivers
v00000000029693c0_0 .net "jump", 0 0, v000000000287b4d0_0;  1 drivers
v000000000296c8e0_0 .net "memRead", 0 0, v0000000002967130_0;  1 drivers
v000000000296b6c0_0 .net "memWrite", 0 0, v0000000002966190_0;  1 drivers
v000000000296c520_0 .net "mem_to_reg", 0 0, v0000000002967770_0;  1 drivers
v000000000296ad60_0 .net "next", 31 0, v0000000002966870_0;  1 drivers
v000000000296c5c0_0 .net "pcAdd4", 31 0, L_00000000029dca70;  1 drivers
v000000000296c660_0 .net "pcOut", 31 0, v0000000002966f50_0;  1 drivers
v000000000296b440_0 .net "ramMuxOut", 31 0, v0000000002967090_0;  1 drivers
v000000000296afe0_0 .net "ramOut", 31 0, v0000000002969960_0;  1 drivers
v000000000296b760_0 .net "regMuxOut", 4 0, v0000000002969b40_0;  1 drivers
v000000000296c700_0 .net "regOutA", 31 0, v0000000002966ff0_0;  1 drivers
v000000000296c3e0_0 .net "regOutB", 31 0, v0000000002967590_0;  1 drivers
v000000000296af40_0 .net "reg_dst", 0 0, v0000000002966730_0;  1 drivers
v000000000296ba80_0 .net "reg_write", 0 0, v00000000029678b0_0;  1 drivers
v000000000296b9e0_0 .net "reset", 0 0, v000000000296b8a0_0;  1 drivers
v000000000296c340_0 .net "shftLeft28Out", 27 0, v0000000002969500_0;  1 drivers
v000000000296c7a0_0 .net "shftLeftOut", 31 0, v00000000029684c0_0;  1 drivers
v000000000296bc60_0 .net "signExtOut", 31 0, v0000000002968740_0;  1 drivers
v000000000296bd00_0 .net "unSign", 0 0, v0000000002966c30_0;  1 drivers
v000000000296b260_0 .net "zFlag", 0 0, v0000000002968b00_0;  1 drivers
L_00000000029db210 .part L_00000000029dd3d0, 26, 6;
L_00000000029dbb70 .part L_00000000029dd3d0, 16, 5;
L_00000000029dd5b0 .part L_00000000029dd3d0, 11, 5;
L_00000000029dbcb0 .part L_00000000029dca70, 28, 4;
L_00000000029dc890 .concat [ 28 4 0 0], v0000000002969500_0, L_00000000029dbcb0;
L_00000000029db3f0 .part L_00000000029dd3d0, 21, 5;
L_00000000029dc9d0 .part L_00000000029dd3d0, 16, 5;
L_00000000029dc390 .part L_00000000029dd3d0, 0, 6;
L_00000000029dc070 .part L_00000000029dd3d0, 0, 16;
L_00000000029db170 .part L_00000000029dd3d0, 0, 26;
S_00000000028b96d0 .scope module, "ALU_Mux" "mux32" 3 74, 4 23 0, S_0000000002900fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028e2240_0 .net "one", 31 0, v0000000002968740_0;  alias, 1 drivers
v00000000028e36e0_0 .var "result", 31 0;
v00000000028e2740_0 .net "s", 0 0, v00000000028b36c0_0;  alias, 1 drivers
v00000000028e2b00_0 .net "zero", 31 0, v0000000002967590_0;  alias, 1 drivers
E_00000000028f19e0 .event edge, v00000000028e2740_0, v00000000028e2b00_0, v00000000028e2240_0;
S_00000000028eb4d0 .scope module, "Branch_Mux" "mux32" 3 76, 4 23 0, S_0000000002900fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028e3780_0 .net "one", 31 0, v0000000002967f20_0;  alias, 1 drivers
v00000000028e2c40_0 .var "result", 31 0;
v00000000028e2e20_0 .net "s", 0 0, v0000000002968d80_0;  alias, 1 drivers
v00000000028e3820_0 .net "zero", 31 0, L_00000000029dca70;  alias, 1 drivers
E_00000000028f2060 .event edge, v00000000028e2e20_0, v00000000028e3820_0, v00000000028e3780_0;
S_00000000028fe850 .scope module, "Control_Unit" "control" 3 67, 5 1 0, S_0000000002900fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v00000000028e38c0_0 .var "aluCode", 2 0;
v00000000028b36c0_0 .var "alu_src", 0 0;
v00000000028b31c0_0 .var "branch", 0 0;
v00000000028b3bc0_0 .net "clk", 0 0, v000000000296c840_0;  alias, 1 drivers
v000000000287b4d0_0 .var "jump", 0 0;
v0000000002967130_0 .var "memRead", 0 0;
v0000000002966190_0 .var "memWrite", 0 0;
v0000000002967770_0 .var "mem_to_reg", 0 0;
v0000000002965e70_0 .net "opcode", 5 0, L_00000000029db210;  1 drivers
v0000000002966730_0 .var "reg_dst", 0 0;
v00000000029678b0_0 .var "reg_write", 0 0;
v0000000002966b90_0 .net "reset", 0 0, v000000000296b8a0_0;  alias, 1 drivers
v0000000002966c30_0 .var "unSign", 0 0;
E_00000000028f1ba0 .event edge, v0000000002966b90_0, v0000000002965e70_0;
S_00000000028cbe70 .scope module, "Instruction_Memory" "instructMemTest1" 3 64, 5 234 0, S_0000000002900fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v00000000029665f0_0 .net "Enable", 0 0, v000000000296c840_0;  alias, 1 drivers
v0000000002967310_0 .net "Instruction", 31 0, L_00000000029dd3d0;  alias, 1 drivers
v00000000029667d0 .array "Mem", 511 0, 7 0;
v0000000002967810_0 .net "PC", 31 0, v0000000002966f50_0;  alias, 1 drivers
v0000000002966230_0 .net *"_s0", 7 0, L_00000000029777e0;  1 drivers
v0000000002965f10_0 .net *"_s10", 32 0, L_00000000029780a0;  1 drivers
v0000000002965fb0_0 .net *"_s12", 7 0, L_0000000002978780;  1 drivers
v0000000002967950_0 .net *"_s14", 32 0, L_0000000002977c40;  1 drivers
L_0000000002983048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002967270_0 .net *"_s17", 0 0, L_0000000002983048;  1 drivers
L_0000000002983090 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000000029679f0_0 .net/2u *"_s18", 32 0, L_0000000002983090;  1 drivers
v00000000029674f0_0 .net *"_s2", 7 0, L_0000000002978820;  1 drivers
v00000000029662d0_0 .net *"_s20", 32 0, L_0000000002977e20;  1 drivers
v0000000002967630_0 .net *"_s22", 7 0, L_0000000002977ec0;  1 drivers
v0000000002966cd0_0 .net *"_s24", 32 0, L_0000000002977f60;  1 drivers
L_00000000029830d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029673b0_0 .net *"_s27", 0 0, L_00000000029830d8;  1 drivers
L_0000000002983120 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000002966af0_0 .net/2u *"_s28", 32 0, L_0000000002983120;  1 drivers
v0000000002966d70_0 .net *"_s30", 32 0, L_0000000002978000;  1 drivers
v00000000029676d0_0 .net *"_s4", 32 0, L_0000000002977ba0;  1 drivers
L_0000000002982fb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002967450_0 .net *"_s7", 0 0, L_0000000002982fb8;  1 drivers
L_0000000002983000 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002965dd0_0 .net/2u *"_s8", 32 0, L_0000000002983000;  1 drivers
L_00000000029777e0 .array/port v00000000029667d0, v0000000002966f50_0;
L_0000000002978820 .array/port v00000000029667d0, L_00000000029780a0;
L_0000000002977ba0 .concat [ 32 1 0 0], v0000000002966f50_0, L_0000000002982fb8;
L_00000000029780a0 .arith/sum 33, L_0000000002977ba0, L_0000000002983000;
L_0000000002978780 .array/port v00000000029667d0, L_0000000002977e20;
L_0000000002977c40 .concat [ 32 1 0 0], v0000000002966f50_0, L_0000000002983048;
L_0000000002977e20 .arith/sum 33, L_0000000002977c40, L_0000000002983090;
L_0000000002977ec0 .array/port v00000000029667d0, L_0000000002978000;
L_0000000002977f60 .concat [ 32 1 0 0], v0000000002966f50_0, L_00000000029830d8;
L_0000000002978000 .arith/sum 33, L_0000000002977f60, L_0000000002983120;
L_00000000029dd3d0 .concat [ 8 8 8 8], L_0000000002977ec0, L_0000000002978780, L_0000000002978820, L_00000000029777e0;
S_0000000002896f70 .scope module, "Jump_Mux" "mux32" 3 77, 4 23 0, S_0000000002900fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002967a90_0 .net "one", 31 0, L_00000000029dc890;  1 drivers
v0000000002966870_0 .var "result", 31 0;
v0000000002965d30_0 .net "s", 0 0, v000000000287b4d0_0;  alias, 1 drivers
v00000000029664b0_0 .net "zero", 31 0, v00000000028e2c40_0;  alias, 1 drivers
E_00000000028f2b60 .event edge, v000000000287b4d0_0, v00000000028e2c40_0, v0000000002967a90_0;
S_00000000027cd440 .scope module, "Program_Counter" "ProgramCounter" 3 60, 5 333 0, S_0000000002900fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v0000000002966550_0 .net "Clk", 0 0, v000000000296c840_0;  alias, 1 drivers
v0000000002966e10_0 .net "PCNext", 31 0, v0000000002966870_0;  alias, 1 drivers
v0000000002966f50_0 .var "PCResult", 31 0;
v0000000002967b30_0 .net "Reset", 0 0, v000000000296b8a0_0;  alias, 1 drivers
E_00000000028f28e0 .event posedge, v00000000028b3bc0_0;
S_00000000027cd5c0 .scope module, "RAM_Mux" "mux32" 3 75, 4 23 0, S_0000000002900fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002967bd0_0 .net "one", 31 0, v0000000002968920_0;  alias, 1 drivers
v0000000002967090_0 .var "result", 31 0;
v0000000002966050_0 .net "s", 0 0, v0000000002967770_0;  alias, 1 drivers
v00000000029660f0_0 .net "zero", 31 0, v0000000002969960_0;  alias, 1 drivers
E_00000000028ed920 .event edge, v0000000002967770_0, v00000000029660f0_0, v0000000002967bd0_0;
S_00000000027c0a50 .scope module, "Register_File" "RegisterFile" 3 80, 6 1 0, S_0000000002900fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002966eb0_0 .net "A_Address", 4 0, L_00000000029db3f0;  1 drivers
v0000000002966ff0_0 .var "A_Data", 31 0;
v00000000029671d0_0 .net "B_Address", 4 0, L_00000000029dc9d0;  1 drivers
v0000000002967590_0 .var "B_Data", 31 0;
v0000000002966370_0 .net "C_Address", 4 0, v0000000002969b40_0;  alias, 1 drivers
v0000000002966910_0 .net "C_Data", 31 0, v0000000002967090_0;  alias, 1 drivers
v0000000002966410_0 .net "Clk", 0 0, v000000000296c840_0;  alias, 1 drivers
v0000000002966690 .array "Registers", 31 0, 31 0;
v00000000029669b0_0 .net "Write", 0 0, v0000000002967770_0;  alias, 1 drivers
v0000000002966690_0 .array/port v0000000002966690, 0;
v0000000002966690_1 .array/port v0000000002966690, 1;
v0000000002966690_2 .array/port v0000000002966690, 2;
E_00000000028ee660/0 .event edge, v0000000002966eb0_0, v0000000002966690_0, v0000000002966690_1, v0000000002966690_2;
v0000000002966690_3 .array/port v0000000002966690, 3;
v0000000002966690_4 .array/port v0000000002966690, 4;
v0000000002966690_5 .array/port v0000000002966690, 5;
v0000000002966690_6 .array/port v0000000002966690, 6;
E_00000000028ee660/1 .event edge, v0000000002966690_3, v0000000002966690_4, v0000000002966690_5, v0000000002966690_6;
v0000000002966690_7 .array/port v0000000002966690, 7;
v0000000002966690_8 .array/port v0000000002966690, 8;
v0000000002966690_9 .array/port v0000000002966690, 9;
v0000000002966690_10 .array/port v0000000002966690, 10;
E_00000000028ee660/2 .event edge, v0000000002966690_7, v0000000002966690_8, v0000000002966690_9, v0000000002966690_10;
v0000000002966690_11 .array/port v0000000002966690, 11;
v0000000002966690_12 .array/port v0000000002966690, 12;
v0000000002966690_13 .array/port v0000000002966690, 13;
v0000000002966690_14 .array/port v0000000002966690, 14;
E_00000000028ee660/3 .event edge, v0000000002966690_11, v0000000002966690_12, v0000000002966690_13, v0000000002966690_14;
v0000000002966690_15 .array/port v0000000002966690, 15;
v0000000002966690_16 .array/port v0000000002966690, 16;
v0000000002966690_17 .array/port v0000000002966690, 17;
v0000000002966690_18 .array/port v0000000002966690, 18;
E_00000000028ee660/4 .event edge, v0000000002966690_15, v0000000002966690_16, v0000000002966690_17, v0000000002966690_18;
v0000000002966690_19 .array/port v0000000002966690, 19;
v0000000002966690_20 .array/port v0000000002966690, 20;
v0000000002966690_21 .array/port v0000000002966690, 21;
v0000000002966690_22 .array/port v0000000002966690, 22;
E_00000000028ee660/5 .event edge, v0000000002966690_19, v0000000002966690_20, v0000000002966690_21, v0000000002966690_22;
v0000000002966690_23 .array/port v0000000002966690, 23;
v0000000002966690_24 .array/port v0000000002966690, 24;
v0000000002966690_25 .array/port v0000000002966690, 25;
v0000000002966690_26 .array/port v0000000002966690, 26;
E_00000000028ee660/6 .event edge, v0000000002966690_23, v0000000002966690_24, v0000000002966690_25, v0000000002966690_26;
v0000000002966690_27 .array/port v0000000002966690, 27;
v0000000002966690_28 .array/port v0000000002966690, 28;
v0000000002966690_29 .array/port v0000000002966690, 29;
v0000000002966690_30 .array/port v0000000002966690, 30;
E_00000000028ee660/7 .event edge, v0000000002966690_27, v0000000002966690_28, v0000000002966690_29, v0000000002966690_30;
v0000000002966690_31 .array/port v0000000002966690, 31;
E_00000000028ee660/8 .event edge, v0000000002966690_31, v00000000029671d0_0;
E_00000000028ee660 .event/or E_00000000028ee660/0, E_00000000028ee660/1, E_00000000028ee660/2, E_00000000028ee660/3, E_00000000028ee660/4, E_00000000028ee660/5, E_00000000028ee660/6, E_00000000028ee660/7, E_00000000028ee660/8;
S_00000000027c0bd0 .scope module, "Register_Mux" "mux4" 3 73, 4 13 0, S_0000000002900fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v0000000002966a50_0 .net "one", 4 0, L_00000000029dd5b0;  1 drivers
v0000000002969b40_0 .var "result", 4 0;
v00000000029687e0_0 .net "s", 0 0, v0000000002966730_0;  alias, 1 drivers
v0000000002969780_0 .net "zero", 4 0, L_00000000029dbb70;  1 drivers
E_00000000028ee420 .event edge, v0000000002966730_0, v0000000002969780_0, v0000000002966a50_0;
S_0000000000fcd380 .scope module, "addFour" "addplus4" 3 93, 7 3 0, S_0000000002900fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_0000000002983168 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002968880_0 .net/2u *"_s0", 31 0, L_0000000002983168;  1 drivers
v0000000002969280_0 .net "pc", 31 0, v0000000002966f50_0;  alias, 1 drivers
v0000000002969640_0 .net "result", 31 0, L_00000000029dca70;  alias, 1 drivers
L_00000000029dca70 .arith/sum 32, v0000000002966f50_0, L_0000000002983168;
S_0000000000fcd500 .scope module, "adder" "adder" 3 94, 7 8 0, S_0000000002900fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v00000000029681a0_0 .net "entry0", 31 0, v00000000029684c0_0;  alias, 1 drivers
v0000000002967e80_0 .net "entry1", 31 0, L_00000000029dca70;  alias, 1 drivers
v0000000002967f20_0 .var "result", 31 0;
E_00000000028ee5a0 .event edge, v00000000029681a0_0, v00000000028e3820_0;
S_0000000002819160 .scope module, "alu" "ALU" 3 83, 8 1 0, S_0000000002900fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v0000000002968920_0 .var "Result", 31 0;
v00000000029696e0_0 .net "a", 31 0, v0000000002966ff0_0;  alias, 1 drivers
v0000000002968100_0 .net "aluCode", 2 0, v00000000028e38c0_0;  alias, 1 drivers
v00000000029689c0_0 .net "b", 31 0, v00000000028e36e0_0;  alias, 1 drivers
v0000000002968a60_0 .var/i "counter", 31 0;
v0000000002969820_0 .var/i "index", 31 0;
v0000000002969460_0 .net "operation", 5 0, L_00000000029dc390;  1 drivers
v0000000002967de0_0 .var "tempVar", 31 0;
v0000000002968ec0_0 .var/i "var", 31 0;
v0000000002968b00_0 .var "zeroFlag", 0 0;
E_00000000028ee060 .event edge, v0000000002969460_0, v00000000028e36e0_0, v0000000002966ff0_0;
S_000000000296a050 .scope module, "ram" "RAM" 3 86, 9 1 0, S_0000000002900fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_00000000028eb650 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_00000000028eb688 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_00000000028eb6c0 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v00000000029698c0_0 .net "address", 31 0, v0000000002968920_0;  alias, 1 drivers
v0000000002967fc0_0 .net "clk", 0 0, v000000000296c840_0;  alias, 1 drivers
v0000000002968f60_0 .net "dataIn", 31 0, v0000000002967590_0;  alias, 1 drivers
v0000000002968ba0 .array "mem", 31 0, 31 0;
v0000000002969960_0 .var "output_destination", 31 0;
v0000000002969a00_0 .net "read", 0 0, v0000000002967130_0;  alias, 1 drivers
v0000000002969aa0_0 .net "write", 0 0, v0000000002966190_0;  alias, 1 drivers
S_000000000296a650 .scope module, "shftJump" "shftLeft28" 3 91, 7 20 0, S_0000000002900fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v0000000002968600_0 .net "in", 25 0, L_00000000029db170;  1 drivers
v0000000002969500_0 .var "result", 27 0;
E_00000000028ee720 .event edge, v0000000002968600_0;
S_000000000296a950 .scope module, "shftLeft" "shftLeft" 3 92, 7 42 0, S_0000000002900fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002968c40_0 .net "in", 31 0, v0000000002968740_0;  alias, 1 drivers
v00000000029684c0_0 .var "result", 31 0;
E_00000000028ed9a0 .event edge, v00000000028e2240_0;
S_0000000002969ed0 .scope module, "signExt" "signExtender" 3 90, 7 27 0, S_0000000002900fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002968240_0 .net "ins", 15 0, L_00000000029dc070;  1 drivers
v0000000002968740_0 .var "result", 31 0;
v0000000002968ce0_0 .var "tempOnes", 15 0;
v0000000002969000_0 .var "tempZero", 15 0;
v0000000002968060_0 .net "unSign", 0 0, v0000000002966c30_0;  alias, 1 drivers
E_00000000028ee760 .event edge, v0000000002968240_0;
S_000000000296a350 .scope module, "simpleAND" "AND" 3 95, 7 14 0, S_0000000002900fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v00000000029695a0_0 .net "Z_flag", 0 0, v0000000002968b00_0;  alias, 1 drivers
v0000000002968420_0 .net "branch", 0 0, v00000000028b31c0_0;  alias, 1 drivers
v0000000002968d80_0 .var "result", 0 0;
E_00000000028edf20 .event edge, v0000000002968b00_0, v00000000028b31c0_0;
S_0000000002900450 .scope module, "mipsCPUData2" "mipsCPUData2" 3 106;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002971760_0 .net *"_s7", 3 0, L_00000000029dd650;  1 drivers
v0000000002971260_0 .net "aluCode", 2 0, v000000000296cb60_0;  1 drivers
v0000000002971440_0 .net "aluMuxOut", 31 0, v000000000296ca20_0;  1 drivers
v00000000029719e0_0 .net "aluOut", 31 0, v000000000296e710_0;  1 drivers
v00000000029713a0_0 .net "aluSource", 0 0, v000000000296b080_0;  1 drivers
v0000000002971e40_0 .net "andOut", 0 0, v0000000002971a80_0;  1 drivers
v00000000029720c0_0 .net "branch", 0 0, v000000000296cc00_0;  1 drivers
v0000000002972340_0 .net "branchAddOut", 31 0, v000000000296e5d0_0;  1 drivers
v00000000029728e0_0 .net "branchMuxOut", 31 0, v000000000296cac0_0;  1 drivers
o0000000002916038 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002971c60_0 .net "clk", 0 0, o0000000002916038;  0 drivers
v0000000002971800_0 .net "instruction", 31 0, L_00000000029dd150;  1 drivers
v0000000002971b20_0 .net "jump", 0 0, v000000000296b120_0;  1 drivers
v0000000002972480_0 .net "memRead", 0 0, v000000000296bbc0_0;  1 drivers
v0000000002972520_0 .net "memWrite", 0 0, v000000000296b800_0;  1 drivers
v00000000029725c0_0 .net "mem_to_reg", 0 0, v000000000296b300_0;  1 drivers
v0000000002972700_0 .net "next", 31 0, v000000000296d130_0;  1 drivers
v0000000002972840_0 .net "pcAdd4", 31 0, L_00000000029dc430;  1 drivers
v0000000002972a20_0 .net "pcOut", 31 0, v000000000296d1d0_0;  1 drivers
v0000000002972ca0_0 .net "ramMuxOut", 31 0, v000000000296d3b0_0;  1 drivers
v0000000002972d40_0 .net "ramOut", 31 0, v0000000002971d00_0;  1 drivers
v0000000002970ea0_0 .net "regMuxOut", 4 0, v000000000296cf50_0;  1 drivers
v00000000029711c0_0 .net "regOutA", 31 0, v000000000296d4f0_0;  1 drivers
v0000000002970f40_0 .net "regOutB", 31 0, v000000000296e8f0_0;  1 drivers
v0000000002970fe0_0 .net "reg_dst", 0 0, v000000000296b940_0;  1 drivers
v0000000002971080_0 .net "reg_write", 0 0, v000000000296b3a0_0;  1 drivers
o00000000029161b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002971120_0 .net "reset", 0 0, o00000000029161b8;  0 drivers
v00000000029714e0_0 .net "shftLeft28Out", 27 0, v0000000002971da0_0;  1 drivers
v0000000002974210_0 .net "shftLeftOut", 31 0, v0000000002971ee0_0;  1 drivers
v00000000029739f0_0 .net "signExtOut", 31 0, v0000000002972200_0;  1 drivers
v0000000002973c70_0 .net "unSign", 0 0, v000000000296c020_0;  1 drivers
v00000000029738b0_0 .net "zFlag", 0 0, v0000000002971620_0;  1 drivers
L_00000000029dbd50 .part L_00000000029dd150, 26, 6;
L_00000000029db2b0 .part L_00000000029dd150, 16, 5;
L_00000000029dc570 .part L_00000000029dd150, 11, 5;
L_00000000029dd650 .part L_00000000029dc430, 28, 4;
L_00000000029dd330 .concat [ 28 4 0 0], v0000000002971da0_0, L_00000000029dd650;
L_00000000029dd470 .part L_00000000029dd150, 21, 5;
L_00000000029db490 .part L_00000000029dd150, 16, 5;
L_00000000029dcbb0 .part L_00000000029dd150, 0, 6;
L_00000000029db850 .part L_00000000029dd150, 0, 16;
L_00000000029dc6b0 .part L_00000000029dd150, 0, 26;
S_000000000296a1d0 .scope module, "ALU_Mux" "mux32" 3 179, 4 23 0, S_0000000002900450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000296c980_0 .net "one", 31 0, v0000000002972200_0;  alias, 1 drivers
v000000000296ca20_0 .var "result", 31 0;
v000000000296bda0_0 .net "s", 0 0, v000000000296b080_0;  alias, 1 drivers
v000000000296be40_0 .net "zero", 31 0, v000000000296e8f0_0;  alias, 1 drivers
E_00000000028ee4e0 .event edge, v000000000296bda0_0, v000000000296be40_0, v000000000296c980_0;
S_000000000296a4d0 .scope module, "Branch_Mux" "mux32" 3 181, 4 23 0, S_0000000002900450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000296bee0_0 .net "one", 31 0, v000000000296e5d0_0;  alias, 1 drivers
v000000000296cac0_0 .var "result", 31 0;
v000000000296b4e0_0 .net "s", 0 0, v0000000002971a80_0;  alias, 1 drivers
v000000000296aea0_0 .net "zero", 31 0, L_00000000029dc430;  alias, 1 drivers
E_00000000028edaa0 .event edge, v000000000296b4e0_0, v000000000296aea0_0, v000000000296bee0_0;
S_000000000296a7d0 .scope module, "Control_Unit" "control" 3 172, 5 1 0, S_0000000002900450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v000000000296cb60_0 .var "aluCode", 2 0;
v000000000296b080_0 .var "alu_src", 0 0;
v000000000296cc00_0 .var "branch", 0 0;
v000000000296ae00_0 .net "clk", 0 0, o0000000002916038;  alias, 0 drivers
v000000000296b120_0 .var "jump", 0 0;
v000000000296bbc0_0 .var "memRead", 0 0;
v000000000296b800_0 .var "memWrite", 0 0;
v000000000296b300_0 .var "mem_to_reg", 0 0;
v000000000296bf80_0 .net "opcode", 5 0, L_00000000029dbd50;  1 drivers
v000000000296b940_0 .var "reg_dst", 0 0;
v000000000296b3a0_0 .var "reg_write", 0 0;
v000000000296bb20_0 .net "reset", 0 0, o00000000029161b8;  alias, 0 drivers
v000000000296c020_0 .var "unSign", 0 0;
E_00000000028ed7e0 .event edge, v000000000296bb20_0, v000000000296bf80_0;
S_000000000296aad0 .scope module, "Instruction_Memory" "instructMemTest2" 3 169, 5 313 0, S_0000000002900450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v000000000296c0c0_0 .net "Enable", 0 0, o0000000002916038;  alias, 0 drivers
v000000000296b580_0 .net "Instruction", 31 0, L_00000000029dd150;  alias, 1 drivers
v000000000296c160 .array "Mem", 511 0, 7 0;
v000000000296b620_0 .net "PC", 31 0, v000000000296d1d0_0;  alias, 1 drivers
v000000000296c200_0 .net *"_s0", 7 0, L_00000000029dbdf0;  1 drivers
v000000000296c2a0_0 .net *"_s10", 32 0, L_00000000029dd510;  1 drivers
v000000000296c480_0 .net *"_s12", 7 0, L_00000000029db710;  1 drivers
v000000000296ceb0_0 .net *"_s14", 32 0, L_00000000029db990;  1 drivers
L_0000000002983240 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000296d630_0 .net *"_s17", 0 0, L_0000000002983240;  1 drivers
L_0000000002983288 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000000000296ead0_0 .net/2u *"_s18", 32 0, L_0000000002983288;  1 drivers
v000000000296d770_0 .net *"_s2", 7 0, L_00000000029db670;  1 drivers
v000000000296e3f0_0 .net *"_s20", 32 0, L_00000000029dcb10;  1 drivers
v000000000296def0_0 .net *"_s22", 7 0, L_00000000029dbe90;  1 drivers
v000000000296d270_0 .net *"_s24", 32 0, L_00000000029db5d0;  1 drivers
L_00000000029832d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000296da90_0 .net *"_s27", 0 0, L_00000000029832d0;  1 drivers
L_0000000002983318 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000000000296d450_0 .net/2u *"_s28", 32 0, L_0000000002983318;  1 drivers
v000000000296ea30_0 .net *"_s30", 32 0, L_00000000029dc7f0;  1 drivers
v000000000296e670_0 .net *"_s4", 32 0, L_00000000029dbc10;  1 drivers
L_00000000029831b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000296dd10_0 .net *"_s7", 0 0, L_00000000029831b0;  1 drivers
L_00000000029831f8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000000000296df90_0 .net/2u *"_s8", 32 0, L_00000000029831f8;  1 drivers
L_00000000029dbdf0 .array/port v000000000296c160, v000000000296d1d0_0;
L_00000000029db670 .array/port v000000000296c160, L_00000000029dd510;
L_00000000029dbc10 .concat [ 32 1 0 0], v000000000296d1d0_0, L_00000000029831b0;
L_00000000029dd510 .arith/sum 33, L_00000000029dbc10, L_00000000029831f8;
L_00000000029db710 .array/port v000000000296c160, L_00000000029dcb10;
L_00000000029db990 .concat [ 32 1 0 0], v000000000296d1d0_0, L_0000000002983240;
L_00000000029dcb10 .arith/sum 33, L_00000000029db990, L_0000000002983288;
L_00000000029dbe90 .array/port v000000000296c160, L_00000000029dc7f0;
L_00000000029db5d0 .concat [ 32 1 0 0], v000000000296d1d0_0, L_00000000029832d0;
L_00000000029dc7f0 .arith/sum 33, L_00000000029db5d0, L_0000000002983318;
L_00000000029dd150 .concat [ 8 8 8 8], L_00000000029dbe90, L_00000000029db710, L_00000000029db670, L_00000000029dbdf0;
S_0000000002969d50 .scope module, "Jump_Mux" "mux32" 3 182, 4 23 0, S_0000000002900450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000296d6d0_0 .net "one", 31 0, L_00000000029dd330;  1 drivers
v000000000296d130_0 .var "result", 31 0;
v000000000296d310_0 .net "s", 0 0, v000000000296b120_0;  alias, 1 drivers
v000000000296d810_0 .net "zero", 31 0, v000000000296cac0_0;  alias, 1 drivers
E_00000000028ee0a0 .event edge, v000000000296b120_0, v000000000296cac0_0, v000000000296d6d0_0;
S_0000000002970090 .scope module, "Program_Counter" "ProgramCounter" 3 165, 5 333 0, S_0000000002900450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v000000000296db30_0 .net "Clk", 0 0, o0000000002916038;  alias, 0 drivers
v000000000296d8b0_0 .net "PCNext", 31 0, v000000000296d130_0;  alias, 1 drivers
v000000000296d1d0_0 .var "PCResult", 31 0;
v000000000296e350_0 .net "Reset", 0 0, o00000000029161b8;  alias, 0 drivers
E_00000000028ee320 .event posedge, v000000000296ae00_0;
S_0000000002970810 .scope module, "RAM_Mux" "mux32" 3 180, 4 23 0, S_0000000002900450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000296dbd0_0 .net "one", 31 0, v000000000296e710_0;  alias, 1 drivers
v000000000296d3b0_0 .var "result", 31 0;
v000000000296ddb0_0 .net "s", 0 0, v000000000296b300_0;  alias, 1 drivers
v000000000296e990_0 .net "zero", 31 0, v0000000002971d00_0;  alias, 1 drivers
E_00000000028ee360 .event edge, v000000000296b300_0, v000000000296e990_0, v000000000296dbd0_0;
S_000000000296fa90 .scope module, "Register_File" "RegisterFile" 3 185, 6 1 0, S_0000000002900450;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v000000000296dc70_0 .net "A_Address", 4 0, L_00000000029dd470;  1 drivers
v000000000296d4f0_0 .var "A_Data", 31 0;
v000000000296d590_0 .net "B_Address", 4 0, L_00000000029db490;  1 drivers
v000000000296e8f0_0 .var "B_Data", 31 0;
v000000000296d950_0 .net "C_Address", 4 0, v000000000296cf50_0;  alias, 1 drivers
v000000000296e490_0 .net "C_Data", 31 0, v000000000296d3b0_0;  alias, 1 drivers
v000000000296e030_0 .net "Clk", 0 0, o0000000002916038;  alias, 0 drivers
v000000000296eb70 .array "Registers", 31 0, 31 0;
v000000000296ec10_0 .net "Write", 0 0, v000000000296b300_0;  alias, 1 drivers
v000000000296eb70_0 .array/port v000000000296eb70, 0;
v000000000296eb70_1 .array/port v000000000296eb70, 1;
v000000000296eb70_2 .array/port v000000000296eb70, 2;
E_00000000028edb20/0 .event edge, v000000000296dc70_0, v000000000296eb70_0, v000000000296eb70_1, v000000000296eb70_2;
v000000000296eb70_3 .array/port v000000000296eb70, 3;
v000000000296eb70_4 .array/port v000000000296eb70, 4;
v000000000296eb70_5 .array/port v000000000296eb70, 5;
v000000000296eb70_6 .array/port v000000000296eb70, 6;
E_00000000028edb20/1 .event edge, v000000000296eb70_3, v000000000296eb70_4, v000000000296eb70_5, v000000000296eb70_6;
v000000000296eb70_7 .array/port v000000000296eb70, 7;
v000000000296eb70_8 .array/port v000000000296eb70, 8;
v000000000296eb70_9 .array/port v000000000296eb70, 9;
v000000000296eb70_10 .array/port v000000000296eb70, 10;
E_00000000028edb20/2 .event edge, v000000000296eb70_7, v000000000296eb70_8, v000000000296eb70_9, v000000000296eb70_10;
v000000000296eb70_11 .array/port v000000000296eb70, 11;
v000000000296eb70_12 .array/port v000000000296eb70, 12;
v000000000296eb70_13 .array/port v000000000296eb70, 13;
v000000000296eb70_14 .array/port v000000000296eb70, 14;
E_00000000028edb20/3 .event edge, v000000000296eb70_11, v000000000296eb70_12, v000000000296eb70_13, v000000000296eb70_14;
v000000000296eb70_15 .array/port v000000000296eb70, 15;
v000000000296eb70_16 .array/port v000000000296eb70, 16;
v000000000296eb70_17 .array/port v000000000296eb70, 17;
v000000000296eb70_18 .array/port v000000000296eb70, 18;
E_00000000028edb20/4 .event edge, v000000000296eb70_15, v000000000296eb70_16, v000000000296eb70_17, v000000000296eb70_18;
v000000000296eb70_19 .array/port v000000000296eb70, 19;
v000000000296eb70_20 .array/port v000000000296eb70, 20;
v000000000296eb70_21 .array/port v000000000296eb70, 21;
v000000000296eb70_22 .array/port v000000000296eb70, 22;
E_00000000028edb20/5 .event edge, v000000000296eb70_19, v000000000296eb70_20, v000000000296eb70_21, v000000000296eb70_22;
v000000000296eb70_23 .array/port v000000000296eb70, 23;
v000000000296eb70_24 .array/port v000000000296eb70, 24;
v000000000296eb70_25 .array/port v000000000296eb70, 25;
v000000000296eb70_26 .array/port v000000000296eb70, 26;
E_00000000028edb20/6 .event edge, v000000000296eb70_23, v000000000296eb70_24, v000000000296eb70_25, v000000000296eb70_26;
v000000000296eb70_27 .array/port v000000000296eb70, 27;
v000000000296eb70_28 .array/port v000000000296eb70, 28;
v000000000296eb70_29 .array/port v000000000296eb70, 29;
v000000000296eb70_30 .array/port v000000000296eb70, 30;
E_00000000028edb20/7 .event edge, v000000000296eb70_27, v000000000296eb70_28, v000000000296eb70_29, v000000000296eb70_30;
v000000000296eb70_31 .array/port v000000000296eb70, 31;
E_00000000028edb20/8 .event edge, v000000000296eb70_31, v000000000296d590_0;
E_00000000028edb20 .event/or E_00000000028edb20/0, E_00000000028edb20/1, E_00000000028edb20/2, E_00000000028edb20/3, E_00000000028edb20/4, E_00000000028edb20/5, E_00000000028edb20/6, E_00000000028edb20/7, E_00000000028edb20/8;
S_000000000296f910 .scope module, "Register_Mux" "mux4" 3 178, 4 13 0, S_0000000002900450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v000000000296de50_0 .net "one", 4 0, L_00000000029dc570;  1 drivers
v000000000296cf50_0 .var "result", 4 0;
v000000000296d9f0_0 .net "s", 0 0, v000000000296b940_0;  alias, 1 drivers
v000000000296e0d0_0 .net "zero", 4 0, L_00000000029db2b0;  1 drivers
E_00000000028edbe0 .event edge, v000000000296b940_0, v000000000296e0d0_0, v000000000296de50_0;
S_000000000296fc10 .scope module, "addFour" "addplus4" 3 198, 7 3 0, S_0000000002900450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_0000000002983360 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000296e170_0 .net/2u *"_s0", 31 0, L_0000000002983360;  1 drivers
v000000000296e210_0 .net "pc", 31 0, v000000000296d1d0_0;  alias, 1 drivers
v000000000296e2b0_0 .net "result", 31 0, L_00000000029dc430;  alias, 1 drivers
L_00000000029dc430 .arith/sum 32, v000000000296d1d0_0, L_0000000002983360;
S_000000000296fd90 .scope module, "adder" "adder" 3 199, 7 8 0, S_0000000002900450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v000000000296cd70_0 .net "entry0", 31 0, v0000000002971ee0_0;  alias, 1 drivers
v000000000296e530_0 .net "entry1", 31 0, L_00000000029dc430;  alias, 1 drivers
v000000000296e5d0_0 .var "result", 31 0;
E_00000000028edae0 .event edge, v000000000296cd70_0, v000000000296aea0_0;
S_000000000296f610 .scope module, "alu" "ALU" 3 188, 8 1 0, S_0000000002900450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v000000000296e710_0 .var "Result", 31 0;
v000000000296cff0_0 .net "a", 31 0, v000000000296d4f0_0;  alias, 1 drivers
v000000000296ce10_0 .net "aluCode", 2 0, v000000000296cb60_0;  alias, 1 drivers
v000000000296e850_0 .net "b", 31 0, v000000000296ca20_0;  alias, 1 drivers
v000000000296e7b0_0 .var/i "counter", 31 0;
v000000000296d090_0 .var/i "index", 31 0;
v0000000002971580_0 .net "operation", 5 0, L_00000000029dcbb0;  1 drivers
v0000000002972660_0 .var "tempVar", 31 0;
v00000000029718a0_0 .var/i "var", 31 0;
v0000000002971620_0 .var "zeroFlag", 0 0;
E_00000000028ede20 .event edge, v0000000002971580_0, v000000000296ca20_0, v000000000296d4f0_0;
S_000000000296f490 .scope module, "ram" "RAM" 3 191, 9 1 0, S_0000000002900450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_00000000028b9850 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_00000000028b9888 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_00000000028b98c0 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v0000000002972c00_0 .net "address", 31 0, v000000000296e710_0;  alias, 1 drivers
v0000000002972980_0 .net "clk", 0 0, o0000000002916038;  alias, 0 drivers
v00000000029723e0_0 .net "dataIn", 31 0, v000000000296e8f0_0;  alias, 1 drivers
v0000000002972ac0 .array "mem", 31 0, 31 0;
v0000000002971d00_0 .var "output_destination", 31 0;
v0000000002971300_0 .net "read", 0 0, v000000000296bbc0_0;  alias, 1 drivers
v0000000002972160_0 .net "write", 0 0, v000000000296b800_0;  alias, 1 drivers
S_000000000296ff10 .scope module, "shftJump" "shftLeft28" 3 196, 7 20 0, S_0000000002900450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v00000000029727a0_0 .net "in", 25 0, L_00000000029dc6b0;  1 drivers
v0000000002971da0_0 .var "result", 27 0;
E_00000000028ee1a0 .event edge, v00000000029727a0_0;
S_0000000002970210 .scope module, "shftLeft" "shftLeft" 3 197, 7 42 0, S_0000000002900450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002971f80_0 .net "in", 31 0, v0000000002972200_0;  alias, 1 drivers
v0000000002971ee0_0 .var "result", 31 0;
E_00000000028edde0 .event edge, v000000000296c980_0;
S_000000000296f790 .scope module, "signExt" "signExtender" 3 195, 7 27 0, S_0000000002900450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002971940_0 .net "ins", 15 0, L_00000000029db850;  1 drivers
v0000000002972200_0 .var "result", 31 0;
v0000000002972020_0 .var "tempOnes", 15 0;
v0000000002971bc0_0 .var "tempZero", 15 0;
v00000000029716c0_0 .net "unSign", 0 0, v000000000296c020_0;  alias, 1 drivers
E_00000000028ef6e0 .event edge, v0000000002971940_0;
S_0000000002970390 .scope module, "simpleAND" "AND" 3 200, 7 14 0, S_0000000002900450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v00000000029722a0_0 .net "Z_flag", 0 0, v0000000002971620_0;  alias, 1 drivers
v0000000002972b60_0 .net "branch", 0 0, v000000000296cc00_0;  alias, 1 drivers
v0000000002971a80_0 .var "result", 0 0;
E_00000000028ef1e0 .event edge, v0000000002971620_0, v000000000296cc00_0;
S_00000000028cd610 .scope module, "mipsCPUData3" "mipsCPUData3" 3 211;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002976b60_0 .net *"_s7", 3 0, L_00000000029db350;  1 drivers
v0000000002976c00_0 .net "aluCode", 2 0, v0000000002974350_0;  1 drivers
v0000000002976ca0_0 .net "aluMuxOut", 31 0, v0000000002973d10_0;  1 drivers
v0000000002976d40_0 .net "aluOut", 31 0, v0000000002975c60_0;  1 drivers
v0000000002976de0_0 .net "aluSource", 0 0, v0000000002973270_0;  1 drivers
v0000000002977240_0 .net "andOut", 0 0, v0000000002976ac0_0;  1 drivers
v0000000002976f20_0 .net "branch", 0 0, v00000000029743f0_0;  1 drivers
v0000000002977100_0 .net "branchAddOut", 31 0, v00000000029759e0_0;  1 drivers
v00000000029771a0_0 .net "branchMuxOut", 31 0, v00000000029733b0_0;  1 drivers
o0000000002918078 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002978140_0 .net "clk", 0 0, o0000000002918078;  0 drivers
v00000000029781e0_0 .net "instruction", 31 0, L_00000000029dbfd0;  1 drivers
v0000000002977920_0 .net "jump", 0 0, v0000000002973950_0;  1 drivers
v0000000002978280_0 .net "memRead", 0 0, v00000000029742b0_0;  1 drivers
v0000000002977880_0 .net "memWrite", 0 0, v0000000002973b30_0;  1 drivers
v00000000029779c0_0 .net "mem_to_reg", 0 0, v00000000029731d0_0;  1 drivers
v0000000002978320_0 .net "next", 31 0, v0000000002974170_0;  1 drivers
v0000000002978b40_0 .net "pcAdd4", 31 0, L_00000000029dced0;  1 drivers
v00000000029785a0_0 .net "pcOut", 31 0, v00000000029760c0_0;  1 drivers
v0000000002978960_0 .net "ramMuxOut", 31 0, v00000000029772e0_0;  1 drivers
v0000000002977ce0_0 .net "ramOut", 31 0, v0000000002977740_0;  1 drivers
v00000000029783c0_0 .net "regMuxOut", 4 0, v00000000029754e0_0;  1 drivers
v0000000002978a00_0 .net "regOutA", 31 0, v0000000002976fc0_0;  1 drivers
v0000000002978e60_0 .net "regOutB", 31 0, v0000000002976980_0;  1 drivers
v0000000002978500_0 .net "reg_dst", 0 0, v0000000002973db0_0;  1 drivers
v0000000002977a60_0 .net "reg_write", 0 0, v0000000002973e50_0;  1 drivers
o00000000029181f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002978aa0_0 .net "reset", 0 0, o00000000029181f8;  0 drivers
v00000000029788c0_0 .net "shftLeft28Out", 27 0, v0000000002976520_0;  1 drivers
v0000000002978640_0 .net "shftLeftOut", 31 0, v0000000002975760_0;  1 drivers
v0000000002978d20_0 .net "signExtOut", 31 0, v00000000029767a0_0;  1 drivers
v0000000002978be0_0 .net "unSign", 0 0, v0000000002973ef0_0;  1 drivers
v0000000002978c80_0 .net "zFlag", 0 0, v0000000002975f80_0;  1 drivers
L_00000000029dc110 .part L_00000000029dbfd0, 26, 6;
L_00000000029db8f0 .part L_00000000029dbfd0, 16, 5;
L_00000000029dba30 .part L_00000000029dbfd0, 11, 5;
L_00000000029db350 .part L_00000000029dced0, 28, 4;
L_00000000029dd1f0 .concat [ 28 4 0 0], v0000000002976520_0, L_00000000029db350;
L_00000000029dbad0 .part L_00000000029dbfd0, 21, 5;
L_00000000029db030 .part L_00000000029dbfd0, 16, 5;
L_00000000029dce30 .part L_00000000029dbfd0, 0, 6;
L_00000000029db0d0 .part L_00000000029dbfd0, 0, 16;
L_00000000029dc1b0 .part L_00000000029dbfd0, 0, 26;
S_0000000002970510 .scope module, "ALU_Mux" "mux32" 3 284, 4 23 0, S_00000000028cd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029748f0_0 .net "one", 31 0, v00000000029767a0_0;  alias, 1 drivers
v0000000002973d10_0 .var "result", 31 0;
v0000000002973770_0 .net "s", 0 0, v0000000002973270_0;  alias, 1 drivers
v0000000002973310_0 .net "zero", 31 0, v0000000002976980_0;  alias, 1 drivers
E_00000000028ef1a0 .event edge, v0000000002973770_0, v0000000002973310_0, v00000000029748f0_0;
S_0000000002970690 .scope module, "Branch_Mux" "mux32" 3 286, 4 23 0, S_00000000028cd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002974ad0_0 .net "one", 31 0, v00000000029759e0_0;  alias, 1 drivers
v00000000029733b0_0 .var "result", 31 0;
v0000000002973a90_0 .net "s", 0 0, v0000000002976ac0_0;  alias, 1 drivers
v0000000002973090_0 .net "zero", 31 0, L_00000000029dced0;  alias, 1 drivers
E_00000000028eea60 .event edge, v0000000002973a90_0, v0000000002973090_0, v0000000002974ad0_0;
S_0000000002970990 .scope module, "Control_Unit" "control" 3 277, 5 1 0, S_00000000028cd610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v0000000002974350_0 .var "aluCode", 2 0;
v0000000002973270_0 .var "alu_src", 0 0;
v00000000029743f0_0 .var "branch", 0 0;
v0000000002973810_0 .net "clk", 0 0, o0000000002918078;  alias, 0 drivers
v0000000002973950_0 .var "jump", 0 0;
v00000000029742b0_0 .var "memRead", 0 0;
v0000000002973b30_0 .var "memWrite", 0 0;
v00000000029731d0_0 .var "mem_to_reg", 0 0;
v0000000002973bd0_0 .net "opcode", 5 0, L_00000000029dc110;  1 drivers
v0000000002973db0_0 .var "reg_dst", 0 0;
v0000000002973e50_0 .var "reg_write", 0 0;
v0000000002973130_0 .net "reset", 0 0, o00000000029181f8;  alias, 0 drivers
v0000000002973ef0_0 .var "unSign", 0 0;
E_00000000028ee920 .event edge, v0000000002973130_0, v0000000002973bd0_0;
S_000000000296ee90 .scope module, "Instruction_Memory" "instructMemTest3" 3 274, 5 323 0, S_00000000028cd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v0000000002974530_0 .net "Enable", 0 0, o0000000002918078;  alias, 0 drivers
v0000000002973f90_0 .net "Instruction", 31 0, L_00000000029dbfd0;  alias, 1 drivers
v0000000002974a30 .array "Mem", 511 0, 7 0;
v0000000002974670_0 .net "PC", 31 0, v00000000029760c0_0;  alias, 1 drivers
v0000000002973450_0 .net *"_s0", 7 0, L_00000000029dcc50;  1 drivers
v00000000029734f0_0 .net *"_s10", 32 0, L_00000000029dd6f0;  1 drivers
v0000000002974710_0 .net *"_s12", 7 0, L_00000000029dd790;  1 drivers
v0000000002972eb0_0 .net *"_s14", 32 0, L_00000000029dbf30;  1 drivers
L_0000000002983438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002974c10_0 .net *"_s17", 0 0, L_0000000002983438;  1 drivers
L_0000000002983480 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000002974490_0 .net/2u *"_s18", 32 0, L_0000000002983480;  1 drivers
v00000000029745d0_0 .net *"_s2", 7 0, L_00000000029dd290;  1 drivers
v0000000002974990_0 .net *"_s20", 32 0, L_00000000029dcd90;  1 drivers
v0000000002974030_0 .net *"_s22", 7 0, L_00000000029dccf0;  1 drivers
v0000000002973590_0 .net *"_s24", 32 0, L_00000000029db530;  1 drivers
L_00000000029834c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029747b0_0 .net *"_s27", 0 0, L_00000000029834c8;  1 drivers
L_0000000002983510 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000002972f50_0 .net/2u *"_s28", 32 0, L_0000000002983510;  1 drivers
v0000000002974850_0 .net *"_s30", 32 0, L_00000000029db7b0;  1 drivers
v0000000002973630_0 .net *"_s4", 32 0, L_00000000029dc4d0;  1 drivers
L_00000000029833a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002974b70_0 .net *"_s7", 0 0, L_00000000029833a8;  1 drivers
L_00000000029833f0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000029736d0_0 .net/2u *"_s8", 32 0, L_00000000029833f0;  1 drivers
L_00000000029dcc50 .array/port v0000000002974a30, v00000000029760c0_0;
L_00000000029dd290 .array/port v0000000002974a30, L_00000000029dd6f0;
L_00000000029dc4d0 .concat [ 32 1 0 0], v00000000029760c0_0, L_00000000029833a8;
L_00000000029dd6f0 .arith/sum 33, L_00000000029dc4d0, L_00000000029833f0;
L_00000000029dd790 .array/port v0000000002974a30, L_00000000029dcd90;
L_00000000029dbf30 .concat [ 32 1 0 0], v00000000029760c0_0, L_0000000002983438;
L_00000000029dcd90 .arith/sum 33, L_00000000029dbf30, L_0000000002983480;
L_00000000029dccf0 .array/port v0000000002974a30, L_00000000029db7b0;
L_00000000029db530 .concat [ 32 1 0 0], v00000000029760c0_0, L_00000000029834c8;
L_00000000029db7b0 .arith/sum 33, L_00000000029db530, L_0000000002983510;
L_00000000029dbfd0 .concat [ 8 8 8 8], L_00000000029dccf0, L_00000000029dd790, L_00000000029dd290, L_00000000029dcc50;
S_000000000296f190 .scope module, "Jump_Mux" "mux32" 3 287, 4 23 0, S_00000000028cd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029740d0_0 .net "one", 31 0, L_00000000029dd1f0;  1 drivers
v0000000002974170_0 .var "result", 31 0;
v0000000002974cb0_0 .net "s", 0 0, v0000000002973950_0;  alias, 1 drivers
v0000000002974d50_0 .net "zero", 31 0, v00000000029733b0_0;  alias, 1 drivers
E_00000000028eeda0 .event edge, v0000000002973950_0, v00000000029733b0_0, v00000000029740d0_0;
S_0000000002970b10 .scope module, "Program_Counter" "ProgramCounter" 3 270, 5 333 0, S_00000000028cd610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v0000000002972ff0_0 .net "Clk", 0 0, o0000000002918078;  alias, 0 drivers
v0000000002976020_0 .net "PCNext", 31 0, v0000000002974170_0;  alias, 1 drivers
v00000000029760c0_0 .var "PCResult", 31 0;
v0000000002976160_0 .net "Reset", 0 0, o00000000029181f8;  alias, 0 drivers
E_00000000028eef20 .event posedge, v0000000002973810_0;
S_0000000002970c90 .scope module, "RAM_Mux" "mux32" 3 285, 4 23 0, S_00000000028cd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029758a0_0 .net "one", 31 0, v0000000002975c60_0;  alias, 1 drivers
v00000000029772e0_0 .var "result", 31 0;
v0000000002975d00_0 .net "s", 0 0, v00000000029731d0_0;  alias, 1 drivers
v0000000002975940_0 .net "zero", 31 0, v0000000002977740_0;  alias, 1 drivers
E_00000000028eebe0 .event edge, v00000000029731d0_0, v0000000002975940_0, v00000000029758a0_0;
S_000000000296f310 .scope module, "Register_File" "RegisterFile" 3 290, 6 1 0, S_00000000028cd610;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002976340_0 .net "A_Address", 4 0, L_00000000029dbad0;  1 drivers
v0000000002976fc0_0 .var "A_Data", 31 0;
v0000000002975120_0 .net "B_Address", 4 0, L_00000000029db030;  1 drivers
v0000000002976980_0 .var "B_Data", 31 0;
v0000000002977420_0 .net "C_Address", 4 0, v00000000029754e0_0;  alias, 1 drivers
v0000000002975bc0_0 .net "C_Data", 31 0, v00000000029772e0_0;  alias, 1 drivers
v0000000002976200_0 .net "Clk", 0 0, o0000000002918078;  alias, 0 drivers
v0000000002976e80 .array "Registers", 31 0, 31 0;
v0000000002975b20_0 .net "Write", 0 0, v00000000029731d0_0;  alias, 1 drivers
v0000000002976e80_0 .array/port v0000000002976e80, 0;
v0000000002976e80_1 .array/port v0000000002976e80, 1;
v0000000002976e80_2 .array/port v0000000002976e80, 2;
E_00000000028ef4e0/0 .event edge, v0000000002976340_0, v0000000002976e80_0, v0000000002976e80_1, v0000000002976e80_2;
v0000000002976e80_3 .array/port v0000000002976e80, 3;
v0000000002976e80_4 .array/port v0000000002976e80, 4;
v0000000002976e80_5 .array/port v0000000002976e80, 5;
v0000000002976e80_6 .array/port v0000000002976e80, 6;
E_00000000028ef4e0/1 .event edge, v0000000002976e80_3, v0000000002976e80_4, v0000000002976e80_5, v0000000002976e80_6;
v0000000002976e80_7 .array/port v0000000002976e80, 7;
v0000000002976e80_8 .array/port v0000000002976e80, 8;
v0000000002976e80_9 .array/port v0000000002976e80, 9;
v0000000002976e80_10 .array/port v0000000002976e80, 10;
E_00000000028ef4e0/2 .event edge, v0000000002976e80_7, v0000000002976e80_8, v0000000002976e80_9, v0000000002976e80_10;
v0000000002976e80_11 .array/port v0000000002976e80, 11;
v0000000002976e80_12 .array/port v0000000002976e80, 12;
v0000000002976e80_13 .array/port v0000000002976e80, 13;
v0000000002976e80_14 .array/port v0000000002976e80, 14;
E_00000000028ef4e0/3 .event edge, v0000000002976e80_11, v0000000002976e80_12, v0000000002976e80_13, v0000000002976e80_14;
v0000000002976e80_15 .array/port v0000000002976e80, 15;
v0000000002976e80_16 .array/port v0000000002976e80, 16;
v0000000002976e80_17 .array/port v0000000002976e80, 17;
v0000000002976e80_18 .array/port v0000000002976e80, 18;
E_00000000028ef4e0/4 .event edge, v0000000002976e80_15, v0000000002976e80_16, v0000000002976e80_17, v0000000002976e80_18;
v0000000002976e80_19 .array/port v0000000002976e80, 19;
v0000000002976e80_20 .array/port v0000000002976e80, 20;
v0000000002976e80_21 .array/port v0000000002976e80, 21;
v0000000002976e80_22 .array/port v0000000002976e80, 22;
E_00000000028ef4e0/5 .event edge, v0000000002976e80_19, v0000000002976e80_20, v0000000002976e80_21, v0000000002976e80_22;
v0000000002976e80_23 .array/port v0000000002976e80, 23;
v0000000002976e80_24 .array/port v0000000002976e80, 24;
v0000000002976e80_25 .array/port v0000000002976e80, 25;
v0000000002976e80_26 .array/port v0000000002976e80, 26;
E_00000000028ef4e0/6 .event edge, v0000000002976e80_23, v0000000002976e80_24, v0000000002976e80_25, v0000000002976e80_26;
v0000000002976e80_27 .array/port v0000000002976e80, 27;
v0000000002976e80_28 .array/port v0000000002976e80, 28;
v0000000002976e80_29 .array/port v0000000002976e80, 29;
v0000000002976e80_30 .array/port v0000000002976e80, 30;
E_00000000028ef4e0/7 .event edge, v0000000002976e80_27, v0000000002976e80_28, v0000000002976e80_29, v0000000002976e80_30;
v0000000002976e80_31 .array/port v0000000002976e80, 31;
E_00000000028ef4e0/8 .event edge, v0000000002976e80_31, v0000000002975120_0;
E_00000000028ef4e0 .event/or E_00000000028ef4e0/0, E_00000000028ef4e0/1, E_00000000028ef4e0/2, E_00000000028ef4e0/3, E_00000000028ef4e0/4, E_00000000028ef4e0/5, E_00000000028ef4e0/6, E_00000000028ef4e0/7, E_00000000028ef4e0/8;
S_000000000296f010 .scope module, "Register_Mux" "mux4" 3 283, 4 13 0, S_00000000028cd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v0000000002976a20_0 .net "one", 4 0, L_00000000029dba30;  1 drivers
v00000000029754e0_0 .var "result", 4 0;
v00000000029765c0_0 .net "s", 0 0, v0000000002973db0_0;  alias, 1 drivers
v0000000002976660_0 .net "zero", 4 0, L_00000000029db8f0;  1 drivers
E_00000000028ef4a0 .event edge, v0000000002973db0_0, v0000000002976660_0, v0000000002976a20_0;
S_0000000002979a60 .scope module, "addFour" "addplus4" 3 303, 7 3 0, S_00000000028cd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_0000000002983558 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002975800_0 .net/2u *"_s0", 31 0, L_0000000002983558;  1 drivers
v00000000029762a0_0 .net "pc", 31 0, v00000000029760c0_0;  alias, 1 drivers
v0000000002975580_0 .net "result", 31 0, L_00000000029dced0;  alias, 1 drivers
L_00000000029dced0 .arith/sum 32, v00000000029760c0_0, L_0000000002983558;
S_00000000029792e0 .scope module, "adder" "adder" 3 304, 7 8 0, S_00000000028cd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v0000000002975ee0_0 .net "entry0", 31 0, v0000000002975760_0;  alias, 1 drivers
v0000000002977060_0 .net "entry1", 31 0, L_00000000029dced0;  alias, 1 drivers
v00000000029759e0_0 .var "result", 31 0;
E_00000000028eede0 .event edge, v0000000002975ee0_0, v0000000002973090_0;
S_00000000029798e0 .scope module, "alu" "ALU" 3 293, 8 1 0, S_00000000028cd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v0000000002975c60_0 .var "Result", 31 0;
v0000000002974fe0_0 .net "a", 31 0, v0000000002976fc0_0;  alias, 1 drivers
v0000000002975a80_0 .net "aluCode", 2 0, v0000000002974350_0;  alias, 1 drivers
v0000000002977380_0 .net "b", 31 0, v0000000002973d10_0;  alias, 1 drivers
v00000000029774c0_0 .var/i "counter", 31 0;
v0000000002975da0_0 .var/i "index", 31 0;
v0000000002975080_0 .net "operation", 5 0, L_00000000029dce30;  1 drivers
v0000000002976700_0 .var "tempVar", 31 0;
v0000000002975e40_0 .var/i "var", 31 0;
v0000000002975f80_0 .var "zeroFlag", 0 0;
E_00000000028ef5a0 .event edge, v0000000002975080_0, v0000000002973d10_0, v0000000002976fc0_0;
S_0000000002979ee0 .scope module, "ram" "RAM" 3 296, 9 1 0, S_00000000028cd610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_0000000002809320 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_0000000002809358 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_0000000002809390 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v0000000002976480_0 .net "address", 31 0, v0000000002975c60_0;  alias, 1 drivers
v0000000002977560_0 .net "clk", 0 0, o0000000002918078;  alias, 0 drivers
v0000000002977600_0 .net "dataIn", 31 0, v0000000002976980_0;  alias, 1 drivers
v00000000029776a0 .array "mem", 31 0, 31 0;
v0000000002977740_0 .var "output_destination", 31 0;
v00000000029763e0_0 .net "read", 0 0, v00000000029742b0_0;  alias, 1 drivers
v0000000002975620_0 .net "write", 0 0, v0000000002973b30_0;  alias, 1 drivers
S_0000000002979160 .scope module, "shftJump" "shftLeft28" 3 301, 7 20 0, S_00000000028cd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v00000000029756c0_0 .net "in", 25 0, L_00000000029dc1b0;  1 drivers
v0000000002976520_0 .var "result", 27 0;
E_00000000028eeb60 .event edge, v00000000029756c0_0;
S_000000000297a360 .scope module, "shftLeft" "shftLeft" 3 302, 7 42 0, S_00000000028cd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v00000000029751c0_0 .net "in", 31 0, v00000000029767a0_0;  alias, 1 drivers
v0000000002975760_0 .var "result", 31 0;
E_00000000028eec20 .event edge, v00000000029748f0_0;
S_000000000297a060 .scope module, "signExt" "signExtender" 3 300, 7 27 0, S_00000000028cd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002975260_0 .net "ins", 15 0, L_00000000029db0d0;  1 drivers
v00000000029767a0_0 .var "result", 31 0;
v0000000002975300_0 .var "tempOnes", 15 0;
v0000000002976840_0 .var "tempZero", 15 0;
v00000000029768e0_0 .net "unSign", 0 0, v0000000002973ef0_0;  alias, 1 drivers
E_00000000028ef520 .event edge, v0000000002975260_0;
S_0000000002979460 .scope module, "simpleAND" "AND" 3 305, 7 14 0, S_00000000028cd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v00000000029753a0_0 .net "Z_flag", 0 0, v0000000002975f80_0;  alias, 1 drivers
v0000000002975440_0 .net "branch", 0 0, v00000000029743f0_0;  alias, 1 drivers
v0000000002976ac0_0 .var "result", 0 0;
E_00000000028eee20 .event edge, v0000000002975f80_0, v00000000029743f0_0;
S_000000000289d700 .scope module, "muxA" "muxA" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
    .port_info 4 /INPUT 5 "two"
o0000000002919d58 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000029786e0_0 .net "one", 4 0, o0000000002919d58;  0 drivers
v0000000002977d80_0 .var "result", 4 0;
o0000000002919db8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000002978460_0 .net "s", 1 0, o0000000002919db8;  0 drivers
o0000000002919de8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002977b00_0 .net "two", 4 0, o0000000002919de8;  0 drivers
o0000000002919e18 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002978dc0_0 .net "zero", 4 0, o0000000002919e18;  0 drivers
E_00000000028eec60 .event edge, v0000000002978460_0, v0000000002978dc0_0, v00000000029786e0_0, v0000000002977b00_0;
    .scope S_00000000027cd440;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002966f50_0, 0;
    %end;
    .thread T_0;
    .scope S_00000000027cd440;
T_1 ;
    %wait E_00000000028f28e0;
    %load/vec4 v0000000002967b30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002966f50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000002966e10_0;
    %assign/vec4 v0000000002966f50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000028cbe70;
T_2 ;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 44, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 144, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 40, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 162, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 40, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 99, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 28, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 96, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 253, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 160, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 37, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 25, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029667d0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000000028fe850;
T_3 ;
    %wait E_00000000028f1ba0;
    %vpi_call 5 9 "$display", "\012\012-------New Instruction Loaded-------------" {0 0 0};
    %load/vec4 v0000000002966b90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029678b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b36c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028e38c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b31c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966c30_0, 0, 1;
    %vpi_call 5 21 "$display", "Current Instruction: Reset" {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000002965e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029678b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b36c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028e38c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b31c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966c30_0, 0, 1;
    %jmp T_3.17;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002966730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029678b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b36c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028e38c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002967770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b31c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966c30_0, 0, 1;
    %vpi_call 5 36 "$display", "Current Instruction: Aritmetic" {0 0 0};
    %jmp T_3.17;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002966730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029678b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b36c0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000028e38c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b31c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966c30_0, 0, 1;
    %vpi_call 5 49 "$display", "Current Instruction: CLO, CLZ" {0 0 0};
    %jmp T_3.17;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029678b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b36c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028e38c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b31c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966c30_0, 0, 1;
    %vpi_call 5 63 "$display", "Current Instruction: JUMP" {0 0 0};
    %jmp T_3.17;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029678b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b36c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028e38c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002966190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b31c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966c30_0, 0, 1;
    %vpi_call 5 76 "$display", "Current Instruction: Save Word" {0 0 0};
    %jmp T_3.17;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029678b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b36c0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000028e38c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002966190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b31c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966c30_0, 0, 1;
    %vpi_call 5 89 "$display", "Current Instruction: Save Byte" {0 0 0};
    %jmp T_3.17;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029678b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b36c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028e38c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002966190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b31c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966c30_0, 0, 1;
    %vpi_call 5 102 "$display", "Current Instruction: Load Word" {0 0 0};
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029678b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b36c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028e38c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002966190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b31c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966c30_0, 0, 1;
    %vpi_call 5 116 "$display", "Current Instruction: Load Byte" {0 0 0};
    %jmp T_3.17;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029678b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b36c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028e38c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002967130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b31c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002966c30_0, 0, 1;
    %vpi_call 5 129 "$display", "Current Instruction: Load Byte Unsigned" {0 0 0};
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029678b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b36c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000028e38c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287b4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b31c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966c30_0, 0, 1;
    %vpi_call 5 143 "$display", "Current Instruction: Branch if Equal" {0 0 0};
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029678b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b36c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000028e38c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287b4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b31c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966c30_0, 0, 1;
    %vpi_call 5 157 "$display", "Current Instruction: Branch if Equal to Zero" {0 0 0};
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029678b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b36c0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000028e38c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287b4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b31c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966c30_0, 0, 1;
    %vpi_call 5 171 "$display", "Current Instruction: Branch if Less Than Zero" {0 0 0};
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029678b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b36c0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000028e38c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287b4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b31c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966c30_0, 0, 1;
    %vpi_call 5 185 "$display", "Current Instruction: Branch if Greater Than Zero" {0 0 0};
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029678b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b36c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028e38c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002967770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b31c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002966c30_0, 0, 1;
    %vpi_call 5 199 "$display", "Current Instruction: ADDIU" {0 0 0};
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029678b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b36c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028e38c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002967130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002967770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b31c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966c30_0, 0, 1;
    %vpi_call 5 213 "$display", "Current Instruction: ADDI" {0 0 0};
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000027c0bd0;
T_4 ;
    %wait E_00000000028ee420;
    %load/vec4 v00000000029687e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000000002969780_0;
    %store/vec4 v0000000002969b40_0, 0, 5;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000002966a50_0;
    %store/vec4 v0000000002969b40_0, 0, 5;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000028b96d0;
T_5 ;
    %wait E_00000000028f19e0;
    %load/vec4 v00000000028e2740_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000000028e2b00_0;
    %store/vec4 v00000000028e36e0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000028e2240_0;
    %store/vec4 v00000000028e36e0_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000027cd5c0;
T_6 ;
    %wait E_00000000028ed920;
    %load/vec4 v0000000002966050_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v00000000029660f0_0;
    %store/vec4 v0000000002967090_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000002967bd0_0;
    %store/vec4 v0000000002967090_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000028eb4d0;
T_7 ;
    %wait E_00000000028f2060;
    %load/vec4 v00000000028e2e20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000000028e3820_0;
    %store/vec4 v00000000028e2c40_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000028e3780_0;
    %store/vec4 v00000000028e2c40_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000002896f70;
T_8 ;
    %wait E_00000000028f2b60;
    %load/vec4 v0000000002965d30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v00000000029664b0_0;
    %store/vec4 v0000000002966870_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000002967a90_0;
    %store/vec4 v0000000002966870_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000027c0a50;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
    %end;
    .thread T_9;
    .scope S_00000000027c0a50;
T_10 ;
    %wait E_00000000028f28e0;
    %load/vec4 v00000000029669b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002966370_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000000002966910_0;
    %load/vec4 v0000000002966370_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002966690, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000027c0a50;
T_11 ;
    %wait E_00000000028ee660;
    %load/vec4 v0000000002966eb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002966690, 4;
    %assign/vec4 v0000000002966ff0_0, 0;
    %load/vec4 v00000000029671d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002966690, 4;
    %assign/vec4 v0000000002967590_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000002819160;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002968a60_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0000000002819160;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002968ec0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0000000002819160;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002968b00_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0000000002819160;
T_15 ;
    %wait E_00000000028ee060;
    %load/vec4 v0000000002968100_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %load/vec4 v00000000029696e0_0;
    %load/vec4 v00000000029689c0_0;
    %cmp/e;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002968b00_0, 0, 1;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002968b00_0, 0, 1;
T_15.9 ;
    %jmp T_15.7;
T_15.1 ;
    %load/vec4 v00000000029696e0_0;
    %load/vec4 v00000000029689c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.11, 8;
T_15.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.11, 8;
 ; End of false expr.
    %blend;
T_15.11;
    %store/vec4 v0000000002968920_0, 0, 32;
    %load/vec4 v0000000002968920_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.13, 8;
T_15.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.13, 8;
 ; End of false expr.
    %blend;
T_15.13;
    %store/vec4 v0000000002968b00_0, 0, 1;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v00000000029689c0_0;
    %load/vec4 v00000000029696e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.15, 8;
T_15.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.15, 8;
 ; End of false expr.
    %blend;
T_15.15;
    %store/vec4 v0000000002968920_0, 0, 32;
    %load/vec4 v0000000002968920_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.17, 8;
T_15.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.17, 8;
 ; End of false expr.
    %blend;
T_15.17;
    %store/vec4 v0000000002968b00_0, 0, 1;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v0000000002969460_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_15.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002969820_0, 0, 32;
T_15.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002969820_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.21, 5;
    %load/vec4 v00000000029696e0_0;
    %load/vec4 v0000000002969820_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002968ec0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002969820_0, 0, 32;
T_15.22 ;
    %load/vec4 v0000000002968ec0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.24, 4;
    %load/vec4 v0000000002968a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002968a60_0, 0, 32;
T_15.24 ;
    %load/vec4 v0000000002969820_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002969820_0, 0, 32;
    %jmp T_15.20;
T_15.21 ;
    %load/vec4 v0000000002968a60_0;
    %store/vec4 v0000000002968920_0, 0, 32;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v0000000002969460_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_15.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002969820_0, 0, 32;
T_15.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002969820_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.29, 5;
    %load/vec4 v00000000029696e0_0;
    %load/vec4 v0000000002969820_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002968ec0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002969820_0, 0, 32;
T_15.30 ;
    %load/vec4 v0000000002968ec0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.32, 4;
    %load/vec4 v0000000002968a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002968a60_0, 0, 32;
T_15.32 ;
    %load/vec4 v0000000002969820_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002969820_0, 0, 32;
    %jmp T_15.28;
T_15.29 ;
    %load/vec4 v0000000002968a60_0;
    %store/vec4 v0000000002968920_0, 0, 32;
T_15.26 ;
T_15.19 ;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v00000000029696e0_0;
    %load/vec4 v00000000029689c0_0;
    %add;
    %store/vec4 v0000000002968920_0, 0, 32;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v00000000029696e0_0;
    %load/vec4 v00000000029689c0_0;
    %add;
    %store/vec4 v0000000002968920_0, 0, 32;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0000000002969460_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_15.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_15.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_15.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_15.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_15.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_15.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_15.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_15.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_15.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_15.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_15.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_15.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_15.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_15.52, 6;
    %jmp T_15.53;
T_15.34 ;
    %load/vec4 v00000000029689c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.54, 4;
    %load/vec4 v00000000029696e0_0;
    %store/vec4 v0000000002968920_0, 0, 32;
T_15.54 ;
    %jmp T_15.53;
T_15.35 ;
    %load/vec4 v00000000029689c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.56, 4;
    %load/vec4 v00000000029696e0_0;
    %store/vec4 v0000000002968920_0, 0, 32;
T_15.56 ;
    %jmp T_15.53;
T_15.36 ;
    %load/vec4 v00000000029696e0_0;
    %load/vec4 v00000000029689c0_0;
    %and;
    %store/vec4 v0000000002968920_0, 0, 32;
    %jmp T_15.53;
T_15.37 ;
    %load/vec4 v00000000029696e0_0;
    %load/vec4 v00000000029689c0_0;
    %or;
    %store/vec4 v0000000002968920_0, 0, 32;
    %jmp T_15.53;
T_15.38 ;
    %load/vec4 v00000000029696e0_0;
    %load/vec4 v00000000029689c0_0;
    %xor;
    %store/vec4 v0000000002968920_0, 0, 32;
    %jmp T_15.53;
T_15.39 ;
    %load/vec4 v00000000029696e0_0;
    %load/vec4 v00000000029689c0_0;
    %or;
    %inv;
    %store/vec4 v0000000002968920_0, 0, 32;
    %jmp T_15.53;
T_15.40 ;
    %load/vec4 v00000000029696e0_0;
    %load/vec4 v00000000029689c0_0;
    %add;
    %store/vec4 v0000000002968920_0, 0, 32;
    %jmp T_15.53;
T_15.41 ;
    %jmp T_15.53;
T_15.42 ;
    %load/vec4 v00000000029696e0_0;
    %load/vec4 v00000000029689c0_0;
    %add;
    %store/vec4 v0000000002968920_0, 0, 32;
    %load/vec4 v0000000002968920_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.59, 8;
T_15.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.59, 8;
 ; End of false expr.
    %blend;
T_15.59;
    %store/vec4 v0000000002968b00_0, 0, 1;
    %jmp T_15.53;
T_15.43 ;
    %load/vec4 v00000000029689c0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000002967de0_0, 0, 32;
    %load/vec4 v00000000029696e0_0;
    %load/vec4 v0000000002967de0_0;
    %add;
    %store/vec4 v0000000002968920_0, 0, 32;
    %load/vec4 v0000000002968920_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.61, 8;
T_15.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.61, 8;
 ; End of false expr.
    %blend;
T_15.61;
    %store/vec4 v0000000002968b00_0, 0, 1;
    %jmp T_15.53;
T_15.44 ;
    %load/vec4 v00000000029689c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002968920_0, 0, 32;
    %jmp T_15.53;
T_15.45 ;
    %load/vec4 v00000000029689c0_0;
    %ix/getv 4, v00000000029696e0_0;
    %shiftl 4;
    %store/vec4 v0000000002968920_0, 0, 32;
    %jmp T_15.53;
T_15.46 ;
    %load/vec4 v00000000029689c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002968920_0, 0, 32;
    %jmp T_15.53;
T_15.47 ;
    %load/vec4 v00000000029689c0_0;
    %ix/getv 4, v00000000029696e0_0;
    %shiftr 4;
    %store/vec4 v0000000002968920_0, 0, 32;
    %jmp T_15.53;
T_15.48 ;
    %load/vec4 v00000000029696e0_0;
    %load/vec4 v00000000029689c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002968920_0, 0, 32;
    %jmp T_15.63;
T_15.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002968920_0, 0, 32;
T_15.63 ;
    %jmp T_15.53;
T_15.49 ;
    %load/vec4 v00000000029696e0_0;
    %load/vec4 v00000000029689c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002968920_0, 0, 32;
    %jmp T_15.65;
T_15.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002968920_0, 0, 32;
T_15.65 ;
    %jmp T_15.53;
T_15.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002969820_0, 0, 32;
T_15.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002969820_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.67, 5;
    %load/vec4 v00000000029696e0_0;
    %load/vec4 v0000000002969820_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002968ec0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002969820_0, 0, 32;
T_15.68 ;
    %load/vec4 v0000000002968ec0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.70, 4;
    %load/vec4 v0000000002968a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002968a60_0, 0, 32;
T_15.70 ;
    %load/vec4 v0000000002969820_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002969820_0, 0, 32;
    %jmp T_15.66;
T_15.67 ;
    %load/vec4 v0000000002968a60_0;
    %store/vec4 v0000000002968920_0, 0, 32;
    %jmp T_15.53;
T_15.51 ;
    %load/vec4 v00000000029696e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002968920_0, 0, 32;
    %jmp T_15.53;
T_15.52 ;
    %load/vec4 v00000000029696e0_0;
    %ix/getv 4, v00000000029689c0_0;
    %shiftr 4;
    %store/vec4 v0000000002968920_0, 0, 32;
    %jmp T_15.53;
T_15.53 ;
    %pop/vec4 1;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000000000296a050;
T_16 ;
    %wait E_00000000028f28e0;
    %load/vec4 v0000000002969a00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %ix/getv 4, v00000000029698c0_0;
    %load/vec4a v0000000002968ba0, 4;
    %assign/vec4 v0000000002969960_0, 0;
T_16.0 ;
    %load/vec4 v0000000002969aa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0000000002968f60_0;
    %ix/getv 3, v00000000029698c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002968ba0, 0, 4;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000002969ed0;
T_17 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002968ce0_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_0000000002969ed0;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002969000_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_0000000002969ed0;
T_19 ;
    %wait E_00000000028ee760;
    %load/vec4 v0000000002968240_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002968060_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0000000002969000_0;
    %load/vec4 v0000000002968240_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002968740_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000002968ce0_0;
    %load/vec4 v0000000002968240_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002968740_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000000000296a650;
T_20 ;
    %wait E_00000000028ee720;
    %load/vec4 v0000000002968600_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002969500_0, 0, 28;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000000000296a950;
T_21 ;
    %wait E_00000000028ed9a0;
    %load/vec4 v0000000002968c40_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029684c0_0, 0, 32;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000000000fcd500;
T_22 ;
    %wait E_00000000028ee5a0;
    %load/vec4 v00000000029681a0_0;
    %load/vec4 v0000000002967e80_0;
    %add;
    %store/vec4 v0000000002967f20_0, 0, 32;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000000000296a350;
T_23 ;
    %wait E_00000000028edf20;
    %load/vec4 v0000000002968420_0;
    %load/vec4 v00000000029695a0_0;
    %and;
    %store/vec4 v0000000002968d80_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000000000289cb60;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b8a0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_000000000289cb60;
T_25 ;
    %vpi_call 2 18 "$dumpfile", "results/CPUFileTest1.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, v000000000296c840_0, v000000000296b8a0_0, S_00000000027cd440, S_00000000028cbe70, S_00000000028fe850, S_0000000002819160, S_00000000027c0a50, S_000000000296a050, S_0000000000fcd380, S_0000000000fcd500, S_0000000002969ed0, S_000000000296a650, S_000000000296a950, S_000000000296a350, S_0000000002896f70, S_00000000028b96d0, S_00000000027c0bd0, S_00000000027cd5c0, S_00000000028eb4d0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000296b1c0_0, 0, 32;
T_25.0 ;
    %load/vec4 v000000000296b1c0_0;
    %cmpi/s 130, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296c840_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296c840_0, 0, 1;
    %load/vec4 v000000000296b1c0_0;
    %cmpi/s 17, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_25.2, 5;
    %vpi_call 2 61 "$display", "\012Program Counter: %d", v0000000002966f50_0 {0 0 0};
    %vpi_call 2 62 "$display", "\012Current Instruction: %b", v0000000002967310_0 {0 0 0};
    %vpi_call 2 63 "$display", "\012Operation Code: %b", v0000000002965e70_0 {0 0 0};
    %vpi_call 2 64 "$display", "\012Register S Address: %d", v0000000002966eb0_0 {0 0 0};
    %vpi_call 2 65 "$display", "\012Register T Adresss: %d", v00000000029671d0_0 {0 0 0};
    %vpi_call 2 66 "$display", "\012Offset: %d\012\012", v0000000002968240_0 {0 0 0};
T_25.2 ;
    %load/vec4 v000000000296b1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000296b1c0_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .thread T_25;
    .scope S_0000000002970090;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000296d1d0_0, 0;
    %end;
    .thread T_26;
    .scope S_0000000002970090;
T_27 ;
    %wait E_00000000028ee320;
    %load/vec4 v000000000296e350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000296d1d0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000000000296d8b0_0;
    %assign/vec4 v000000000296d1d0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000000000296aad0;
T_28 ;
    %vpi_call 5 318 "$readmemb", "Input/testcode_mips2.txt", v000000000296c160 {0 0 0};
    %end;
    .thread T_28;
    .scope S_000000000296a7d0;
T_29 ;
    %wait E_00000000028ed7e0;
    %vpi_call 5 9 "$display", "\012\012-------New Instruction Loaded-------------" {0 0 0};
    %load/vec4 v000000000296bb20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b080_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000296cb60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296bbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296c020_0, 0, 1;
    %vpi_call 5 21 "$display", "Current Instruction: Reset" {0 0 0};
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000000000296bf80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_29.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_29.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_29.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_29.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_29.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_29.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b080_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000296cb60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296bbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296c020_0, 0, 1;
    %jmp T_29.17;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296b940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b080_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000296cb60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296bbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296c020_0, 0, 1;
    %vpi_call 5 36 "$display", "Current Instruction: Aritmetic" {0 0 0};
    %jmp T_29.17;
T_29.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296b940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b080_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000000000296cb60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296bbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296c020_0, 0, 1;
    %vpi_call 5 49 "$display", "Current Instruction: CLO, CLZ" {0 0 0};
    %jmp T_29.17;
T_29.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b080_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000296cb60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296bbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296c020_0, 0, 1;
    %vpi_call 5 63 "$display", "Current Instruction: JUMP" {0 0 0};
    %jmp T_29.17;
T_29.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b080_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000296cb60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296bbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296c020_0, 0, 1;
    %vpi_call 5 76 "$display", "Current Instruction: Save Word" {0 0 0};
    %jmp T_29.17;
T_29.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296b080_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000000000296cb60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296bbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296c020_0, 0, 1;
    %vpi_call 5 89 "$display", "Current Instruction: Save Byte" {0 0 0};
    %jmp T_29.17;
T_29.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b080_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000296cb60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296bbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296c020_0, 0, 1;
    %vpi_call 5 102 "$display", "Current Instruction: Load Word" {0 0 0};
    %jmp T_29.17;
T_29.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b080_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000296cb60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296bbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296c020_0, 0, 1;
    %vpi_call 5 116 "$display", "Current Instruction: Load Byte" {0 0 0};
    %jmp T_29.17;
T_29.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b080_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000296cb60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296bbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296cc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296c020_0, 0, 1;
    %vpi_call 5 129 "$display", "Current Instruction: Load Byte Unsigned" {0 0 0};
    %jmp T_29.17;
T_29.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b080_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000296cb60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296bbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296c020_0, 0, 1;
    %vpi_call 5 143 "$display", "Current Instruction: Branch if Equal" {0 0 0};
    %jmp T_29.17;
T_29.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b080_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000296cb60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296bbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296c020_0, 0, 1;
    %vpi_call 5 157 "$display", "Current Instruction: Branch if Equal to Zero" {0 0 0};
    %jmp T_29.17;
T_29.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b080_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000296cb60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296bbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296c020_0, 0, 1;
    %vpi_call 5 171 "$display", "Current Instruction: Branch if Less Than Zero" {0 0 0};
    %jmp T_29.17;
T_29.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b080_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000296cb60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296bbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296c020_0, 0, 1;
    %vpi_call 5 185 "$display", "Current Instruction: Branch if Greater Than Zero" {0 0 0};
    %jmp T_29.17;
T_29.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296b3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296b080_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000296cb60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296bbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296cc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296c020_0, 0, 1;
    %vpi_call 5 199 "$display", "Current Instruction: ADDIU" {0 0 0};
    %jmp T_29.17;
T_29.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296b3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296b080_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000296cb60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296bbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296c020_0, 0, 1;
    %vpi_call 5 213 "$display", "Current Instruction: ADDI" {0 0 0};
    %jmp T_29.17;
T_29.17 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000000000296f910;
T_30 ;
    %wait E_00000000028edbe0;
    %load/vec4 v000000000296d9f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v000000000296e0d0_0;
    %store/vec4 v000000000296cf50_0, 0, 5;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000000000296de50_0;
    %store/vec4 v000000000296cf50_0, 0, 5;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000000000296a1d0;
T_31 ;
    %wait E_00000000028ee4e0;
    %load/vec4 v000000000296bda0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v000000000296be40_0;
    %store/vec4 v000000000296ca20_0, 0, 32;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000000000296c980_0;
    %store/vec4 v000000000296ca20_0, 0, 32;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000000002970810;
T_32 ;
    %wait E_00000000028ee360;
    %load/vec4 v000000000296ddb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v000000000296e990_0;
    %store/vec4 v000000000296d3b0_0, 0, 32;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000000000296dbd0_0;
    %store/vec4 v000000000296d3b0_0, 0, 32;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000000000296a4d0;
T_33 ;
    %wait E_00000000028edaa0;
    %load/vec4 v000000000296b4e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_33.0, 4;
    %load/vec4 v000000000296aea0_0;
    %store/vec4 v000000000296cac0_0, 0, 32;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000000000296bee0_0;
    %store/vec4 v000000000296cac0_0, 0, 32;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000000002969d50;
T_34 ;
    %wait E_00000000028ee0a0;
    %load/vec4 v000000000296d310_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_34.0, 4;
    %load/vec4 v000000000296d810_0;
    %store/vec4 v000000000296d130_0, 0, 32;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000000000296d6d0_0;
    %store/vec4 v000000000296d130_0, 0, 32;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_000000000296fa90;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
    %end;
    .thread T_35;
    .scope S_000000000296fa90;
T_36 ;
    %wait E_00000000028ee320;
    %load/vec4 v000000000296ec10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000296d950_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v000000000296e490_0;
    %load/vec4 v000000000296d950_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296eb70, 0, 4;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000000000296fa90;
T_37 ;
    %wait E_00000000028edb20;
    %load/vec4 v000000000296dc70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000296eb70, 4;
    %assign/vec4 v000000000296d4f0_0, 0;
    %load/vec4 v000000000296d590_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000296eb70, 4;
    %assign/vec4 v000000000296e8f0_0, 0;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_000000000296f610;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000296e7b0_0, 0, 32;
    %end;
    .thread T_38;
    .scope S_000000000296f610;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029718a0_0, 0, 32;
    %end;
    .thread T_39;
    .scope S_000000000296f610;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002971620_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_000000000296f610;
T_41 ;
    %wait E_00000000028ede20;
    %load/vec4 v000000000296ce10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %jmp T_41.7;
T_41.0 ;
    %load/vec4 v000000000296cff0_0;
    %load/vec4 v000000000296e850_0;
    %cmp/e;
    %jmp/0xz  T_41.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002971620_0, 0, 1;
    %jmp T_41.9;
T_41.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002971620_0, 0, 1;
T_41.9 ;
    %jmp T_41.7;
T_41.1 ;
    %load/vec4 v000000000296cff0_0;
    %load/vec4 v000000000296e850_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %store/vec4 v000000000296e710_0, 0, 32;
    %load/vec4 v000000000296e710_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %store/vec4 v0000000002971620_0, 0, 1;
    %jmp T_41.7;
T_41.2 ;
    %load/vec4 v000000000296e850_0;
    %load/vec4 v000000000296cff0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_41.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.15, 8;
T_41.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.15, 8;
 ; End of false expr.
    %blend;
T_41.15;
    %store/vec4 v000000000296e710_0, 0, 32;
    %load/vec4 v000000000296e710_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_41.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_41.17, 8;
T_41.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_41.17, 8;
 ; End of false expr.
    %blend;
T_41.17;
    %store/vec4 v0000000002971620_0, 0, 1;
    %jmp T_41.7;
T_41.3 ;
    %load/vec4 v0000000002971580_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_41.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000296d090_0, 0, 32;
T_41.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000296d090_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_41.21, 5;
    %load/vec4 v000000000296cff0_0;
    %load/vec4 v000000000296d090_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_41.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029718a0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000296d090_0, 0, 32;
T_41.22 ;
    %load/vec4 v00000000029718a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.24, 4;
    %load/vec4 v000000000296e7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000296e7b0_0, 0, 32;
T_41.24 ;
    %load/vec4 v000000000296d090_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000296d090_0, 0, 32;
    %jmp T_41.20;
T_41.21 ;
    %load/vec4 v000000000296e7b0_0;
    %store/vec4 v000000000296e710_0, 0, 32;
    %jmp T_41.19;
T_41.18 ;
    %load/vec4 v0000000002971580_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_41.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000296d090_0, 0, 32;
T_41.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000296d090_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_41.29, 5;
    %load/vec4 v000000000296cff0_0;
    %load/vec4 v000000000296d090_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_41.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029718a0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000296d090_0, 0, 32;
T_41.30 ;
    %load/vec4 v00000000029718a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.32, 4;
    %load/vec4 v000000000296e7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000296e7b0_0, 0, 32;
T_41.32 ;
    %load/vec4 v000000000296d090_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000296d090_0, 0, 32;
    %jmp T_41.28;
T_41.29 ;
    %load/vec4 v000000000296e7b0_0;
    %store/vec4 v000000000296e710_0, 0, 32;
T_41.26 ;
T_41.19 ;
    %jmp T_41.7;
T_41.4 ;
    %load/vec4 v000000000296cff0_0;
    %load/vec4 v000000000296e850_0;
    %add;
    %store/vec4 v000000000296e710_0, 0, 32;
    %jmp T_41.7;
T_41.5 ;
    %load/vec4 v000000000296cff0_0;
    %load/vec4 v000000000296e850_0;
    %add;
    %store/vec4 v000000000296e710_0, 0, 32;
    %jmp T_41.7;
T_41.6 ;
    %load/vec4 v0000000002971580_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_41.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_41.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_41.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_41.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_41.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_41.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_41.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_41.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_41.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_41.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_41.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_41.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_41.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_41.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_41.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_41.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_41.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_41.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_41.52, 6;
    %jmp T_41.53;
T_41.34 ;
    %load/vec4 v000000000296e850_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_41.54, 4;
    %load/vec4 v000000000296cff0_0;
    %store/vec4 v000000000296e710_0, 0, 32;
T_41.54 ;
    %jmp T_41.53;
T_41.35 ;
    %load/vec4 v000000000296e850_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.56, 4;
    %load/vec4 v000000000296cff0_0;
    %store/vec4 v000000000296e710_0, 0, 32;
T_41.56 ;
    %jmp T_41.53;
T_41.36 ;
    %load/vec4 v000000000296cff0_0;
    %load/vec4 v000000000296e850_0;
    %and;
    %store/vec4 v000000000296e710_0, 0, 32;
    %jmp T_41.53;
T_41.37 ;
    %load/vec4 v000000000296cff0_0;
    %load/vec4 v000000000296e850_0;
    %or;
    %store/vec4 v000000000296e710_0, 0, 32;
    %jmp T_41.53;
T_41.38 ;
    %load/vec4 v000000000296cff0_0;
    %load/vec4 v000000000296e850_0;
    %xor;
    %store/vec4 v000000000296e710_0, 0, 32;
    %jmp T_41.53;
T_41.39 ;
    %load/vec4 v000000000296cff0_0;
    %load/vec4 v000000000296e850_0;
    %or;
    %inv;
    %store/vec4 v000000000296e710_0, 0, 32;
    %jmp T_41.53;
T_41.40 ;
    %load/vec4 v000000000296cff0_0;
    %load/vec4 v000000000296e850_0;
    %add;
    %store/vec4 v000000000296e710_0, 0, 32;
    %jmp T_41.53;
T_41.41 ;
    %jmp T_41.53;
T_41.42 ;
    %load/vec4 v000000000296cff0_0;
    %load/vec4 v000000000296e850_0;
    %add;
    %store/vec4 v000000000296e710_0, 0, 32;
    %load/vec4 v000000000296e710_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_41.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_41.59, 8;
T_41.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_41.59, 8;
 ; End of false expr.
    %blend;
T_41.59;
    %store/vec4 v0000000002971620_0, 0, 1;
    %jmp T_41.53;
T_41.43 ;
    %load/vec4 v000000000296e850_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000002972660_0, 0, 32;
    %load/vec4 v000000000296cff0_0;
    %load/vec4 v0000000002972660_0;
    %add;
    %store/vec4 v000000000296e710_0, 0, 32;
    %load/vec4 v000000000296e710_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_41.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_41.61, 8;
T_41.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_41.61, 8;
 ; End of false expr.
    %blend;
T_41.61;
    %store/vec4 v0000000002971620_0, 0, 1;
    %jmp T_41.53;
T_41.44 ;
    %load/vec4 v000000000296e850_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000296e710_0, 0, 32;
    %jmp T_41.53;
T_41.45 ;
    %load/vec4 v000000000296e850_0;
    %ix/getv 4, v000000000296cff0_0;
    %shiftl 4;
    %store/vec4 v000000000296e710_0, 0, 32;
    %jmp T_41.53;
T_41.46 ;
    %load/vec4 v000000000296e850_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000296e710_0, 0, 32;
    %jmp T_41.53;
T_41.47 ;
    %load/vec4 v000000000296e850_0;
    %ix/getv 4, v000000000296cff0_0;
    %shiftr 4;
    %store/vec4 v000000000296e710_0, 0, 32;
    %jmp T_41.53;
T_41.48 ;
    %load/vec4 v000000000296cff0_0;
    %load/vec4 v000000000296e850_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000296e710_0, 0, 32;
    %jmp T_41.63;
T_41.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000296e710_0, 0, 32;
T_41.63 ;
    %jmp T_41.53;
T_41.49 ;
    %load/vec4 v000000000296cff0_0;
    %load/vec4 v000000000296e850_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000296e710_0, 0, 32;
    %jmp T_41.65;
T_41.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000296e710_0, 0, 32;
T_41.65 ;
    %jmp T_41.53;
T_41.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000296d090_0, 0, 32;
T_41.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000296d090_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_41.67, 5;
    %load/vec4 v000000000296cff0_0;
    %load/vec4 v000000000296d090_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_41.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029718a0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000296d090_0, 0, 32;
T_41.68 ;
    %load/vec4 v00000000029718a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.70, 4;
    %load/vec4 v000000000296e7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000296e7b0_0, 0, 32;
T_41.70 ;
    %load/vec4 v000000000296d090_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000296d090_0, 0, 32;
    %jmp T_41.66;
T_41.67 ;
    %load/vec4 v000000000296e7b0_0;
    %store/vec4 v000000000296e710_0, 0, 32;
    %jmp T_41.53;
T_41.51 ;
    %load/vec4 v000000000296cff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000296e710_0, 0, 32;
    %jmp T_41.53;
T_41.52 ;
    %load/vec4 v000000000296cff0_0;
    %ix/getv 4, v000000000296e850_0;
    %shiftr 4;
    %store/vec4 v000000000296e710_0, 0, 32;
    %jmp T_41.53;
T_41.53 ;
    %pop/vec4 1;
    %jmp T_41.7;
T_41.7 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_000000000296f490;
T_42 ;
    %wait E_00000000028ee320;
    %load/vec4 v0000000002971300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_42.0, 4;
    %ix/getv 4, v0000000002972c00_0;
    %load/vec4a v0000000002972ac0, 4;
    %assign/vec4 v0000000002971d00_0, 0;
T_42.0 ;
    %load/vec4 v0000000002972160_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_42.2, 4;
    %load/vec4 v00000000029723e0_0;
    %ix/getv 3, v0000000002972c00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002972ac0, 0, 4;
T_42.2 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000000000296f790;
T_43 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002972020_0, 0, 16;
    %end;
    .thread T_43;
    .scope S_000000000296f790;
T_44 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002971bc0_0, 0, 16;
    %end;
    .thread T_44;
    .scope S_000000000296f790;
T_45 ;
    %wait E_00000000028ef6e0;
    %load/vec4 v0000000002971940_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000029716c0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_45.0, 4;
    %load/vec4 v0000000002971bc0_0;
    %load/vec4 v0000000002971940_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002972200_0, 0, 32;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000000002972020_0;
    %load/vec4 v0000000002971940_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002972200_0, 0, 32;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000000000296ff10;
T_46 ;
    %wait E_00000000028ee1a0;
    %load/vec4 v00000000029727a0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002971da0_0, 0, 28;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000002970210;
T_47 ;
    %wait E_00000000028edde0;
    %load/vec4 v0000000002971f80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002971ee0_0, 0, 32;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_000000000296fd90;
T_48 ;
    %wait E_00000000028edae0;
    %load/vec4 v000000000296cd70_0;
    %load/vec4 v000000000296e530_0;
    %add;
    %store/vec4 v000000000296e5d0_0, 0, 32;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000002970390;
T_49 ;
    %wait E_00000000028ef1e0;
    %load/vec4 v0000000002972b60_0;
    %load/vec4 v00000000029722a0_0;
    %and;
    %store/vec4 v0000000002971a80_0, 0, 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000002970b10;
T_50 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029760c0_0, 0;
    %end;
    .thread T_50;
    .scope S_0000000002970b10;
T_51 ;
    %wait E_00000000028eef20;
    %load/vec4 v0000000002976160_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_51.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029760c0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0000000002976020_0;
    %assign/vec4 v00000000029760c0_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000000000296ee90;
T_52 ;
    %vpi_call 5 328 "$readmemb", "Input/testcode_mips3.txt", v0000000002974a30 {0 0 0};
    %end;
    .thread T_52;
    .scope S_0000000002970990;
T_53 ;
    %wait E_00000000028ee920;
    %vpi_call 5 9 "$display", "\012\012-------New Instruction Loaded-------------" {0 0 0};
    %load/vec4 v0000000002973130_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_53.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973270_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002974350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029742b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029731d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029743f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973ef0_0, 0, 1;
    %vpi_call 5 21 "$display", "Current Instruction: Reset" {0 0 0};
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0000000002973bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_53.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_53.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_53.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_53.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_53.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_53.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_53.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_53.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973270_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002974350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029742b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029731d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029743f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973ef0_0, 0, 1;
    %jmp T_53.17;
T_53.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002973db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002973e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973270_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002974350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029742b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029731d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029743f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973ef0_0, 0, 1;
    %vpi_call 5 36 "$display", "Current Instruction: Aritmetic" {0 0 0};
    %jmp T_53.17;
T_53.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002973db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002973e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973270_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002974350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029742b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029731d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029743f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973ef0_0, 0, 1;
    %vpi_call 5 49 "$display", "Current Instruction: CLO, CLZ" {0 0 0};
    %jmp T_53.17;
T_53.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973270_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002974350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029742b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029731d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029743f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973ef0_0, 0, 1;
    %vpi_call 5 63 "$display", "Current Instruction: JUMP" {0 0 0};
    %jmp T_53.17;
T_53.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973270_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002974350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029742b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002973b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029731d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029743f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973ef0_0, 0, 1;
    %vpi_call 5 76 "$display", "Current Instruction: Save Word" {0 0 0};
    %jmp T_53.17;
T_53.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002973270_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000002974350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029742b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002973b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029731d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029743f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973ef0_0, 0, 1;
    %vpi_call 5 89 "$display", "Current Instruction: Save Byte" {0 0 0};
    %jmp T_53.17;
T_53.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973270_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002974350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029742b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002973b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029731d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029743f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973ef0_0, 0, 1;
    %vpi_call 5 102 "$display", "Current Instruction: Load Word" {0 0 0};
    %jmp T_53.17;
T_53.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973270_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002974350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029742b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002973b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029731d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029743f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973ef0_0, 0, 1;
    %vpi_call 5 116 "$display", "Current Instruction: Load Byte" {0 0 0};
    %jmp T_53.17;
T_53.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002973e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973270_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002974350_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029742b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029731d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029743f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002973ef0_0, 0, 1;
    %vpi_call 5 129 "$display", "Current Instruction: Load Byte Unsigned" {0 0 0};
    %jmp T_53.17;
T_53.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973270_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002974350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029742b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029731d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029743f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973ef0_0, 0, 1;
    %vpi_call 5 143 "$display", "Current Instruction: Branch if Equal" {0 0 0};
    %jmp T_53.17;
T_53.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973270_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002974350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029742b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029731d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029743f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973ef0_0, 0, 1;
    %vpi_call 5 157 "$display", "Current Instruction: Branch if Equal to Zero" {0 0 0};
    %jmp T_53.17;
T_53.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973270_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002974350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029742b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029731d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029743f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973ef0_0, 0, 1;
    %vpi_call 5 171 "$display", "Current Instruction: Branch if Less Than Zero" {0 0 0};
    %jmp T_53.17;
T_53.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973270_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002974350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029742b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029731d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029743f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973ef0_0, 0, 1;
    %vpi_call 5 185 "$display", "Current Instruction: Branch if Greater Than Zero" {0 0 0};
    %jmp T_53.17;
T_53.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002973e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002973270_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002974350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029742b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029731d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029743f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002973ef0_0, 0, 1;
    %vpi_call 5 199 "$display", "Current Instruction: ADDIU" {0 0 0};
    %jmp T_53.17;
T_53.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002973e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002973270_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002974350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029742b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029731d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029743f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002973ef0_0, 0, 1;
    %vpi_call 5 213 "$display", "Current Instruction: ADDI" {0 0 0};
    %jmp T_53.17;
T_53.17 ;
    %pop/vec4 1;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_000000000296f010;
T_54 ;
    %wait E_00000000028ef4a0;
    %load/vec4 v00000000029765c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_54.0, 4;
    %load/vec4 v0000000002976660_0;
    %store/vec4 v00000000029754e0_0, 0, 5;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0000000002976a20_0;
    %store/vec4 v00000000029754e0_0, 0, 5;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0000000002970510;
T_55 ;
    %wait E_00000000028ef1a0;
    %load/vec4 v0000000002973770_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_55.0, 4;
    %load/vec4 v0000000002973310_0;
    %store/vec4 v0000000002973d10_0, 0, 32;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v00000000029748f0_0;
    %store/vec4 v0000000002973d10_0, 0, 32;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0000000002970c90;
T_56 ;
    %wait E_00000000028eebe0;
    %load/vec4 v0000000002975d00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_56.0, 4;
    %load/vec4 v0000000002975940_0;
    %store/vec4 v00000000029772e0_0, 0, 32;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v00000000029758a0_0;
    %store/vec4 v00000000029772e0_0, 0, 32;
T_56.1 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0000000002970690;
T_57 ;
    %wait E_00000000028eea60;
    %load/vec4 v0000000002973a90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_57.0, 4;
    %load/vec4 v0000000002973090_0;
    %store/vec4 v00000000029733b0_0, 0, 32;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0000000002974ad0_0;
    %store/vec4 v00000000029733b0_0, 0, 32;
T_57.1 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_000000000296f190;
T_58 ;
    %wait E_00000000028eeda0;
    %load/vec4 v0000000002974cb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_58.0, 4;
    %load/vec4 v0000000002974d50_0;
    %store/vec4 v0000000002974170_0, 0, 32;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v00000000029740d0_0;
    %store/vec4 v0000000002974170_0, 0, 32;
T_58.1 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_000000000296f310;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
    %end;
    .thread T_59;
    .scope S_000000000296f310;
T_60 ;
    %wait E_00000000028eef20;
    %load/vec4 v0000000002975b20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002977420_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0000000002975bc0_0;
    %load/vec4 v0000000002977420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976e80, 0, 4;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_000000000296f310;
T_61 ;
    %wait E_00000000028ef4e0;
    %load/vec4 v0000000002976340_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002976e80, 4;
    %assign/vec4 v0000000002976fc0_0, 0;
    %load/vec4 v0000000002975120_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002976e80, 4;
    %assign/vec4 v0000000002976980_0, 0;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_00000000029798e0;
T_62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029774c0_0, 0, 32;
    %end;
    .thread T_62;
    .scope S_00000000029798e0;
T_63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002975e40_0, 0, 32;
    %end;
    .thread T_63;
    .scope S_00000000029798e0;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002975f80_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_00000000029798e0;
T_65 ;
    %wait E_00000000028ef5a0;
    %load/vec4 v0000000002975a80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_65.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_65.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_65.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_65.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_65.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_65.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_65.6, 6;
    %jmp T_65.7;
T_65.0 ;
    %load/vec4 v0000000002974fe0_0;
    %load/vec4 v0000000002977380_0;
    %cmp/e;
    %jmp/0xz  T_65.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002975f80_0, 0, 1;
    %jmp T_65.9;
T_65.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002975f80_0, 0, 1;
T_65.9 ;
    %jmp T_65.7;
T_65.1 ;
    %load/vec4 v0000000002974fe0_0;
    %load/vec4 v0000000002977380_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_65.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_65.11, 8;
T_65.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_65.11, 8;
 ; End of false expr.
    %blend;
T_65.11;
    %store/vec4 v0000000002975c60_0, 0, 32;
    %load/vec4 v0000000002975c60_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_65.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_65.13, 8;
T_65.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_65.13, 8;
 ; End of false expr.
    %blend;
T_65.13;
    %store/vec4 v0000000002975f80_0, 0, 1;
    %jmp T_65.7;
T_65.2 ;
    %load/vec4 v0000000002977380_0;
    %load/vec4 v0000000002974fe0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_65.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_65.15, 8;
T_65.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_65.15, 8;
 ; End of false expr.
    %blend;
T_65.15;
    %store/vec4 v0000000002975c60_0, 0, 32;
    %load/vec4 v0000000002975c60_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_65.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_65.17, 8;
T_65.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_65.17, 8;
 ; End of false expr.
    %blend;
T_65.17;
    %store/vec4 v0000000002975f80_0, 0, 1;
    %jmp T_65.7;
T_65.3 ;
    %load/vec4 v0000000002975080_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_65.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002975da0_0, 0, 32;
T_65.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002975da0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_65.21, 5;
    %load/vec4 v0000000002974fe0_0;
    %load/vec4 v0000000002975da0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_65.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002975e40_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002975da0_0, 0, 32;
T_65.22 ;
    %load/vec4 v0000000002975e40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.24, 4;
    %load/vec4 v00000000029774c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029774c0_0, 0, 32;
T_65.24 ;
    %load/vec4 v0000000002975da0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002975da0_0, 0, 32;
    %jmp T_65.20;
T_65.21 ;
    %load/vec4 v00000000029774c0_0;
    %store/vec4 v0000000002975c60_0, 0, 32;
    %jmp T_65.19;
T_65.18 ;
    %load/vec4 v0000000002975080_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_65.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002975da0_0, 0, 32;
T_65.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002975da0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_65.29, 5;
    %load/vec4 v0000000002974fe0_0;
    %load/vec4 v0000000002975da0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_65.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002975e40_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002975da0_0, 0, 32;
T_65.30 ;
    %load/vec4 v0000000002975e40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.32, 4;
    %load/vec4 v00000000029774c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029774c0_0, 0, 32;
T_65.32 ;
    %load/vec4 v0000000002975da0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002975da0_0, 0, 32;
    %jmp T_65.28;
T_65.29 ;
    %load/vec4 v00000000029774c0_0;
    %store/vec4 v0000000002975c60_0, 0, 32;
T_65.26 ;
T_65.19 ;
    %jmp T_65.7;
T_65.4 ;
    %load/vec4 v0000000002974fe0_0;
    %load/vec4 v0000000002977380_0;
    %add;
    %store/vec4 v0000000002975c60_0, 0, 32;
    %jmp T_65.7;
T_65.5 ;
    %load/vec4 v0000000002974fe0_0;
    %load/vec4 v0000000002977380_0;
    %add;
    %store/vec4 v0000000002975c60_0, 0, 32;
    %jmp T_65.7;
T_65.6 ;
    %load/vec4 v0000000002975080_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_65.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_65.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_65.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_65.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_65.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_65.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_65.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_65.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_65.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_65.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_65.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_65.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_65.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_65.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_65.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_65.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_65.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_65.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_65.52, 6;
    %jmp T_65.53;
T_65.34 ;
    %load/vec4 v0000000002977380_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_65.54, 4;
    %load/vec4 v0000000002974fe0_0;
    %store/vec4 v0000000002975c60_0, 0, 32;
T_65.54 ;
    %jmp T_65.53;
T_65.35 ;
    %load/vec4 v0000000002977380_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.56, 4;
    %load/vec4 v0000000002974fe0_0;
    %store/vec4 v0000000002975c60_0, 0, 32;
T_65.56 ;
    %jmp T_65.53;
T_65.36 ;
    %load/vec4 v0000000002974fe0_0;
    %load/vec4 v0000000002977380_0;
    %and;
    %store/vec4 v0000000002975c60_0, 0, 32;
    %jmp T_65.53;
T_65.37 ;
    %load/vec4 v0000000002974fe0_0;
    %load/vec4 v0000000002977380_0;
    %or;
    %store/vec4 v0000000002975c60_0, 0, 32;
    %jmp T_65.53;
T_65.38 ;
    %load/vec4 v0000000002974fe0_0;
    %load/vec4 v0000000002977380_0;
    %xor;
    %store/vec4 v0000000002975c60_0, 0, 32;
    %jmp T_65.53;
T_65.39 ;
    %load/vec4 v0000000002974fe0_0;
    %load/vec4 v0000000002977380_0;
    %or;
    %inv;
    %store/vec4 v0000000002975c60_0, 0, 32;
    %jmp T_65.53;
T_65.40 ;
    %load/vec4 v0000000002974fe0_0;
    %load/vec4 v0000000002977380_0;
    %add;
    %store/vec4 v0000000002975c60_0, 0, 32;
    %jmp T_65.53;
T_65.41 ;
    %jmp T_65.53;
T_65.42 ;
    %load/vec4 v0000000002974fe0_0;
    %load/vec4 v0000000002977380_0;
    %add;
    %store/vec4 v0000000002975c60_0, 0, 32;
    %load/vec4 v0000000002975c60_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_65.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_65.59, 8;
T_65.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_65.59, 8;
 ; End of false expr.
    %blend;
T_65.59;
    %store/vec4 v0000000002975f80_0, 0, 1;
    %jmp T_65.53;
T_65.43 ;
    %load/vec4 v0000000002977380_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000002976700_0, 0, 32;
    %load/vec4 v0000000002974fe0_0;
    %load/vec4 v0000000002976700_0;
    %add;
    %store/vec4 v0000000002975c60_0, 0, 32;
    %load/vec4 v0000000002975c60_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_65.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_65.61, 8;
T_65.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_65.61, 8;
 ; End of false expr.
    %blend;
T_65.61;
    %store/vec4 v0000000002975f80_0, 0, 1;
    %jmp T_65.53;
T_65.44 ;
    %load/vec4 v0000000002977380_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002975c60_0, 0, 32;
    %jmp T_65.53;
T_65.45 ;
    %load/vec4 v0000000002977380_0;
    %ix/getv 4, v0000000002974fe0_0;
    %shiftl 4;
    %store/vec4 v0000000002975c60_0, 0, 32;
    %jmp T_65.53;
T_65.46 ;
    %load/vec4 v0000000002977380_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002975c60_0, 0, 32;
    %jmp T_65.53;
T_65.47 ;
    %load/vec4 v0000000002977380_0;
    %ix/getv 4, v0000000002974fe0_0;
    %shiftr 4;
    %store/vec4 v0000000002975c60_0, 0, 32;
    %jmp T_65.53;
T_65.48 ;
    %load/vec4 v0000000002974fe0_0;
    %load/vec4 v0000000002977380_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002975c60_0, 0, 32;
    %jmp T_65.63;
T_65.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002975c60_0, 0, 32;
T_65.63 ;
    %jmp T_65.53;
T_65.49 ;
    %load/vec4 v0000000002974fe0_0;
    %load/vec4 v0000000002977380_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002975c60_0, 0, 32;
    %jmp T_65.65;
T_65.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002975c60_0, 0, 32;
T_65.65 ;
    %jmp T_65.53;
T_65.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002975da0_0, 0, 32;
T_65.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002975da0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_65.67, 5;
    %load/vec4 v0000000002974fe0_0;
    %load/vec4 v0000000002975da0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_65.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002975e40_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002975da0_0, 0, 32;
T_65.68 ;
    %load/vec4 v0000000002975e40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.70, 4;
    %load/vec4 v00000000029774c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029774c0_0, 0, 32;
T_65.70 ;
    %load/vec4 v0000000002975da0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002975da0_0, 0, 32;
    %jmp T_65.66;
T_65.67 ;
    %load/vec4 v00000000029774c0_0;
    %store/vec4 v0000000002975c60_0, 0, 32;
    %jmp T_65.53;
T_65.51 ;
    %load/vec4 v0000000002974fe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002975c60_0, 0, 32;
    %jmp T_65.53;
T_65.52 ;
    %load/vec4 v0000000002974fe0_0;
    %ix/getv 4, v0000000002977380_0;
    %shiftr 4;
    %store/vec4 v0000000002975c60_0, 0, 32;
    %jmp T_65.53;
T_65.53 ;
    %pop/vec4 1;
    %jmp T_65.7;
T_65.7 ;
    %pop/vec4 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0000000002979ee0;
T_66 ;
    %wait E_00000000028eef20;
    %load/vec4 v00000000029763e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_66.0, 4;
    %ix/getv 4, v0000000002976480_0;
    %load/vec4a v00000000029776a0, 4;
    %assign/vec4 v0000000002977740_0, 0;
T_66.0 ;
    %load/vec4 v0000000002975620_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_66.2, 4;
    %load/vec4 v0000000002977600_0;
    %ix/getv 3, v0000000002976480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029776a0, 0, 4;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_000000000297a060;
T_67 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002975300_0, 0, 16;
    %end;
    .thread T_67;
    .scope S_000000000297a060;
T_68 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002976840_0, 0, 16;
    %end;
    .thread T_68;
    .scope S_000000000297a060;
T_69 ;
    %wait E_00000000028ef520;
    %load/vec4 v0000000002975260_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000029768e0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_69.0, 4;
    %load/vec4 v0000000002976840_0;
    %load/vec4 v0000000002975260_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029767a0_0, 0, 32;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0000000002975300_0;
    %load/vec4 v0000000002975260_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029767a0_0, 0, 32;
T_69.1 ;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0000000002979160;
T_70 ;
    %wait E_00000000028eeb60;
    %load/vec4 v00000000029756c0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002976520_0, 0, 28;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_000000000297a360;
T_71 ;
    %wait E_00000000028eec20;
    %load/vec4 v00000000029751c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002975760_0, 0, 32;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_00000000029792e0;
T_72 ;
    %wait E_00000000028eede0;
    %load/vec4 v0000000002975ee0_0;
    %load/vec4 v0000000002977060_0;
    %add;
    %store/vec4 v00000000029759e0_0, 0, 32;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0000000002979460;
T_73 ;
    %wait E_00000000028eee20;
    %load/vec4 v0000000002975440_0;
    %load/vec4 v00000000029753a0_0;
    %and;
    %store/vec4 v0000000002976ac0_0, 0, 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_000000000289d700;
T_74 ;
    %wait E_00000000028eec60;
    %load/vec4 v0000000002978460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_74.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_74.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %load/vec4 v0000000002978dc0_0;
    %store/vec4 v0000000002977d80_0, 0, 5;
    %jmp T_74.4;
T_74.0 ;
    %load/vec4 v0000000002978dc0_0;
    %store/vec4 v0000000002977d80_0, 0, 5;
    %jmp T_74.4;
T_74.1 ;
    %load/vec4 v00000000029786e0_0;
    %store/vec4 v0000000002977d80_0, 0, 5;
    %jmp T_74.4;
T_74.2 ;
    %load/vec4 v0000000002977b00_0;
    %store/vec4 v0000000002977d80_0, 0, 5;
    %jmp T_74.4;
T_74.4 ;
    %pop/vec4 1;
    %jmp T_74;
    .thread T_74, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testers/CPUTest1.v";
    "CPU.v";
    "MuxModules.v";
    "ControlModules.v";
    "RegisterFile.v";
    "UtilModules.v";
    "ALUModule.v";
    "RamModules.v";
