{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1736727451900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II 32-bit " "Running Quartus II 32-bit Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1736727451900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 21:17:31 2025 " "Processing started: Sun Jan 12 21:17:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1736727451900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1736727451900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --simulation_results_format=VWF MIC1 -c MIC1 " "Command: quartus_sim --simulation_results_format=VWF MIC1 -c MIC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1736727451900 ""}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/Users/joaqu/Documents/MIC1-1/MIC1/MIC1_iload_iadd.vwf " "Using vector source file \"C:/Users/joaqu/Documents/MIC1-1/MIC1/MIC1_iload_iadd.vwf\"" {  } {  } 0 324025 "Using vector source file \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736727452207 ""}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIC1\|CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|CPP:inst52\|REGISTER32bit:inst1\|REGISTER8bit:inst1\|inst24 " "Register: \|MIC1\|CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|CPP:inst52\|REGISTER32bit:inst1\|REGISTER8bit:inst1\|inst24" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1736727452443 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIC1\|CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|CPP:inst52\|REGISTER32bit:inst1\|REGISTER8bit:inst1\|inst28 " "Register: \|MIC1\|CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|CPP:inst52\|REGISTER32bit:inst1\|REGISTER8bit:inst1\|inst28" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1736727452443 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIC1\|CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|CPP:inst52\|REGISTER32bit:inst1\|REGISTER8bit:inst\|inst28 " "Register: \|MIC1\|CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|CPP:inst52\|REGISTER32bit:inst1\|REGISTER8bit:inst\|inst28" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1736727452443 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIC1\|CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|SP:inst50\|REGISTER32bit:inst1\|REGISTER8bit:inst\|inst24 " "Register: \|MIC1\|CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|SP:inst50\|REGISTER32bit:inst1\|REGISTER8bit:inst\|inst24" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1736727452443 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIC1\|CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|LV:inst51\|REGISTER32bit:inst1\|REGISTER8bit:inst\|inst24 " "Register: \|MIC1\|CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|LV:inst51\|REGISTER32bit:inst1\|REGISTER8bit:inst\|inst24" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1736727452443 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIC1\|CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|CPP:inst52\|REGISTER32bit:inst1\|REGISTER8bit:inst\|inst24 " "Register: \|MIC1\|CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|CPP:inst52\|REGISTER32bit:inst1\|REGISTER8bit:inst\|inst24" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1736727452443 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIC1\|CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|CPP:inst52\|REGISTER32bit:inst1\|REGISTER8bit:inst\|inst20 " "Register: \|MIC1\|CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|CPP:inst52\|REGISTER32bit:inst1\|REGISTER8bit:inst\|inst20" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1736727452443 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIC1\|CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|CPP:inst52\|REGISTER32bit:inst1\|REGISTER8bit:inst\|inst16 " "Register: \|MIC1\|CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|CPP:inst52\|REGISTER32bit:inst1\|REGISTER8bit:inst\|inst16" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1736727452443 ""}  } {  } 0 328054 "Inverted registers were found during simulation" 0 0 "Quartus II" 0 -1 1736727452443 ""}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 310004 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "Quartus II" 0 -1 1736727452453 ""}  } {  } 0 310003 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "Quartus II" 0 -1 1736727452453 ""}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Simulation partitioned into 1 sub-simulations" {  } {  } 0 310002 "Simulation partitioned into %1!d! sub-simulations" 0 0 "Quartus II" 0 -1 1736727452494 ""}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     57.92 % " "Simulation coverage is      57.92 %" {  } {  } 0 328053 "Simulation coverage is %1!s!" 0 0 "Quartus II" 0 -1 1736727452501 ""}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "13205 " "Number of transitions in simulation is 13205" {  } {  } 0 328052 "Number of transitions in simulation is %1!s!" 0 0 "Quartus II" 0 -1 1736727452501 ""}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "MIC1.sim.vwf " "Vector file MIC1.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 324045 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "Quartus II" 0 -1 1736727452509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Simulator was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "301 " "Peak virtual memory: 301 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736727452577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 21:17:32 2025 " "Processing ended: Sun Jan 12 21:17:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736727452577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736727452577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736727452577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1736727452577 ""}
