Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topModule_behav xil_defaultlib.topModule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'TxD_data' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:92]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'grad' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:97]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'grad' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:123]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'grad' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:151]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 9 for port 'grados' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:205]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 64 for port 'SP' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'kp' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'ti' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:287]
ERROR: [VRFC 10-3423] illegal output port connection to 'ce_out' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:288]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'TxD_data' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:118]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'TxD_data' [D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v:146]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
