Virtual Verification of Designs against Requirements Methodology

an approach for combining traceability of digital artifacts with requirement verification in a simulation environment

Contributes to [[Requirements Engineering]]