CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/' [using existing xil_index.xml]
INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim - Generating component instance 'bmg_62_250528f931baf469' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_250528f931baf469'...
Applying external generics to 'bmg_62_250528f931baf469'...
Delivering associated files for 'bmg_62_250528f931baf469'...
Delivering EJava files for 'bmg_62_250528f931baf469'...
Generating implementation netlist for 'bmg_62_250528f931baf469'...
INFO:sim - Pre-processing HDL files for 'bmg_62_250528f931baf469'...
Running synthesis for 'bmg_62_250528f931baf469'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_250528f931baf469'...
Writing VHDL behavioral simulation model for 'bmg_62_250528f931baf469'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_2d23f33d919b4b99' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_2d23f33d919b4b99'...
Applying external generics to 'bmg_62_2d23f33d919b4b99'...
Delivering associated files for 'bmg_62_2d23f33d919b4b99'...
Delivering EJava files for 'bmg_62_2d23f33d919b4b99'...
Generating implementation netlist for 'bmg_62_2d23f33d919b4b99'...
INFO:sim - Pre-processing HDL files for 'bmg_62_2d23f33d919b4b99'...
Running synthesis for 'bmg_62_2d23f33d919b4b99'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_2d23f33d919b4b99'...
Writing VHDL behavioral simulation model for 'bmg_62_2d23f33d919b4b99'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_33b17ff3d27389a4' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_33b17ff3d27389a4'...
Applying external generics to 'bmg_62_33b17ff3d27389a4'...
Delivering associated files for 'bmg_62_33b17ff3d27389a4'...
Delivering EJava files for 'bmg_62_33b17ff3d27389a4'...
Generating implementation netlist for 'bmg_62_33b17ff3d27389a4'...
INFO:sim - Pre-processing HDL files for 'bmg_62_33b17ff3d27389a4'...
Running synthesis for 'bmg_62_33b17ff3d27389a4'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_33b17ff3d27389a4'...
Writing VHDL behavioral simulation model for 'bmg_62_33b17ff3d27389a4'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_3a48054ca3a8deec' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_3a48054ca3a8deec'...
Applying external generics to 'bmg_62_3a48054ca3a8deec'...
Delivering associated files for 'bmg_62_3a48054ca3a8deec'...
Delivering EJava files for 'bmg_62_3a48054ca3a8deec'...
Generating implementation netlist for 'bmg_62_3a48054ca3a8deec'...
INFO:sim - Pre-processing HDL files for 'bmg_62_3a48054ca3a8deec'...
Running synthesis for 'bmg_62_3a48054ca3a8deec'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_3a48054ca3a8deec'...
Writing VHDL behavioral simulation model for 'bmg_62_3a48054ca3a8deec'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_a6f6b809007e69f9' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_a6f6b809007e69f9'...
Applying external generics to 'bmg_62_a6f6b809007e69f9'...
Delivering associated files for 'bmg_62_a6f6b809007e69f9'...
Delivering EJava files for 'bmg_62_a6f6b809007e69f9'...
Generating implementation netlist for 'bmg_62_a6f6b809007e69f9'...
INFO:sim - Pre-processing HDL files for 'bmg_62_a6f6b809007e69f9'...
Running synthesis for 'bmg_62_a6f6b809007e69f9'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_a6f6b809007e69f9'...
Writing VHDL behavioral simulation model for 'bmg_62_a6f6b809007e69f9'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_aae57d00ceec7456' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_aae57d00ceec7456'...
Applying external generics to 'bmg_62_aae57d00ceec7456'...
Delivering associated files for 'bmg_62_aae57d00ceec7456'...
Delivering EJava files for 'bmg_62_aae57d00ceec7456'...
Generating implementation netlist for 'bmg_62_aae57d00ceec7456'...
INFO:sim - Pre-processing HDL files for 'bmg_62_aae57d00ceec7456'...
Running synthesis for 'bmg_62_aae57d00ceec7456'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_aae57d00ceec7456'...
Writing VHDL behavioral simulation model for 'bmg_62_aae57d00ceec7456'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_c6cafe6c47d0544c' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_c6cafe6c47d0544c'...
Applying external generics to 'bmg_62_c6cafe6c47d0544c'...
Delivering associated files for 'bmg_62_c6cafe6c47d0544c'...
Delivering EJava files for 'bmg_62_c6cafe6c47d0544c'...
Generating implementation netlist for 'bmg_62_c6cafe6c47d0544c'...
INFO:sim - Pre-processing HDL files for 'bmg_62_c6cafe6c47d0544c'...
Running synthesis for 'bmg_62_c6cafe6c47d0544c'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_c6cafe6c47d0544c'...
Writing VHDL behavioral simulation model for 'bmg_62_c6cafe6c47d0544c'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_dd882f44239ec05c' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_dd882f44239ec05c'...
Applying external generics to 'bmg_62_dd882f44239ec05c'...
Delivering associated files for 'bmg_62_dd882f44239ec05c'...
Delivering EJava files for 'bmg_62_dd882f44239ec05c'...
Generating implementation netlist for 'bmg_62_dd882f44239ec05c'...
INFO:sim - Pre-processing HDL files for 'bmg_62_dd882f44239ec05c'...
Running synthesis for 'bmg_62_dd882f44239ec05c'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_dd882f44239ec05c'...
Writing VHDL behavioral simulation model for 'bmg_62_dd882f44239ec05c'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_df2046baee47f05f' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_df2046baee47f05f'...
Applying external generics to 'bmg_62_df2046baee47f05f'...
Delivering associated files for 'bmg_62_df2046baee47f05f'...
Delivering EJava files for 'bmg_62_df2046baee47f05f'...
Generating implementation netlist for 'bmg_62_df2046baee47f05f'...
INFO:sim - Pre-processing HDL files for 'bmg_62_df2046baee47f05f'...
Running synthesis for 'bmg_62_df2046baee47f05f'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_df2046baee47f05f'...
Writing VHDL behavioral simulation model for 'bmg_62_df2046baee47f05f'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_18c024ef1595096b' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_18c024ef1595096b'...
Applying external generics to 'cntr_11_0_18c024ef1595096b'...
Delivering associated files for 'cntr_11_0_18c024ef1595096b'...
Generating implementation netlist for 'cntr_11_0_18c024ef1595096b'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_18c024ef1595096b'...
Running synthesis for 'cntr_11_0_18c024ef1595096b'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_18c024ef1595096b'...
Writing VHDL behavioral simulation model for 'cntr_11_0_18c024ef1595096b'...
Writing VHDL behavioral simulation model for 'cntr_11_0_18c024ef1595096b'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c43167c5912ff7ebe/tmp/_cg/cntr_11_0_18c024ef1595096b
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'dmg_62_598fcf326e540b6a' of
   'xilinx.com:ip:dist_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/di
   st_mem_gen_v6_2/component.xml'.
Resolving generics for 'dmg_62_598fcf326e540b6a'...
Applying external generics to 'dmg_62_598fcf326e540b6a'...
Delivering associated files for 'dmg_62_598fcf326e540b6a'...
Delivering EJava files for 'dmg_62_598fcf326e540b6a'...
Generating implementation netlist for 'dmg_62_598fcf326e540b6a'...
INFO:sim - Pre-processing HDL files for 'dmg_62_598fcf326e540b6a'...
Running synthesis for 'dmg_62_598fcf326e540b6a'
Running ngcbuild...
Writing VHO instantiation template for 'dmg_62_598fcf326e540b6a'...
Writing VHDL behavioral simulation model for 'dmg_62_598fcf326e540b6a'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'dmg_62_fcbc247e5bff391a' of
   'xilinx.com:ip:dist_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/di
   st_mem_gen_v6_2/component.xml'.
Resolving generics for 'dmg_62_fcbc247e5bff391a'...
Applying external generics to 'dmg_62_fcbc247e5bff391a'...
Delivering associated files for 'dmg_62_fcbc247e5bff391a'...
Delivering EJava files for 'dmg_62_fcbc247e5bff391a'...
Generating implementation netlist for 'dmg_62_fcbc247e5bff391a'...
INFO:sim - Pre-processing HDL files for 'dmg_62_fcbc247e5bff391a'...
Running synthesis for 'dmg_62_fcbc247e5bff391a'
Running ngcbuild...
Writing VHO instantiation template for 'dmg_62_fcbc247e5bff391a'...
Writing VHDL behavioral simulation model for 'dmg_62_fcbc247e5bff391a'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
