#! /usr/local/Cellar/icarus-verilog/0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb91ad0b9e0 .scope module, "tester" "tester" 2 53;
 .timescale -9 -12;
v0x7fb91ad1c610_0 .net "iAddresReadNWrite", 9 0, v0x7fb91ad1c1e0_0; 1 drivers
v0x7fb91ad1c710_0 .net "iAluDataEX", 7 0, v0x7fb91ad1c260_0; 1 drivers
v0x7fb91ad1c790_0 .net "iControlAcum_EX", 2 0, v0x7fb91ad1c2e0_0; 1 drivers
v0x7fb91ad1c850_0 .net "iDataWriteValue", 7 0, v0x7fb91ad1c360_0; 1 drivers
v0x7fb91ad1c8d0_0 .net "iOutMemSelect", 1 0, v0x7fb91ad1c420_0; 1 drivers
v0x7fb91ad1c990_0 .net "oControlAcum_MEM", 2 0, L_0x7fb91ad1cb10; 1 drivers
v0x7fb91ad1ca50_0 .net "oDataToWB", 7 0, L_0x7fb91ad1cda0; 1 drivers
S_0x7fb91ad1c100 .scope module, "test" "probador" 2 65, 2 8, S_0x7fb91ad0b9e0;
 .timescale -9 -12;
v0x7fb91ad1c1e0_0 .var "iAddresReadNWrite", 9 0;
v0x7fb91ad1c260_0 .var "iAluDataEX", 7 0;
v0x7fb91ad1c2e0_0 .var "iControlAcum_EX", 2 0;
v0x7fb91ad1c360_0 .var "iDataWriteValue", 7 0;
v0x7fb91ad1c420_0 .var "iOutMemSelect", 1 0;
v0x7fb91ad1c4d0_0 .alias "oControlAcum_MEM", 2 0, v0x7fb91ad1c990_0;
v0x7fb91ad1c550_0 .alias "oDataToWB", 7 0, v0x7fb91ad1ca50_0;
S_0x7fb91ad0af30 .scope module, "etapaMem" "mem" 2 67, 3 7, S_0x7fb91ad0b9e0;
 .timescale -9 -12;
L_0x7fb91ad1cb10 .functor BUFZ 3, v0x7fb91ad1c2e0_0, C4<000>, C4<000>, C4<000>;
v0x7fb91ad1bb50_0 .net *"_s7", 0 0, L_0x7fb91ad1cd10; 1 drivers
v0x7fb91ad1bbe0_0 .alias "iAddresReadNWrite", 9 0, v0x7fb91ad1c610_0;
v0x7fb91ad1bca0_0 .alias "iAluDataEX", 7 0, v0x7fb91ad1c710_0;
v0x7fb91ad1bd20_0 .alias "iControlAcum_EX", 2 0, v0x7fb91ad1c790_0;
v0x7fb91ad1bda0_0 .alias "iDataWriteValue", 7 0, v0x7fb91ad1c850_0;
v0x7fb91ad1be50_0 .alias "iOutMemSelect", 1 0, v0x7fb91ad1c8d0_0;
v0x7fb91ad1bed0_0 .alias "oControlAcum_MEM", 2 0, v0x7fb91ad1c990_0;
v0x7fb91ad1bf90_0 .net "oDataRamRead", 7 0, v0x7fb91ad1ba90_0; 1 drivers
v0x7fb91ad1c030_0 .alias "oDataToWB", 7 0, v0x7fb91ad1ca50_0;
L_0x7fb91ad1cb70 .part v0x7fb91ad1c420_0, 0, 1;
L_0x7fb91ad1cc00 .part v0x7fb91ad1c420_0, 1, 1;
L_0x7fb91ad1cd10 .part v0x7fb91ad1c420_0, 0, 1;
L_0x7fb91ad1cda0 .functor MUXZ 8, v0x7fb91ad1c260_0, v0x7fb91ad1ba90_0, L_0x7fb91ad1cd10, C4<>;
S_0x7fb91ad06010 .scope module, "DATA_MEM" "RAM_SINGLE_READ_PORT" 3 29, 4 8, S_0x7fb91ad0af30;
 .timescale -9 -12;
P_0x7fb91ad00558 .param/l "ADDR_WIDTH" 4 8, +C4<01010>;
P_0x7fb91ad00580 .param/l "DATA_WIDTH" 4 8, +C4<01000>;
P_0x7fb91ad005a8 .param/l "MEM_SIZE" 4 8, +C4<010000000000>;
v0x7fb91ad060f0 .array "Ram", 0 1024, 7 0;
v0x7fb91ad06170_0 .alias "iDataMemIn", 7 0, v0x7fb91ad1c850_0;
v0x7fb91ad1b810_0 .alias "iReadDataAddress", 9 0, v0x7fb91ad1c610_0;
v0x7fb91ad1b8b0_0 .alias "iWriteDataAddress", 9 0, v0x7fb91ad1c610_0;
v0x7fb91ad1b950_0 .net "iWriteDataEnable", 0 0, L_0x7fb91ad1cc00; 1 drivers
v0x7fb91ad1ba00_0 .net "memEnable", 0 0, L_0x7fb91ad1cb70; 1 drivers
v0x7fb91ad1ba90_0 .var "oDataMemOut", 7 0;
E_0x7fb91ad0bd70 .event edge, v0x7fb91ad1b950_0;
    .scope S_0x7fb91ad1c100;
T_0 ;
    %vpi_call 2 25 "$dumpfile", "pruebaMEM.vcd";
    %vpi_call 2 26 "$dumpvars";
    %movi 8, 15, 8;
    %set/v v0x7fb91ad1c260_0, 8, 8;
    %set/v v0x7fb91ad1c420_0, 1, 2;
    %movi 8, 1, 10;
    %set/v v0x7fb91ad1c1e0_0, 8, 10;
    %movi 8, 7, 8;
    %set/v v0x7fb91ad1c360_0, 8, 8;
    %delay 20000, 0;
    %movi 8, 20, 8;
    %set/v v0x7fb91ad1c260_0, 8, 8;
    %movi 8, 1, 2;
    %set/v v0x7fb91ad1c420_0, 8, 2;
    %movi 8, 1, 10;
    %set/v v0x7fb91ad1c1e0_0, 8, 10;
    %set/v v0x7fb91ad1c360_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 44 "$finish";
    %end;
    .thread T_0;
    .scope S_0x7fb91ad06010;
T_1 ;
    %wait E_0x7fb91ad0bd70;
    %load/v 8, v0x7fb91ad1ba00_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x7fb91ad1b950_0, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v0x7fb91ad06170_0, 8;
    %ix/getv 3, v0x7fb91ad1b8b0_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7fb91ad060f0, 0, 8;
t_0 ;
    %load/v 8, v0x7fb91ad1ba90_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7fb91ad1ba90_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %ix/getv 3, v0x7fb91ad1b810_0;
    %load/av 8, v0x7fb91ad060f0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7fb91ad1ba90_0, 0, 8;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x7fb91ad1ba90_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7fb91ad1ba90_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "prueba_Mem.v";
    "./mem.v";
    "./ramDatos.v";
