<stg><name>conv1d_0</name>


<trans_list>

<trans id="187" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:3 %store_ln25 = store i11 0, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:4 %store_ln25 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:5 %store_ln25 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln25 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body4:0 %indvar_flatten_load = load i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body4:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body4:2 %icmp_ln25 = icmp_eq  i11 %indvar_flatten_load, i11 1888

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body4:3 %add_ln25 = add i11 %indvar_flatten_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4:4 %br_ln25 = br i1 %icmp_ln25, void %for.inc35, void %for.end37

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc35:0 %j_load = load i5 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc35:1 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc35:4 %icmp_ln27 = icmp_eq  i5 %j_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc35:5 %select_ln25 = select i1 %icmp_ln27, i5 0, i5 %j_load

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc35:6 %add_ln1271 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln1271"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc35:7 %select_ln25_1 = select i1 %icmp_ln27, i7 %add_ln1271, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln25_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
for.inc35:8 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %select_ln25_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="7">
<![CDATA[
for.inc35:9 %zext_ln25 = zext i7 %select_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35:10 %input_0_addr = getelementptr i24 %input_0, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="24" op_0_bw="7">
<![CDATA[
for.inc35:11 %input_0_load = load i7 %input_0_addr

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc35:13 %add_ln1271_1 = add i7 %i_load, i7 2

]]></Node>
<StgValue><ssdm name="add_ln1271_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc35:14 %select_ln25_2 = select i1 %icmp_ln27, i7 %add_ln1271_1, i7 %add_ln1271

]]></Node>
<StgValue><ssdm name="select_ln25_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="7">
<![CDATA[
for.inc35:15 %zext_ln25_1 = zext i7 %select_ln25_2

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35:16 %input_0_addr_1 = getelementptr i24 %input_0, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="input_0_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="7">
<![CDATA[
for.inc35:17 %input_0_load_1 = load i7 %input_0_addr_1

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc35:19 %add_ln1271_2 = add i7 %i_load, i7 3

]]></Node>
<StgValue><ssdm name="add_ln1271_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc35:20 %select_ln25_3 = select i1 %icmp_ln27, i7 %add_ln1271_2, i7 %add_ln1271_1

]]></Node>
<StgValue><ssdm name="select_ln25_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="5">
<![CDATA[
for.inc35:26 %j_cast = zext i5 %select_ln25

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="5">
<![CDATA[
for.inc35:27 %zext_ln37 = zext i5 %select_ln25

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc35:28 %add_ln37 = add i11 %tmp_s, i11 %zext_ln37

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35:32 %conv1d_0_weights_V_0_0_addr = getelementptr i18 %conv1d_0_weights_V_0_0, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="conv1d_0_weights_V_0_0_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="4">
<![CDATA[
for.inc35:33 %conv1d_0_weights_V_0_0_load = load i4 %conv1d_0_weights_V_0_0_addr

]]></Node>
<StgValue><ssdm name="conv1d_0_weights_V_0_0_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35:50 %conv1d_0_weights_V_1_0_addr = getelementptr i18 %conv1d_0_weights_V_1_0, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="conv1d_0_weights_V_1_0_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="4">
<![CDATA[
for.inc35:51 %conv1d_0_weights_V_1_0_load = load i4 %conv1d_0_weights_V_1_0_addr

]]></Node>
<StgValue><ssdm name="conv1d_0_weights_V_1_0_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35:75 %conv1d_0_weights_V_2_0_addr = getelementptr i18 %conv1d_0_weights_V_2_0, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="conv1d_0_weights_V_2_0_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="4">
<![CDATA[
for.inc35:76 %conv1d_0_weights_V_2_0_load = load i4 %conv1d_0_weights_V_2_0_addr

]]></Node>
<StgValue><ssdm name="conv1d_0_weights_V_2_0_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc35:125 %add_ln27 = add i5 %select_ln25, i5 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc35:126 %store_ln27 = store i11 %add_ln25, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc35:127 %store_ln27 = store i7 %select_ln25_1, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc35:128 %store_ln27 = store i5 %add_ln27, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="24" op_0_bw="7">
<![CDATA[
for.inc35:11 %input_0_load = load i7 %input_0_addr

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="42" op_0_bw="24">
<![CDATA[
for.inc35:12 %sext_ln25 = sext i24 %input_0_load

]]></Node>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="7">
<![CDATA[
for.inc35:17 %input_0_load_1 = load i7 %input_0_addr_1

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="24">
<![CDATA[
for.inc35:18 %sext_ln25_1 = sext i24 %input_0_load_1

]]></Node>
<StgValue><ssdm name="sext_ln25_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="7">
<![CDATA[
for.inc35:21 %zext_ln25_2 = zext i7 %select_ln25_3

]]></Node>
<StgValue><ssdm name="zext_ln25_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35:22 %input_0_addr_2 = getelementptr i24 %input_0, i64 0, i64 %zext_ln25_2

]]></Node>
<StgValue><ssdm name="input_0_addr_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="7">
<![CDATA[
for.inc35:23 %input_0_load_2 = load i7 %input_0_addr_2

]]></Node>
<StgValue><ssdm name="input_0_load_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="4">
<![CDATA[
for.inc35:33 %conv1d_0_weights_V_0_0_load = load i4 %conv1d_0_weights_V_0_0_addr

]]></Node>
<StgValue><ssdm name="conv1d_0_weights_V_0_0_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="42" op_0_bw="18">
<![CDATA[
for.inc35:34 %sext_ln1273 = sext i18 %conv1d_0_weights_V_0_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
for.inc35:35 %mul_ln1273 = mul i42 %sext_ln25, i42 %sext_ln1273

]]></Node>
<StgValue><ssdm name="mul_ln1273"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="4">
<![CDATA[
for.inc35:51 %conv1d_0_weights_V_1_0_load = load i4 %conv1d_0_weights_V_1_0_addr

]]></Node>
<StgValue><ssdm name="conv1d_0_weights_V_1_0_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="42" op_0_bw="18">
<![CDATA[
for.inc35:52 %sext_ln1273_32 = sext i18 %conv1d_0_weights_V_1_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1273_32"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
for.inc35:53 %mul_ln1273_16 = mul i42 %sext_ln25_1, i42 %sext_ln1273_32

]]></Node>
<StgValue><ssdm name="mul_ln1273_16"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="4">
<![CDATA[
for.inc35:76 %conv1d_0_weights_V_2_0_load = load i4 %conv1d_0_weights_V_2_0_addr

]]></Node>
<StgValue><ssdm name="conv1d_0_weights_V_2_0_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="7">
<![CDATA[
for.inc35:23 %input_0_load_2 = load i7 %input_0_addr_2

]]></Node>
<StgValue><ssdm name="input_0_load_2"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="42" op_0_bw="24">
<![CDATA[
for.inc35:24 %sext_ln25_2 = sext i24 %input_0_load_2

]]></Node>
<StgValue><ssdm name="sext_ln25_2"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
for.inc35:35 %mul_ln1273 = mul i42 %sext_ln25, i42 %sext_ln1273

]]></Node>
<StgValue><ssdm name="mul_ln1273"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
for.inc35:53 %mul_ln1273_16 = mul i42 %sext_ln25_1, i42 %sext_ln1273_32

]]></Node>
<StgValue><ssdm name="mul_ln1273_16"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="42" op_0_bw="18">
<![CDATA[
for.inc35:77 %sext_ln1273_33 = sext i18 %conv1d_0_weights_V_2_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1273_33"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
for.inc35:78 %mul_ln1273_17 = mul i42 %sext_ln25_2, i42 %sext_ln1273_33

]]></Node>
<StgValue><ssdm name="mul_ln1273_17"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="72" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
for.inc35:35 %mul_ln1273 = mul i42 %sext_ln25, i42 %sext_ln1273

]]></Node>
<StgValue><ssdm name="mul_ln1273"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
for.inc35:53 %mul_ln1273_16 = mul i42 %sext_ln25_1, i42 %sext_ln1273_32

]]></Node>
<StgValue><ssdm name="mul_ln1273_16"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
for.inc35:78 %mul_ln1273_17 = mul i42 %sext_ln25_2, i42 %sext_ln1273_33

]]></Node>
<StgValue><ssdm name="mul_ln1273_17"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="75" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
for.inc35:35 %mul_ln1273 = mul i42 %sext_ln25, i42 %sext_ln1273

]]></Node>
<StgValue><ssdm name="mul_ln1273"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
for.inc35:36 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %mul_ln1273, i32 41

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="24" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc35:37 %trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i42.i32.i32, i42 %mul_ln1273, i32 18, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
for.inc35:38 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %mul_ln1273, i32 41

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
for.inc35:39 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %mul_ln1273, i32 41

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:40 %or_ln895 = or i1 %tmp_70, i1 %tmp_71

]]></Node>
<StgValue><ssdm name="or_ln895"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:41 %xor_ln895_17 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_17"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:42 %and_ln895 = and i1 %or_ln895, i1 %xor_ln895_17

]]></Node>
<StgValue><ssdm name="and_ln895"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:43 %and_ln896 = and i1 %tmp_71, i1 %tmp_70

]]></Node>
<StgValue><ssdm name="and_ln896"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:44 %xor_ln896_18 = xor i1 %and_ln896, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_18"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="23" op_0_bw="23" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc35:45 %tmp_4 = partselect i23 @_ssdm_op_PartSelect.i23.i42.i32.i32, i42 %mul_ln1273, i32 18, i32 40

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc35:46 %icmp_ln900_17 = icmp_eq  i23 %tmp_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln900_17"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:47 %or_ln898_18 = or i1 %icmp_ln900_17, i1 %xor_ln896_18

]]></Node>
<StgValue><ssdm name="or_ln898_18"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:48 %and_ln898 = and i1 %tmp, i1 %or_ln898_18

]]></Node>
<StgValue><ssdm name="and_ln898"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:49 %or_ln346 = or i1 %and_ln895, i1 %and_ln898

]]></Node>
<StgValue><ssdm name="or_ln346"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
for.inc35:53 %mul_ln1273_16 = mul i42 %sext_ln25_1, i42 %sext_ln1273_32

]]></Node>
<StgValue><ssdm name="mul_ln1273_16"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc35:54 %select_ln346 = select i1 %and_ln895, i24 8388607, i24 8388609

]]></Node>
<StgValue><ssdm name="select_ln346"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc35:55 %select_ln346_37 = select i1 %or_ln346, i24 %select_ln346, i24 %trunc_ln

]]></Node>
<StgValue><ssdm name="select_ln346_37"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="42" op_0_bw="42" op_1_bw="24" op_2_bw="18">
<![CDATA[
for.inc35:56 %shl_ln = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i24.i18, i24 %select_ln346_37, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="43" op_0_bw="42">
<![CDATA[
for.inc35:57 %sext_ln813 = sext i42 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="43" op_0_bw="42">
<![CDATA[
for.inc35:58 %sext_ln1347 = sext i42 %mul_ln1273_16

]]></Node>
<StgValue><ssdm name="sext_ln1347"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
for.inc35:59 %add_ln1347_18 = add i42 %mul_ln1273_16, i42 %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln1347_18"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
for.inc35:60 %add_ln1347 = add i43 %sext_ln1347, i43 %sext_ln813

]]></Node>
<StgValue><ssdm name="add_ln1347"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="43" op_2_bw="32">
<![CDATA[
for.inc35:61 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %add_ln1347, i32 42

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="24" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc35:62 %trunc_ln818_s = partselect i24 @_ssdm_op_PartSelect.i24.i42.i32.i32, i42 %add_ln1347_18, i32 18, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln818_s"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
for.inc35:63 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln1347_18, i32 41

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="43" op_2_bw="32">
<![CDATA[
for.inc35:64 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %add_ln1347, i32 42

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:65 %or_ln895_1 = or i1 %tmp_73, i1 %tmp_74

]]></Node>
<StgValue><ssdm name="or_ln895_1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:66 %xor_ln895_18 = xor i1 %tmp_72, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_18"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:67 %and_ln895_17 = and i1 %or_ln895_1, i1 %xor_ln895_18

]]></Node>
<StgValue><ssdm name="and_ln895_17"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:68 %and_ln896_16 = and i1 %tmp_74, i1 %tmp_73

]]></Node>
<StgValue><ssdm name="and_ln896_16"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:69 %xor_ln896_19 = xor i1 %and_ln896_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_19"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="23" op_0_bw="23" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc35:70 %tmp_11_1 = partselect i23 @_ssdm_op_PartSelect.i23.i42.i32.i32, i42 %add_ln1347_18, i32 18, i32 40

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc35:71 %icmp_ln900_18 = icmp_eq  i23 %tmp_11_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln900_18"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:72 %or_ln898 = or i1 %icmp_ln900_18, i1 %xor_ln896_19

]]></Node>
<StgValue><ssdm name="or_ln898"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:73 %and_ln898_17 = and i1 %tmp_72, i1 %or_ln898

]]></Node>
<StgValue><ssdm name="and_ln898_17"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:74 %or_ln346_18 = or i1 %and_ln895_17, i1 %and_ln898_17

]]></Node>
<StgValue><ssdm name="or_ln346_18"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
for.inc35:78 %mul_ln1273_17 = mul i42 %sext_ln25_2, i42 %sext_ln1273_33

]]></Node>
<StgValue><ssdm name="mul_ln1273_17"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc35:79 %select_ln346_38 = select i1 %and_ln895_17, i24 8388607, i24 8388609

]]></Node>
<StgValue><ssdm name="select_ln346_38"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc35:80 %select_ln346_39 = select i1 %or_ln346_18, i24 %select_ln346_38, i24 %trunc_ln818_s

]]></Node>
<StgValue><ssdm name="select_ln346_39"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35:103 %conv1d_0_biases_V_addr = getelementptr i17 %conv1d_0_biases_V, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="conv1d_0_biases_V_addr"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="17" op_0_bw="4">
<![CDATA[
for.inc35:104 %rhs = load i4 %conv1d_0_biases_V_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0">
<![CDATA[
for.end37:0 %ret_ln40 = ret

]]></Node>
<StgValue><ssdm name="ret_ln40"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="117" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
for.inc35:78 %mul_ln1273_17 = mul i42 %sext_ln25_2, i42 %sext_ln1273_33

]]></Node>
<StgValue><ssdm name="mul_ln1273_17"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="42" op_0_bw="42" op_1_bw="24" op_2_bw="18">
<![CDATA[
for.inc35:81 %shl_ln838_s = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i24.i18, i24 %select_ln346_39, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln838_s"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="43" op_0_bw="42">
<![CDATA[
for.inc35:82 %sext_ln813_17 = sext i42 %shl_ln838_s

]]></Node>
<StgValue><ssdm name="sext_ln813_17"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="43" op_0_bw="42">
<![CDATA[
for.inc35:83 %sext_ln1347_2 = sext i42 %mul_ln1273_17

]]></Node>
<StgValue><ssdm name="sext_ln1347_2"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
for.inc35:84 %add_ln1347_19 = add i42 %mul_ln1273_17, i42 %shl_ln838_s

]]></Node>
<StgValue><ssdm name="add_ln1347_19"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
for.inc35:85 %add_ln1347_17 = add i43 %sext_ln1347_2, i43 %sext_ln813_17

]]></Node>
<StgValue><ssdm name="add_ln1347_17"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="43" op_2_bw="32">
<![CDATA[
for.inc35:86 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %add_ln1347_17, i32 42

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="24" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc35:87 %trunc_ln818_15 = partselect i24 @_ssdm_op_PartSelect.i24.i42.i32.i32, i42 %add_ln1347_19, i32 18, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln818_15"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
for.inc35:88 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln1347_19, i32 41

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="43" op_2_bw="32">
<![CDATA[
for.inc35:89 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %add_ln1347_17, i32 42

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:90 %or_ln895_2 = or i1 %tmp_76, i1 %tmp_77

]]></Node>
<StgValue><ssdm name="or_ln895_2"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:91 %xor_ln895_19 = xor i1 %tmp_75, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_19"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:92 %and_ln895_18 = and i1 %or_ln895_2, i1 %xor_ln895_19

]]></Node>
<StgValue><ssdm name="and_ln895_18"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:93 %and_ln896_17 = and i1 %tmp_77, i1 %tmp_76

]]></Node>
<StgValue><ssdm name="and_ln896_17"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:94 %xor_ln896_20 = xor i1 %and_ln896_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_20"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="23" op_0_bw="23" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc35:95 %tmp_11_2 = partselect i23 @_ssdm_op_PartSelect.i23.i42.i32.i32, i42 %add_ln1347_19, i32 18, i32 40

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc35:96 %icmp_ln900_19 = icmp_eq  i23 %tmp_11_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln900_19"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:97 %or_ln898_19 = or i1 %icmp_ln900_19, i1 %xor_ln896_20

]]></Node>
<StgValue><ssdm name="or_ln898_19"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:98 %and_ln898_18 = and i1 %tmp_75, i1 %or_ln898_19

]]></Node>
<StgValue><ssdm name="and_ln898_18"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc35:99 %select_ln346_40 = select i1 %and_ln895_18, i24 8388607, i24 8388609

]]></Node>
<StgValue><ssdm name="select_ln346_40"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:100 %or_ln346_19 = or i1 %and_ln895_18, i1 %and_ln898_18

]]></Node>
<StgValue><ssdm name="or_ln346_19"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc35:101 %lhs = select i1 %or_ln346_19, i24 %select_ln346_40, i24 %trunc_ln818_15

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="25" op_0_bw="24">
<![CDATA[
for.inc35:102 %sext_ln813_18 = sext i24 %lhs

]]></Node>
<StgValue><ssdm name="sext_ln813_18"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="17" op_0_bw="4">
<![CDATA[
for.inc35:104 %rhs = load i4 %conv1d_0_biases_V_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="17">
<![CDATA[
for.inc35:105 %conv1d_0_biases_V_load_cast = sext i17 %rhs

]]></Node>
<StgValue><ssdm name="conv1d_0_biases_V_load_cast"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="25" op_0_bw="17">
<![CDATA[
for.inc35:106 %sext_ln813_19 = sext i17 %rhs

]]></Node>
<StgValue><ssdm name="sext_ln813_19"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc35:107 %ret_V = add i25 %sext_ln813_18, i25 %sext_ln813_19

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
for.inc35:108 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ret_V, i32 24

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc35:109 %p_Val2_17 = add i24 %lhs, i24 %conv1d_0_biases_V_load_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc35:110 %p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %p_Val2_17, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_39"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:111 %xor_ln895 = xor i1 %p_Result_s, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:112 %overflow = and i1 %p_Result_39, i1 %xor_ln895

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:113 %xor_ln896 = xor i1 %p_Result_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="23" op_0_bw="24">
<![CDATA[
for.inc35:114 %trunc_ln900 = trunc i24 %p_Val2_17

]]></Node>
<StgValue><ssdm name="trunc_ln900"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc35:115 %icmp_ln900 = icmp_eq  i23 %trunc_ln900, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln900"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:116 %or_ln898_20 = or i1 %icmp_ln900, i1 %xor_ln896

]]></Node>
<StgValue><ssdm name="or_ln898_20"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:117 %underflow = and i1 %p_Result_s, i1 %or_ln898_20

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc35:118 %select_ln346_42 = select i1 %overflow, i24 8388607, i24 8388609

]]></Node>
<StgValue><ssdm name="select_ln346_42"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:119 %or_ln346_20 = or i1 %overflow, i1 %underflow

]]></Node>
<StgValue><ssdm name="or_ln346_20"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc35:120 %x_V = select i1 %or_ln346_20, i24 %select_ln346_42, i24 %p_Val2_17

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="23" op_0_bw="24">
<![CDATA[
for.inc35:121 %trunc_ln17 = trunc i24 %x_V

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc35:122 %icmp_ln1649 = icmp_sgt  i24 %x_V, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
for.inc35:123 %select_ln20 = select i1 %icmp_ln1649, i23 %trunc_ln17, i23 0

]]></Node>
<StgValue><ssdm name="select_ln20"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc35:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_1_VITIS_LOOP_27_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc35:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1888, i64 1888, i64 1888

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc35:25 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="11">
<![CDATA[
for.inc35:29 %zext_ln37_1 = zext i11 %add_ln37

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35:30 %output_addr = getelementptr i23 %output_r, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc35:31 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="23" op_1_bw="11">
<![CDATA[
for.inc35:124 %store_ln37 = store i23 %select_ln20, i11 %output_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
for.inc35:129 %br_ln27 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
