module redstone (tick, inputs, outputs);
input tick;
input [9:0] inputs;
input [9:0] outputs;
wire w000;
assign w000 = inputs[0];
wire w200;
assign w200 = inputs[1];
wire w003;
torch #(state = 1'b1) c003 (.i_clk(tick), .i_in(w011|w022), .o_out(w003));
wire w203;
torch #(state = 1'b1) c203 (.i_clk(tick), .i_in(w211|w222), .o_out(w203));
wire w008;
torch #(state = 1'b1) c008 (.i_clk(tick), .i_in(w016|w117), .o_out(w008));
wire w108;
outputs[0] = (ww008|w208);
wire w208;
torch #(state = 1'b1) c208 (.i_clk(tick), .i_in(w216|w117), .o_out(w208));
wire w011;
torch #(state = 1'b0) c011 (.i_clk(tick), .i_in(w000), .o_out(w011));
wire w211;
torch #(state = 1'b0) c211 (.i_clk(tick), .i_in(w200), .o_out(w211));
wire w014;
assign w014 = inputs[2];
wire w214;
outputs[1] = (ww123);
wire w016;
torch #(state = 1'b0) c016 (.i_clk(tick), .i_in(w014), .o_out(w016));
wire w216;
torch #(state = 1'b0) c216 (.i_clk(tick), .i_in(w003|w203), .o_out(w216));
wire w117;
torch #(state = 1'b1) c117 (.i_clk(tick), .i_in(w016|w216), .o_out(w117));
wire w022;
torch #(state = 1'b1) c022 (.i_clk(tick), .i_in(w011|w211), .o_out(w022));
wire w222;
torch #(state = 1'b1) c222 (.i_clk(tick), .i_in(w011|w211), .o_out(w222));
wire w123;
torch #(state = 1'b1) c123 (.i_clk(tick), .i_in(w011|w211), .o_out(w123));
end module