---
layout: default
title: Course Syllabus
nav_order: 2
permalink: /docs/syllabus/
---

# Digital Circuit Design - Course Syllabus
## ECE 2612 - Spring 2026

[Download PDF Version](../../SYLLABUS.md)

---

## Course Information

**Course Code:** ECE 2612  
**Credit Hours:** 4  
**Semester:** Spring 2026  
**Prerequisites:** Basic programming knowledge, Calculus I  

### Instructor Information
**Instructor:** [Your Name]  
**Office:** [Office Location]  
**Email:** [Email Address]  
**Office Hours:** [Days/Times] or by appointment

---

## Course Description

This course provides a comprehensive introduction to digital circuit design, covering both theoretical foundations and practical implementation. Students will learn to design, analyze, and implement digital systems using modern tools and hardware description languages.

---

## Learning Objectives

By the end of this course, you will be able to:

1. **Analyze and Design Combinational Logic Circuits**
   - Apply Boolean algebra and logic minimization
   - Design using gates, MUXs, decoders
   - Optimize for area, speed, and power

2. **Master Verilog HDL**
   - Write synthesizable code
   - Implement combinational and sequential logic
   - Verify designs with testbenches

3. **Design Sequential Logic Circuits**
   - Work with flip-flops and timing
   - Design counters and state machines
   - Analyze timing constraints

4. **Implement Digital Systems**
   - Use FPGA development tools
   - Apply professional design practices
   - Debug and verify systematically

---

## Required Materials

### Software (Free)
- Intel Quartus Prime Lite Edition (23.1std+)
- ModelSim (included with Quartus)
- Draw.io or Lucidchart
- Text Editor (VS Code recommended)

### Hardware
- FPGA Development Board: DE10-Lite
- USB Cable (Type-A to Micro-B)
- Alternative: Simulation-only option available

### Textbooks
- **Required**: *Digital Design and Computer Architecture* by Harris & Harris
- **Recommended**: *Verilog HDL* by Samir Palnitkar

---

## Course Structure

| Module | Topic | Weeks |
|--------|-------|-------|
| **0** | Introduction & Setup | 1 |
| **1** | Digital Logic Fundamentals | 1-2 |
| **2** | Combinational Logic | 2-3 |
| **3** | Verilog HDL Basics | 4 |
| **4** | Number Systems | 5 |
| **5** | Binary Arithmetic | 6 |
| **6** | Latches & Flip-Flops | 7-8 |
| **7** | Sequential Design | 8-9 |
| **8** | Counters & Registers | 10 |
| **9** | Finite State Machines | 11-12 |
| **10** | Memory Systems | 13 |
| **11** | Advanced Topics | 14 |

---

## Grading Policy

| Component | Weight | Details |
|-----------|--------|---------|
| **Module Assignments** | 35% | 11 assignments (drop lowest) |
| **Midterm Exam 1** | 15% | Modules 0-3 |
| **Midterm Exam 2** | 15% | Modules 4-7 |
| **Final Exam** | 25% | Comprehensive |
| **Final Project** | 10% | Digital system design |

### Grading Scale
- A: 90-100%
- B: 80-89%
- C: 70-79%
- D: 60-69%
- F: Below 60%

---

## Assignment Policy

- **Frequency**: Weekly (11 total)
- **Format**: Design problems + Verilog coding + FPGA implementation
- **Late Policy**: 10% deduction per day (max 3 days)
- **Collaboration**: Discussing concepts OK, copying code NOT OK

---

## Examination Policy

- **Duration**: 90 minutes each
- **Materials**: One 8.5"Ã—11" handwritten note sheet allowed
- **Make-ups**: Only for documented emergencies

---

## Final Project

Design and implement a complete digital system:
- **Proposal**: Week 10
- **Demonstration**: Week 15
- **Report**: Week 15

Suggested projects: Digital clock, calculator, VGA controller, game controller, etc.

---

## Important Policies

### Academic Integrity
- Plagiarism and copying will result in zero on assignment
- Repeated violations reported to administration

### Accommodations
Students with disabilities contact instructor first week with documentation.

---

## Schedule

[View detailed weekly schedule](../modules/)

---

*Last Updated: December 29, 2025*
