uart_bmpg.v,verilog,xil_defaultlib,../../../../CPU_project.srcs/sources_1/ip/uart/uart_bmpg.v,
upg.v,verilog,xil_defaultlib,../../../../CPU_project.srcs/sources_1/ip/uart/upg.v,
uart.v,verilog,xil_defaultlib,../../../../CPU_project.srcs/sources_1/ip/uart/sim/uart.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
