{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1664281010163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1664281010163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 20:16:50 2022 " "Processing started: Tue Sep 27 20:16:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1664281010163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1664281010163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP3 -c FPGA_EXP3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP3 -c FPGA_EXP3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1664281010163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1664281010425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_gen2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq_gen2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEQ_GEN2_tb-arch_SEQ_GEN2_tb " "Found design unit 1: SEQ_GEN2_tb-arch_SEQ_GEN2_tb" {  } { { "SEQ_GEN2_tb.vhd" "" { Text "D:/education/fpga/class/FPGA_EXP/FPGA_EXP3/SEQ_GEN2_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664281010816 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEQ_GEN2_tb " "Found entity 1: SEQ_GEN2_tb" {  } { { "SEQ_GEN2_tb.vhd" "" { Text "D:/education/fpga/class/FPGA_EXP/FPGA_EXP3/SEQ_GEN2_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664281010816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664281010816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_gen2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq_gen2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEQ_GEN2-arch_SEQ_GEN2 " "Found design unit 1: SEQ_GEN2-arch_SEQ_GEN2" {  } { { "SEQ_GEN2.vhd" "" { Text "D:/education/fpga/class/FPGA_EXP/FPGA_EXP3/SEQ_GEN2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664281010816 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEQ_GEN2 " "Found entity 1: SEQ_GEN2" {  } { { "SEQ_GEN2.vhd" "" { Text "D:/education/fpga/class/FPGA_EXP/FPGA_EXP3/SEQ_GEN2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664281010816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664281010816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_gen1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq_gen1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEQ_GEN1_tb-arch_SEQ_GEN1_tb " "Found design unit 1: SEQ_GEN1_tb-arch_SEQ_GEN1_tb" {  } { { "SEQ_GEN1_tb.vhd" "" { Text "D:/education/fpga/class/FPGA_EXP/FPGA_EXP3/SEQ_GEN1_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664281010816 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEQ_GEN1_tb " "Found entity 1: SEQ_GEN1_tb" {  } { { "SEQ_GEN1_tb.vhd" "" { Text "D:/education/fpga/class/FPGA_EXP/FPGA_EXP3/SEQ_GEN1_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664281010816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664281010816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_gen1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq_gen1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEQ_GEN1-arch_SEQ_GEN1 " "Found design unit 1: SEQ_GEN1-arch_SEQ_GEN1" {  } { { "SEQ_GEN1.vhd" "" { Text "D:/education/fpga/class/FPGA_EXP/FPGA_EXP3/SEQ_GEN1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664281010816 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEQ_GEN1 " "Found entity 1: SEQ_GEN1" {  } { { "SEQ_GEN1.vhd" "" { Text "D:/education/fpga/class/FPGA_EXP/FPGA_EXP3/SEQ_GEN1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664281010816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664281010816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_dect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq_dect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEQ_DECT-arch_SEQ_DECT " "Found design unit 1: SEQ_DECT-arch_SEQ_DECT" {  } { { "SEQ_DECT.vhd" "" { Text "D:/education/fpga/class/FPGA_EXP/FPGA_EXP3/SEQ_DECT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664281010816 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEQ_DECT " "Found entity 1: SEQ_DECT" {  } { { "SEQ_DECT.vhd" "" { Text "D:/education/fpga/class/FPGA_EXP/FPGA_EXP3/SEQ_DECT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664281010816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664281010816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_dect_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq_dect_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEQ_DECT_tb-arch_SEQ_DECT_tb " "Found design unit 1: SEQ_DECT_tb-arch_SEQ_DECT_tb" {  } { { "SEQ_DECT_tb.vhd" "" { Text "D:/education/fpga/class/FPGA_EXP/FPGA_EXP3/SEQ_DECT_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664281010831 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEQ_DECT_tb " "Found entity 1: SEQ_DECT_tb" {  } { { "SEQ_DECT_tb.vhd" "" { Text "D:/education/fpga/class/FPGA_EXP/FPGA_EXP3/SEQ_DECT_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664281010831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664281010831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_exp3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_EXP3-arch_FPGA_EXP3 " "Found design unit 1: FPGA_EXP3-arch_FPGA_EXP3" {  } { { "FPGA_EXP3.vhd" "" { Text "D:/education/fpga/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664281010831 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EXP3 " "Found entity 1: FPGA_EXP3" {  } { { "FPGA_EXP3.vhd" "" { Text "D:/education/fpga/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664281010831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664281010831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_exp3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_EXP3_tb-arch_FPGA_EXP3_tb " "Found design unit 1: FPGA_EXP3_tb-arch_FPGA_EXP3_tb" {  } { { "FPGA_EXP3_tb.vhd" "" { Text "D:/education/fpga/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664281010831 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EXP3_tb " "Found entity 1: FPGA_EXP3_tb" {  } { { "FPGA_EXP3_tb.vhd" "" { Text "D:/education/fpga/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664281010831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664281010831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_EXP3 " "Elaborating entity \"FPGA_EXP3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1664281010862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ_GEN1 SEQ_GEN1:seq_gen_1 " "Elaborating entity \"SEQ_GEN1\" for hierarchy \"SEQ_GEN1:seq_gen_1\"" {  } { { "FPGA_EXP3.vhd" "seq_gen_1" { Text "D:/education/fpga/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664281010862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ_DECT SEQ_DECT:seq_dector " "Elaborating entity \"SEQ_DECT\" for hierarchy \"SEQ_DECT:seq_dector\"" {  } { { "FPGA_EXP3.vhd" "seq_dector" { Text "D:/education/fpga/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664281010862 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1664281011269 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1664281011462 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664281011462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1664281011487 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1664281011487 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1664281011487 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1664281011487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1664281011502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 27 20:16:51 2022 " "Processing ended: Tue Sep 27 20:16:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1664281011502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1664281011502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1664281011502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1664281011502 ""}
