Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sec_gen_behav xil_defaultlib.tb_sec_gen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'in_fre' [C:/Users/didro/Verilog/test_sec_gen/test_sec_gen.srcs/sim_1/new/tset_sec_gen.v:17]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'o_sec' [C:/Users/didro/Verilog/test_sec_gen/test_sec_gen.srcs/sim_1/new/tset_sec_gen.v:18]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'o_min' [C:/Users/didro/Verilog/test_sec_gen/test_sec_gen.srcs/sim_1/new/tset_sec_gen.v:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/didro/Verilog/test_sec_gen/test_sec_gen.srcs/sources_1/new/watch_top.v" Line 2. Module watch_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/didro/Verilog/test_sec_gen/test_sec_gen.srcs/sources_1/new/test_sec_gen.v" Line 2. Module sec_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/didro/Verilog/test_sec_gen/test_sec_gen.srcs/sources_1/new/watch_top.v" Line 2. Module watch_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/didro/Verilog/test_sec_gen/test_sec_gen.srcs/sources_1/new/test_sec_gen.v" Line 2. Module sec_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sec_gen
Compiling module xil_defaultlib.watch_top
Compiling module xil_defaultlib.tb_sec_gen
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sec_gen_behav
