{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521832158361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521832158365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 23 15:09:18 2018 " "Processing started: Fri Mar 23 15:09:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521832158365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521832158365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj -c proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj -c proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521832158365 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1521832158623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj " "Found entity 1: proj" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521832167198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521832167198 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "start.v(316) " "Verilog HDL information at start.v(316): always construct contains both blocking and non-blocking assignments" {  } { { "start.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v" 316 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1521832167202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clear CLEAR start.v(287) " "Verilog HDL Declaration information at start.v(287): object \"clear\" differs only in case from object \"CLEAR\" in the same scope" {  } { { "start.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1521832167202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.v 4 4 " "Found 4 design units, including 4 entities, in source file start.v" { { "Info" "ISGN_ENTITY_NAME" "1 mechanics " "Found entity 1: mechanics" {  } { { "start.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521832167203 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "start.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521832167203 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "start.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521832167203 ""} { "Info" "ISGN_ENTITY_NAME" "4 rate_divider " "Found entity 4: rate_divider" {  } { { "start.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521832167203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521832167203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521832167208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521832167208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521832167213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521832167213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521832167218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521832167218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521832167223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521832167223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj.v 0 0 " "Found 0 design units, including 0 entities, in source file proj.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521832167227 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "collided start.v(109) " "Verilog HDL Implicit Net warning at start.v(109): created implicit net for \"collided\"" {  } { { "start.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521832167227 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj " "Elaborating entity \"proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521832167303 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "player_x_start 0 toplevel.v(18) " "Net \"player_x_start\" at toplevel.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1521832167305 "|proj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "player_y_start 0 toplevel.v(19) " "Net \"player_y_start\" at toplevel.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1521832167305 "|proj"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR toplevel.v(8) " "Output port \"LEDR\" at toplevel.v(8) has no driver" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521832167305 "|proj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:data_player " "Elaborating entity \"datapath\" for hierarchy \"datapath:data_player\"" {  } { { "toplevel.v" "data_player" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521832167325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrl_player " "Elaborating entity \"control\" for hierarchy \"control:ctrl_player\"" {  } { { "toplevel.v" "ctrl_player" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521832167348 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "start.v(316) " "Verilog HDL Case Statement information at start.v(316): all case item expressions in this case statement are onehot" {  } { { "start.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v" 316 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1521832167349 "|proj|control:ctrl_player"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "start.v(341) " "Verilog HDL Case Statement warning at start.v(341): incomplete case statement has no default case item" {  } { { "start.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v" 341 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1521832167349 "|proj|control:ctrl_player"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "start.v(341) " "Verilog HDL Case Statement information at start.v(341): all case item expressions in this case statement are onehot" {  } { { "start.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v" 341 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1521832167349 "|proj|control:ctrl_player"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rate_divider control:ctrl_player\|rate_divider:rd " "Elaborating entity \"rate_divider\" for hierarchy \"control:ctrl_player\|rate_divider:rd\"" {  } { { "start.v" "rd" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521832167364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 start.v(371) " "Verilog HDL assignment warning at start.v(371): truncated value with size 32 to match size of target (1)" {  } { { "start.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521832167364 "|proj|control:ctrl_player|rate_divider:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 start.v(379) " "Verilog HDL assignment warning at start.v(379): truncated value with size 32 to match size of target (28)" {  } { { "start.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/start.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521832167364 "|proj|control:ctrl_player|rate_divider:rd"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521832167693 "|proj|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521832167693 "|proj|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521832167693 "|proj|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521832167693 "|proj|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521832167693 "|proj|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521832167693 "|proj|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521832167693 "|proj|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521832167693 "|proj|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521832167693 "|proj|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521832167693 "|proj|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521832167693 "|proj|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521832167693 "|proj|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521832167693 "|proj|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521832167693 "|proj|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521832167693 "|proj|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521832167693 "|proj|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521832167693 "|proj|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521832167693 "|proj|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1521832167693 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521832167704 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/output_files/proj.map.smsg " "Generated suppressed messages file /courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/output_files/proj.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521832167733 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521832167861 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521832167861 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "toplevel.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/project/cscb58-final-project/schematic/toplevel.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521832167953 "|proj|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1521832167953 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521832167954 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521832167954 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521832167954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1227 " "Peak virtual memory: 1227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521832167987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 23 15:09:27 2018 " "Processing ended: Fri Mar 23 15:09:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521832167987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521832167987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521832167987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521832167987 ""}
