Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Mon Jan 13 10:16:53 2025
| Host         : LAPTOP-3JN8PSQD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7k325t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2948 register/latch pins with no clock driven by root clock pin: u_ad9172_inf/u_iob_module/clk_slow_reg/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: u_ad9172_inf/u_iob_module/sysref_reg/Q (HIGH)

 There are 2885 register/latch pins with no clock driven by root clock pin: u_clock_module/clk_slow_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8515 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.015        0.000                      0                90078        0.027        0.000                      0                90078        0.264        0.000                       0                 55142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
ad9783_clk_o                                                             {0.000 5.000}        10.000          100.000         
ad9783_refclk                                                            {0.000 5.000}        10.000          100.000         
ad_clk                                                                   {0.000 50.000}       100.000         10.000          
adc0_dcq_clk                                                             {0.000 16.665}       33.330          30.003          
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
glblclk                                                                  {0.000 5.000}        10.000          100.000         
gt_refclk                                                                {0.000 5.000}        10.000          100.000         
sys_clk                                                                  {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0                                                     {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0                                                     {0.000 10.000}       20.000          50.000          
  clk_out3_clk_wiz_0                                                     {0.000 5.000}        10.000          100.000         
  clk_out4_clk_wiz_0                                                     {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0                                                     {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ad9783_clk_o                                                                                                                                                                                                               8.400        0.000                       0                     1  
adc0_dcq_clk                                                                                                                                                                                                              31.730        0.000                       0                     5  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.104        0.000                      0                  732        0.064        0.000                      0                  732       15.590        0.000                       0                   415  
glblclk                                                                        2.432        0.000                      0                37755        0.036        0.000                      0                37755        4.220        0.000                       0                 24606  
gt_refclk                                                                      6.680        0.000                      0                  145        0.061        0.000                      0                  145        4.220        0.000                       0                    96  
sys_clk                                                                       16.073        0.000                      0                  549        0.079        0.000                      0                  549        7.000        0.000                       0                   431  
  clk_out1_clk_wiz_0                                                          92.015        0.000                      0                 1229        0.065        0.000                      0                 1229       49.220        0.000                       0                   766  
  clk_out2_clk_wiz_0                                                           8.594        0.000                      0                46397        0.027        0.000                      0                46397        9.090        0.000                       0                 28814  
  clk_out3_clk_wiz_0                                                                                                                                                                                                       8.400        0.000                       0                     2  
  clk_out4_clk_wiz_0                                                                                                                                                                                                       0.264        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                                                                      18.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  sys_clk                  18.014        0.000                      0                    4        0.157        0.000                      0                    4  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0       17.774        0.000                      0                    4        0.162        0.000                      0                    4  
sys_clk             clk_out2_clk_wiz_0       17.958        0.000                      0                    2        0.180        0.000                      0                    2  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       17.152        0.000                      0                    3        0.197        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        clk_out1_clk_wiz_0                                                       clk_out1_clk_wiz_0                                                            97.709        0.000                      0                   30        0.373        0.000                      0                   30  
**async_default**                                                        clk_out2_clk_wiz_0                                                       clk_out1_clk_wiz_0                                                            14.093        0.000                      0                   71        0.373        0.000                      0                   71  
**async_default**                                                        clk_out2_clk_wiz_0                                                       clk_out2_clk_wiz_0                                                            12.690        0.000                      0                  495        0.109        0.000                      0                  495  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.275        0.000                      0                  100        0.244        0.000                      0                  100  
**async_default**                                                        glblclk                                                                  glblclk                                                                        2.015        0.000                      0                 2562        0.273        0.000                      0                 2562  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ad9783_clk_o
  To Clock:  ad9783_clk_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ad9783_clk_o
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iob_ad9783_clk_o_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y4  u_ad9783_inf/u_iob_module/u_da_dci_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  adc0_dcq_clk
  To Clock:  adc0_dcq_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc0_dcq_clk
Waveform(ns):       { 0.000 16.665 }
Period(ns):         33.330
Sources:            { iob_adc_dclk_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I          n/a            1.600         33.330      31.730     BUFGCTRL_X0Y3  u_ad_inf/u_iob_module/BUFG_sys_clk/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.249         33.330      32.081     ILOGIC_X1Y48   u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[0].u_iserdes_adc_data/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.249         33.330      32.081     ILOGIC_X1Y48   u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[0].u_iserdes_adc_data/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.249         33.330      32.081     ILOGIC_X1Y10   u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.249         33.330      32.081     ILOGIC_X1Y10   u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.104ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.520ns (11.834%)  route 3.874ns (88.166%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 37.499 - 33.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.439     3.439    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.559 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.654     5.213    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y149        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.308     5.521 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.411     6.933    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.053     6.986 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.534     7.520    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y150        LUT5 (Prop_lut5_I3_O)        0.053     7.573 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.982     8.555    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X58Y150        LUT4 (Prop_lut4_I1_O)        0.053     8.608 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.574     9.181    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X60Y149        LUT6 (Prop_lut6_I5_O)        0.053     9.234 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.373     9.607    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X63Y148        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.916    35.916    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.029 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.470    37.499    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X63Y148        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.614    38.113    
                         clock uncertainty           -0.035    38.078    
    SLICE_X63Y148        FDRE (Setup_fdre_C_R)       -0.367    37.711    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.711    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                 28.104    

Slack (MET) :             28.104ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.520ns (11.834%)  route 3.874ns (88.166%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 37.499 - 33.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.439     3.439    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.559 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.654     5.213    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y149        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.308     5.521 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.411     6.933    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.053     6.986 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.534     7.520    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y150        LUT5 (Prop_lut5_I3_O)        0.053     7.573 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.982     8.555    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X58Y150        LUT4 (Prop_lut4_I1_O)        0.053     8.608 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.574     9.181    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X60Y149        LUT6 (Prop_lut6_I5_O)        0.053     9.234 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.373     9.607    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X63Y148        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.916    35.916    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.029 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.470    37.499    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X63Y148        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.614    38.113    
                         clock uncertainty           -0.035    38.078    
    SLICE_X63Y148        FDRE (Setup_fdre_C_R)       -0.367    37.711    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.711    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                 28.104    

Slack (MET) :             28.104ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.520ns (11.834%)  route 3.874ns (88.166%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 37.499 - 33.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.439     3.439    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.559 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.654     5.213    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y149        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.308     5.521 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.411     6.933    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.053     6.986 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.534     7.520    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y150        LUT5 (Prop_lut5_I3_O)        0.053     7.573 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.982     8.555    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X58Y150        LUT4 (Prop_lut4_I1_O)        0.053     8.608 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.574     9.181    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X60Y149        LUT6 (Prop_lut6_I5_O)        0.053     9.234 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.373     9.607    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X63Y148        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.916    35.916    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.029 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.470    37.499    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X63Y148        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.614    38.113    
                         clock uncertainty           -0.035    38.078    
    SLICE_X63Y148        FDRE (Setup_fdre_C_R)       -0.367    37.711    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         37.711    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                 28.104    

Slack (MET) :             28.104ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.520ns (11.834%)  route 3.874ns (88.166%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 37.499 - 33.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.439     3.439    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.559 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.654     5.213    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y149        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.308     5.521 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.411     6.933    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.053     6.986 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.534     7.520    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y150        LUT5 (Prop_lut5_I3_O)        0.053     7.573 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.982     8.555    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X58Y150        LUT4 (Prop_lut4_I1_O)        0.053     8.608 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.574     9.181    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X60Y149        LUT6 (Prop_lut6_I5_O)        0.053     9.234 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.373     9.607    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X63Y148        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.916    35.916    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.029 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.470    37.499    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X63Y148        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.614    38.113    
                         clock uncertainty           -0.035    38.078    
    SLICE_X63Y148        FDRE (Setup_fdre_C_R)       -0.367    37.711    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         37.711    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                 28.104    

Slack (MET) :             28.104ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.520ns (11.834%)  route 3.874ns (88.166%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 37.499 - 33.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.439     3.439    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.559 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.654     5.213    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y149        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.308     5.521 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.411     6.933    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.053     6.986 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.534     7.520    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y150        LUT5 (Prop_lut5_I3_O)        0.053     7.573 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.982     8.555    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X58Y150        LUT4 (Prop_lut4_I1_O)        0.053     8.608 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.574     9.181    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X60Y149        LUT6 (Prop_lut6_I5_O)        0.053     9.234 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.373     9.607    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X63Y148        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.916    35.916    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.029 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.470    37.499    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X63Y148        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.614    38.113    
                         clock uncertainty           -0.035    38.078    
    SLICE_X63Y148        FDRE (Setup_fdre_C_R)       -0.367    37.711    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         37.711    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                 28.104    

Slack (MET) :             28.104ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.520ns (11.834%)  route 3.874ns (88.166%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 37.499 - 33.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.439     3.439    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.559 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.654     5.213    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y149        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.308     5.521 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.411     6.933    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.053     6.986 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.534     7.520    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y150        LUT5 (Prop_lut5_I3_O)        0.053     7.573 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.982     8.555    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X58Y150        LUT4 (Prop_lut4_I1_O)        0.053     8.608 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.574     9.181    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X60Y149        LUT6 (Prop_lut6_I5_O)        0.053     9.234 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.373     9.607    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X63Y148        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.916    35.916    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.029 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.470    37.499    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X63Y148        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.614    38.113    
                         clock uncertainty           -0.035    38.078    
    SLICE_X63Y148        FDRE (Setup_fdre_C_R)       -0.367    37.711    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         37.711    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                 28.104    

Slack (MET) :             28.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.482ns (12.489%)  route 3.377ns (87.511%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 37.306 - 33.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.439     3.439    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.559 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.654     5.213    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y149        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.308     5.521 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.411     6.933    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.053     6.986 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.534     7.520    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y150        LUT5 (Prop_lut5_I3_O)        0.053     7.573 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.982     8.555    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X58Y150        LUT5 (Prop_lut5_I2_O)        0.068     8.623 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.450     9.073    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X58Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.916    35.916    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.029 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.277    37.306    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X58Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.540    37.846    
                         clock uncertainty           -0.035    37.811    
    SLICE_X58Y150        FDRE (Setup_fdre_C_R)       -0.463    37.348    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         37.348    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                 28.275    

Slack (MET) :             28.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.482ns (12.489%)  route 3.377ns (87.511%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 37.306 - 33.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.439     3.439    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.559 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.654     5.213    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y149        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.308     5.521 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.411     6.933    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.053     6.986 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.534     7.520    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y150        LUT5 (Prop_lut5_I3_O)        0.053     7.573 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.982     8.555    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X58Y150        LUT5 (Prop_lut5_I2_O)        0.068     8.623 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.450     9.073    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X58Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.916    35.916    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.029 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.277    37.306    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X58Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.540    37.846    
                         clock uncertainty           -0.035    37.811    
    SLICE_X58Y150        FDRE (Setup_fdre_C_R)       -0.463    37.348    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         37.348    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                 28.275    

Slack (MET) :             28.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.482ns (12.489%)  route 3.377ns (87.511%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 37.306 - 33.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.439     3.439    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.559 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.654     5.213    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y149        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.308     5.521 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.411     6.933    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.053     6.986 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.534     7.520    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y150        LUT5 (Prop_lut5_I3_O)        0.053     7.573 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.982     8.555    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X58Y150        LUT5 (Prop_lut5_I2_O)        0.068     8.623 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.450     9.073    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X58Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.916    35.916    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.029 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.277    37.306    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X58Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.540    37.846    
                         clock uncertainty           -0.035    37.811    
    SLICE_X58Y150        FDRE (Setup_fdre_C_R)       -0.463    37.348    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         37.348    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                 28.275    

Slack (MET) :             28.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.482ns (12.489%)  route 3.377ns (87.511%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 37.306 - 33.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.439     3.439    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.559 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.654     5.213    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y149        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.308     5.521 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.411     6.933    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.053     6.986 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.534     7.520    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y150        LUT5 (Prop_lut5_I3_O)        0.053     7.573 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.982     8.555    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X58Y150        LUT5 (Prop_lut5_I2_O)        0.068     8.623 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.450     9.073    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X58Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.916    35.916    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.029 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.277    37.306    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X58Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.540    37.846    
                         clock uncertainty           -0.035    37.811    
    SLICE_X58Y150        FDRE (Setup_fdre_C_R)       -0.463    37.348    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                         37.348    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                 28.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.279%)  route 0.107ns (51.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.590     1.590    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.616 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.542     2.158    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X63Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y153        FDCE (Prop_fdce_C_Q)         0.100     2.258 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.107     2.365    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X62Y153        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.862     1.862    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.892 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.741     2.633    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X62Y153        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.464     2.169    
    SLICE_X62Y153        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.301    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.189%)  route 0.112ns (52.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.590     1.590    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.616 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.542     2.158    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X63Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y153        FDCE (Prop_fdce_C_Q)         0.100     2.258 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.112     2.370    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X62Y152        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.862     1.862    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.892 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.742     2.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y152        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.461     2.173    
    SLICE_X62Y152        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.279    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.118ns (28.033%)  route 0.303ns (71.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.590     1.590    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.616 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.543     2.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X58Y154        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y154        FDCE (Prop_fdce_C_Q)         0.118     2.277 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.303     2.580    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X62Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.862     1.862    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.892 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.741     2.633    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.444     2.189    
    SLICE_X62Y154        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.486    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.118ns (28.033%)  route 0.303ns (71.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.590     1.590    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.616 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.543     2.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X58Y154        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y154        FDCE (Prop_fdce_C_Q)         0.118     2.277 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.303     2.580    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X62Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.862     1.862    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.892 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.741     2.633    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.444     2.189    
    SLICE_X62Y154        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.486    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.118ns (28.033%)  route 0.303ns (71.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.590     1.590    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.616 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.543     2.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X58Y154        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y154        FDCE (Prop_fdce_C_Q)         0.118     2.277 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.303     2.580    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X62Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.862     1.862    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.892 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.741     2.633    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.444     2.189    
    SLICE_X62Y154        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.486    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.118ns (28.033%)  route 0.303ns (71.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.590     1.590    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.616 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.543     2.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X58Y154        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y154        FDCE (Prop_fdce_C_Q)         0.118     2.277 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.303     2.580    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X62Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.862     1.862    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.892 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.741     2.633    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.444     2.189    
    SLICE_X62Y154        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.486    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.118ns (28.033%)  route 0.303ns (71.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.590     1.590    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.616 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.543     2.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X58Y154        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y154        FDCE (Prop_fdce_C_Q)         0.118     2.277 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.303     2.580    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X62Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.862     1.862    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.892 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.741     2.633    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.444     2.189    
    SLICE_X62Y154        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.486    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.118ns (28.033%)  route 0.303ns (71.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.590     1.590    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.616 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.543     2.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X58Y154        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y154        FDCE (Prop_fdce_C_Q)         0.118     2.277 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.303     2.580    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X62Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.862     1.862    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.892 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.741     2.633    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.444     2.189    
    SLICE_X62Y154        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.486    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.118ns (28.033%)  route 0.303ns (71.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.590     1.590    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.616 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.543     2.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X58Y154        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y154        FDCE (Prop_fdce_C_Q)         0.118     2.277 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.303     2.580    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X62Y154        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.862     1.862    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.892 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.741     2.633    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y154        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.444     2.189    
    SLICE_X62Y154        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     2.486    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.118ns (28.033%)  route 0.303ns (71.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.590     1.590    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.616 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.543     2.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X58Y154        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y154        FDCE (Prop_fdce_C_Q)         0.118     2.277 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.303     2.580    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X62Y154        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.862     1.862    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.892 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.741     2.633    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y154        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.444     2.189    
    SLICE_X62Y154        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     2.486    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.600         33.000      31.400     BUFGCTRL_X0Y10  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X75Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X75Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X75Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X75Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X75Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[8]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X64Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X65Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X60Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X63Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X62Y153   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X62Y153   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X62Y153   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X62Y153   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X62Y153   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X62Y153   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X62Y153   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X62Y153   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X62Y154   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X62Y154   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X62Y153   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X62Y153   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X62Y153   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X62Y153   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X62Y153   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X62Y153   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X62Y153   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X62Y153   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X62Y153   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X62Y153   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  glblclk
  To Clock:  glblclk

Setup :            0  Failing Endpoints,  Worst Slack        2.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.479ns  (logic 0.404ns (5.402%)  route 7.075ns (94.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 14.432 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.383     4.748    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X57Y163        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y163        FDRE (Prop_fdre_C_Q)         0.246     4.994 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=480, routed)         7.075    12.069    u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/DDS_ATT_0p1dB_VIO[9]
    SLICE_X119Y248       LUT6 (Prop_lut6_I2_O)        0.158    12.227 r  u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg[3]_i_1__27/O
                         net (fo=1, routed)           0.000    12.227    u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg[3]
    SLICE_X119Y248       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.294    14.432    u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/clk_user_bufg
    SLICE_X119Y248       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg_reg[3]/C
                         clock pessimism              0.226    14.659    
                         clock uncertainty           -0.035    14.623    
    SLICE_X119Y248       FDCE (Setup_fdce_C_D)        0.035    14.658    u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -12.227    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[20].dac_value_att_round/value_multip_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 0.414ns (5.558%)  route 7.034ns (94.442%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.421ns = ( 14.421 - 10.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.385     4.750    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X54Y161        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y161        FDRE (Prop_fdre_C_Q)         0.308     5.058 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[8]/Q
                         net (fo=800, routed)         6.726    11.783    u_dds_for_7_series_iq/u_value_att_round[20].dac_value_att_round/DDS_ATT_0p1dB_VIO[8]
    SLICE_X112Y230       LUT5 (Prop_lut5_I4_O)        0.053    11.836 r  u_dds_for_7_series_iq/u_value_att_round[20].dac_value_att_round/value_multip_reg[14]_i_2__11/O
                         net (fo=1, routed)           0.309    12.145    u_dds_for_7_series_iq/u_value_att_round[20].dac_value_att_round/value_multip_reg[14]_i_2__11_n_0
    SLICE_X112Y230       LUT6 (Prop_lut6_I0_O)        0.053    12.198 r  u_dds_for_7_series_iq/u_value_att_round[20].dac_value_att_round/value_multip_reg[14]_i_1__19/O
                         net (fo=1, routed)           0.000    12.198    u_dds_for_7_series_iq/u_value_att_round[20].dac_value_att_round/value_multip_reg[14]
    SLICE_X112Y230       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[20].dac_value_att_round/value_multip_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.283    14.421    u_dds_for_7_series_iq/u_value_att_round[20].dac_value_att_round/clk_user_bufg
    SLICE_X112Y230       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[20].dac_value_att_round/value_multip_reg_reg[14]/C
                         clock pessimism              0.226    14.648    
                         clock uncertainty           -0.035    14.612    
    SLICE_X112Y230       FDCE (Setup_fdce_C_D)        0.035    14.647    u_dds_for_7_series_iq/u_value_att_round[20].dac_value_att_round/value_multip_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -12.198    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 0.724ns (9.649%)  route 6.779ns (90.351%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.560ns = ( 14.560 - 10.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.386     4.751    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X56Y160        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y160        FDRE (Prop_fdre_C_Q)         0.308     5.059 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2144, routed)        6.371    11.430    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/DDS_ATT_0p1dB_VIO[0]
    SLICE_X110Y259       MUXF7 (Prop_muxf7_S_O)       0.203    11.633 r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[5]_i_8__18/O
                         net (fo=1, routed)           0.000    11.633    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[5]_i_8__18_n_0
    SLICE_X110Y259       MUXF8 (Prop_muxf8_I0_O)      0.057    11.690 r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[5]_i_4__18/O
                         net (fo=1, routed)           0.408    12.098    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[5]_i_4__18_n_0
    SLICE_X111Y259       LUT6 (Prop_lut6_I3_O)        0.156    12.254 r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg[5]_i_1__18/O
                         net (fo=1, routed)           0.000    12.254    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg[5]
    SLICE_X111Y259       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.422    14.560    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/clk_user_bufg
    SLICE_X111Y259       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[5]/C
                         clock pessimism              0.226    14.787    
                         clock uncertainty           -0.035    14.751    
    SLICE_X111Y259       FDCE (Setup_fdce_C_D)        0.035    14.786    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 0.525ns (7.040%)  route 6.933ns (92.960%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns = ( 14.562 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.383     4.748    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X57Y163        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y163        FDRE (Prop_fdre_C_Q)         0.246     4.994 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=480, routed)         6.933    11.926    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/DDS_ATT_0p1dB_VIO[9]
    SLICE_X112Y258       MUXF7 (Prop_muxf7_S_O)       0.279    12.205 r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[6]_i_1__18/O
                         net (fo=1, routed)           0.000    12.205    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg[6]
    SLICE_X112Y258       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.424    14.562    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/clk_user_bufg
    SLICE_X112Y258       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[6]/C
                         clock pessimism              0.226    14.789    
                         clock uncertainty           -0.035    14.753    
    SLICE_X112Y258       FDCE (Setup_fdce_C_D)        0.050    14.803    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 0.404ns (5.501%)  route 6.940ns (94.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 14.432 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.383     4.748    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X57Y163        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y163        FDRE (Prop_fdre_C_Q)         0.246     4.994 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=480, routed)         6.940    11.934    u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/DDS_ATT_0p1dB_VIO[9]
    SLICE_X118Y247       LUT6 (Prop_lut6_I2_O)        0.158    12.092 r  u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg[1]_i_1__27/O
                         net (fo=1, routed)           0.000    12.092    u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg[1]
    SLICE_X118Y247       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.294    14.432    u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/clk_user_bufg
    SLICE_X118Y247       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg_reg[1]/C
                         clock pessimism              0.226    14.659    
                         clock uncertainty           -0.035    14.623    
    SLICE_X118Y247       FDCE (Setup_fdce_C_D)        0.071    14.694    u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                         -12.092    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 0.404ns (5.435%)  route 7.030ns (94.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.561ns = ( 14.561 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.383     4.748    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X57Y163        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y163        FDRE (Prop_fdre_C_Q)         0.246     4.994 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=480, routed)         7.030    12.023    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/DDS_ATT_0p1dB_VIO[9]
    SLICE_X111Y258       LUT6 (Prop_lut6_I1_O)        0.158    12.181 r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg[14]_i_1__18/O
                         net (fo=1, routed)           0.000    12.181    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg[14]
    SLICE_X111Y258       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.423    14.561    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/clk_user_bufg
    SLICE_X111Y258       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[14]/C
                         clock pessimism              0.226    14.788    
                         clock uncertainty           -0.035    14.752    
    SLICE_X111Y258       FDCE (Setup_fdce_C_D)        0.035    14.787    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -12.181    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 0.525ns (7.073%)  route 6.897ns (92.927%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 14.558 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.383     4.748    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X57Y163        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y163        FDRE (Prop_fdre_C_Q)         0.246     4.994 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=480, routed)         6.897    11.891    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/DDS_ATT_0p1dB_VIO[9]
    SLICE_X105Y260       MUXF7 (Prop_muxf7_S_O)       0.279    12.170 r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[12]_i_1__18/O
                         net (fo=1, routed)           0.000    12.170    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg[12]
    SLICE_X105Y260       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.420    14.558    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/clk_user_bufg
    SLICE_X105Y260       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[12]/C
                         clock pessimism              0.226    14.785    
                         clock uncertainty           -0.035    14.749    
    SLICE_X105Y260       FDCE (Setup_fdce_C_D)        0.050    14.799    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -12.170    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.631ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.410ns  (logic 0.404ns (5.452%)  route 7.006ns (94.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.564ns = ( 14.564 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.383     4.748    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X57Y163        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y163        FDRE (Prop_fdre_C_Q)         0.246     4.994 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=480, routed)         7.006    12.000    u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/DDS_ATT_0p1dB_VIO[9]
    SLICE_X119Y250       LUT6 (Prop_lut6_I2_O)        0.158    12.158 r  u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg[4]_i_1__27/O
                         net (fo=1, routed)           0.000    12.158    u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg[4]
    SLICE_X119Y250       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.426    14.564    u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/clk_user_bufg
    SLICE_X119Y250       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg_reg[4]/C
                         clock pessimism              0.226    14.791    
                         clock uncertainty           -0.035    14.755    
    SLICE_X119Y250       FDCE (Setup_fdce_C_D)        0.034    14.789    u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -12.158    
  -------------------------------------------------------------------
                         slack                                  2.631    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 0.404ns (5.455%)  route 7.001ns (94.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.564ns = ( 14.564 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.383     4.748    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X57Y163        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y163        FDRE (Prop_fdre_C_Q)         0.246     4.994 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=480, routed)         7.001    11.995    u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/DDS_ATT_0p1dB_VIO[9]
    SLICE_X119Y252       LUT6 (Prop_lut6_I1_O)        0.158    12.153 r  u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg[14]_i_1__27/O
                         net (fo=1, routed)           0.000    12.153    u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg[14]
    SLICE_X119Y252       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.426    14.564    u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/clk_user_bufg
    SLICE_X119Y252       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg_reg[14]/C
                         clock pessimism              0.226    14.791    
                         clock uncertainty           -0.035    14.755    
    SLICE_X119Y252       FDCE (Setup_fdce_C_D)        0.035    14.790    u_dds_for_7_series_iq/u_value_att_round[28].dac_value_att_round/value_multip_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -12.153    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 0.404ns (5.464%)  route 6.989ns (94.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.561ns = ( 14.561 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.383     4.748    u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/clk
    SLICE_X57Y163        FDRE                                         r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y163        FDRE (Prop_fdre_C_Q)         0.246     4.994 r  u_vio_dds_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=480, routed)         6.989    11.983    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/DDS_ATT_0p1dB_VIO[9]
    SLICE_X109Y257       LUT6 (Prop_lut6_I2_O)        0.158    12.141 r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg[4]_i_1__18/O
                         net (fo=1, routed)           0.000    12.141    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg[4]
    SLICE_X109Y257       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.423    14.561    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/clk_user_bufg
    SLICE_X109Y257       FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[4]/C
                         clock pessimism              0.226    14.788    
                         clock uncertainty           -0.035    14.752    
    SLICE_X109Y257       FDCE (Setup_fdce_C_D)        0.035    14.787    u_dds_for_7_series_iq/u_value_att_round[19].dac_value_att_round/value_multip_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -12.141    
  -------------------------------------------------------------------
                         slack                                  2.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub14/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[31].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.305%)  route 0.103ns (50.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.522     1.842    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub14/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X88Y227        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub14/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y227        FDRE (Prop_fdre_C_Q)         0.100     1.942 r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub14/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/Q
                         net (fo=1, routed)           0.103     2.045    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/d[31]
    SLICE_X90Y228        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[31].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.725     2.200    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X90Y228        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[31].has_2_latency.u1/CLK
                         clock pessimism             -0.344     1.855    
    SLICE_X90Y228        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.009    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt12/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[31].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub66/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt6/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[28].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.561     1.881    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub66/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y209        FDRE                                         r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub66/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y209        FDRE (Prop_fdre_C_Q)         0.100     1.981 r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub66/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=1, routed)           0.055     2.037    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt6/latency_test.reg1/has_only_1.srlc33e_array0/d[28]
    SLICE_X46Y209        SRL16E                                       r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt6/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[28].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.765     2.240    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt6/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X46Y209        SRL16E                                       r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt6/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[28].has_2_latency.u1/CLK
                         clock pessimism             -0.347     1.892    
    SLICE_X46Y209        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.994    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt6/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[28].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.517     1.837    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X55Y226        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y226        FDRE (Prop_fdre_C_Q)         0.100     1.937 r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.055     1.993    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/d[4]
    SLICE_X54Y226        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.718     2.193    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X54Y226        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1/CLK
                         clock pessimism             -0.344     1.848    
    SLICE_X54Y226        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.950    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.552     1.872    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y226        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y226        FDRE (Prop_fdre_C_Q)         0.100     1.972 r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=1, routed)           0.055     2.028    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/d[12]
    SLICE_X42Y226        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.753     2.228    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X42Y226        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1/CLK
                         clock pessimism             -0.344     1.883    
    SLICE_X42Y226        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.985    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub99/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt9/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[20].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.560     1.880    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub99/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y239        FDRE                                         r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub99/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y239        FDRE (Prop_fdre_C_Q)         0.100     1.980 r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub99/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/Q
                         net (fo=1, routed)           0.055     2.036    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt9/latency_test.reg1/has_only_1.srlc33e_array0/d[20]
    SLICE_X46Y239        SRL16E                                       r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt9/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[20].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.764     2.239    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt9/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X46Y239        SRL16E                                       r  u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt9/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[20].has_2_latency.u1/CLK
                         clock pessimism             -0.347     1.891    
    SLICE_X46Y239        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.993    u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt9/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[20].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.519     1.839    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X55Y228        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y228        FDRE (Prop_fdre_C_Q)         0.100     1.939 r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=1, routed)           0.055     1.995    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/d[12]
    SLICE_X54Y228        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.721     2.196    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X54Y228        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1/CLK
                         clock pessimism             -0.345     1.850    
    SLICE_X54Y228        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.952    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[20].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.521     1.841    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X55Y230        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y230        FDRE (Prop_fdre_C_Q)         0.100     1.941 r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/Q
                         net (fo=1, routed)           0.055     1.997    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/d[20]
    SLICE_X54Y230        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[20].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.723     2.198    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X54Y230        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[20].has_2_latency.u1/CLK
                         clock pessimism             -0.345     1.852    
    SLICE_X54Y230        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.954    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt1/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[20].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[20].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.554     1.874    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y228        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y228        FDRE (Prop_fdre_C_Q)         0.100     1.974 r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/Q
                         net (fo=1, routed)           0.055     2.030    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/d[20]
    SLICE_X42Y228        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[20].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.756     2.231    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X42Y228        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[20].has_2_latency.u1/CLK
                         clock pessimism             -0.345     1.885    
    SLICE_X42Y228        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.987    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[20].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[28].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.556     1.876    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y230        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y230        FDRE (Prop_fdre_C_Q)         0.100     1.976 r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub22/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=1, routed)           0.055     2.032    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/d[28]
    SLICE_X42Y230        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[28].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.758     2.233    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X42Y230        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[28].has_2_latency.u1/CLK
                         clock pessimism             -0.345     1.887    
    SLICE_X42Y230        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.989    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt2/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[28].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub99/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt9/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[23].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             glblclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.430%)  route 0.107ns (47.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.557     1.877    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub99/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X38Y229        FDRE                                         r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub99/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y229        FDRE (Prop_fdre_C_Q)         0.118     1.995 r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/addsub99/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/Q
                         net (fo=1, routed)           0.107     2.103    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt9/latency_test.reg1/has_only_1.srlc33e_array0/d[23]
    SLICE_X42Y229        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt9/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[23].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.757     2.232    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt9/latency_test.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X42Y229        SRL16E                                       r  u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt9/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[23].has_2_latency.u1/CLK
                         clock pessimism             -0.327     1.904    
    SLICE_X42Y229        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.058    u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt9/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[23].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         glblclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iob_glblclk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y0  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt0_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y0  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt0_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y1  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt1_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y1  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt1_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y2  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt2_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y2  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt2_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y3  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt3_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y3  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt3_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y4  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt4_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            5.000         10.000      5.000      GTXE2_CHANNEL_X0Y4  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt4_jesd204_phy_dac_gt_i/gtxe2_i/TXUSRCLK2
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y165       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt0/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y165       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt0/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y165       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt0/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y165       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt0/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y165       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt0/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y165       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt0/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y165       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt0/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y165       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt0/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X108Y175      u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt10/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X108Y179      u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/phasic/cvrt10/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[10].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X22Y267       u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds7/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X22Y267       u_dds_for_7_series_iq/u_dds1_16chl/dds_16chl_struct/sg_parallel_dds2/dds7/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X54Y223       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds11/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X54Y223       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/dds11/dds_16chl_dds_compiler_v6_0_i0_instance/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X94Y209       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/data_cvrt/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y209       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/data_cvrt/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[16].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y209       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/data_cvrt/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[17].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y209       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/data_cvrt/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[18].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X90Y209       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/data_cvrt/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[19].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.000       4.220      SLICE_X94Y209       u_dds_for_7_series_iq/u_dds0_16chl/dds_16chl_struct/sg_parallel_dds2/data_cvrt/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gt_refclk
  To Clock:  gt_refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.322ns (11.043%)  route 2.594ns (88.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 13.059 - 10.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    1.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.568     4.252    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X97Y180        FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y180        FDCE (Prop_fdce_C_Q)         0.269     4.521 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.462     5.984    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X97Y181        LUT5 (Prop_lut5_I0_O)        0.053     6.037 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          1.132     7.168    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X101Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.443    13.059    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X101Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[4]/C
                         clock pessimism              1.068    14.127    
                         clock uncertainty           -0.035    14.092    
    SLICE_X101Y174       FDCE (Setup_fdce_C_CE)      -0.244    13.848    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[4]
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.322ns (11.043%)  route 2.594ns (88.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 13.059 - 10.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    1.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.568     4.252    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X97Y180        FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y180        FDCE (Prop_fdce_C_Q)         0.269     4.521 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.462     5.984    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X97Y181        LUT5 (Prop_lut5_I0_O)        0.053     6.037 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          1.132     7.168    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X101Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.443    13.059    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X101Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[5]/C
                         clock pessimism              1.068    14.127    
                         clock uncertainty           -0.035    14.092    
    SLICE_X101Y174       FDCE (Setup_fdce_C_CE)      -0.244    13.848    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[5]
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.322ns (11.043%)  route 2.594ns (88.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 13.059 - 10.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    1.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.568     4.252    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X97Y180        FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y180        FDCE (Prop_fdce_C_Q)         0.269     4.521 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.462     5.984    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X97Y181        LUT5 (Prop_lut5_I0_O)        0.053     6.037 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          1.132     7.168    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X101Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.443    13.059    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X101Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[6]/C
                         clock pessimism              1.068    14.127    
                         clock uncertainty           -0.035    14.092    
    SLICE_X101Y174       FDCE (Setup_fdce_C_CE)      -0.244    13.848    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[6]
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.322ns (11.043%)  route 2.594ns (88.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 13.059 - 10.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    1.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.568     4.252    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X97Y180        FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y180        FDCE (Prop_fdce_C_Q)         0.269     4.521 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.462     5.984    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X97Y181        LUT5 (Prop_lut5_I0_O)        0.053     6.037 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          1.132     7.168    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X101Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.443    13.059    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X101Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[7]/C
                         clock pessimism              1.068    14.127    
                         clock uncertainty           -0.035    14.092    
    SLICE_X101Y174       FDCE (Setup_fdce_C_CE)      -0.244    13.848    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[7]
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.769ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.322ns (11.384%)  route 2.506ns (88.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 13.061 - 10.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    1.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.568     4.252    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X97Y180        FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y180        FDCE (Prop_fdce_C_Q)         0.269     4.521 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[0]/Q
                         net (fo=73, routed)          1.418     5.939    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[0]
    SLICE_X105Y180       LUT3 (Prop_lut3_I0_O)        0.053     5.992 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/valid_freq_out_i_1/O
                         net (fo=33, routed)          1.089     7.081    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/valid_freq_out_i_1_n_0
    SLICE_X101Y173       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.445    13.061    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X101Y173       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[0]/C
                         clock pessimism              1.068    14.129    
                         clock uncertainty           -0.035    14.094    
    SLICE_X101Y173       FDCE (Setup_fdce_C_CE)      -0.244    13.850    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[0]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                  6.769    

Slack (MET) :             6.769ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.322ns (11.384%)  route 2.506ns (88.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 13.061 - 10.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    1.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.568     4.252    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X97Y180        FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y180        FDCE (Prop_fdce_C_Q)         0.269     4.521 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[0]/Q
                         net (fo=73, routed)          1.418     5.939    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[0]
    SLICE_X105Y180       LUT3 (Prop_lut3_I0_O)        0.053     5.992 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/valid_freq_out_i_1/O
                         net (fo=33, routed)          1.089     7.081    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/valid_freq_out_i_1_n_0
    SLICE_X101Y173       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.445    13.061    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X101Y173       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[2]/C
                         clock pessimism              1.068    14.129    
                         clock uncertainty           -0.035    14.094    
    SLICE_X101Y173       FDCE (Setup_fdce_C_CE)      -0.244    13.850    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[2]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                  6.769    

Slack (MET) :             6.769ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.322ns (11.384%)  route 2.506ns (88.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 13.061 - 10.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    1.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.568     4.252    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X97Y180        FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y180        FDCE (Prop_fdce_C_Q)         0.269     4.521 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[0]/Q
                         net (fo=73, routed)          1.418     5.939    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[0]
    SLICE_X105Y180       LUT3 (Prop_lut3_I0_O)        0.053     5.992 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/valid_freq_out_i_1/O
                         net (fo=33, routed)          1.089     7.081    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/valid_freq_out_i_1_n_0
    SLICE_X101Y173       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.445    13.061    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X101Y173       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[3]/C
                         clock pessimism              1.068    14.129    
                         clock uncertainty           -0.035    14.094    
    SLICE_X101Y173       FDCE (Setup_fdce_C_CE)      -0.244    13.850    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[3]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                  6.769    

Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.322ns (11.957%)  route 2.371ns (88.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 13.062 - 10.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    1.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.568     4.252    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X97Y180        FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y180        FDCE (Prop_fdce_C_Q)         0.269     4.521 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.462     5.984    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X97Y181        LUT5 (Prop_lut5_I0_O)        0.053     6.037 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          0.909     6.945    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X103Y177       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.446    13.062    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X103Y177       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[17]/C
                         clock pessimism              1.163    14.225    
                         clock uncertainty           -0.035    14.190    
    SLICE_X103Y177       FDCE (Setup_fdce_C_CE)      -0.244    13.946    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[17]
  -------------------------------------------------------------------
                         required time                         13.946    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                  7.001    

Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.322ns (11.957%)  route 2.371ns (88.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 13.062 - 10.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    1.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.568     4.252    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X97Y180        FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y180        FDCE (Prop_fdce_C_Q)         0.269     4.521 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.462     5.984    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X97Y181        LUT5 (Prop_lut5_I0_O)        0.053     6.037 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          0.909     6.945    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X103Y177       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.446    13.062    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X103Y177       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[18]/C
                         clock pessimism              1.163    14.225    
                         clock uncertainty           -0.035    14.190    
    SLICE_X103Y177       FDCE (Setup_fdce_C_CE)      -0.244    13.946    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[18]
  -------------------------------------------------------------------
                         required time                         13.946    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                  7.001    

Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt_refclk rise@10.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.322ns (11.957%)  route 2.371ns (88.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 13.062 - 10.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    1.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.568     4.252    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X97Y180        FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y180        FDCE (Prop_fdce_C_Q)         0.269     4.521 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[2]/Q
                         net (fo=40, routed)          1.462     5.984    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[2]
    SLICE_X97Y181        LUT5 (Prop_lut5_I0_O)        0.053     6.037 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1/O
                         net (fo=32, routed)          0.909     6.945    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[31]_i_1_n_0
    SLICE_X103Y177       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                     10.000    10.000 r  
    K6                                                0.000    10.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          1.446    13.062    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X103Y177       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[19]/C
                         clock pessimism              1.163    14.225    
                         clock uncertainty           -0.035    14.190    
    SLICE_X103Y177       FDCE (Setup_fdce_C_CE)      -0.244    13.946    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[19]
  -------------------------------------------------------------------
                         required time                         13.946    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                  7.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/end_flag_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/end_flag_d2_reg/D
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.100ns (32.942%)  route 0.204ns (67.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.455     0.896    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X100Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/end_flag_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y174       FDCE (Prop_fdce_C_Q)         0.100     0.996 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/end_flag_d1_reg/Q
                         net (fo=1, routed)           0.204     1.200    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/end_flag_d1
    SLICE_X93Y172        FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/end_flag_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.655     1.387    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X93Y172        FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/end_flag_d2_reg/C
                         clock pessimism             -0.291     1.096    
    SLICE_X93Y172        FDCE (Hold_fdce_C_D)         0.043     1.139    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/end_flag_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.405%)  route 0.244ns (65.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.455     0.896    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X101Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y174       FDCE (Prop_fdce_C_Q)         0.100     0.996 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[7]/Q
                         net (fo=6, routed)           0.244     1.240    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg_n_0_[7]
    SLICE_X103Y174       LUT3 (Prop_lut3_I0_O)        0.028     1.268 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.268    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/p_0_in__0[7]
    SLICE_X103Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.656     1.388    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X103Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[7]/C
                         clock pessimism             -0.291     1.097    
    SLICE_X103Y174       FDCE (Hold_fdce_C_D)         0.061     1.158    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.146     0.587    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.610 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.286     0.896    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y199        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y199        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.167 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.167    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X78Y199        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.176     0.908    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.953 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.438     1.391    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y199        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.495     0.896    
    SLICE_X78Y199        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.995    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.146     0.587    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.610 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.282     0.892    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X74Y186        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y186        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.163 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.163    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X74Y186        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.176     0.908    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.953 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.433     1.386    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X74Y186        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.494     0.892    
    SLICE_X74Y186        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.991    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.146     0.587    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.610 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.286     0.896    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y199        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y199        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.172 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.172    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X78Y199        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.176     0.908    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.953 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.438     1.391    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y199        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.495     0.896    
    SLICE_X78Y199        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.998    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.146     0.587    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.610 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.282     0.892    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X74Y186        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y186        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.168 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.168    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X74Y186        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.176     0.908    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.953 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.433     1.386    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X74Y186        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.494     0.892    
    SLICE_X74Y186        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.994    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.146     0.587    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.610 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.286     0.896    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y199        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y199        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.172 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.172    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X78Y199        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.176     0.908    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.953 r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.438     1.391    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y199        SRLC32E                                      r  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.495     0.896    
    SLICE_X78Y199        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     0.990    u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.128ns (28.315%)  route 0.324ns (71.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.455     0.896    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X101Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y174       FDCE (Prop_fdce_C_Q)         0.100     0.996 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[6]/Q
                         net (fo=6, routed)           0.324     1.320    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg_n_0_[6]
    SLICE_X105Y174       LUT3 (Prop_lut3_I0_O)        0.028     1.348 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.348    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/p_0_in__0[6]
    SLICE_X105Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.660     1.392    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X105Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[6]/C
                         clock pessimism             -0.291     1.101    
    SLICE_X105Y174       FDCE (Hold_fdce_C_D)         0.060     1.161    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/freq_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/start_flag_d3_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.155ns (55.293%)  route 0.125ns (44.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.459     0.900    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X97Y180        FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/start_flag_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y180        FDCE (Prop_fdce_C_Q)         0.091     0.991 f  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/start_flag_d3_reg/Q
                         net (fo=2, routed)           0.125     1.117    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/start_flag_d3
    SLICE_X97Y180        LUT6 (Prop_lut6_I5_O)        0.064     1.181 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[0]_i_1/O
                         net (fo=1, routed)           0.000     1.181    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe[0]_i_1_n_0
    SLICE_X97Y180        FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.660     1.392    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X97Y180        FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[0]/C
                         clock pessimism             -0.492     0.900    
    SLICE_X97Y180        FDCE (Hold_fdce_C_D)         0.060     0.960    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/state_tobe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_refclk rise@0.000ns - gt_refclk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.128ns (26.162%)  route 0.361ns (73.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.455     0.896    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X101Y174       FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y174       FDCE (Prop_fdce_C_Q)         0.100     0.996 f  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[4]/Q
                         net (fo=40, routed)          0.361     1.358    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/p_2_in
    SLICE_X99Y173        LUT4 (Prop_lut4_I1_O)        0.028     1.386 r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe[1]_i_1/O
                         net (fo=1, routed)           0.000     1.386    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/p_1_in[1]
    SLICE_X99Y173        FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  iob_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    iob_refclk_p
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  iob_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    u_ad9172_inf/u_iob_module/iob_refclk_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_ad9172_inf/u_iob_module/u0_ibufds_gte2/O
                         net (fo=86, routed)          0.655     1.387    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/clk_tobe_calc
    SLICE_X99Y173        FDCE                                         r  u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[1]/C
                         clock pessimism             -0.291     1.096    
    SLICE_X99Y173        FDCE (Hold_fdce_C_D)         0.060     1.156    u_ad9172_inf/u_iob_module/clk_gtref_freq_calc/cnt_timing_tobe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iob_refclk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     BUFH/I                   n/a            1.600         10.000      8.400      BUFHCE_X0Y36        u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/refclk_buf/I
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y0  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt0_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y1  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt1_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y2  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt2_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y3  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt3_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y4  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt4_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y5  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt5_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y6  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt6_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y7  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt7_jesd204_phy_dac_gt_i/gtxe2_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.538         10.000      8.462      IBUFDS_GTE2_X0Y1    u_ad9172_inf/u_iob_module/u0_ibufds_gte2/I
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y199       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y199       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y199       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y199       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X74Y186       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X74Y186       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X74Y186       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y199       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y199       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y199       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X74Y186       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X74Y186       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X74Y186       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y199       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y199       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y199       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X78Y199       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X74Y186       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X74Y186       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         5.000       4.220      SLICE_X74Y186       u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.073ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.428ns (12.428%)  route 3.016ns (87.572%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 24.755 - 20.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.371     5.083    u_ila_3/inst/ila_core_inst/out
    SLICE_X79Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y169        FDRE (Prop_fdre_C_Q)         0.269     5.352 f  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.537     5.889    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger
    SLICE_X83Y168        LUT2 (Prop_lut2_I1_O)        0.053     5.942 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          1.170     7.112    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/A[2]
    SLICE_X86Y168        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     7.165 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.468     7.633    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/SRL_Q_1
    SLICE_X86Y168        LUT3 (Prop_lut3_I0_O)        0.053     7.686 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/u_scnt_cmp_q_i_1/O
                         net (fo=3, routed)           0.841     8.527    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/cmp_reset
    SLICE_X81Y166        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.280    24.755    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/out
    SLICE_X81Y166        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C
                         clock pessimism              0.248    25.002    
                         clock uncertainty           -0.035    24.967    
    SLICE_X81Y166        FDRE (Setup_fdre_C_R)       -0.367    24.600    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q
  -------------------------------------------------------------------
                         required time                         24.600    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                 16.073    

Slack (MET) :             16.218ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.428ns (12.968%)  route 2.873ns (87.032%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 24.757 - 20.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.371     5.083    u_ila_3/inst/ila_core_inst/out
    SLICE_X79Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y169        FDRE (Prop_fdre_C_Q)         0.269     5.352 f  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.537     5.889    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger
    SLICE_X83Y168        LUT2 (Prop_lut2_I1_O)        0.053     5.942 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          1.026     6.968    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X86Y167        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     7.021 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.569     7.589    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X86Y165        LUT3 (Prop_lut3_I0_O)        0.053     7.642 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.742     8.384    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X83Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.282    24.757    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X83Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C
                         clock pessimism              0.248    25.004    
                         clock uncertainty           -0.035    24.969    
    SLICE_X83Y163        FDRE (Setup_fdre_C_R)       -0.367    24.602    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.602    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 16.218    

Slack (MET) :             16.218ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.428ns (12.968%)  route 2.873ns (87.032%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 24.757 - 20.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.371     5.083    u_ila_3/inst/ila_core_inst/out
    SLICE_X79Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y169        FDRE (Prop_fdre_C_Q)         0.269     5.352 f  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.537     5.889    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger
    SLICE_X83Y168        LUT2 (Prop_lut2_I1_O)        0.053     5.942 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          1.026     6.968    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X86Y167        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     7.021 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.569     7.589    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X86Y165        LUT3 (Prop_lut3_I0_O)        0.053     7.642 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.742     8.384    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X83Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.282    24.757    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X83Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C
                         clock pessimism              0.248    25.004    
                         clock uncertainty           -0.035    24.969    
    SLICE_X83Y163        FDRE (Setup_fdre_C_R)       -0.367    24.602    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.602    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 16.218    

Slack (MET) :             16.218ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.428ns (12.968%)  route 2.873ns (87.032%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 24.757 - 20.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.371     5.083    u_ila_3/inst/ila_core_inst/out
    SLICE_X79Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y169        FDRE (Prop_fdre_C_Q)         0.269     5.352 f  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.537     5.889    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger
    SLICE_X83Y168        LUT2 (Prop_lut2_I1_O)        0.053     5.942 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          1.026     6.968    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X86Y167        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     7.021 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.569     7.589    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X86Y165        LUT3 (Prop_lut3_I0_O)        0.053     7.642 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.742     8.384    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X83Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.282    24.757    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X83Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C
                         clock pessimism              0.248    25.004    
                         clock uncertainty           -0.035    24.969    
    SLICE_X83Y163        FDRE (Setup_fdre_C_R)       -0.367    24.602    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.602    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 16.218    

Slack (MET) :             16.218ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.428ns (12.968%)  route 2.873ns (87.032%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 24.757 - 20.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.371     5.083    u_ila_3/inst/ila_core_inst/out
    SLICE_X79Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y169        FDRE (Prop_fdre_C_Q)         0.269     5.352 f  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.537     5.889    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger
    SLICE_X83Y168        LUT2 (Prop_lut2_I1_O)        0.053     5.942 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          1.026     6.968    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X86Y167        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     7.021 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.569     7.589    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X86Y165        LUT3 (Prop_lut3_I0_O)        0.053     7.642 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.742     8.384    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X83Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.282    24.757    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X83Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
                         clock pessimism              0.248    25.004    
                         clock uncertainty           -0.035    24.969    
    SLICE_X83Y163        FDRE (Setup_fdre_C_R)       -0.367    24.602    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.602    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 16.218    

Slack (MET) :             16.218ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.428ns (12.968%)  route 2.873ns (87.032%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 24.757 - 20.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.371     5.083    u_ila_3/inst/ila_core_inst/out
    SLICE_X79Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y169        FDRE (Prop_fdre_C_Q)         0.269     5.352 f  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.537     5.889    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger
    SLICE_X83Y168        LUT2 (Prop_lut2_I1_O)        0.053     5.942 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          1.026     6.968    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X86Y167        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     7.021 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.569     7.589    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X86Y165        LUT3 (Prop_lut3_I0_O)        0.053     7.642 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.742     8.384    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X83Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.282    24.757    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X83Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C
                         clock pessimism              0.248    25.004    
                         clock uncertainty           -0.035    24.969    
    SLICE_X83Y163        FDRE (Setup_fdre_C_R)       -0.367    24.602    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]
  -------------------------------------------------------------------
                         required time                         24.602    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 16.218    

Slack (MET) :             16.311ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.428ns (13.352%)  route 2.777ns (86.648%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 24.755 - 20.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.371     5.083    u_ila_3/inst/ila_core_inst/out
    SLICE_X79Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y169        FDRE (Prop_fdre_C_Q)         0.269     5.352 f  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.537     5.889    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger
    SLICE_X83Y168        LUT2 (Prop_lut2_I1_O)        0.053     5.942 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          1.170     7.112    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/A[2]
    SLICE_X86Y168        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     7.165 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.468     7.633    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/SRL_Q_1
    SLICE_X86Y168        LUT3 (Prop_lut3_I0_O)        0.053     7.686 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/u_scnt_cmp_q_i_1/O
                         net (fo=3, routed)           0.603     8.289    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/cmp_reset
    SLICE_X83Y166        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.280    24.755    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/out
    SLICE_X83Y166        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                         clock pessimism              0.248    25.002    
                         clock uncertainty           -0.035    24.967    
    SLICE_X83Y166        FDRE (Setup_fdre_C_R)       -0.367    24.600    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q
  -------------------------------------------------------------------
                         required time                         24.600    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                 16.311    

Slack (MET) :             16.414ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 0.814ns (24.078%)  route 2.567ns (75.922%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRLC32E=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 24.755 - 20.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.388     5.100    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/out
    SLICE_X81Y167        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y167        FDRE (Prop_fdre_C_Q)         0.246     5.346 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/Q
                         net (fo=4, routed)           0.922     6.268    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/I1
    SLICE_X86Y164        SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.153     6.421 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.571     6.992    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[0]
    SLICE_X82Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.350     7.342 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.688     8.030    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/DOUT_O
    SLICE_X81Y166        LUT2 (Prop_lut2_I1_O)        0.065     8.095 r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.386     8.481    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X83Y166        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.280    24.755    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/out
    SLICE_X83Y166        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                         clock pessimism              0.327    25.081    
                         clock uncertainty           -0.035    25.046    
    SLICE_X83Y166        FDRE (Setup_fdre_C_D)       -0.151    24.895    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q
  -------------------------------------------------------------------
                         required time                         24.895    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                 16.414    

Slack (MET) :             16.443ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.428ns (13.906%)  route 2.650ns (86.094%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 24.759 - 20.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.371     5.083    u_ila_3/inst/ila_core_inst/out
    SLICE_X79Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y169        FDRE (Prop_fdre_C_Q)         0.269     5.352 f  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.537     5.889    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger
    SLICE_X83Y168        LUT2 (Prop_lut2_I1_O)        0.053     5.942 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          1.026     6.968    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X86Y167        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     7.021 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.569     7.589    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X86Y165        LUT3 (Prop_lut3_I0_O)        0.053     7.642 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.519     8.161    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X84Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.284    24.759    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X84Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
                         clock pessimism              0.248    25.006    
                         clock uncertainty           -0.035    24.971    
    SLICE_X84Y163        FDRE (Setup_fdre_C_R)       -0.367    24.604    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]
  -------------------------------------------------------------------
                         required time                         24.604    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                 16.443    

Slack (MET) :             16.443ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.428ns (13.906%)  route 2.650ns (86.094%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 24.759 - 20.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.371     5.083    u_ila_3/inst/ila_core_inst/out
    SLICE_X79Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y169        FDRE (Prop_fdre_C_Q)         0.269     5.352 f  u_ila_3/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.537     5.889    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger
    SLICE_X83Y168        LUT2 (Prop_lut2_I1_O)        0.053     5.942 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          1.026     6.968    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X86Y167        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.053     7.021 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.569     7.589    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SRL_Q_1
    SLICE_X86Y165        LUT3 (Prop_lut3_I0_O)        0.053     7.642 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.519     8.161    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_2
    SLICE_X84Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.284    24.759    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X84Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
                         clock pessimism              0.248    25.006    
                         clock uncertainty           -0.035    24.971    
    SLICE_X84Y163        FDRE (Setup_fdre_C_R)       -0.367    24.604    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]
  -------------------------------------------------------------------
                         required time                         24.604    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                 16.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.843%)  route 0.164ns (62.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.538     1.764    u_ila_3/inst/ila_core_inst/out
    SLICE_X96Y175        FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y175        FDRE (Prop_fdre_C_Q)         0.100     1.864 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][33]/Q
                         net (fo=1, routed)           0.164     2.028    u_ila_3/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][33]
    SLICE_X98Y172        SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.737     2.230    u_ila_3/inst/ila_core_inst/out
    SLICE_X98Y172        SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl7/CLK
                         clock pessimism             -0.436     1.795    
    SLICE_X98Y172        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.949    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl7
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][71]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.107ns (26.740%)  route 0.293ns (73.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.544     1.770    u_ila_3/inst/ila_core_inst/out
    SLICE_X104Y173       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y173       FDRE (Prop_fdre_C_Q)         0.107     1.877 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][71]/Q
                         net (fo=1, routed)           0.293     2.170    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][71][3]
    RAMB36_X3Y32         RAMB36E1                                     r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.785     2.278    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X3Y32         RAMB36E1                                     r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.454     1.824    
    RAMB36_X3Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[3])
                                                      0.258     2.082    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.107ns (35.912%)  route 0.191ns (64.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.537     1.763    u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/out
    SLICE_X78Y158        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDRE (Prop_fdre_C_Q)         0.107     1.870 r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           0.191     2.061    u_ila_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[0]
    SLICE_X80Y164        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.737     2.230    u_ila_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X80Y164        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.276     1.955    
    SLICE_X80Y164        FDRE (Hold_fdre_C_D)         0.011     1.966    u_ila_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][63]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.107ns (25.914%)  route 0.306ns (74.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.545     1.771    u_ila_3/inst/ila_core_inst/out
    SLICE_X104Y172       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y172       FDRE (Prop_fdre_C_Q)         0.107     1.878 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][63]/Q
                         net (fo=1, routed)           0.306     2.184    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][24]
    RAMB36_X3Y32         RAMB36E1                                     r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.785     2.278    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X3Y32         RAMB36E1                                     r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.454     1.824    
    RAMB36_X3Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.258     2.082    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][65]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.107ns (26.182%)  route 0.302ns (73.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.545     1.771    u_ila_3/inst/ila_core_inst/out
    SLICE_X104Y172       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y172       FDRE (Prop_fdre_C_Q)         0.107     1.878 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][65]/Q
                         net (fo=1, routed)           0.302     2.179    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][26]
    RAMB36_X3Y32         RAMB36E1                                     r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.785     2.278    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X3Y32         RAMB36E1                                     r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.454     1.824    
    RAMB36_X3Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.252     2.076    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.536     1.762    u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X79Y160        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y160        FDRE (Prop_fdre_C_Q)         0.100     1.862 r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/Q
                         net (fo=3, routed)           0.055     1.917    u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0]
    SLICE_X79Y160        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.736     2.229    u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X79Y160        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C
                         clock pessimism             -0.468     1.762    
    SLICE_X79Y160        FDRE (Hold_fdre_C_D)         0.047     1.809    u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.339%)  route 0.209ns (67.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.542     1.768    u_ila_3/inst/ila_core_inst/out
    SLICE_X103Y171       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y171       FDRE (Prop_fdre_C_Q)         0.100     1.868 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][41]/Q
                         net (fo=1, routed)           0.209     2.077    u_ila_3/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][41]
    SLICE_X104Y168       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.747     2.240    u_ila_3/inst/ila_core_inst/out
    SLICE_X104Y168       SRL16E                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl7/CLK
                         clock pessimism             -0.436     1.805    
    SLICE_X104Y168       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.959    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl7
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.167%)  route 0.066ns (39.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.536     1.762    u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X79Y160        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y160        FDRE (Prop_fdre_C_Q)         0.100     1.862 r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/Q
                         net (fo=3, routed)           0.066     1.928    u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0]
    SLICE_X79Y160        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.736     2.229    u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X79Y160        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C
                         clock pessimism             -0.468     1.762    
    SLICE_X79Y160        FDRE (Hold_fdre_C_D)         0.044     1.806    u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.118ns (23.796%)  route 0.378ns (76.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.544     1.770    u_ila_3/inst/ila_core_inst/out
    SLICE_X102Y169       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y169       FDRE (Prop_fdre_C_Q)         0.118     1.888 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][20]/Q
                         net (fo=1, routed)           0.378     2.266    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[18]
    RAMB36_X3Y31         RAMB36E1                                     r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.789     2.282    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB36_X3Y31         RAMB36E1                                     r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.436     1.846    
    RAMB36_X3Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.296     2.142    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.118ns (23.641%)  route 0.381ns (76.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.544     1.770    u_ila_3/inst/ila_core_inst/out
    SLICE_X102Y169       FDRE                                         r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y169       FDRE (Prop_fdre_C_Q)         0.118     1.888 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][19]/Q
                         net (fo=1, routed)           0.381     2.269    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[17]
    RAMB36_X3Y31         RAMB36E1                                     r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.789     2.282    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB36_X3Y31         RAMB36E1                                     r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.436     1.846    
    RAMB36_X3Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.296     2.142    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { iob_sys_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         20.000      17.817     RAMB36_X3Y31     u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         20.000      17.817     RAMB36_X3Y32     u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         20.000      17.817     RAMB36_X3Y30     u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.600         20.000      18.400     BUFGCTRL_X0Y9    u_clock_module/u0_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X80Y164    u_ila_3/inst/ila_core_inst/basic_trigger_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X79Y169    u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X93Y170    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][18]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X93Y170    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][19]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X93Y170    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[0][20]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X94Y155    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X102Y166   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X102Y166   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X102Y166   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X102Y166   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X102Y166   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X102Y166   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X102Y166   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl7/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X102Y169   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X102Y169   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X102Y169   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X102Y169   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X102Y169   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X102Y169   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X102Y169   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X102Y169   u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       92.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.015ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.380ns  (logic 0.732ns (9.918%)  route 6.648ns (90.082%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 105.027 - 100.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.118     5.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573     6.403 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q5
                         net (fo=4, routed)           4.848    11.251    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[10]
    SLICE_X137Y131       LUT5 (Prop_lut5_I2_O)        0.053    11.304 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10/O
                         net (fo=13, routed)          0.313    11.617    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10_n_0
    SLICE_X137Y131       LUT6 (Prop_lut6_I3_O)        0.053    11.670 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8/O
                         net (fo=15, routed)          1.488    13.158    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8_n_0
    SLICE_X134Y134       LUT6 (Prop_lut6_I5_O)        0.053    13.211 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_2/O
                         net (fo=1, routed)           0.000    13.211    u_ad_inf/u_adc_sample_interface/u_iob_module_int/p_1_in__0[11]
    SLICE_X134Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.552   105.027    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X134Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[11]/C
                         clock pessimism              0.250   105.276    
                         clock uncertainty           -0.122   105.154    
    SLICE_X134Y134       FDCE (Setup_fdce_C_D)        0.071   105.225    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        105.225    
                         arrival time                         -13.211    
  -------------------------------------------------------------------
                         slack                                 92.015    

Slack (MET) :             92.127ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 0.732ns (10.123%)  route 6.499ns (89.877%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 105.026 - 100.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.118     5.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.403 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           4.901    11.304    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X137Y131       LUT5 (Prop_lut5_I0_O)        0.053    11.357 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11/O
                         net (fo=13, routed)          0.963    12.320    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11_n_0
    SLICE_X139Y134       LUT6 (Prop_lut6_I3_O)        0.053    12.373 f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[4]_i_5/O
                         net (fo=3, routed)           0.636    13.009    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[4]_i_5_n_0
    SLICE_X133Y134       LUT6 (Prop_lut6_I5_O)        0.053    13.062 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state[2]_i_1/O
                         net (fo=1, routed)           0.000    13.062    u_ad_inf/u_adc_sample_interface/u_iob_module_int/state[2]_i_1_n_0
    SLICE_X133Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.551   105.026    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[2]/C
                         clock pessimism              0.250   105.275    
                         clock uncertainty           -0.122   105.153    
    SLICE_X133Y134       FDCE (Setup_fdce_C_D)        0.035   105.188    u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[2]
  -------------------------------------------------------------------
                         required time                        105.189    
                         arrival time                         -13.062    
  -------------------------------------------------------------------
                         slack                                 92.127    

Slack (MET) :             92.225ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.171ns  (logic 0.732ns (10.208%)  route 6.439ns (89.792%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 105.027 - 100.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.118     5.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.403 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           4.901    11.304    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X137Y131       LUT5 (Prop_lut5_I0_O)        0.053    11.357 f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11/O
                         net (fo=13, routed)          0.965    12.322    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11_n_0
    SLICE_X139Y134       LUT6 (Prop_lut6_I2_O)        0.053    12.375 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[4]_i_4/O
                         net (fo=1, routed)           0.573    12.948    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[4]_i_4_n_0
    SLICE_X134Y134       LUT6 (Prop_lut6_I2_O)        0.053    13.001 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    13.001    u_ad_inf/u_adc_sample_interface/u_iob_module_int/p_1_in__0[4]
    SLICE_X134Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.552   105.027    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X134Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[4]/C
                         clock pessimism              0.250   105.276    
                         clock uncertainty           -0.122   105.154    
    SLICE_X134Y134       FDCE (Setup_fdce_C_D)        0.072   105.226    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        105.227    
                         arrival time                         -13.001    
  -------------------------------------------------------------------
                         slack                                 92.225    

Slack (MET) :             92.235ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 0.732ns (10.278%)  route 6.390ns (89.722%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 105.026 - 100.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.118     5.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.403 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           4.901    11.304    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X137Y131       LUT5 (Prop_lut5_I0_O)        0.053    11.357 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11/O
                         net (fo=13, routed)          0.963    12.320    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11_n_0
    SLICE_X139Y134       LUT6 (Prop_lut6_I3_O)        0.053    12.373 f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[4]_i_5/O
                         net (fo=3, routed)           0.527    12.900    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[4]_i_5_n_0
    SLICE_X133Y134       LUT6 (Prop_lut6_I5_O)        0.053    12.953 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.953    u_ad_inf/u_adc_sample_interface/u_iob_module_int/state[3]_i_2_n_0
    SLICE_X133Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.551   105.026    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[3]/C
                         clock pessimism              0.250   105.275    
                         clock uncertainty           -0.122   105.153    
    SLICE_X133Y134       FDCE (Setup_fdce_C_D)        0.034   105.187    u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[3]
  -------------------------------------------------------------------
                         required time                        105.188    
                         arrival time                         -12.953    
  -------------------------------------------------------------------
                         slack                                 92.235    

Slack (MET) :             92.240ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 0.732ns (10.283%)  route 6.387ns (89.717%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.118     5.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.403 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           4.901    11.304    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X137Y131       LUT5 (Prop_lut5_I0_O)        0.053    11.357 f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11/O
                         net (fo=13, routed)          1.079    12.436    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11_n_0
    SLICE_X139Y135       LUT6 (Prop_lut6_I2_O)        0.053    12.489 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[1]_i_2/O
                         net (fo=1, routed)           0.407    12.896    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[1]_i_2_n_0
    SLICE_X139Y135       LUT6 (Prop_lut6_I0_O)        0.053    12.949 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    12.949    u_ad_inf/u_adc_sample_interface/u_iob_module_int/p_1_in__0[1]
    SLICE_X139Y135       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X139Y135       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[1]/C
                         clock pessimism              0.250   105.277    
                         clock uncertainty           -0.122   105.155    
    SLICE_X139Y135       FDCE (Setup_fdce_C_D)        0.034   105.189    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        105.189    
                         arrival time                         -12.949    
  -------------------------------------------------------------------
                         slack                                 92.240    

Slack (MET) :             92.264ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 0.732ns (10.262%)  route 6.401ns (89.738%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 105.027 - 100.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.118     5.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573     6.403 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q5
                         net (fo=4, routed)           4.848    11.251    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[10]
    SLICE_X137Y131       LUT5 (Prop_lut5_I2_O)        0.053    11.304 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10/O
                         net (fo=13, routed)          0.313    11.617    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10_n_0
    SLICE_X137Y131       LUT6 (Prop_lut6_I3_O)        0.053    11.670 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8/O
                         net (fo=15, routed)          1.241    12.911    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8_n_0
    SLICE_X134Y134       LUT6 (Prop_lut6_I5_O)        0.053    12.964 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    12.964    u_ad_inf/u_adc_sample_interface/u_iob_module_int/p_1_in__0[5]
    SLICE_X134Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.552   105.027    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X134Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[5]/C
                         clock pessimism              0.250   105.276    
                         clock uncertainty           -0.122   105.154    
    SLICE_X134Y134       FDCE (Setup_fdce_C_D)        0.073   105.227    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        105.228    
                         arrival time                         -12.964    
  -------------------------------------------------------------------
                         slack                                 92.264    

Slack (MET) :             92.306ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 0.732ns (10.379%)  route 6.321ns (89.621%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 105.027 - 100.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.118     5.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     6.403 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q2
                         net (fo=7, routed)           4.901    11.304    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]
    SLICE_X137Y131       LUT5 (Prop_lut5_I0_O)        0.053    11.357 f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11/O
                         net (fo=13, routed)          0.965    12.322    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_11_n_0
    SLICE_X139Y134       LUT6 (Prop_lut6_I2_O)        0.053    12.375 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[7]_i_2/O
                         net (fo=1, routed)           0.456    12.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[7]_i_2_n_0
    SLICE_X139Y134       LUT6 (Prop_lut6_I0_O)        0.053    12.883 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    12.883    u_ad_inf/u_adc_sample_interface/u_iob_module_int/p_1_in__0[7]
    SLICE_X139Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.552   105.027    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X139Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[7]/C
                         clock pessimism              0.250   105.276    
                         clock uncertainty           -0.122   105.154    
    SLICE_X139Y134       FDCE (Setup_fdce_C_D)        0.035   105.189    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        105.189    
                         arrival time                         -12.883    
  -------------------------------------------------------------------
                         slack                                 92.306    

Slack (MET) :             92.357ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 0.732ns (10.456%)  route 6.269ns (89.544%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 105.026 - 100.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.118     5.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573     6.403 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q5
                         net (fo=4, routed)           4.848    11.251    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[10]
    SLICE_X137Y131       LUT5 (Prop_lut5_I2_O)        0.053    11.304 f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10/O
                         net (fo=13, routed)          0.313    11.617    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10_n_0
    SLICE_X137Y131       LUT6 (Prop_lut6_I3_O)        0.053    11.670 f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8/O
                         net (fo=15, routed)          1.108    12.778    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_8_n_0
    SLICE_X133Y134       LUT6 (Prop_lut6_I2_O)        0.053    12.831 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.831    u_ad_inf/u_adc_sample_interface/u_iob_module_int/state[0]_i_1_n_0
    SLICE_X133Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.551   105.026    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[0]/C
                         clock pessimism              0.250   105.275    
                         clock uncertainty           -0.122   105.153    
    SLICE_X133Y134       FDCE (Setup_fdce_C_D)        0.035   105.188    u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[0]
  -------------------------------------------------------------------
                         required time                        105.189    
                         arrival time                         -12.831    
  -------------------------------------------------------------------
                         slack                                 92.357    

Slack (MET) :             92.409ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 0.732ns (10.475%)  route 6.256ns (89.525%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.118     5.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573     6.403 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q5
                         net (fo=4, routed)           4.848    11.251    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[10]
    SLICE_X137Y131       LUT5 (Prop_lut5_I2_O)        0.053    11.304 f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10/O
                         net (fo=13, routed)          0.980    12.285    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I1_O)        0.053    12.338 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[8]_i_2/O
                         net (fo=1, routed)           0.428    12.765    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[8]_i_2_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I0_O)        0.053    12.818 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    12.818    u_ad_inf/u_adc_sample_interface/u_iob_module_int/p_1_in__0[8]
    SLICE_X138Y135       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X138Y135       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[8]/C
                         clock pessimism              0.250   105.277    
                         clock uncertainty           -0.122   105.155    
    SLICE_X138Y135       FDCE (Setup_fdce_C_D)        0.072   105.227    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        105.228    
                         arrival time                         -12.818    
  -------------------------------------------------------------------
                         slack                                 92.409    

Slack (MET) :             92.418ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.979ns  (logic 0.732ns (10.489%)  route 6.247ns (89.511%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         2.118     5.830    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573     6.403 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/Q5
                         net (fo=4, routed)           4.848    11.251    u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[10]
    SLICE_X137Y131       LUT5 (Prop_lut5_I2_O)        0.053    11.304 f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10/O
                         net (fo=13, routed)          0.978    12.282    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]_i_10_n_0
    SLICE_X138Y134       LUT6 (Prop_lut6_I1_O)        0.053    12.335 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[6]_i_2/O
                         net (fo=1, routed)           0.421    12.756    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[6]_i_2_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I0_O)        0.053    12.809 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    12.809    u_ad_inf/u_adc_sample_interface/u_iob_module_int/p_1_in__0[6]
    SLICE_X138Y135       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X138Y135       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[6]/C
                         clock pessimism              0.250   105.277    
                         clock uncertainty           -0.122   105.155    
    SLICE_X138Y135       FDCE (Setup_fdce_C_D)        0.071   105.226    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        105.227    
                         arrival time                         -12.809    
  -------------------------------------------------------------------
                         slack                                 92.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.157%)  route 0.211ns (67.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.634     1.860    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X124Y133       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y133       FDRE (Prop_fdre_C_Q)         0.100     1.960 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/Q
                         net (fo=4, routed)           0.211     2.171    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[9][4]
    RAMB18_X4Y53         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.885     2.378    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X4Y53         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.456     1.922    
    RAMB18_X4Y53         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.105    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.100ns (32.077%)  route 0.212ns (67.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.634     1.860    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X124Y133       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y133       FDRE (Prop_fdre_C_Q)         0.100     1.960 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/Q
                         net (fo=4, routed)           0.212     2.172    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[9][1]
    RAMB18_X4Y53         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.885     2.378    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X4Y53         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.456     1.922    
    RAMB18_X4Y53         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.105    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.100ns (31.581%)  route 0.217ns (68.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.634     1.860    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X124Y133       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y133       FDRE (Prop_fdre_C_Q)         0.100     1.960 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/Q
                         net (fo=4, routed)           0.217     2.176    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[9][0]
    RAMB18_X4Y53         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.885     2.378    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X4Y53         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.456     1.922    
    RAMB18_X4Y53         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.105    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.058%)  route 0.203ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.633     1.859    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X123Y133       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y133       FDRE (Prop_fdre_C_Q)         0.100     1.959 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/Q
                         net (fo=4, routed)           0.203     2.161    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[9][3]
    RAMB18_X4Y53         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.885     2.378    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X4Y53         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.474     1.904    
    RAMB18_X4Y53         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.087    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.494%)  route 0.208ns (67.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.633     1.859    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X123Y133       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y133       FDRE (Prop_fdre_C_Q)         0.100     1.959 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=4, routed)           0.208     2.167    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[9][9]
    RAMB18_X4Y53         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.885     2.378    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X4Y53         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.474     1.904    
    RAMB18_X4Y53         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.087    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.664%)  route 0.216ns (68.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.634     1.860    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X123Y134       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y134       FDRE (Prop_fdre_C_Q)         0.100     1.960 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/Q
                         net (fo=4, routed)           0.216     2.176    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[9][7]
    RAMB18_X4Y53         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.885     2.378    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X4Y53         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.474     1.904    
    RAMB18_X4Y53         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.087    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.743%)  route 0.165ns (62.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.639     1.865    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X135Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y133       FDCE (Prop_fdce_C_Q)         0.100     1.965 r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[8]/Q
                         net (fo=4, routed)           0.165     2.130    u_ila_0/inst/ila_core_inst/probe10[8]
    SLICE_X134Y131       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.855     2.348    u_ila_0/inst/ila_core_inst/out
    SLICE_X134Y131       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/CLK
                         clock pessimism             -0.474     1.875    
    SLICE_X134Y131       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.029    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][105]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.109%)  route 0.108ns (47.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.631     1.857    u_ila_0/inst/ila_core_inst/out
    SLICE_X134Y125       FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y125       FDRE (Prop_fdre_C_Q)         0.118     1.975 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][105]/Q
                         net (fo=1, routed)           0.108     2.083    u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][105]
    SLICE_X132Y125       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.848     2.341    u_ila_0/inst/ila_core_inst/out
    SLICE_X132Y125       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl7/CLK
                         clock pessimism             -0.456     1.886    
    SLICE_X132Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.981    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl7
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.049%)  route 0.117ns (53.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.635     1.861    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X127Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y134       FDCE (Prop_fdce_C_Q)         0.100     1.961 r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value_reg[3]/Q
                         net (fo=4, routed)           0.117     2.078    u_ila_0/inst/ila_core_inst/probe3[3]
    SLICE_X126Y135       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.855     2.348    u_ila_0/inst/ila_core_inst/out
    SLICE_X126Y135       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
                         clock pessimism             -0.475     1.874    
    SLICE_X126Y135       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.972    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.100ns (28.272%)  route 0.254ns (71.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.634     1.860    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X125Y133       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y133       FDRE (Prop_fdre_C_Q)         0.100     1.960 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/Q
                         net (fo=4, routed)           0.254     2.213    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[9][8]
    RAMB18_X4Y53         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.885     2.378    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X4Y53         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.456     1.922    
    RAMB18_X4Y53         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.105    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         100.000     97.817     RAMB18_X4Y53     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         100.000     97.817     RAMB36_X5Y26     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         100.000     97.817     RAMB36_X5Y25     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         100.000     97.817     RAMB36_X5Y24     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     IDELAYE2/C          n/a            2.000         100.000     98.000     IDELAY_X1Y48     u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[0].u_idelay_data0/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         100.000     98.000     IDELAY_X1Y10     u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_idelay_data0/C
Min Period        n/a     BUFG/I              n/a            1.600         100.000     98.400     BUFGCTRL_X0Y2    u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         100.000     98.548     ILOGIC_X1Y48     u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[0].u_iserdes_adc_data/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         100.000     98.548     ILOGIC_X1Y10     u_ad_inf/u_adc_sample_interface/u_iob_module_int/genblk1[1].u_iserdes_adc_data/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X122Y133   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y125   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y125   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y125   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y125   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y125   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y125   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y125   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y125   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X132Y124   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][114]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X122Y133   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X134Y126   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X134Y126   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X134Y126   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X134Y126   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X126Y135   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X126Y135   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X126Y135   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X126Y135   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X122Y133   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.594ns  (required time - arrival time)
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.098ns  (logic 0.246ns (2.217%)  route 10.852ns (97.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 24.966 - 20.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.581     5.293    u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X69Y141        FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y141        FDRE (Prop_fdre_C_Q)         0.246     5.539 r  u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=102, routed)        10.852    16.391    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X107Y113       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.491    24.966    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X107Y113       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.250    25.215    
                         clock uncertainty           -0.094    25.121    
    SLICE_X107Y113       FDRE (Setup_fdre_C_D)       -0.136    24.985    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -16.391    
  -------------------------------------------------------------------
                         slack                                  8.594    

Slack (MET) :             8.785ns  (required time - arrival time)
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.955ns  (logic 0.246ns (2.246%)  route 10.709ns (97.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 24.969 - 20.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.581     5.293    u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X69Y141        FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y141        FDRE (Prop_fdre_C_Q)         0.246     5.539 r  u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=102, routed)        10.709    16.248    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X106Y110       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.494    24.969    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X106Y110       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.250    25.218    
                         clock uncertainty           -0.094    25.124    
    SLICE_X106Y110       FDRE (Setup_fdre_C_D)       -0.091    25.033    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         25.033    
                         arrival time                         -16.248    
  -------------------------------------------------------------------
                         slack                                  8.785    

Slack (MET) :             9.002ns  (required time - arrival time)
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.717ns  (logic 0.246ns (2.295%)  route 10.471ns (97.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 24.967 - 20.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.581     5.293    u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X65Y142        FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y142        FDRE (Prop_fdre_C_Q)         0.246     5.539 r  u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/Q
                         net (fo=102, routed)        10.471    16.011    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/s_di_o[9]
    SLICE_X106Y112       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.492    24.967    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X106Y112       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
                         clock pessimism              0.250    25.216    
                         clock uncertainty           -0.094    25.122    
    SLICE_X106Y112       FDRE (Setup_fdre_C_D)       -0.109    25.013    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         25.013    
                         arrival time                         -16.011    
  -------------------------------------------------------------------
                         slack                                  9.002    

Slack (MET) :             9.131ns  (required time - arrival time)
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.602ns  (logic 0.246ns (2.320%)  route 10.356ns (97.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 24.969 - 20.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.581     5.293    u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X65Y142        FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y142        FDRE (Prop_fdre_C_Q)         0.246     5.539 r  u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/Q
                         net (fo=102, routed)        10.356    15.896    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_di_o[9]
    SLICE_X106Y110       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.494    24.969    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X106Y110       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
                         clock pessimism              0.250    25.218    
                         clock uncertainty           -0.094    25.124    
    SLICE_X106Y110       FDRE (Setup_fdre_C_D)       -0.098    25.026    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         25.026    
                         arrival time                         -15.896    
  -------------------------------------------------------------------
                         slack                                  9.131    

Slack (MET) :             9.132ns  (required time - arrival time)
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.584ns  (logic 0.246ns (2.324%)  route 10.338ns (97.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 24.971 - 20.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.581     5.293    u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X65Y142        FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y142        FDRE (Prop_fdre_C_Q)         0.246     5.539 r  u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/Q
                         net (fo=102, routed)        10.338    15.878    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_di_o[9]
    SLICE_X115Y110       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.496    24.971    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X115Y110       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
                         clock pessimism              0.250    25.220    
                         clock uncertainty           -0.094    25.126    
    SLICE_X115Y110       FDRE (Setup_fdre_C_D)       -0.117    25.009    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         25.009    
                         arrival time                         -15.878    
  -------------------------------------------------------------------
                         slack                                  9.132    

Slack (MET) :             9.138ns  (required time - arrival time)
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.732ns  (logic 0.361ns (3.364%)  route 10.371ns (96.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 24.972 - 20.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.580     5.292    u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X74Y146        FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y146        FDRE (Prop_fdre_C_Q)         0.308     5.600 r  u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/Q
                         net (fo=178, routed)        10.371    15.971    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_dwe_o
    SLICE_X111Y100       LUT5 (Prop_lut5_I0_O)        0.053    16.024 r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state[1]_i_1__15/O
                         net (fo=1, routed)           0.000    16.024    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/next_state[1]
    SLICE_X111Y100       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.497    24.972    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_dclk_o
    SLICE_X111Y100       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state_reg[1]/C
                         clock pessimism              0.250    25.221    
                         clock uncertainty           -0.094    25.127    
    SLICE_X111Y100       FDRE (Setup_fdre_C_D)        0.035    25.162    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.162    
                         arrival time                         -16.024    
  -------------------------------------------------------------------
                         slack                                  9.138    

Slack (MET) :             9.157ns  (required time - arrival time)
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.905ns  (logic 0.361ns (3.311%)  route 10.544ns (96.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 25.164 - 20.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.580     5.292    u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X74Y146        FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y146        FDRE (Prop_fdre_C_Q)         0.308     5.600 r  u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/Q
                         net (fo=178, routed)        10.544    16.144    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dwe_o
    SLICE_X107Y96        LUT5 (Prop_lut5_I0_O)        0.053    16.197 r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[1]_i_1__5/O
                         net (fo=1, routed)           0.000    16.197    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/next_state[1]
    SLICE_X107Y96        FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.689    25.164    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X107Y96        FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[1]/C
                         clock pessimism              0.250    25.413    
                         clock uncertainty           -0.094    25.319    
    SLICE_X107Y96        FDRE (Setup_fdre_C_D)        0.035    25.354    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.354    
                         arrival time                         -16.197    
  -------------------------------------------------------------------
                         slack                                  9.157    

Slack (MET) :             9.184ns  (required time - arrival time)
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shadow_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.717ns  (logic 0.399ns (3.723%)  route 10.318ns (96.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 24.967 - 20.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.581     5.293    u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X65Y142        FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y142        FDRE (Prop_fdre_C_Q)         0.246     5.539 r  u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/Q
                         net (fo=102, routed)        10.318    15.858    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/s_di_o[9]
    SLICE_X104Y111       LUT6 (Prop_lut6_I1_O)        0.153    16.011 r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shadow[9]_i_1__37/O
                         net (fo=1, routed)           0.000    16.011    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shadow[9]_i_1__37_n_0
    SLICE_X104Y111       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shadow_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.492    24.967    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/s_dclk_o
    SLICE_X104Y111       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shadow_reg[9]/C
                         clock pessimism              0.250    25.216    
                         clock uncertainty           -0.094    25.122    
    SLICE_X104Y111       FDRE (Setup_fdre_C_D)        0.073    25.195    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shadow_reg[9]
  -------------------------------------------------------------------
                         required time                         25.195    
                         arrival time                         -16.011    
  -------------------------------------------------------------------
                         slack                                  9.184    

Slack (MET) :             9.208ns  (required time - arrival time)
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.890ns  (logic 0.401ns (3.682%)  route 10.489ns (96.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 25.164 - 20.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.581     5.293    u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X69Y141        FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y141        FDRE (Prop_fdre_C_Q)         0.246     5.539 r  u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=102, routed)        10.489    16.028    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_di_o[14]
    SLICE_X106Y94        LUT6 (Prop_lut6_I1_O)        0.155    16.183 r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[14]_i_1__4/O
                         net (fo=1, routed)           0.000    16.183    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[14]_i_1__4_n_0
    SLICE_X106Y94        FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.689    25.164    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X106Y94        FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[14]/C
                         clock pessimism              0.250    25.413    
                         clock uncertainty           -0.094    25.319    
    SLICE_X106Y94        FDRE (Setup_fdre_C_D)        0.072    25.391    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                         25.391    
                         arrival time                         -16.183    
  -------------------------------------------------------------------
                         slack                                  9.208    

Slack (MET) :             9.289ns  (required time - arrival time)
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.775ns  (logic 0.361ns (3.350%)  route 10.414ns (96.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 25.166 - 20.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.580     5.292    u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X74Y146        FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y146        FDRE (Prop_fdre_C_Q)         0.308     5.600 r  u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/Q
                         net (fo=178, routed)        10.414    16.014    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dwe_o
    SLICE_X111Y97        LUT5 (Prop_lut5_I0_O)        0.053    16.067 r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[1]_i_1__7/O
                         net (fo=1, routed)           0.000    16.067    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/next_state[1]
    SLICE_X111Y97        FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.691    25.166    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_o
    SLICE_X111Y97        FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[1]/C
                         clock pessimism              0.250    25.415    
                         clock uncertainty           -0.094    25.321    
    SLICE_X111Y97        FDRE (Setup_fdre_C_D)        0.035    25.356    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.356    
                         arrival time                         -16.067    
  -------------------------------------------------------------------
                         slack                                  9.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shadow_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.516%)  route 0.173ns (57.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.534     1.760    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/s_dclk_o
    SLICE_X88Y200        FDRE                                         r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shadow_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y200        FDRE (Prop_fdre_C_Q)         0.100     1.860 r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shadow_reg[13]/Q
                         net (fo=1, routed)           0.173     2.033    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shadow_reg_n_0_[13]
    SLICE_X89Y199        LUT6 (Prop_lut6_I0_O)        0.028     2.061 r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shadow[12]_i_1__34/O
                         net (fo=1, routed)           0.000     2.061    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shadow[12]_i_1__34_n_0
    SLICE_X89Y199        FDRE                                         r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.747     2.240    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/s_dclk_o
    SLICE_X89Y199        FDRE                                         r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shadow_reg[12]/C
                         clock pessimism             -0.268     1.973    
    SLICE_X89Y199        FDRE (Hold_fdre_C_D)         0.061     2.034    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.534%)  route 0.136ns (51.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.696     1.922    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/s_dclk_o
    SLICE_X133Y99        FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y99        FDRE (Prop_fdre_C_Q)         0.100     2.022 r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[14]/Q
                         net (fo=1, routed)           0.136     2.158    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg_n_0_[14]
    SLICE_X132Y100       LUT6 (Prop_lut6_I0_O)        0.028     2.186 r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow[13]_i_1__21/O
                         net (fo=1, routed)           0.000     2.186    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow[13]_i_1__21_n_0
    SLICE_X132Y100       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.865     2.358    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/s_dclk_o
    SLICE_X132Y100       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[13]/C
                         clock pessimism             -0.296     2.063    
    SLICE_X132Y100       FDRE (Hold_fdre_C_D)         0.087     2.150    u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/parallel_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/parallel_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.267%)  route 0.155ns (56.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.534     1.760    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/s_dclk_o
    SLICE_X78Y186        FDRE                                         r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/parallel_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y186        FDRE (Prop_fdre_C_Q)         0.118     1.878 r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/parallel_dout_reg[12]/Q
                         net (fo=2, routed)           0.155     2.033    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/s_do_o[12]
    SLICE_X80Y187        FDRE                                         r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/parallel_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.738     2.231    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/s_dclk_o
    SLICE_X80Y187        FDRE                                         r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/parallel_dout_reg[11]/C
                         clock pessimism             -0.276     1.956    
    SLICE_X80Y187        FDRE (Hold_fdre_C_D)         0.038     1.994    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/parallel_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shadow_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.499%)  route 0.188ns (59.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.532     1.758    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/s_dclk_o
    SLICE_X84Y200        FDRE                                         r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shadow_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y200        FDRE (Prop_fdre_C_Q)         0.100     1.858 r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shadow_reg[13]/Q
                         net (fo=1, routed)           0.188     2.046    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shadow_reg_n_0_[13]
    SLICE_X85Y199        LUT6 (Prop_lut6_I0_O)        0.028     2.074 r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shadow[12]_i_1__30/O
                         net (fo=1, routed)           0.000     2.074    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shadow[12]_i_1__30_n_0
    SLICE_X85Y199        FDRE                                         r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.745     2.238    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/s_dclk_o
    SLICE_X85Y199        FDRE                                         r  u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shadow_reg[12]/C
                         clock pessimism             -0.268     1.971    
    SLICE_X85Y199        FDRE (Hold_fdre_C_D)         0.061     2.032    u_ila_5/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][183]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.107ns (51.825%)  route 0.099ns (48.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.643     1.869    u_ila_1/inst/ila_core_inst/out
    SLICE_X132Y143       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][183]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y143       FDRE (Prop_fdre_C_Q)         0.107     1.976 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][183]/Q
                         net (fo=1, routed)           0.099     2.075    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/shifted_data_in_reg[8][196][19]
    RAMB36_X5Y28         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.898     2.391    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X5Y28         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.475     1.916    
    RAMB36_X5Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.111     2.027    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][255]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (50.998%)  route 0.103ns (49.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.644     1.870    u_ila_1/inst/ila_core_inst/out
    SLICE_X132Y147       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y147       FDRE (Prop_fdre_C_Q)         0.107     1.977 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][255]/Q
                         net (fo=1, routed)           0.103     2.080    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[21]
    RAMB36_X5Y29         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.899     2.392    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/out
    RAMB36_X5Y29         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.475     1.917    
    RAMB36_X5Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.111     2.028    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.540     1.766    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X77Y152        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.100     1.866 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.099     1.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X74Y152        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.740     2.233    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X74Y152        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.454     1.780    
    SLICE_X74Y152        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.912    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[15]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.989%)  route 0.067ns (40.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.605     1.831    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X121Y132       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y132       FDRE (Prop_fdre_C_Q)         0.100     1.931 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]/Q
                         net (fo=2, routed)           0.067     1.997    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg_n_0_[10]
    SLICE_X120Y132       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[15]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.823     2.316    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X120Y132       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[15]_srl5/CLK
                         clock pessimism             -0.475     1.842    
    SLICE_X120Y132       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.944    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[15]_srl5
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.146ns (46.623%)  route 0.167ns (53.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.590     1.816    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X78Y144        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDRE (Prop_fdre_C_Q)         0.118     1.934 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/Q
                         net (fo=1, routed)           0.167     2.101    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[12]
    SLICE_X81Y144        LUT3 (Prop_lut3_I0_O)        0.028     2.129 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[12]_i_1/O
                         net (fo=1, routed)           0.000     2.129    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[12]
    SLICE_X81Y144        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.814     2.307    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X81Y144        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/C
                         clock pessimism             -0.296     2.012    
    SLICE_X81Y144        FDRE (Hold_fdre_C_D)         0.060     2.072    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ila_5/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_5/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.779%)  route 0.156ns (63.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.533     1.759    u_ila_5/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X80Y178        FDRE                                         r  u_ila_5/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y178        FDRE (Prop_fdre_C_Q)         0.091     1.850 r  u_ila_5/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[6]/Q
                         net (fo=2, routed)           0.156     2.006    u_ila_5/inst/ila_core_inst/u_ila_regs/slaveRegDo_tcConfig[5120]_61[6]
    SLICE_X79Y177        FDRE                                         r  u_ila_5/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.725     2.218    u_ila_5/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X79Y177        FDRE                                         r  u_ila_5/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[6]/C
                         clock pessimism             -0.276     1.943    
    SLICE_X79Y177        FDRE (Hold_fdre_C_D)         0.006     1.949    u_ila_5/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y0  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt0_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y1  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt1_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y2  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt2_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y3  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt3_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y4  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt4_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y5  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt5_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y6  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt6_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         20.000      13.600     GTXE2_CHANNEL_X0Y7  u_ad9172_inf/u_design_1/u_jesd204_phy_dac/inst/jesd204_phy_block_i/jesd204_phy_dac_gt/inst/jesd204_phy_dac_gt_i/gt7_jesd204_phy_dac_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            2.495         20.000      17.505     RAMB18_X4Y53        u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         20.000      17.505     RAMB36_X5Y26        u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1    n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3     u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X74Y152       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X74Y152       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X74Y152       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X74Y152       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X74Y152       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X74Y152       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.910         10.000      9.090      SLICE_X74Y152       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.910         10.000      9.090      SLICE_X74Y152       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X74Y152       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X74Y152       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X74Y152       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X74Y152       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X74Y152       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X74Y152       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X74Y152       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X74Y152       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.910         10.000      9.090      SLICE_X74Y152       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.910         10.000      9.090      SLICE_X74Y152       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X78Y152       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         10.000      9.090      SLICE_X78Y152       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y5    u_clock_module/u_clk_wiz_sysclk/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  u_clock_module/IDELAYCTRL_adc/REFCLK
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y6    u_clock_module/u_clk_wiz_sysclk/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  u_clock_module/IDELAYCTRL_adc/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         20.000      18.400     BUFGCTRL_X0Y11   u_clock_module/u_clk_wiz_sysclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       18.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.014ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.246ns (16.435%)  route 1.251ns (83.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 24.753 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.386     5.098    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/s_dclk_o
    SLICE_X80Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y168        FDRE (Prop_fdre_C_Q)         0.246     5.344 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           1.251     6.595    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X81Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.278    24.753    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/out
    SLICE_X81Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.238    24.990    
                         clock uncertainty           -0.259    24.731    
    SLICE_X81Y168        FDRE (Setup_fdre_C_D)       -0.122    24.609    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         24.609    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                 18.014    

Slack (MET) :             18.022ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.246ns (16.702%)  route 1.227ns (83.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 24.738 - 20.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.372     5.084    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/s_dclk_o
    SLICE_X77Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y169        FDRE (Prop_fdre_C_Q)         0.246     5.330 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           1.227     6.557    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X79Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.263    24.738    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/out
    SLICE_X79Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.238    24.975    
                         clock uncertainty           -0.259    24.716    
    SLICE_X79Y169        FDRE (Setup_fdre_C_D)       -0.137    24.579    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         24.579    
                         arrival time                          -6.557    
  -------------------------------------------------------------------
                         slack                                 18.022    

Slack (MET) :             18.033ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.269ns (17.169%)  route 1.298ns (82.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 24.738 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.374     5.086    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X72Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y168        FDRE (Prop_fdre_C_Q)         0.269     5.355 r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           1.298     6.653    u_ila_3/inst/ila_core_inst/en_adv_trigger_1
    SLICE_X79Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.263    24.738    u_ila_3/inst/ila_core_inst/out
    SLICE_X79Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg/C
                         clock pessimism              0.238    24.975    
                         clock uncertainty           -0.259    24.716    
    SLICE_X79Y169        FDRE (Setup_fdre_C_D)       -0.030    24.686    u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg
  -------------------------------------------------------------------
                         required time                         24.686    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 18.033    

Slack (MET) :             18.035ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.269ns (17.182%)  route 1.297ns (82.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 24.746 - 20.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.379     5.091    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X75Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y163        FDRE (Prop_fdre_C_Q)         0.269     5.360 r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           1.297     6.657    u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_1
    SLICE_X79Y160        FDRE                                         r  u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.271    24.746    u_ila_3/inst/ila_core_inst/out
    SLICE_X79Y160        FDRE                                         r  u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C
                         clock pessimism              0.238    24.983    
                         clock uncertainty           -0.259    24.724    
    SLICE_X79Y160        FDRE (Setup_fdre_C_D)       -0.032    24.692    u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg
  -------------------------------------------------------------------
                         required time                         24.692    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                 18.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.100ns (15.184%)  route 0.559ns (84.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.535     1.761    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X75Y163        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y163        FDRE (Prop_fdre_C_Q)         0.100     1.861 r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.559     2.419    u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_1
    SLICE_X79Y160        FDRE                                         r  u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.736     2.229    u_ila_3/inst/ila_core_inst/out
    SLICE_X79Y160        FDRE                                         r  u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C
                         clock pessimism             -0.268     1.962    
                         clock uncertainty            0.259     2.221    
    SLICE_X79Y160        FDRE (Hold_fdre_C_D)         0.041     2.262    u_ila_3/inst/ila_core_inst/use_probe_debug_circuit_2_reg
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.100ns (15.157%)  route 0.560ns (84.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.533     1.759    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X72Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y168        FDRE (Prop_fdre_C_Q)         0.100     1.859 r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           0.560     2.419    u_ila_3/inst/ila_core_inst/en_adv_trigger_1
    SLICE_X79Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.728     2.221    u_ila_3/inst/ila_core_inst/out
    SLICE_X79Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg/C
                         clock pessimism             -0.268     1.954    
                         clock uncertainty            0.259     2.213    
    SLICE_X79Y169        FDRE (Hold_fdre_C_D)         0.044     2.257    u_ila_3/inst/ila_core_inst/en_adv_trigger_2_reg
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.091ns (14.562%)  route 0.534ns (85.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.531     1.757    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/s_dclk_o
    SLICE_X77Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y169        FDRE (Prop_fdre_C_Q)         0.091     1.848 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.534     2.382    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X79Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.728     2.221    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/out
    SLICE_X79Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.268     1.954    
                         clock uncertainty            0.259     2.213    
    SLICE_X79Y169        FDRE (Hold_fdre_C_D)         0.005     2.218    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.091ns (14.134%)  route 0.553ns (85.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.536     1.762    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/s_dclk_o
    SLICE_X80Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y168        FDRE (Prop_fdre_C_Q)         0.091     1.853 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.553     2.406    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X81Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.733     2.226    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/out
    SLICE_X81Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.268     1.959    
                         clock uncertainty            0.259     2.218    
    SLICE_X81Y168        FDRE (Hold_fdre_C_D)         0.009     2.227    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.774ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        1.764ns  (logic 0.269ns (15.249%)  route 1.495ns (84.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 104.969 - 100.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 85.316 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.604    85.316    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X112Y136       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y136       FDRE (Prop_fdre_C_Q)         0.269    85.585 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           1.495    87.080    u_ila_0/inst/ila_core_inst/en_adv_trigger_1
    SLICE_X121Y135       FDRE                                         r  u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.494   104.969    u_ila_0/inst/ila_core_inst/out
    SLICE_X121Y135       FDRE                                         r  u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/C
                         clock pessimism              0.148   105.116    
                         clock uncertainty           -0.242   104.874    
    SLICE_X121Y135       FDRE (Setup_fdre_C_D)       -0.020   104.854    u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg
  -------------------------------------------------------------------
                         required time                        104.854    
                         arrival time                         -87.080    
  -------------------------------------------------------------------
                         slack                                 17.774    

Slack (MET) :             17.812ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        1.672ns  (logic 0.246ns (14.714%)  route 1.426ns (85.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 105.023 - 100.000 ) 
    Source Clock Delay      (SCD):    5.319ns = ( 85.319 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.607    85.319    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/s_dclk_o
    SLICE_X121Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y137       FDRE (Prop_fdre_C_Q)         0.246    85.565 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           1.426    86.991    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X123Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.548   105.023    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/out
    SLICE_X123Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.148   105.170    
                         clock uncertainty           -0.242   104.928    
    SLICE_X123Y137       FDRE (Setup_fdre_C_D)       -0.125   104.803    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                        104.803    
                         arrival time                         -86.991    
  -------------------------------------------------------------------
                         slack                                 17.812    

Slack (MET) :             17.837ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        1.687ns  (logic 0.269ns (15.950%)  route 1.418ns (84.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 104.968 - 100.000 ) 
    Source Clock Delay      (SCD):    5.318ns = ( 85.318 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.606    85.318    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X119Y135       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y135       FDRE (Prop_fdre_C_Q)         0.269    85.587 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           1.418    87.005    u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_1
    SLICE_X111Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.493   104.968    u_ila_0/inst/ila_core_inst/out
    SLICE_X111Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C
                         clock pessimism              0.148   105.115    
                         clock uncertainty           -0.242   104.873    
    SLICE_X111Y137       FDRE (Setup_fdre_C_D)       -0.032   104.841    u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg
  -------------------------------------------------------------------
                         required time                        104.841    
                         arrival time                         -87.005    
  -------------------------------------------------------------------
                         slack                                 17.837    

Slack (MET) :             17.840ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        1.584ns  (logic 0.246ns (15.533%)  route 1.338ns (84.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 104.967 - 100.000 ) 
    Source Clock Delay      (SCD):    5.313ns = ( 85.313 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.601    85.313    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/s_dclk_o
    SLICE_X117Y132       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y132       FDRE (Prop_fdre_C_Q)         0.246    85.559 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           1.338    86.897    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X117Y133       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.492   104.967    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/out
    SLICE_X117Y133       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.148   105.114    
                         clock uncertainty           -0.242   104.872    
    SLICE_X117Y133       FDRE (Setup_fdre_C_D)       -0.135   104.737    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                        104.737    
                         arrival time                         -86.897    
  -------------------------------------------------------------------
                         slack                                 17.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.091ns (13.099%)  route 0.604ns (86.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.605     1.831    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/s_dclk_o
    SLICE_X117Y132       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y132       FDRE (Prop_fdre_C_Q)         0.091     1.922 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.604     2.525    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X117Y133       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.823     2.316    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/out
    SLICE_X117Y133       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.201     2.116    
                         clock uncertainty            0.242     2.358    
    SLICE_X117Y133       FDRE (Hold_fdre_C_D)         0.006     2.364    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.091ns (12.416%)  route 0.642ns (87.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.608     1.834    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/s_dclk_o
    SLICE_X121Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y137       FDRE (Prop_fdre_C_Q)         0.091     1.925 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.642     2.567    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X123Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.854     2.347    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/out
    SLICE_X123Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.201     2.147    
                         clock uncertainty            0.242     2.389    
    SLICE_X123Y137       FDRE (Hold_fdre_C_D)         0.009     2.398    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.100ns (13.288%)  route 0.653ns (86.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.607     1.833    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X119Y135       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y135       FDRE (Prop_fdre_C_Q)         0.100     1.933 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.653     2.585    u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_1
    SLICE_X111Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.825     2.318    u_ila_0/inst/ila_core_inst/out
    SLICE_X111Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C
                         clock pessimism             -0.201     2.118    
                         clock uncertainty            0.242     2.360    
    SLICE_X111Y137       FDRE (Hold_fdre_C_D)         0.041     2.401    u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.100ns (12.151%)  route 0.723ns (87.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.606     1.832    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X112Y136       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y136       FDRE (Prop_fdre_C_Q)         0.100     1.932 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           0.723     2.655    u_ila_0/inst/ila_core_inst/en_adv_trigger_1
    SLICE_X121Y135       FDRE                                         r  u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.826     2.319    u_ila_0/inst/ila_core_inst/out
    SLICE_X121Y135       FDRE                                         r  u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/C
                         clock pessimism             -0.201     2.119    
                         clock uncertainty            0.242     2.361    
    SLICE_X121Y135       FDRE (Hold_fdre_C_D)         0.047     2.408    u_ila_0/inst/ila_core_inst/en_adv_trigger_2_reg
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.247    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.958ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.246ns (15.974%)  route 1.294ns (84.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 24.753 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.386     5.098    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/clk
    SLICE_X81Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y168        FDRE (Prop_fdre_C_Q)         0.246     5.344 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           1.294     6.638    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X80Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.278    24.753    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/s_dclk_o
    SLICE_X80Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.238    24.990    
                         clock uncertainty           -0.259    24.731    
    SLICE_X80Y168        FDRE (Setup_fdre_C_D)       -0.135    24.596    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         24.596    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                 17.958    

Slack (MET) :             17.959ns  (required time - arrival time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.246ns (15.871%)  route 1.304ns (84.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 24.739 - 20.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.371     5.083    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/clk
    SLICE_X79Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y169        FDRE (Prop_fdre_C_Q)         0.246     5.329 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           1.304     6.633    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X79Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.264    24.739    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/s_dclk_o
    SLICE_X79Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.238    24.976    
                         clock uncertainty           -0.259    24.717    
    SLICE_X79Y168        FDRE (Setup_fdre_C_D)       -0.125    24.592    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         24.592    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                 17.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.091ns (14.175%)  route 0.551ns (85.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.536     1.762    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/clk
    SLICE_X81Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y168        FDRE (Prop_fdre_C_Q)         0.091     1.853 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.551     2.404    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X80Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.733     2.226    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/s_dclk_o
    SLICE_X80Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.268     1.959    
                         clock uncertainty            0.259     2.218    
    SLICE_X80Y168        FDRE (Hold_fdre_C_D)         0.006     2.224    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.091ns (13.113%)  route 0.603ns (86.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.530     1.756    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/clk
    SLICE_X79Y169        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y169        FDRE (Prop_fdre_C_Q)         0.091     1.847 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.603     2.450    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X79Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.729     2.222    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/s_dclk_o
    SLICE_X79Y168        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.268     1.955    
                         clock uncertainty            0.259     2.214    
    SLICE_X79Y168        FDRE (Hold_fdre_C_D)         0.009     2.223    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.227    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.152ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.269ns (11.611%)  route 2.048ns (88.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 24.936 - 20.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.651     5.363    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X131Y129       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y129       FDCE (Prop_fdce_C_Q)         0.269     5.632 r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/Q
                         net (fo=6, routed)           2.048     7.680    u_vio_2/inst/PROBE_IN_INST/D[0]
    SLICE_X78Y134        FDRE                                         r  u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.461    24.936    u_vio_2/inst/PROBE_IN_INST/clk
    SLICE_X78Y134        FDRE                                         r  u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                         clock pessimism              0.148    25.083    
                         clock uncertainty           -0.242    24.841    
    SLICE_X78Y134        FDRE (Setup_fdre_C_D)       -0.009    24.832    u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.832    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                 17.152    

Slack (MET) :             17.763ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.246ns (14.736%)  route 1.423ns (85.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 24.969 - 20.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.605     5.317    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/clk
    SLICE_X111Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.246     5.563 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           1.423     6.987    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X115Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.494    24.969    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/s_dclk_o
    SLICE_X115Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.148    25.116    
                         clock uncertainty           -0.242    24.874    
    SLICE_X115Y137       FDRE (Setup_fdre_C_D)       -0.125    24.749    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         24.749    
                         arrival time                          -6.987    
  -------------------------------------------------------------------
                         slack                                 17.763    

Slack (MET) :             17.800ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.246ns (15.546%)  route 1.336ns (84.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.659     5.371    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/clk
    SLICE_X125Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y137       FDRE (Prop_fdre_C_Q)         0.246     5.617 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           1.336     6.954    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X119Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.495    24.970    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/s_dclk_o
    SLICE_X119Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.148    25.117    
                         clock uncertainty           -0.242    24.875    
    SLICE_X119Y137       FDRE (Setup_fdre_C_D)       -0.122    24.753    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         24.753    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                 17.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.091ns (12.900%)  route 0.614ns (87.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.636     1.862    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/clk
    SLICE_X125Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y137       FDRE (Prop_fdre_C_Q)         0.091     1.953 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.614     2.567    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X119Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.827     2.320    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/s_dclk_o
    SLICE_X119Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.201     2.120    
                         clock uncertainty            0.242     2.362    
    SLICE_X119Y137       FDRE (Hold_fdre_C_D)         0.009     2.371    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.091ns (12.308%)  route 0.648ns (87.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.606     1.832    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/clk
    SLICE_X111Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.091     1.923 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.648     2.571    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X115Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.826     2.319    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/s_dclk_o
    SLICE_X115Y137       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism             -0.201     2.119    
                         clock uncertainty            0.242     2.361    
    SLICE_X115Y137       FDRE (Hold_fdre_C_D)         0.009     2.370    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.100ns (9.453%)  route 0.958ns (90.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.632     1.858    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X131Y129       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y129       FDCE (Prop_fdce_C_Q)         0.100     1.958 r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/Q
                         net (fo=6, routed)           0.958     2.916    u_vio_2/inst/PROBE_IN_INST/D[0]
    SLICE_X78Y134        FDRE                                         r  u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.804     2.297    u_vio_2/inst/PROBE_IN_INST/clk
    SLICE_X78Y134        FDRE                                         r  u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                         clock pessimism             -0.201     2.097    
                         clock uncertainty            0.242     2.339    
    SLICE_X78Y134        FDRE (Hold_fdre_C_D)         0.037     2.376    u_vio_2/inst/PROBE_IN_INST/probe_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.540    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.709ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.269ns (14.212%)  route 1.624ns (85.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 105.026 - 100.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.656     5.368    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y133       FDCE (Prop_fdce_C_Q)         0.269     5.637 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.624     7.261    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X133Y134       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.551   105.026    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[0]/C
                         clock pessimism              0.322   105.347    
                         clock uncertainty           -0.122   105.226    
    SLICE_X133Y134       FDCE (Recov_fdce_C_CLR)     -0.255   104.971    u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[0]
  -------------------------------------------------------------------
                         required time                        104.971    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                 97.709    

Slack (MET) :             97.709ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.269ns (14.212%)  route 1.624ns (85.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 105.026 - 100.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.656     5.368    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y133       FDCE (Prop_fdce_C_Q)         0.269     5.637 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.624     7.261    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X133Y134       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.551   105.026    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[2]/C
                         clock pessimism              0.322   105.347    
                         clock uncertainty           -0.122   105.226    
    SLICE_X133Y134       FDCE (Recov_fdce_C_CLR)     -0.255   104.971    u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[2]
  -------------------------------------------------------------------
                         required time                        104.971    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                 97.709    

Slack (MET) :             97.709ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.269ns (14.212%)  route 1.624ns (85.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 105.026 - 100.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.656     5.368    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y133       FDCE (Prop_fdce_C_Q)         0.269     5.637 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.624     7.261    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X133Y134       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.551   105.026    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[3]/C
                         clock pessimism              0.322   105.347    
                         clock uncertainty           -0.122   105.226    
    SLICE_X133Y134       FDCE (Recov_fdce_C_CLR)     -0.255   104.971    u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[3]
  -------------------------------------------------------------------
                         required time                        104.971    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                 97.709    

Slack (MET) :             97.830ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/done_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.269ns (15.154%)  route 1.506ns (84.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 105.029 - 100.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.656     5.368    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y133       FDCE (Prop_fdce_C_Q)         0.269     5.637 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.506     7.143    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X133Y138       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.554   105.029    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y138       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/done_reg/C
                         clock pessimism              0.322   105.350    
                         clock uncertainty           -0.122   105.229    
    SLICE_X133Y138       FDCE (Recov_fdce_C_CLR)     -0.255   104.974    u_ad_inf/u_adc_sample_interface/u_iob_module_int/done_reg
  -------------------------------------------------------------------
                         required time                        104.974    
                         arrival time                          -7.143    
  -------------------------------------------------------------------
                         slack                                 97.830    

Slack (MET) :             97.925ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.269ns (16.034%)  route 1.409ns (83.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 105.027 - 100.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.656     5.368    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y133       FDCE (Prop_fdce_C_Q)         0.269     5.637 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.409     7.046    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X133Y135       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.552   105.027    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X133Y135       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[1]/C
                         clock pessimism              0.322   105.348    
                         clock uncertainty           -0.122   105.227    
    SLICE_X133Y135       FDCE (Recov_fdce_C_CLR)     -0.255   104.972    u_ad_inf/u_adc_sample_interface/u_iob_module_int/state_reg[1]
  -------------------------------------------------------------------
                         required time                        104.971    
                         arrival time                          -7.046    
  -------------------------------------------------------------------
                         slack                                 97.925    

Slack (MET) :             97.928ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.269ns (16.053%)  route 1.407ns (83.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.656     5.368    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y133       FDCE (Prop_fdce_C_Q)         0.269     5.637 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.407     7.044    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X139Y135       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X139Y135       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[10]/C
                         clock pessimism              0.322   105.349    
                         clock uncertainty           -0.122   105.228    
    SLICE_X139Y135       FDCE (Recov_fdce_C_CLR)     -0.255   104.973    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        104.973    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                 97.928    

Slack (MET) :             97.928ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.269ns (16.053%)  route 1.407ns (83.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.656     5.368    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y133       FDCE (Prop_fdce_C_Q)         0.269     5.637 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.407     7.044    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X139Y135       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X139Y135       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[1]/C
                         clock pessimism              0.322   105.349    
                         clock uncertainty           -0.122   105.228    
    SLICE_X139Y135       FDCE (Recov_fdce_C_CLR)     -0.255   104.973    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        104.973    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                 97.928    

Slack (MET) :             97.991ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.269ns (16.053%)  route 1.407ns (83.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.656     5.368    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y133       FDCE (Prop_fdce_C_Q)         0.269     5.637 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.407     7.044    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X138Y135       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X138Y135       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[6]/C
                         clock pessimism              0.322   105.349    
                         clock uncertainty           -0.122   105.228    
    SLICE_X138Y135       FDCE (Recov_fdce_C_CLR)     -0.192   105.035    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        105.035    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                 97.991    

Slack (MET) :             97.991ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.269ns (16.053%)  route 1.407ns (83.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.656     5.368    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y133       FDCE (Prop_fdce_C_Q)         0.269     5.637 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.407     7.044    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X138Y135       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.553   105.028    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X138Y135       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[8]/C
                         clock pessimism              0.322   105.349    
                         clock uncertainty           -0.122   105.228    
    SLICE_X138Y135       FDCE (Recov_fdce_C_CLR)     -0.192   105.035    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        105.035    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                 97.991    

Slack (MET) :             98.036ns  (required time - arrival time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.269ns (17.164%)  route 1.298ns (82.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 105.027 - 100.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.656     5.368    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y133       FDCE (Prop_fdce_C_Q)         0.269     5.637 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          1.298     6.936    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X139Y134       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.552   105.027    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X139Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[7]/C
                         clock pessimism              0.322   105.348    
                         clock uncertainty           -0.122   105.227    
    SLICE_X139Y134       FDCE (Recov_fdce_C_CLR)     -0.255   104.972    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        104.971    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                 98.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.100ns (27.988%)  route 0.257ns (72.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.636     1.862    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y133       FDCE (Prop_fdce_C_Q)         0.100     1.962 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.257     2.219    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X134Y134       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.858     2.351    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X134Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[11]/C
                         clock pessimism             -0.456     1.896    
    SLICE_X134Y134       FDCE (Remov_fdce_C_CLR)     -0.050     1.846    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.100ns (27.988%)  route 0.257ns (72.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.636     1.862    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y133       FDCE (Prop_fdce_C_Q)         0.100     1.962 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.257     2.219    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X134Y134       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.858     2.351    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X134Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[4]/C
                         clock pessimism             -0.456     1.896    
    SLICE_X134Y134       FDCE (Remov_fdce_C_CLR)     -0.050     1.846    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.100ns (27.988%)  route 0.257ns (72.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.636     1.862    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y133       FDCE (Prop_fdce_C_Q)         0.100     1.962 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.257     2.219    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X134Y134       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.858     2.351    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X134Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[5]/C
                         clock pessimism             -0.456     1.896    
    SLICE_X134Y134       FDCE (Remov_fdce_C_CLR)     -0.050     1.846    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.100ns (21.205%)  route 0.372ns (78.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.636     1.862    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y133       FDCE (Prop_fdce_C_Q)         0.100     1.962 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.372     2.333    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X135Y133       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.857     2.350    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X135Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[10]/C
                         clock pessimism             -0.456     1.895    
    SLICE_X135Y133       FDCE (Remov_fdce_C_CLR)     -0.069     1.826    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.100ns (21.205%)  route 0.372ns (78.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.636     1.862    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y133       FDCE (Prop_fdce_C_Q)         0.100     1.962 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.372     2.333    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X135Y133       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.857     2.350    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X135Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]/C
                         clock pessimism             -0.456     1.895    
    SLICE_X135Y133       FDCE (Remov_fdce_C_CLR)     -0.069     1.826    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.100ns (21.205%)  route 0.372ns (78.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.636     1.862    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y133       FDCE (Prop_fdce_C_Q)         0.100     1.962 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.372     2.333    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X135Y133       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.857     2.350    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X135Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[8]/C
                         clock pessimism             -0.456     1.895    
    SLICE_X135Y133       FDCE (Remov_fdce_C_CLR)     -0.069     1.826    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.100ns (21.205%)  route 0.372ns (78.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.636     1.862    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y133       FDCE (Prop_fdce_C_Q)         0.100     1.962 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.372     2.333    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X135Y133       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.857     2.350    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X135Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[9]/C
                         clock pessimism             -0.456     1.895    
    SLICE_X135Y133       FDCE (Remov_fdce_C_CLR)     -0.069     1.826    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.100ns (20.859%)  route 0.379ns (79.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.636     1.862    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y133       FDCE (Prop_fdce_C_Q)         0.100     1.962 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.379     2.341    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X135Y132       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.856     2.349    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X135Y132       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[4]/C
                         clock pessimism             -0.456     1.894    
    SLICE_X135Y132       FDCE (Remov_fdce_C_CLR)     -0.069     1.825    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.100ns (20.859%)  route 0.379ns (79.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.636     1.862    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y133       FDCE (Prop_fdce_C_Q)         0.100     1.962 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.379     2.341    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X135Y132       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.856     2.349    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X135Y132       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[5]/C
                         clock pessimism             -0.456     1.894    
    SLICE_X135Y132       FDCE (Remov_fdce_C_CLR)     -0.069     1.825    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.100ns (20.859%)  route 0.379ns (79.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.636     1.862    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X129Y133       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y133       FDCE (Prop_fdce_C_Q)         0.100     1.962 f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob_reg/Q
                         net (fo=39, routed)          0.379     2.341    u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst
    SLICE_X135Y132       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.856     2.349    u_ad_inf/u_adc_sample_interface/u_iob_module_int/clk_10m_bufg
    SLICE_X135Y132       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[6]/C
                         clock pessimism             -0.456     1.894    
    SLICE_X135Y132       FDCE (Remov_fdce_C_CLR)     -0.069     1.825    u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.516    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.093ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        5.295ns  (logic 0.322ns (6.081%)  route 4.973ns (93.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 105.018 - 100.000 ) 
    Source Clock Delay      (SCD):    5.280ns = ( 85.280 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.568    85.280    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X77Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.269    85.549 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.702    86.251    u_clock_module/bbstub_probe_out1[0]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.053    86.304 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         4.271    90.575    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X131Y129       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.543   105.018    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X131Y129       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[3]/C
                         clock pessimism              0.148   105.165    
                         clock uncertainty           -0.242   104.923    
    SLICE_X131Y129       FDCE (Recov_fdce_C_CLR)     -0.255   104.668    u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[3]
  -------------------------------------------------------------------
                         required time                        104.669    
                         arrival time                         -90.575    
  -------------------------------------------------------------------
                         slack                                 14.093    

Slack (MET) :             14.093ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        5.295ns  (logic 0.322ns (6.081%)  route 4.973ns (93.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 105.018 - 100.000 ) 
    Source Clock Delay      (SCD):    5.280ns = ( 85.280 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.568    85.280    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X77Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.269    85.549 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.702    86.251    u_clock_module/bbstub_probe_out1[0]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.053    86.304 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         4.271    90.575    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X131Y129       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.543   105.018    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X131Y129       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg/C
                         clock pessimism              0.148   105.165    
                         clock uncertainty           -0.242   104.923    
    SLICE_X131Y129       FDCE (Recov_fdce_C_CLR)     -0.255   104.668    u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready_reg
  -------------------------------------------------------------------
                         required time                        104.669    
                         arrival time                         -90.575    
  -------------------------------------------------------------------
                         slack                                 14.093    

Slack (MET) :             14.093ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        5.295ns  (logic 0.322ns (6.081%)  route 4.973ns (93.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 105.018 - 100.000 ) 
    Source Clock Delay      (SCD):    5.280ns = ( 85.280 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.568    85.280    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X77Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.269    85.549 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.702    86.251    u_clock_module/bbstub_probe_out1[0]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.053    86.304 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         4.271    90.575    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X131Y129       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.543   105.018    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X131Y129       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d1_reg/C
                         clock pessimism              0.148   105.165    
                         clock uncertainty           -0.242   104.923    
    SLICE_X131Y129       FDCE (Recov_fdce_C_CLR)     -0.255   104.668    u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d1_reg
  -------------------------------------------------------------------
                         required time                        104.669    
                         arrival time                         -90.575    
  -------------------------------------------------------------------
                         slack                                 14.093    

Slack (MET) :             14.093ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d2_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        5.295ns  (logic 0.322ns (6.081%)  route 4.973ns (93.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 105.018 - 100.000 ) 
    Source Clock Delay      (SCD):    5.280ns = ( 85.280 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.568    85.280    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X77Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.269    85.549 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.702    86.251    u_clock_module/bbstub_probe_out1[0]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.053    86.304 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         4.271    90.575    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X131Y129       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.543   105.018    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X131Y129       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d2_reg/C
                         clock pessimism              0.148   105.165    
                         clock uncertainty           -0.242   104.923    
    SLICE_X131Y129       FDCE (Recov_fdce_C_CLR)     -0.255   104.668    u_ad_inf/u_adc_sample_interface/u_ctrl_module/idelay_rdy_d2_reg
  -------------------------------------------------------------------
                         required time                        104.669    
                         arrival time                         -90.575    
  -------------------------------------------------------------------
                         slack                                 14.093    

Slack (MET) :             14.093ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/load_value_c0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        5.295ns  (logic 0.322ns (6.081%)  route 4.973ns (93.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 105.018 - 100.000 ) 
    Source Clock Delay      (SCD):    5.280ns = ( 85.280 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.568    85.280    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X77Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.269    85.549 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.702    86.251    u_clock_module/bbstub_probe_out1[0]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.053    86.304 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         4.271    90.575    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X131Y129       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/load_value_c0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.543   105.018    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X131Y129       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/load_value_c0_reg/C
                         clock pessimism              0.148   105.165    
                         clock uncertainty           -0.242   104.923    
    SLICE_X131Y129       FDCE (Recov_fdce_C_CLR)     -0.255   104.668    u_ad_inf/u_adc_sample_interface/u_ctrl_module/load_value_c0_reg
  -------------------------------------------------------------------
                         required time                        104.669    
                         arrival time                         -90.575    
  -------------------------------------------------------------------
                         slack                                 14.093    

Slack (MET) :             14.093ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/load_value_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        5.295ns  (logic 0.322ns (6.081%)  route 4.973ns (93.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 105.018 - 100.000 ) 
    Source Clock Delay      (SCD):    5.280ns = ( 85.280 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.568    85.280    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X77Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.269    85.549 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.702    86.251    u_clock_module/bbstub_probe_out1[0]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.053    86.304 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         4.271    90.575    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X131Y129       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/load_value_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.543   105.018    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X131Y129       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/load_value_reg/C
                         clock pessimism              0.148   105.165    
                         clock uncertainty           -0.242   104.923    
    SLICE_X131Y129       FDCE (Recov_fdce_C_CLR)     -0.255   104.668    u_ad_inf/u_adc_sample_interface/u_ctrl_module/load_value_reg
  -------------------------------------------------------------------
                         required time                        104.669    
                         arrival time                         -90.575    
  -------------------------------------------------------------------
                         slack                                 14.093    

Slack (MET) :             14.126ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        5.263ns  (logic 0.322ns (6.118%)  route 4.941ns (93.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 105.019 - 100.000 ) 
    Source Clock Delay      (SCD):    5.280ns = ( 85.280 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.568    85.280    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X77Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.269    85.549 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.702    86.251    u_clock_module/bbstub_probe_out1[0]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.053    86.304 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         4.240    90.544    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X133Y127       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.544   105.019    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y127       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[10]/C
                         clock pessimism              0.148   105.166    
                         clock uncertainty           -0.242   104.924    
    SLICE_X133Y127       FDCE (Recov_fdce_C_CLR)     -0.255   104.669    u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[10]
  -------------------------------------------------------------------
                         required time                        104.669    
                         arrival time                         -90.544    
  -------------------------------------------------------------------
                         slack                                 14.126    

Slack (MET) :             14.126ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        5.263ns  (logic 0.322ns (6.118%)  route 4.941ns (93.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 105.019 - 100.000 ) 
    Source Clock Delay      (SCD):    5.280ns = ( 85.280 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.568    85.280    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X77Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.269    85.549 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.702    86.251    u_clock_module/bbstub_probe_out1[0]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.053    86.304 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         4.240    90.544    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X133Y127       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.544   105.019    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y127       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[11]/C
                         clock pessimism              0.148   105.166    
                         clock uncertainty           -0.242   104.924    
    SLICE_X133Y127       FDCE (Recov_fdce_C_CLR)     -0.255   104.669    u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[11]
  -------------------------------------------------------------------
                         required time                        104.669    
                         arrival time                         -90.544    
  -------------------------------------------------------------------
                         slack                                 14.126    

Slack (MET) :             14.126ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        5.263ns  (logic 0.322ns (6.118%)  route 4.941ns (93.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 105.019 - 100.000 ) 
    Source Clock Delay      (SCD):    5.280ns = ( 85.280 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.568    85.280    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X77Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.269    85.549 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.702    86.251    u_clock_module/bbstub_probe_out1[0]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.053    86.304 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         4.240    90.544    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X133Y127       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.544   105.019    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y127       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[1]/C
                         clock pessimism              0.148   105.166    
                         clock uncertainty           -0.242   104.924    
    SLICE_X133Y127       FDCE (Recov_fdce_C_CLR)     -0.255   104.669    u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[1]
  -------------------------------------------------------------------
                         required time                        104.669    
                         arrival time                         -90.544    
  -------------------------------------------------------------------
                         slack                                 14.126    

Slack (MET) :             14.126ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        5.263ns  (logic 0.322ns (6.118%)  route 4.941ns (93.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 105.019 - 100.000 ) 
    Source Clock Delay      (SCD):    5.280ns = ( 85.280 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E18                                               0.000    80.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    80.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752    81.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840    83.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591    85.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361    81.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650    83.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    83.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.568    85.280    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X77Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.269    85.549 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.702    86.251    u_clock_module/bbstub_probe_out1[0]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.053    86.304 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         4.240    90.544    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X133Y127       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E18                                               0.000   100.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000   100.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610   101.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752   103.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463   104.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.143   101.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567   103.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113   103.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         1.544   105.019    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X133Y127       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[7]/C
                         clock pessimism              0.148   105.166    
                         clock uncertainty           -0.242   104.924    
    SLICE_X133Y127       FDCE (Recov_fdce_C_CLR)     -0.255   104.669    u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample_reg[7]
  -------------------------------------------------------------------
                         required time                        104.669    
                         arrival time                         -90.544    
  -------------------------------------------------------------------
                         slack                                 14.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d1_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.128ns (15.230%)  route 0.712ns (84.770%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.583     1.809    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X77Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.100     1.909 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.293     2.202    u_clock_module/bbstub_probe_out1[0]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.028     2.230 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         0.420     2.649    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X103Y122       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.811     2.304    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X103Y122       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d1_reg/C
                         clock pessimism             -0.201     2.104    
                         clock uncertainty            0.242     2.346    
    SLICE_X103Y122       FDCE (Remov_fdce_C_CLR)     -0.069     2.277    u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d2_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.128ns (9.133%)  route 1.273ns (90.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.583     1.809    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X77Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.100     1.909 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.293     2.202    u_clock_module/bbstub_probe_out1[0]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.028     2.230 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         0.981     3.210    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X112Y116       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.823     2.316    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X112Y116       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d2_reg/C
                         clock pessimism             -0.201     2.116    
                         clock uncertainty            0.242     2.358    
    SLICE_X112Y116       FDCE (Remov_fdce_C_CLR)     -0.069     2.289    u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.128ns (6.815%)  route 1.750ns (93.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.583     1.809    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X77Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.100     1.909 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.293     2.202    u_clock_module/bbstub_probe_out1[0]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.028     2.230 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         1.457     3.687    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X124Y134       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.854     2.347    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X124Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[0]/C
                         clock pessimism             -0.201     2.147    
                         clock uncertainty            0.242     2.389    
    SLICE_X124Y134       FDCE (Remov_fdce_C_CLR)     -0.069     2.320    u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           3.687    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.454ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.128ns (6.511%)  route 1.838ns (93.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.583     1.809    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X77Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.100     1.909 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.293     2.202    u_clock_module/bbstub_probe_out1[0]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.028     2.230 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         1.545     3.775    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X127Y136       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.855     2.348    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X127Y136       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[1]/C
                         clock pessimism             -0.201     2.148    
                         clock uncertainty            0.242     2.390    
    SLICE_X127Y136       FDCE (Remov_fdce_C_CLR)     -0.069     2.321    u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           3.775    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.454ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.128ns (6.511%)  route 1.838ns (93.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.583     1.809    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X77Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.100     1.909 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.293     2.202    u_clock_module/bbstub_probe_out1[0]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.028     2.230 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         1.545     3.775    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X127Y136       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.855     2.348    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X127Y136       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[2]/C
                         clock pessimism             -0.201     2.148    
                         clock uncertainty            0.242     2.390    
    SLICE_X127Y136       FDCE (Remov_fdce_C_CLR)     -0.069     2.321    u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           3.775    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.454ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.128ns (6.511%)  route 1.838ns (93.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.583     1.809    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X77Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.100     1.909 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.293     2.202    u_clock_module/bbstub_probe_out1[0]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.028     2.230 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         1.545     3.775    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X127Y136       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.855     2.348    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X127Y136       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[3]/C
                         clock pessimism             -0.201     2.148    
                         clock uncertainty            0.242     2.390    
    SLICE_X127Y136       FDCE (Remov_fdce_C_CLR)     -0.069     2.321    u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           3.775    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.454ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.128ns (6.514%)  route 1.837ns (93.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.583     1.809    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X77Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.100     1.909 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.293     2.202    u_clock_module/bbstub_probe_out1[0]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.028     2.230 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         1.544     3.774    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X127Y134       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.854     2.347    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X127Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value_reg[0]/C
                         clock pessimism             -0.201     2.147    
                         clock uncertainty            0.242     2.389    
    SLICE_X127Y134       FDCE (Remov_fdce_C_CLR)     -0.069     2.320    u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           3.774    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.454ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.128ns (6.514%)  route 1.837ns (93.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.583     1.809    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X77Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.100     1.909 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.293     2.202    u_clock_module/bbstub_probe_out1[0]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.028     2.230 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         1.544     3.774    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X127Y134       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.854     2.347    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X127Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value_reg[1]/C
                         clock pessimism             -0.201     2.147    
                         clock uncertainty            0.242     2.389    
    SLICE_X127Y134       FDCE (Remov_fdce_C_CLR)     -0.069     2.320    u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           3.774    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.454ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.128ns (6.514%)  route 1.837ns (93.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.583     1.809    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X77Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.100     1.909 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.293     2.202    u_clock_module/bbstub_probe_out1[0]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.028     2.230 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         1.544     3.774    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X127Y134       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.854     2.347    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X127Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value_reg[3]/C
                         clock pessimism             -0.201     2.147    
                         clock uncertainty            0.242     2.389    
    SLICE_X127Y134       FDCE (Remov_fdce_C_CLR)     -0.069     2.320    u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           3.774    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.454ns  (arrival time - required time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.128ns (6.514%)  route 1.837ns (93.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.583     1.809    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X77Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.100     1.909 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.293     2.202    u_clock_module/bbstub_probe_out1[0]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.028     2.230 f  u_clock_module/u_ad_inf_i_1/O
                         net (fo=185, routed)         1.544     3.774    u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst
    SLICE_X127Y134       FDCE                                         f  u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout1_buf/O
                         net (fo=765, routed)         0.854     2.347    u_ad_inf/u_adc_sample_interface/u_ctrl_module/clk
    SLICE_X127Y134       FDCE                                         r  u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value_reg[4]/C
                         clock pessimism             -0.201     2.147    
                         clock uncertainty            0.242     2.389    
    SLICE_X127Y134       FDCE (Remov_fdce_C_CLR)     -0.069     2.320    u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           3.774    
  -------------------------------------------------------------------
                         slack                                  1.454    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.690ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_reset_ctrl_global/multi_board_sync_enable_o_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 0.322ns (4.803%)  route 6.383ns (95.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 24.778 - 20.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.569     5.281    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X73Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y130        FDRE (Prop_fdre_C_Q)         0.269     5.550 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.869     6.419    u_clock_module/out
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.053     6.472 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         5.514    11.986    u_ad9172_inf/u_reset_ctrl_global/rst
    SLICE_X112Y156       FDCE                                         f  u_ad9172_inf/u_reset_ctrl_global/multi_board_sync_enable_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.303    24.778    u_ad9172_inf/u_reset_ctrl_global/clk
    SLICE_X112Y156       FDCE                                         r  u_ad9172_inf/u_reset_ctrl_global/multi_board_sync_enable_o_reg/C
                         clock pessimism              0.248    25.025    
                         clock uncertainty           -0.094    24.931    
    SLICE_X112Y156       FDCE (Recov_fdce_C_CLR)     -0.255    24.676    u_ad9172_inf/u_reset_ctrl_global/multi_board_sync_enable_o_reg
  -------------------------------------------------------------------
                         required time                         24.676    
                         arrival time                         -11.986    
  -------------------------------------------------------------------
                         slack                                 12.690    

Slack (MET) :             12.690ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_reset_ctrl_global/state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 0.322ns (4.803%)  route 6.383ns (95.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 24.778 - 20.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.569     5.281    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X73Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y130        FDRE (Prop_fdre_C_Q)         0.269     5.550 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.869     6.419    u_clock_module/out
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.053     6.472 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         5.514    11.986    u_ad9172_inf/u_reset_ctrl_global/rst
    SLICE_X112Y156       FDCE                                         f  u_ad9172_inf/u_reset_ctrl_global/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.303    24.778    u_ad9172_inf/u_reset_ctrl_global/clk
    SLICE_X112Y156       FDCE                                         r  u_ad9172_inf/u_reset_ctrl_global/state_reg[3]/C
                         clock pessimism              0.248    25.025    
                         clock uncertainty           -0.094    24.931    
    SLICE_X112Y156       FDCE (Recov_fdce_C_CLR)     -0.255    24.676    u_ad9172_inf/u_reset_ctrl_global/state_reg[3]
  -------------------------------------------------------------------
                         required time                         24.676    
                         arrival time                         -11.986    
  -------------------------------------------------------------------
                         slack                                 12.690    

Slack (MET) :             12.693ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_reset_ctrl_global/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 0.322ns (4.804%)  route 6.380ns (95.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 24.778 - 20.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.569     5.281    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X73Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y130        FDRE (Prop_fdre_C_Q)         0.269     5.550 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.869     6.419    u_clock_module/out
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.053     6.472 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         5.512    11.984    u_ad9172_inf/u_reset_ctrl_global/rst
    SLICE_X113Y156       FDCE                                         f  u_ad9172_inf/u_reset_ctrl_global/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.303    24.778    u_ad9172_inf/u_reset_ctrl_global/clk
    SLICE_X113Y156       FDCE                                         r  u_ad9172_inf/u_reset_ctrl_global/state_reg[0]/C
                         clock pessimism              0.248    25.025    
                         clock uncertainty           -0.094    24.931    
    SLICE_X113Y156       FDCE (Recov_fdce_C_CLR)     -0.255    24.676    u_ad9172_inf/u_reset_ctrl_global/state_reg[0]
  -------------------------------------------------------------------
                         required time                         24.676    
                         arrival time                         -11.984    
  -------------------------------------------------------------------
                         slack                                 12.693    

Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/cnt_div_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.653ns  (logic 0.322ns (4.840%)  route 6.331ns (95.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 24.755 - 20.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.569     5.281    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X73Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y130        FDRE (Prop_fdre_C_Q)         0.269     5.550 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.869     6.419    u_clock_module/out
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.053     6.472 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         5.462    11.934    u_ad9172_inf/u_iob_module/rst_glb
    SLICE_X81Y183        FDCE                                         f  u_ad9172_inf/u_iob_module/cnt_div_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.280    24.755    u_ad9172_inf/u_iob_module/clk_50m_bufg
    SLICE_X81Y183        FDCE                                         r  u_ad9172_inf/u_iob_module/cnt_div_reg[12]/C
                         clock pessimism              0.248    25.002    
                         clock uncertainty           -0.094    24.908    
    SLICE_X81Y183        FDCE (Recov_fdce_C_CLR)     -0.255    24.653    u_ad9172_inf/u_iob_module/cnt_div_reg[12]
  -------------------------------------------------------------------
                         required time                         24.653    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/cnt_div_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.653ns  (logic 0.322ns (4.840%)  route 6.331ns (95.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 24.755 - 20.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.569     5.281    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X73Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y130        FDRE (Prop_fdre_C_Q)         0.269     5.550 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.869     6.419    u_clock_module/out
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.053     6.472 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         5.462    11.934    u_ad9172_inf/u_iob_module/rst_glb
    SLICE_X81Y183        FDCE                                         f  u_ad9172_inf/u_iob_module/cnt_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.280    24.755    u_ad9172_inf/u_iob_module/clk_50m_bufg
    SLICE_X81Y183        FDCE                                         r  u_ad9172_inf/u_iob_module/cnt_div_reg[5]/C
                         clock pessimism              0.248    25.002    
                         clock uncertainty           -0.094    24.908    
    SLICE_X81Y183        FDCE (Recov_fdce_C_CLR)     -0.255    24.653    u_ad9172_inf/u_iob_module/cnt_div_reg[5]
  -------------------------------------------------------------------
                         required time                         24.653    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/cnt_div_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.653ns  (logic 0.322ns (4.840%)  route 6.331ns (95.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 24.755 - 20.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.569     5.281    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X73Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y130        FDRE (Prop_fdre_C_Q)         0.269     5.550 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.869     6.419    u_clock_module/out
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.053     6.472 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         5.462    11.934    u_ad9172_inf/u_iob_module/rst_glb
    SLICE_X81Y183        FDCE                                         f  u_ad9172_inf/u_iob_module/cnt_div_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.280    24.755    u_ad9172_inf/u_iob_module/clk_50m_bufg
    SLICE_X81Y183        FDCE                                         r  u_ad9172_inf/u_iob_module/cnt_div_reg[6]/C
                         clock pessimism              0.248    25.002    
                         clock uncertainty           -0.094    24.908    
    SLICE_X81Y183        FDCE (Recov_fdce_C_CLR)     -0.255    24.653    u_ad9172_inf/u_iob_module/cnt_div_reg[6]
  -------------------------------------------------------------------
                         required time                         24.653    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/cnt_div_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.653ns  (logic 0.322ns (4.840%)  route 6.331ns (95.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 24.755 - 20.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.569     5.281    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X73Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y130        FDRE (Prop_fdre_C_Q)         0.269     5.550 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.869     6.419    u_clock_module/out
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.053     6.472 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         5.462    11.934    u_ad9172_inf/u_iob_module/rst_glb
    SLICE_X81Y183        FDCE                                         f  u_ad9172_inf/u_iob_module/cnt_div_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.280    24.755    u_ad9172_inf/u_iob_module/clk_50m_bufg
    SLICE_X81Y183        FDCE                                         r  u_ad9172_inf/u_iob_module/cnt_div_reg[9]/C
                         clock pessimism              0.248    25.002    
                         clock uncertainty           -0.094    24.908    
    SLICE_X81Y183        FDCE (Recov_fdce_C_CLR)     -0.255    24.653    u_ad9172_inf/u_iob_module/cnt_div_reg[9]
  -------------------------------------------------------------------
                         required time                         24.653    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             12.805ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_reset_ctrl_global/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 0.322ns (4.886%)  route 6.268ns (95.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 24.778 - 20.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.569     5.281    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X73Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y130        FDRE (Prop_fdre_C_Q)         0.269     5.550 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.869     6.419    u_clock_module/out
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.053     6.472 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         5.399    11.871    u_ad9172_inf/u_reset_ctrl_global/rst
    SLICE_X113Y157       FDCE                                         f  u_ad9172_inf/u_reset_ctrl_global/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.303    24.778    u_ad9172_inf/u_reset_ctrl_global/clk
    SLICE_X113Y157       FDCE                                         r  u_ad9172_inf/u_reset_ctrl_global/state_reg[1]/C
                         clock pessimism              0.248    25.025    
                         clock uncertainty           -0.094    24.931    
    SLICE_X113Y157       FDCE (Recov_fdce_C_CLR)     -0.255    24.676    u_ad9172_inf/u_reset_ctrl_global/state_reg[1]
  -------------------------------------------------------------------
                         required time                         24.676    
                         arrival time                         -11.871    
  -------------------------------------------------------------------
                         slack                                 12.805    

Slack (MET) :             12.820ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/cnt_div_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 0.322ns (4.914%)  route 6.231ns (95.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 24.756 - 20.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.569     5.281    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X73Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y130        FDRE (Prop_fdre_C_Q)         0.269     5.550 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.869     6.419    u_clock_module/out
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.053     6.472 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         5.362    11.834    u_ad9172_inf/u_iob_module/rst_glb
    SLICE_X81Y184        FDCE                                         f  u_ad9172_inf/u_iob_module/cnt_div_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.281    24.756    u_ad9172_inf/u_iob_module/clk_50m_bufg
    SLICE_X81Y184        FDCE                                         r  u_ad9172_inf/u_iob_module/cnt_div_reg[13]/C
                         clock pessimism              0.248    25.003    
                         clock uncertainty           -0.094    24.909    
    SLICE_X81Y184        FDCE (Recov_fdce_C_CLR)     -0.255    24.654    u_ad9172_inf/u_iob_module/cnt_div_reg[13]
  -------------------------------------------------------------------
                         required time                         24.654    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                 12.820    

Slack (MET) :             12.820ns  (required time - arrival time)
  Source:                 u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ad9172_inf/u_iob_module/cnt_div_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 0.322ns (4.914%)  route 6.231ns (95.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 24.756 - 20.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.752     1.752 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.840     3.592    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.591     5.303    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.942 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.650     3.592    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.712 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.569     5.281    u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X73Y130        FDRE                                         r  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y130        FDRE (Prop_fdre_C_Q)         0.269     5.550 f  u_vio_2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.869     6.419    u_clock_module/out
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.053     6.472 f  u_clock_module/u_ad9172_inf_i_1/O
                         net (fo=447, routed)         5.362    11.834    u_ad9172_inf/u_iob_module/rst_glb
    SLICE_X81Y184        FDCE                                         f  u_ad9172_inf/u_iob_module/cnt_div_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E18                                               0.000    20.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         1.610    21.610 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           1.752    23.362    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         1.463    24.938    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.143    21.795 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    23.362    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.475 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       1.281    24.756    u_ad9172_inf/u_iob_module/clk_50m_bufg
    SLICE_X81Y184        FDCE                                         r  u_ad9172_inf/u_iob_module/cnt_div_reg[14]/C
                         clock pessimism              0.248    25.003    
                         clock uncertainty           -0.094    24.909    
    SLICE_X81Y184        FDCE (Recov_fdce_C_CLR)     -0.255    24.654    u_ad9172_inf/u_iob_module/cnt_div_reg[14]
  -------------------------------------------------------------------
                         required time                         24.654    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                 12.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.853%)  route 0.186ns (61.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.540     1.766    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X74Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.118     1.884 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         0.186     2.069    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X77Y149        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.812     2.305    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y149        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.276     2.030    
    SLICE_X77Y149        FDCE (Remov_fdce_C_CLR)     -0.069     1.961    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.853%)  route 0.186ns (61.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.540     1.766    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X74Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.118     1.884 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         0.186     2.069    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X77Y149        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.812     2.305    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y149        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]/C
                         clock pessimism             -0.276     2.030    
    SLICE_X77Y149        FDCE (Remov_fdce_C_CLR)     -0.069     1.961    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.853%)  route 0.186ns (61.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.540     1.766    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X74Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.118     1.884 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         0.186     2.069    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X77Y149        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.812     2.305    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y149        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[4]/C
                         clock pessimism             -0.276     2.030    
    SLICE_X77Y149        FDCE (Remov_fdce_C_CLR)     -0.069     1.961    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.853%)  route 0.186ns (61.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.540     1.766    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X74Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.118     1.884 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         0.186     2.069    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X77Y149        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.812     2.305    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y149        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[5]/C
                         clock pessimism             -0.276     2.030    
    SLICE_X77Y149        FDCE (Remov_fdce_C_CLR)     -0.069     1.961    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.118ns (38.554%)  route 0.188ns (61.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.540     1.766    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X74Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.118     1.884 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         0.188     2.072    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X76Y149        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.812     2.305    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X76Y149        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.276     2.030    
    SLICE_X76Y149        FDCE (Remov_fdce_C_CLR)     -0.069     1.961    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.118ns (38.554%)  route 0.188ns (61.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.540     1.766    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X74Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.118     1.884 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         0.188     2.072    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X76Y149        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.812     2.305    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X76Y149        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[3]/C
                         clock pessimism             -0.276     2.030    
    SLICE_X76Y149        FDCE (Remov_fdce_C_CLR)     -0.069     1.961    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.118ns (38.554%)  route 0.188ns (61.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.540     1.766    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X74Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.118     1.884 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         0.188     2.072    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X76Y149        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.812     2.305    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X76Y149        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[4]/C
                         clock pessimism             -0.276     2.030    
    SLICE_X76Y149        FDCE (Remov_fdce_C_CLR)     -0.069     1.961    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.118ns (38.554%)  route 0.188ns (61.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.540     1.766    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X74Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.118     1.884 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         0.188     2.072    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X76Y149        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.812     2.305    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X76Y149        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[5]/C
                         clock pessimism             -0.276     2.030    
    SLICE_X76Y149        FDCE (Remov_fdce_C_CLR)     -0.069     1.961    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.118ns (34.576%)  route 0.223ns (65.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.540     1.766    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X74Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.118     1.884 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         0.223     2.107    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X76Y148        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.812     2.305    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X76Y148        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.276     2.030    
    SLICE_X76Y148        FDCE (Remov_fdce_C_CLR)     -0.069     1.961    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.118ns (34.576%)  route 0.223ns (65.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.717     1.200    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.604     1.830    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.204     0.626 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.200    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.226 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.540     1.766    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X74Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.118     1.884 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         0.223     2.107    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X76Y148        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E18                                               0.000     0.000 r  iob_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/iob_sys_clk
    E18                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  u_clock_module/u0_ibufg_sys_clk/O
                         net (fo=1, routed)           0.784     1.463    u_clock_module/sys_clk_i
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u0_bufg/O
                         net (fo=430, routed)         0.814     2.307    u_clock_module/u_clk_wiz_sysclk/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.481     0.826 r  u_clock_module/u_clk_wiz_sysclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.463    u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.493 r  u_clock_module/u_clk_wiz_sysclk/inst/clkout2_buf/O
                         net (fo=28813, routed)       0.812     2.305    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X76Y148        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/C
                         clock pessimism             -0.276     2.030    
    SLICE_X76Y148        FDCE (Remov_fdce_C_CLR)     -0.069     1.961    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.467ns (11.484%)  route 3.600ns (88.516%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 37.305 - 33.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.439     3.439    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.559 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.654     5.213    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y149        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.308     5.521 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.411     6.933    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.053     6.986 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.677     7.663    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y150        LUT4 (Prop_lut4_I3_O)        0.053     7.716 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.004     8.720    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X60Y150        LUT1 (Prop_lut1_I0_O)        0.053     8.773 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.507     9.280    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X64Y150        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.916    35.916    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.029 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.276    37.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.540    37.845    
                         clock uncertainty           -0.035    37.810    
    SLICE_X64Y150        FDCE (Recov_fdce_C_CLR)     -0.255    37.555    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.555    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                 28.275    

Slack (MET) :             28.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.467ns (11.484%)  route 3.600ns (88.516%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 37.305 - 33.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.439     3.439    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.559 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.654     5.213    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y149        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.308     5.521 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.411     6.933    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.053     6.986 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.677     7.663    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y150        LUT4 (Prop_lut4_I3_O)        0.053     7.716 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.004     8.720    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X60Y150        LUT1 (Prop_lut1_I0_O)        0.053     8.773 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.507     9.280    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X64Y150        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.916    35.916    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.029 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.276    37.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.540    37.845    
                         clock uncertainty           -0.035    37.810    
    SLICE_X64Y150        FDCE (Recov_fdce_C_CLR)     -0.255    37.555    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.555    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                 28.275    

Slack (MET) :             28.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.467ns (11.484%)  route 3.600ns (88.516%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 37.305 - 33.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.439     3.439    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.559 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.654     5.213    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y149        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.308     5.521 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.411     6.933    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.053     6.986 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.677     7.663    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y150        LUT4 (Prop_lut4_I3_O)        0.053     7.716 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.004     8.720    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X60Y150        LUT1 (Prop_lut1_I0_O)        0.053     8.773 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.507     9.280    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X64Y150        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.916    35.916    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.029 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.276    37.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.540    37.845    
                         clock uncertainty           -0.035    37.810    
    SLICE_X64Y150        FDCE (Recov_fdce_C_CLR)     -0.255    37.555    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.555    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                 28.275    

Slack (MET) :             28.410ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.467ns (11.118%)  route 3.733ns (88.882%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 37.500 - 33.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.439     3.439    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.559 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.654     5.213    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y149        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.308     5.521 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.411     6.933    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.053     6.986 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.677     7.663    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y150        LUT4 (Prop_lut4_I3_O)        0.053     7.716 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.004     8.720    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X60Y150        LUT1 (Prop_lut1_I0_O)        0.053     8.773 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.641     9.414    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X60Y148        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.916    35.916    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.029 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.471    37.500    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y148        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.614    38.114    
                         clock uncertainty           -0.035    38.079    
    SLICE_X60Y148        FDCE (Recov_fdce_C_CLR)     -0.255    37.824    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 28.410    

Slack (MET) :             28.410ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.467ns (11.118%)  route 3.733ns (88.882%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 37.500 - 33.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.439     3.439    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.559 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.654     5.213    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y149        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.308     5.521 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.411     6.933    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.053     6.986 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.677     7.663    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y150        LUT4 (Prop_lut4_I3_O)        0.053     7.716 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.004     8.720    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X60Y150        LUT1 (Prop_lut1_I0_O)        0.053     8.773 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.641     9.414    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X60Y148        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.916    35.916    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.029 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.471    37.500    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y148        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.614    38.114    
                         clock uncertainty           -0.035    38.079    
    SLICE_X60Y148        FDCE (Recov_fdce_C_CLR)     -0.255    37.824    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 28.410    

Slack (MET) :             28.410ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.467ns (11.118%)  route 3.733ns (88.882%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 37.500 - 33.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.439     3.439    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.559 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.654     5.213    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y149        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.308     5.521 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.411     6.933    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.053     6.986 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.677     7.663    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y150        LUT4 (Prop_lut4_I3_O)        0.053     7.716 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.004     8.720    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X60Y150        LUT1 (Prop_lut1_I0_O)        0.053     8.773 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.641     9.414    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X60Y148        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.916    35.916    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.029 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.471    37.500    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y148        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.614    38.114    
                         clock uncertainty           -0.035    38.079    
    SLICE_X60Y148        FDCE (Recov_fdce_C_CLR)     -0.255    37.824    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 28.410    

Slack (MET) :             28.410ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.467ns (11.118%)  route 3.733ns (88.882%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 37.500 - 33.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.439     3.439    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.559 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.654     5.213    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y149        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.308     5.521 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.411     6.933    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.053     6.986 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.677     7.663    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y150        LUT4 (Prop_lut4_I3_O)        0.053     7.716 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.004     8.720    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X60Y150        LUT1 (Prop_lut1_I0_O)        0.053     8.773 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.641     9.414    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X60Y148        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.916    35.916    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.029 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.471    37.500    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y148        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.614    38.114    
                         clock uncertainty           -0.035    38.079    
    SLICE_X60Y148        FDCE (Recov_fdce_C_CLR)     -0.255    37.824    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 28.410    

Slack (MET) :             28.410ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.467ns (11.118%)  route 3.733ns (88.882%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 37.500 - 33.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.439     3.439    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.559 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.654     5.213    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y149        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.308     5.521 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.411     6.933    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.053     6.986 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.677     7.663    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y150        LUT4 (Prop_lut4_I3_O)        0.053     7.716 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.004     8.720    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X60Y150        LUT1 (Prop_lut1_I0_O)        0.053     8.773 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.641     9.414    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X60Y148        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.916    35.916    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.029 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.471    37.500    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y148        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.614    38.114    
                         clock uncertainty           -0.035    38.079    
    SLICE_X60Y148        FDCE (Recov_fdce_C_CLR)     -0.255    37.824    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 28.410    

Slack (MET) :             28.410ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.467ns (11.118%)  route 3.733ns (88.882%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 37.500 - 33.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.439     3.439    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.559 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.654     5.213    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y149        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.308     5.521 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.411     6.933    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.053     6.986 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.677     7.663    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y150        LUT4 (Prop_lut4_I3_O)        0.053     7.716 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.004     8.720    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X60Y150        LUT1 (Prop_lut1_I0_O)        0.053     8.773 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.641     9.414    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X60Y148        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.916    35.916    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.029 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.471    37.500    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y148        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.614    38.114    
                         clock uncertainty           -0.035    38.079    
    SLICE_X60Y148        FDCE (Recov_fdce_C_CLR)     -0.255    37.824    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 28.410    

Slack (MET) :             28.410ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.467ns (11.118%)  route 3.733ns (88.882%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 37.500 - 33.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.439     3.439    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.559 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.654     5.213    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y149        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.308     5.521 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.411     6.933    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.053     6.986 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.677     7.663    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y150        LUT4 (Prop_lut4_I3_O)        0.053     7.716 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.004     8.720    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X60Y150        LUT1 (Prop_lut1_I0_O)        0.053     8.773 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.641     9.414    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X60Y148        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.916    35.916    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    36.029 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         1.471    37.500    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y148        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.614    38.114    
                         clock uncertainty           -0.035    38.079    
    SLICE_X60Y148        FDCE (Recov_fdce_C_CLR)     -0.255    37.824    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 28.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.019%)  route 0.108ns (51.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.590     1.590    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.616 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.543     2.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X59Y155        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y155        FDPE (Prop_fdpe_C_Q)         0.100     2.259 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     2.368    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X58Y154        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.862     1.862    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.892 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.742     2.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X58Y154        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.461     2.173    
    SLICE_X58Y154        FDCE (Remov_fdce_C_CLR)     -0.050     2.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.019%)  route 0.108ns (51.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.590     1.590    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.616 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.543     2.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X59Y155        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y155        FDPE (Prop_fdpe_C_Q)         0.100     2.259 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     2.368    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X58Y154        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.862     1.862    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.892 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.742     2.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X58Y154        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.461     2.173    
    SLICE_X58Y154        FDCE (Remov_fdce_C_CLR)     -0.050     2.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.019%)  route 0.108ns (51.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.590     1.590    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.616 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.543     2.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X59Y155        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y155        FDPE (Prop_fdpe_C_Q)         0.100     2.259 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     2.368    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X58Y154        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.862     1.862    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.892 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.742     2.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X58Y154        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.461     2.173    
    SLICE_X58Y154        FDCE (Remov_fdce_C_CLR)     -0.050     2.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.019%)  route 0.108ns (51.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.590     1.590    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.616 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.543     2.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X59Y155        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y155        FDPE (Prop_fdpe_C_Q)         0.100     2.259 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     2.368    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X58Y154        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.862     1.862    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.892 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.742     2.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X58Y154        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.461     2.173    
    SLICE_X58Y154        FDCE (Remov_fdce_C_CLR)     -0.050     2.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.019%)  route 0.108ns (51.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.590     1.590    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.616 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.543     2.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X59Y155        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y155        FDPE (Prop_fdpe_C_Q)         0.100     2.259 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     2.368    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X58Y154        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.862     1.862    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.892 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.742     2.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X58Y154        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.461     2.173    
    SLICE_X58Y154        FDCE (Remov_fdce_C_CLR)     -0.050     2.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.019%)  route 0.108ns (51.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.590     1.590    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.616 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.543     2.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X59Y155        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y155        FDPE (Prop_fdpe_C_Q)         0.100     2.259 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     2.368    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X58Y154        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.862     1.862    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.892 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.742     2.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X58Y154        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.461     2.173    
    SLICE_X58Y154        FDCE (Remov_fdce_C_CLR)     -0.050     2.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.287%)  route 0.161ns (61.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.590     1.590    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.616 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.543     2.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X59Y155        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y155        FDPE (Prop_fdpe_C_Q)         0.100     2.259 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.161     2.420    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X57Y154        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.862     1.862    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.892 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.742     2.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X57Y154        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.444     2.190    
    SLICE_X57Y154        FDCE (Remov_fdce_C_CLR)     -0.069     2.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.287%)  route 0.161ns (61.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.590     1.590    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.616 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.543     2.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X59Y155        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y155        FDPE (Prop_fdpe_C_Q)         0.100     2.259 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.161     2.420    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X57Y154        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.862     1.862    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.892 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.742     2.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X57Y154        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.444     2.190    
    SLICE_X57Y154        FDCE (Remov_fdce_C_CLR)     -0.069     2.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.287%)  route 0.161ns (61.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.590     1.590    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.616 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.543     2.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X59Y155        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y155        FDPE (Prop_fdpe_C_Q)         0.100     2.259 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.161     2.420    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X57Y154        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.862     1.862    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.892 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.742     2.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X57Y154        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.444     2.190    
    SLICE_X57Y154        FDCE (Remov_fdce_C_CLR)     -0.069     2.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.287%)  route 0.161ns (61.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.590     1.590    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.616 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.543     2.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X59Y155        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y155        FDPE (Prop_fdpe_C_Q)         0.100     2.259 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.161     2.420    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X57Y154        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.862     1.862    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.892 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=414, routed)         0.742     2.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X57Y154        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.444     2.190    
    SLICE_X57Y154        FDCE (Remov_fdce_C_CLR)     -0.069     2.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.299    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  glblclk
  To Clock:  glblclk

Setup :            0  Failing Endpoints,  Worst Slack        2.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d1_reg[5]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.269ns (3.492%)  route 7.435ns (96.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.533ns = ( 14.533 - 10.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.386     4.751    clk_user_bufg
    SLICE_X57Y159        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.269     5.020 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        7.435    12.454    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/rst_glb
    SLICE_X64Y260        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.395    14.533    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/clk_user_bufg
    SLICE_X64Y260        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d1_reg[5]/C
                         clock pessimism              0.226    14.760    
                         clock uncertainty           -0.035    14.724    
    SLICE_X64Y260        FDCE (Recov_fdce_C_CLR)     -0.255    14.469    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -12.454    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d2_reg[5]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.269ns (3.492%)  route 7.435ns (96.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.533ns = ( 14.533 - 10.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.386     4.751    clk_user_bufg
    SLICE_X57Y159        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.269     5.020 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        7.435    12.454    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/rst_glb
    SLICE_X64Y260        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.395    14.533    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/clk_user_bufg
    SLICE_X64Y260        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d2_reg[5]/C
                         clock pessimism              0.226    14.760    
                         clock uncertainty           -0.035    14.724    
    SLICE_X64Y260        FDCE (Recov_fdce_C_CLR)     -0.255    14.469    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -12.454    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d1_reg[14]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 0.269ns (3.496%)  route 7.426ns (96.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 14.531 - 10.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.386     4.751    clk_user_bufg
    SLICE_X57Y159        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.269     5.020 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        7.426    12.445    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/rst_glb
    SLICE_X64Y262        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.393    14.531    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/clk_user_bufg
    SLICE_X64Y262        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d1_reg[14]/C
                         clock pessimism              0.226    14.758    
                         clock uncertainty           -0.035    14.722    
    SLICE_X64Y262        FDCE (Recov_fdce_C_CLR)     -0.255    14.467    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d1_reg[14]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -12.445    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d1_reg[6]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 0.269ns (3.496%)  route 7.426ns (96.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 14.531 - 10.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.386     4.751    clk_user_bufg
    SLICE_X57Y159        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.269     5.020 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        7.426    12.445    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/rst_glb
    SLICE_X64Y262        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.393    14.531    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/clk_user_bufg
    SLICE_X64Y262        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d1_reg[6]/C
                         clock pessimism              0.226    14.758    
                         clock uncertainty           -0.035    14.722    
    SLICE_X64Y262        FDCE (Recov_fdce_C_CLR)     -0.255    14.467    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -12.445    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d2_reg[14]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 0.269ns (3.496%)  route 7.426ns (96.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 14.531 - 10.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.386     4.751    clk_user_bufg
    SLICE_X57Y159        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.269     5.020 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        7.426    12.445    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/rst_glb
    SLICE_X64Y262        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.393    14.531    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/clk_user_bufg
    SLICE_X64Y262        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d2_reg[14]/C
                         clock pessimism              0.226    14.758    
                         clock uncertainty           -0.035    14.722    
    SLICE_X64Y262        FDCE (Recov_fdce_C_CLR)     -0.255    14.467    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d2_reg[14]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -12.445    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d2_reg[6]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 0.269ns (3.496%)  route 7.426ns (96.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 14.531 - 10.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.386     4.751    clk_user_bufg
    SLICE_X57Y159        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.269     5.020 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        7.426    12.445    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/rst_glb
    SLICE_X64Y262        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.393    14.531    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/clk_user_bufg
    SLICE_X64Y262        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d2_reg[6]/C
                         clock pessimism              0.226    14.758    
                         clock uncertainty           -0.035    14.722    
    SLICE_X64Y262        FDCE (Recov_fdce_C_CLR)     -0.255    14.467    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -12.445    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d1_reg[3]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 0.269ns (3.518%)  route 7.378ns (96.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.532ns = ( 14.532 - 10.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.386     4.751    clk_user_bufg
    SLICE_X57Y159        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.269     5.020 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        7.378    12.397    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/rst_glb
    SLICE_X68Y259        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.394    14.532    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/clk_user_bufg
    SLICE_X68Y259        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d1_reg[3]/C
                         clock pessimism              0.226    14.759    
                         clock uncertainty           -0.035    14.723    
    SLICE_X68Y259        FDCE (Recov_fdce_C_CLR)     -0.255    14.468    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -12.397    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d2_reg[3]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 0.269ns (3.518%)  route 7.378ns (96.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.532ns = ( 14.532 - 10.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.386     4.751    clk_user_bufg
    SLICE_X57Y159        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.269     5.020 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        7.378    12.397    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/rst_glb
    SLICE_X68Y259        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.394    14.532    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/clk_user_bufg
    SLICE_X68Y259        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d2_reg[3]/C
                         clock pessimism              0.226    14.759    
                         clock uncertainty           -0.035    14.723    
    SLICE_X68Y259        FDCE (Recov_fdce_C_CLR)     -0.255    14.468    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -12.397    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_reg[10]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.636ns  (logic 0.269ns (3.523%)  route 7.367ns (96.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.534ns = ( 14.534 - 10.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.386     4.751    clk_user_bufg
    SLICE_X57Y159        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.269     5.020 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        7.367    12.386    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/rst_glb
    SLICE_X65Y257        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.396    14.534    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/clk_user_bufg
    SLICE_X65Y257        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_reg[10]/C
                         clock pessimism              0.226    14.761    
                         clock uncertainty           -0.035    14.725    
    SLICE_X65Y257        FDCE (Recov_fdce_C_CLR)     -0.255    14.470    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -12.386    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d1_reg[0]/CLR
                            (recovery check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (glblclk rise@10.000ns - glblclk rise@0.000ns)
  Data Path Delay:        7.600ns  (logic 0.269ns (3.539%)  route 7.331ns (96.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.533ns = ( 14.533 - 10.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     1.042     1.042 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.203     3.245    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.365 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.386     4.751    clk_user_bufg
    SLICE_X57Y159        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.269     5.020 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        7.331    12.351    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/rst_glb
    SLICE_X64Y259        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000    10.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.923    10.923 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           2.102    13.025    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.138 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       1.395    14.533    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/clk_user_bufg
    SLICE_X64Y259        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d1_reg[0]/C
                         clock pessimism              0.226    14.760    
                         clock uncertainty           -0.035    14.724    
    SLICE_X64Y259        FDCE (Recov_fdce_C_CLR)     -0.255    14.469    u_dds_for_7_series_iq/u_value_att_round[17].dac_value_att_round/value_multip_reg_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                  2.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_reg[0]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.247%)  route 0.137ns (57.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.542     1.862    clk_user_bufg
    SLICE_X57Y159        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.100     1.962 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.137     2.099    u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/rst_glb
    SLICE_X54Y159        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.741     2.216    u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/clk_user_bufg
    SLICE_X54Y159        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_reg[0]/C
                         clock pessimism             -0.339     1.876    
    SLICE_X54Y159        FDCE (Remov_fdce_C_CLR)     -0.050     1.826    u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_reg[10]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.247%)  route 0.137ns (57.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.542     1.862    clk_user_bufg
    SLICE_X57Y159        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.100     1.962 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.137     2.099    u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/rst_glb
    SLICE_X54Y159        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.741     2.216    u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/clk_user_bufg
    SLICE_X54Y159        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_reg[10]/C
                         clock pessimism             -0.339     1.876    
    SLICE_X54Y159        FDCE (Remov_fdce_C_CLR)     -0.050     1.826    u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_sum_reg[13]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.247%)  route 0.137ns (57.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.542     1.862    clk_user_bufg
    SLICE_X57Y159        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.100     1.962 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.137     2.099    u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/rst_glb
    SLICE_X54Y159        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_sum_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.741     2.216    u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/clk_user_bufg
    SLICE_X54Y159        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_sum_reg[13]/C
                         clock pessimism             -0.339     1.876    
    SLICE_X54Y159        FDCE (Remov_fdce_C_CLR)     -0.050     1.826    u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_sum_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_sum_reg[14]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.247%)  route 0.137ns (57.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.542     1.862    clk_user_bufg
    SLICE_X57Y159        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.100     1.962 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.137     2.099    u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/rst_glb
    SLICE_X54Y159        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_sum_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.741     2.216    u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/clk_user_bufg
    SLICE_X54Y159        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_sum_reg[14]/C
                         clock pessimism             -0.339     1.876    
    SLICE_X54Y159        FDCE (Remov_fdce_C_CLR)     -0.050     1.826    u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_sum_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_sum_reg[15]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.247%)  route 0.137ns (57.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.542     1.862    clk_user_bufg
    SLICE_X57Y159        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.100     1.962 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.137     2.099    u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/rst_glb
    SLICE_X54Y159        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_sum_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.741     2.216    u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/clk_user_bufg
    SLICE_X54Y159        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_sum_reg[15]/C
                         clock pessimism             -0.339     1.876    
    SLICE_X54Y159        FDCE (Remov_fdce_C_CLR)     -0.050     1.826    u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_sum_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[31].dac_value_att_round/value_out_sum_reg[13]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.100ns (33.615%)  route 0.197ns (66.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.542     1.862    clk_user_bufg
    SLICE_X57Y159        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.100     1.962 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.197     2.160    u_dds_for_7_series_iq/u_value_att_round[31].dac_value_att_round/rst_glb
    SLICE_X58Y158        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[31].dac_value_att_round/value_out_sum_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.741     2.216    u_dds_for_7_series_iq/u_value_att_round[31].dac_value_att_round/clk_user_bufg
    SLICE_X58Y158        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[31].dac_value_att_round/value_out_sum_reg[13]/C
                         clock pessimism             -0.322     1.893    
    SLICE_X58Y158        FDCE (Remov_fdce_C_CLR)     -0.050     1.843    u_dds_for_7_series_iq/u_value_att_round[31].dac_value_att_round/value_out_sum_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[31].dac_value_att_round/value_out_sum_reg[14]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.100ns (33.615%)  route 0.197ns (66.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.542     1.862    clk_user_bufg
    SLICE_X57Y159        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.100     1.962 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.197     2.160    u_dds_for_7_series_iq/u_value_att_round[31].dac_value_att_round/rst_glb
    SLICE_X58Y158        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[31].dac_value_att_round/value_out_sum_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.741     2.216    u_dds_for_7_series_iq/u_value_att_round[31].dac_value_att_round/clk_user_bufg
    SLICE_X58Y158        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[31].dac_value_att_round/value_out_sum_reg[14]/C
                         clock pessimism             -0.322     1.893    
    SLICE_X58Y158        FDCE (Remov_fdce_C_CLR)     -0.050     1.843    u_dds_for_7_series_iq/u_value_att_round[31].dac_value_att_round/value_out_sum_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[31].dac_value_att_round/value_out_sum_reg[15]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.100ns (33.615%)  route 0.197ns (66.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.542     1.862    clk_user_bufg
    SLICE_X57Y159        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.100     1.962 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.197     2.160    u_dds_for_7_series_iq/u_value_att_round[31].dac_value_att_round/rst_glb
    SLICE_X58Y158        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[31].dac_value_att_round/value_out_sum_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.741     2.216    u_dds_for_7_series_iq/u_value_att_round[31].dac_value_att_round/clk_user_bufg
    SLICE_X58Y158        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[31].dac_value_att_round/value_out_sum_reg[15]/C
                         clock pessimism             -0.322     1.893    
    SLICE_X58Y158        FDCE (Remov_fdce_C_CLR)     -0.050     1.843    u_dds_for_7_series_iq/u_value_att_round[31].dac_value_att_round/value_out_sum_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_reg[10]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.059%)  route 0.185ns (64.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.542     1.862    clk_user_bufg
    SLICE_X57Y159        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.100     1.962 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.185     2.148    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/rst_glb
    SLICE_X54Y158        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.741     2.216    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/clk_user_bufg
    SLICE_X54Y158        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_reg[10]/C
                         clock pessimism             -0.339     1.876    
    SLICE_X54Y158        FDCE (Remov_fdce_C_CLR)     -0.050     1.826    u_dds_for_7_series_iq/u_value_att_round[15].dac_value_att_round/value_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 rst_dds_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_sum_reg[10]/CLR
                            (removal check against rising-edge clock glblclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (glblclk rise@0.000ns - glblclk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.059%)  route 0.185ns (64.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.896     1.294    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.320 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.542     1.862    clk_user_bufg
    SLICE_X57Y159        FDCE                                         r  rst_dds_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.100     1.962 f  rst_dds_d2_reg/Q
                         net (fo=2598, routed)        0.185     2.148    u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/rst_glb
    SLICE_X54Y158        FDCE                                         f  u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_sum_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock glblclk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  iob_glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ad9172_inf/u_iob_module/iob_glblclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  u_ad9172_inf/u_iob_module/u0_ibufds/O
                         net (fo=1, routed)           0.965     1.445    u_ad9172_inf/u_iob_module/clk_glbl_ibuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.475 r  u_ad9172_inf/u_iob_module/u1_bufg/O
                         net (fo=24608, routed)       0.741     2.216    u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/clk_user_bufg
    SLICE_X54Y158        FDCE                                         r  u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_sum_reg[10]/C
                         clock pessimism             -0.339     1.876    
    SLICE_X54Y158        FDCE (Remov_fdce_C_CLR)     -0.050     1.826    u_dds_for_7_series_iq/u_value_att_round[30].dac_value_att_round/value_out_sum_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.321    





