library ieee ;
use ieee.std_logic_1164.all;


entity Master is
	port (
		clk, reset: in std_logic ;
		D0, D1, D2, D3, D4 : out std_logic_vector(3 downto 0)
	);
end entity;
	
	
architecture behave of Master is
	component ElevenBitCounter is
		port (
			clk: in std_logic ;
			reset: in std_logic ; 
			counter : out std_logic_vector( 10 downto 0)
		);
	end component;
