;redcode
;assert 1
	SPL 0, <-52
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 100, -10
	JMN 16, #1
	DJN -1, @-20
	SLT @600, @2
	SUB @1, 2
	CMP @121, 106
	SLT 1, 20
	SUB @121, 106
	SUB @121, 106
	SPL 96, #0
	CMP @1, 2
	SUB #0, -5
	MOV @15, 900
	SUB @121, 106
	SUB 300, 99
	SPL 74, #421
	SPL 74, #421
	SUB @15, 900
	SUB #-0, -905
	CMP @-13, 0
	ADD -207, <-120
	DAT #0, <-52
	SUB -207, <-120
	SLT @-13, 0
	JMN 0, #2
	JMN 0, #2
	SUB -207, <-120
	SUB 16, 1
	JMN 3, #521
	SLT @-13, 0
	SUB 1, 20
	JMZ 300, 90
	ADD 19, 26
	SLT 0, <-522
	SUB @1, 2
	ADD #130, 9
	JMZ <600, #2
	ADD 10, 9
	SUB -207, <-120
	SPL @500, <-52
	DAT #0, <2
	MOV -7, <-20
	SUB @-13, 0
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
