module imem (
	a,
	rd
);
	input wire [31:0] a;
	output wire [31:0] rd;
	reg [31:0] RAM [63:0];
	//initial $readmemh("memfile_example.mem", RAM);
	assign rd = RAM[a[31:2]];
	initial begin
	RAM[0] = 32'b11100000010011110000000000001111;
	RAM[1] = 32'b00000000010011110001000000001111;
	RAM[2] = 32'b00000000010011110001000000001111;
	RAM[3] = 32'b11100000010011110001000000001111;
	RAM[4] = 32'b11100000010011110001000000001111;
    RAM[5] = 32'b11101010111111111111111111000000;

    end

endmodule