options: Options {
    input: "/benchrun/m2s/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/stats.txt",
    output: "/benchrun/m2s/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/stats.csv",
}
Section: Some("Config.Device")
"Frequency":"1607"
"NumSM":"20"
Section: Some("Config.SM")
"NumWarpPools":"4"
"NumRegisters":"65536"
"MaxBlocksPerWarpPool":"4"
"MaxWarpsPerWarpPool":"32"
Section: Some("Config.FrontEnd")
"FetchLatency":"2"
"FetchBufferSize":"10"
"DispatchLatency":"2"
"DispatchWidth":"5"
"MaxInstDispatchedPerType":"2"
Section: Some("Config.SPU")
"NumSPULanes":"32"
"Width":"1"
"DispatchBufferSize":"2"
"ReadLatency":"1"
"ReadBufferSize":"1"
"ExecutionLatency":"1"
"ExecutionBufferSize":"1"
"WriteLatency":"1"
"WriteBufferSize":"1"
Section: Some("Config.DPU")
"NumSPULanes":"32"
"Width":"1"
"DispatchBufferSize":"2"
"ReadLatency":"15"
"ReadBufferSize":"15"
"ExecutionLatency":"15"
"ExecutionBufferSize":"15"
"WriteLatency":"12"
"WriteBufferSize":"12"
Section: Some("Config.SFU")
"NumSPULanes":"32"
"Width":"1"
"DispatchBufferSize":"2"
"ReadLatency":"1"
"ReadBufferSize":"1"
"ExecutionLatency":"1"
"ExecutionBufferSize":"1"
"WriteLatency":"1"
"WriteBufferSize":"1"
Section: Some("Config.IMU")
"NumSPULanes":"32"
"Width":"1"
"DispatchBufferSize":"2"
"ReadLatency":"1"
"ReadBufferSize":"1"
"ExecutionLatency":"1"
"ExecutionBufferSize":"1"
"WriteLatency":"1"
"WriteBufferSize":"1"
Section: Some("Config.BRU")
"NumSPULanes":"32"
"Width":"1"
"DispatchBufferSize":"2"
"ReadLatency":"5"
"ReadBufferSize":"5"
"ExecutionLatency":"5"
"ExecutionBufferSize":"5"
"WriteLatency":"5"
"WriteBufferSize":"5"
Section: Some("Config.LSU")
"Width":"1"
"DispatchBufferSize":"2"
"ReadLatency":"1"
"ReadBufferSize":"1"
"WriteLatency":"1"
"WriteBufferSize":"1"
Section: Some("Device")
"GridCount":"0"
"Instructions":"0"
"Cycles":"50628"
"instructionsPerCycle":"0"
Section: Some("SM 0")
"BlockCount":"4"
"SPU Instructions":"0"
"DPU Instructions":"24"
"SFU Instructions":"1888"
"IMU Instructions":"264"
"BRU Instructions":"328"
"LDS Instructions":"184"
"Cycles":"50628"
"InstructionsPerCycle":"0"
"RegistersReads":"0"
"RegistersWrites":"0"
Section: Some("SM 1")
"BlockCount":"4"
"SPU Instructions":"0"
"DPU Instructions":"24"
"SFU Instructions":"1888"
"IMU Instructions":"264"
"BRU Instructions":"328"
"LDS Instructions":"184"
"Cycles":"50628"
"InstructionsPerCycle":"0"
"RegistersReads":"0"
"RegistersWrites":"0"
Section: Some("SM 2")
"BlockCount":"4"
"SPU Instructions":"0"
"DPU Instructions":"24"
"SFU Instructions":"1888"
"IMU Instructions":"264"
"BRU Instructions":"328"
"LDS Instructions":"184"
"Cycles":"50628"
"InstructionsPerCycle":"0"
"RegistersReads":"0"
"RegistersWrites":"0"
Section: Some("SM 3")
"BlockCount":"4"
"SPU Instructions":"0"
"DPU Instructions":"24"
"SFU Instructions":"1888"
"IMU Instructions":"264"
"BRU Instructions":"328"
"LDS Instructions":"184"
"Cycles":"50628"
"InstructionsPerCycle":"0"
"RegistersReads":"0"
"RegistersWrites":"0"
Section: Some("SM 4")
"BlockCount":"3"
"SPU Instructions":"0"
"DPU Instructions":"0"
"SFU Instructions":"1336"
"IMU Instructions":"240"
"BRU Instructions":"248"
"LDS Instructions":"136"
"Cycles":"50628"
"InstructionsPerCycle":"0"
"RegistersReads":"0"
"RegistersWrites":"0"
Section: Some("SM 5")
"BlockCount":"3"
"SPU Instructions":"0"
"DPU Instructions":"0"
"SFU Instructions":"1336"
"IMU Instructions":"240"
"BRU Instructions":"248"
"LDS Instructions":"136"
"Cycles":"50628"
"InstructionsPerCycle":"0"
"RegistersReads":"0"
"RegistersWrites":"0"
Section: Some("SM 6")
"BlockCount":"3"
"SPU Instructions":"0"
"DPU Instructions":"0"
"SFU Instructions":"1336"
"IMU Instructions":"240"
"BRU Instructions":"248"
"LDS Instructions":"136"
"Cycles":"50628"
"InstructionsPerCycle":"0"
"RegistersReads":"0"
"RegistersWrites":"0"
Section: Some("SM 7")
"BlockCount":"3"
"SPU Instructions":"0"
"DPU Instructions":"0"
"SFU Instructions":"1336"
"IMU Instructions":"240"
"BRU Instructions":"248"
"LDS Instructions":"136"
"Cycles":"50628"
"InstructionsPerCycle":"0"
"RegistersReads":"0"
"RegistersWrites":"0"
Section: Some("SM 8")
"BlockCount":"3"
"SPU Instructions":"0"
"DPU Instructions":"0"
"SFU Instructions":"1536"
"IMU Instructions":"272"
"BRU Instructions":"368"
"LDS Instructions":"152"
"Cycles":"50628"
"InstructionsPerCycle":"0"
"RegistersReads":"0"
"RegistersWrites":"0"
Section: Some("SM 9")
"BlockCount":"3"
"SPU Instructions":"0"
"DPU Instructions":"0"
"SFU Instructions":"1536"
"IMU Instructions":"272"
"BRU Instructions":"368"
"LDS Instructions":"152"
"Cycles":"50628"
"InstructionsPerCycle":"0"
"RegistersReads":"0"
"RegistersWrites":"0"
Section: Some("SM 10")
"BlockCount":"3"
"SPU Instructions":"0"
"DPU Instructions":"0"
"SFU Instructions":"1536"
"IMU Instructions":"272"
"BRU Instructions":"368"
"LDS Instructions":"152"
"Cycles":"50628"
"InstructionsPerCycle":"0"
"RegistersReads":"0"
"RegistersWrites":"0"
Section: Some("SM 11")
"BlockCount":"3"
"SPU Instructions":"0"
"DPU Instructions":"0"
"SFU Instructions":"1536"
"IMU Instructions":"272"
"BRU Instructions":"368"
"LDS Instructions":"152"
"Cycles":"50628"
"InstructionsPerCycle":"0"
"RegistersReads":"0"
"RegistersWrites":"0"
Section: Some("SM 12")
"BlockCount":"3"
"SPU Instructions":"0"
"DPU Instructions":"0"
"SFU Instructions":"1552"
"IMU Instructions":"256"
"BRU Instructions":"368"
"LDS Instructions":"152"
"Cycles":"50628"
"InstructionsPerCycle":"0"
"RegistersReads":"0"
"RegistersWrites":"0"
Section: Some("SM 13")
"BlockCount":"3"
"SPU Instructions":"0"
"DPU Instructions":"0"
"SFU Instructions":"1552"
"IMU Instructions":"256"
"BRU Instructions":"368"
"LDS Instructions":"152"
"Cycles":"50628"
"InstructionsPerCycle":"0"
"RegistersReads":"0"
"RegistersWrites":"0"
Section: Some("SM 14")
"BlockCount":"3"
"SPU Instructions":"0"
"DPU Instructions":"0"
"SFU Instructions":"1552"
"IMU Instructions":"256"
"BRU Instructions":"368"
"LDS Instructions":"152"
"Cycles":"50628"
"InstructionsPerCycle":"0"
"RegistersReads":"0"
"RegistersWrites":"0"
Section: Some("SM 15")
"BlockCount":"3"
"SPU Instructions":"0"
"DPU Instructions":"0"
"SFU Instructions":"1552"
"IMU Instructions":"256"
"BRU Instructions":"368"
"LDS Instructions":"152"
"Cycles":"50628"
"InstructionsPerCycle":"0"
"RegistersReads":"0"
"RegistersWrites":"0"
Section: Some("SM 16")
"BlockCount":"3"
"SPU Instructions":"0"
"DPU Instructions":"24"
"SFU Instructions":"1640"
"IMU Instructions":"216"
"BRU Instructions":"272"
"LDS Instructions":"144"
"Cycles":"50628"
"InstructionsPerCycle":"0"
"RegistersReads":"0"
"RegistersWrites":"0"
Section: Some("SM 17")
"BlockCount":"3"
"SPU Instructions":"0"
"DPU Instructions":"24"
"SFU Instructions":"1640"
"IMU Instructions":"216"
"BRU Instructions":"272"
"LDS Instructions":"144"
"Cycles":"50628"
"InstructionsPerCycle":"0"
"RegistersReads":"0"
"RegistersWrites":"0"
Section: Some("SM 18")
"BlockCount":"3"
"SPU Instructions":"0"
"DPU Instructions":"24"
"SFU Instructions":"1640"
"IMU Instructions":"216"
"BRU Instructions":"272"
"LDS Instructions":"144"
"Cycles":"50628"
"InstructionsPerCycle":"0"
"RegistersReads":"0"
"RegistersWrites":"0"
Section: Some("SM 19")
"BlockCount":"3"
"SPU Instructions":"0"
"DPU Instructions":"24"
"SFU Instructions":"1640"
"IMU Instructions":"216"
"BRU Instructions":"272"
"LDS Instructions":"144"
"Cycles":"50628"
"InstructionsPerCycle":"0"
"RegistersReads":"0"
"RegistersWrites":"0"
stats: {
    (
        "SM 5",
        "BlockCount",
    ): 3.0,
    (
        "SM 18",
        "SPU Instructions",
    ): 0.0,
    (
        "Config.Device",
        "Frequency",
    ): 1607.0,
    (
        "Config.SPU",
        "ExecutionLatency",
    ): 1.0,
    (
        "SM 1",
        "BRU Instructions",
    ): 328.0,
    (
        "SM 0",
        "Cycles",
    ): 50628.0,
    (
        "SM 11",
        "SFU Instructions",
    ): 1536.0,
    (
        "SM 13",
        "SFU Instructions",
    ): 1552.0,
    (
        "SM 5",
        "InstructionsPerCycle",
    ): 0.0,
    (
        "SM 1",
        "DPU Instructions",
    ): 24.0,
    (
        "SM 13",
        "SPU Instructions",
    ): 0.0,
    (
        "SM 1",
        "SFU Instructions",
    ): 1888.0,
    (
        "SM 2",
        "RegistersWrites",
    ): 0.0,
    (
        "SM 6",
        "IMU Instructions",
    ): 240.0,
    (
        "SM 10",
        "BRU Instructions",
    ): 368.0,
    (
        "SM 16",
        "IMU Instructions",
    ): 216.0,
    (
        "SM 16",
        "RegistersReads",
    ): 0.0,
    (
        "SM 1",
        "BlockCount",
    ): 4.0,
    (
        "SM 6",
        "SFU Instructions",
    ): 1336.0,
    (
        "SM 2",
        "DPU Instructions",
    ): 24.0,
    (
        "SM 3",
        "BlockCount",
    ): 4.0,
    (
        "Config.LSU",
        "ReadLatency",
    ): 1.0,
    (
        "Config.SFU",
        "NumSPULanes",
    ): 32.0,
    (
        "Config.LSU",
        "WriteLatency",
    ): 1.0,
    (
        "Config.DPU",
        "DispatchBufferSize",
    ): 2.0,
    (
        "SM 14",
        "DPU Instructions",
    ): 0.0,
    (
        "Config.DPU",
        "NumSPULanes",
    ): 32.0,
    (
        "SM 8",
        "BRU Instructions",
    ): 368.0,
    (
        "SM 1",
        "RegistersWrites",
    ): 0.0,
    (
        "SM 7",
        "Cycles",
    ): 50628.0,
    (
        "SM 8",
        "LDS Instructions",
    ): 152.0,
    (
        "SM 12",
        "SPU Instructions",
    ): 0.0,
    (
        "SM 14",
        "InstructionsPerCycle",
    ): 0.0,
    (
        "SM 15",
        "BlockCount",
    ): 3.0,
    (
        "SM 16",
        "SFU Instructions",
    ): 1640.0,
    (
        "SM 19",
        "InstructionsPerCycle",
    ): 0.0,
    (
        "Device",
        "GridCount",
    ): 0.0,
    (
        "SM 17",
        "RegistersReads",
    ): 0.0,
    (
        "SM 3",
        "RegistersReads",
    ): 0.0,
    (
        "SM 13",
        "RegistersWrites",
    ): 0.0,
    (
        "SM 11",
        "Cycles",
    ): 50628.0,
    (
        "SM 14",
        "SPU Instructions",
    ): 0.0,
    (
        "Config.DPU",
        "WriteLatency",
    ): 12.0,
    (
        "SM 13",
        "Cycles",
    ): 50628.0,
    (
        "SM 17",
        "IMU Instructions",
    ): 216.0,
    (
        "SM 19",
        "RegistersReads",
    ): 0.0,
    (
        "SM 5",
        "BRU Instructions",
    ): 248.0,
    (
        "Config.SPU",
        "ExecutionBufferSize",
    ): 1.0,
    (
        "SM 4",
        "SFU Instructions",
    ): 1336.0,
    (
        "SM 13",
        "InstructionsPerCycle",
    ): 0.0,
    (
        "Config.BRU",
        "NumSPULanes",
    ): 32.0,
    (
        "SM 15",
        "Cycles",
    ): 50628.0,
    (
        "SM 3",
        "Cycles",
    ): 50628.0,
    (
        "SM 6",
        "InstructionsPerCycle",
    ): 0.0,
    (
        "SM 12",
        "Cycles",
    ): 50628.0,
    (
        "SM 15",
        "BRU Instructions",
    ): 368.0,
    (
        "SM 17",
        "InstructionsPerCycle",
    ): 0.0,
    (
        "SM 9",
        "RegistersReads",
    ): 0.0,
    (
        "Config.FrontEnd",
        "FetchBufferSize",
    ): 10.0,
    (
        "SM 2",
        "SFU Instructions",
    ): 1888.0,
    (
        "Config.BRU",
        "ReadLatency",
    ): 5.0,
    (
        "SM 4",
        "BlockCount",
    ): 3.0,
    (
        "SM 8",
        "RegistersWrites",
    ): 0.0,
    (
        "Config.SFU",
        "ReadBufferSize",
    ): 1.0,
    (
        "SM 10",
        "InstructionsPerCycle",
    ): 0.0,
    (
        "SM 0",
        "RegistersWrites",
    ): 0.0,
    (
        "Config.SFU",
        "DispatchBufferSize",
    ): 2.0,
    (
        "Config.SPU",
        "ReadBufferSize",
    ): 1.0,
    (
        "SM 4",
        "IMU Instructions",
    ): 240.0,
    (
        "SM 7",
        "InstructionsPerCycle",
    ): 0.0,
    (
        "SM 11",
        "BRU Instructions",
    ): 368.0,
    (
        "SM 18",
        "IMU Instructions",
    ): 216.0,
    (
        "Config.IMU",
        "DispatchBufferSize",
    ): 2.0,
    (
        "SM 16",
        "BRU Instructions",
    ): 272.0,
    (
        "SM 3",
        "LDS Instructions",
    ): 184.0,
    (
        "SM 8",
        "SPU Instructions",
    ): 0.0,
    (
        "SM 15",
        "InstructionsPerCycle",
    ): 0.0,
    (
        "Config.LSU",
        "Width",
    ): 1.0,
    (
        "SM 2",
        "BRU Instructions",
    ): 328.0,
    (
        "SM 15",
        "RegistersWrites",
    ): 0.0,
    (
        "SM 19",
        "SPU Instructions",
    ): 0.0,
    (
        "SM 0",
        "InstructionsPerCycle",
    ): 0.0,
    (
        "SM 12",
        "RegistersWrites",
    ): 0.0,
    (
        "Config.BRU",
        "WriteLatency",
    ): 5.0,
    (
        "Config.FrontEnd",
        "DispatchWidth",
    ): 5.0,
    (
        "SM 1",
        "Cycles",
    ): 50628.0,
    (
        "SM 12",
        "RegistersReads",
    ): 0.0,
    (
        "Config.BRU",
        "Width",
    ): 1.0,
    (
        "SM 10",
        "Cycles",
    ): 50628.0,
    (
        "SM 2",
        "BlockCount",
    ): 4.0,
    (
        "SM 4",
        "InstructionsPerCycle",
    ): 0.0,
    (
        "SM 4",
        "RegistersReads",
    ): 0.0,
    (
        "SM 8",
        "BlockCount",
    ): 3.0,
    (
        "SM 7",
        "BRU Instructions",
    ): 248.0,
    (
        "SM 5",
        "IMU Instructions",
    ): 240.0,
    (
        "SM 7",
        "BlockCount",
    ): 3.0,
    (
        "SM 8",
        "IMU Instructions",
    ): 272.0,
    (
        "SM 11",
        "SPU Instructions",
    ): 0.0,
    (
        "SM 16",
        "RegistersWrites",
    ): 0.0,
    (
        "SM 1",
        "IMU Instructions",
    ): 264.0,
    (
        "SM 6",
        "SPU Instructions",
    ): 0.0,
    (
        "SM 9",
        "BRU Instructions",
    ): 368.0,
    (
        "SM 12",
        "LDS Instructions",
    ): 152.0,
    (
        "SM 2",
        "InstructionsPerCycle",
    ): 0.0,
    (
        "SM 13",
        "IMU Instructions",
    ): 256.0,
    (
        "SM 18",
        "BRU Instructions",
    ): 272.0,
    (
        "Config.LSU",
        "DispatchBufferSize",
    ): 2.0,
    (
        "Config.SPU",
        "DispatchBufferSize",
    ): 2.0,
    (
        "Config.IMU",
        "WriteBufferSize",
    ): 1.0,
    (
        "SM 16",
        "SPU Instructions",
    ): 0.0,
    (
        "SM 9",
        "RegistersWrites",
    ): 0.0,
    (
        "Config.IMU",
        "ReadLatency",
    ): 1.0,
    (
        "SM 8",
        "InstructionsPerCycle",
    ): 0.0,
    (
        "SM 6",
        "BlockCount",
    ): 3.0,
    (
        "SM 3",
        "IMU Instructions",
    ): 264.0,
    (
        "SM 8",
        "SFU Instructions",
    ): 1536.0,
    (
        "Config.IMU",
        "WriteLatency",
    ): 1.0,
    (
        "Config.SFU",
        "ExecutionLatency",
    ): 1.0,
    (
        "Device",
        "Instructions",
    ): 0.0,
    (
        "SM 19",
        "SFU Instructions",
    ): 1640.0,
    (
        "SM 12",
        "BRU Instructions",
    ): 368.0,
    (
        "Config.FrontEnd",
        "DispatchLatency",
    ): 2.0,
    (
        "Config.IMU",
        "ExecutionLatency",
    ): 1.0,
    (
        "SM 10",
        "RegistersWrites",
    ): 0.0,
    (
        "Device",
        "Cycles",
    ): 50628.0,
    (
        "SM 3",
        "RegistersWrites",
    ): 0.0,
    (
        "SM 7",
        "RegistersReads",
    ): 0.0,
    (
        "SM 10",
        "SFU Instructions",
    ): 1536.0,
    (
        "SM 9",
        "IMU Instructions",
    ): 272.0,
    (
        "Config.LSU",
        "ReadBufferSize",
    ): 1.0,
    (
        "Config.SFU",
        "Width",
    ): 1.0,
    (
        "SM 10",
        "SPU Instructions",
    ): 0.0,
    (
        "SM 15",
        "IMU Instructions",
    ): 256.0,
    (
        "SM 0",
        "DPU Instructions",
    ): 24.0,
    (
        "SM 0",
        "RegistersReads",
    ): 0.0,
    (
        "SM 18",
        "SFU Instructions",
    ): 1640.0,
    (
        "Config.BRU",
        "WriteBufferSize",
    ): 5.0,
    (
        "SM 18",
        "RegistersWrites",
    ): 0.0,
    (
        "SM 0",
        "LDS Instructions",
    ): 184.0,
    (
        "SM 11",
        "LDS Instructions",
    ): 152.0,
    (
        "SM 19",
        "BlockCount",
    ): 3.0,
    (
        "SM 1",
        "RegistersReads",
    ): 0.0,
    (
        "SM 6",
        "LDS Instructions",
    ): 136.0,
    (
        "SM 5",
        "DPU Instructions",
    ): 0.0,
    (
        "SM 15",
        "LDS Instructions",
    ): 152.0,
    (
        "SM 8",
        "RegistersReads",
    ): 0.0,
    (
        "Device",
        "instructionsPerCycle",
    ): 0.0,
    (
        "SM 13",
        "BRU Instructions",
    ): 368.0,
    (
        "SM 16",
        "LDS Instructions",
    ): 144.0,
    (
        "SM 13",
        "DPU Instructions",
    ): 0.0,
    (
        "SM 19",
        "BRU Instructions",
    ): 272.0,
    (
        "Config.DPU",
        "ReadLatency",
    ): 15.0,
    (
        "SM 16",
        "InstructionsPerCycle",
    ): 0.0,
    (
        "SM 6",
        "RegistersReads",
    ): 0.0,
    (
        "SM 17",
        "LDS Instructions",
    ): 144.0,
    (
        "SM 4",
        "RegistersWrites",
    ): 0.0,
    (
        "SM 5",
        "LDS Instructions",
    ): 136.0,
    (
        "Config.SFU",
        "WriteLatency",
    ): 1.0,
    (
        "SM 14",
        "RegistersReads",
    ): 0.0,
    (
        "SM 2",
        "SPU Instructions",
    ): 0.0,
    (
        "SM 14",
        "BlockCount",
    ): 3.0,
    (
        "Config.DPU",
        "WriteBufferSize",
    ): 12.0,
    (
        "SM 18",
        "Cycles",
    ): 50628.0,
    (
        "SM 12",
        "BlockCount",
    ): 3.0,
    (
        "SM 17",
        "SPU Instructions",
    ): 0.0,
    (
        "SM 2",
        "Cycles",
    ): 50628.0,
    (
        "SM 7",
        "RegistersWrites",
    ): 0.0,
    (
        "SM 7",
        "SFU Instructions",
    ): 1336.0,
    (
        "SM 19",
        "RegistersWrites",
    ): 0.0,
    (
        "SM 1",
        "LDS Instructions",
    ): 184.0,
    (
        "SM 2",
        "LDS Instructions",
    ): 184.0,
    (
        "Config.DPU",
        "ReadBufferSize",
    ): 15.0,
    (
        "SM 4",
        "LDS Instructions",
    ): 136.0,
    (
        "SM 11",
        "RegistersReads",
    ): 0.0,
    (
        "SM 14",
        "LDS Instructions",
    ): 152.0,
    (
        "SM 4",
        "Cycles",
    ): 50628.0,
    (
        "SM 16",
        "DPU Instructions",
    ): 24.0,
    (
        "SM 11",
        "BlockCount",
    ): 3.0,
    (
        "SM 10",
        "DPU Instructions",
    ): 0.0,
    (
        "SM 17",
        "RegistersWrites",
    ): 0.0,
    (
        "Config.SM",
        "NumWarpPools",
    ): 4.0,
    (
        "SM 2",
        "IMU Instructions",
    ): 264.0,
    (
        "SM 14",
        "SFU Instructions",
    ): 1552.0,
    (
        "SM 0",
        "SFU Instructions",
    ): 1888.0,
    (
        "SM 5",
        "RegistersReads",
    ): 0.0,
    (
        "SM 19",
        "Cycles",
    ): 50628.0,
    (
        "Config.SPU",
        "Width",
    ): 1.0,
    (
        "SM 18",
        "LDS Instructions",
    ): 144.0,
    (
        "SM 3",
        "BRU Instructions",
    ): 328.0,
    (
        "Config.SPU",
        "NumSPULanes",
    ): 32.0,
    (
        "SM 12",
        "SFU Instructions",
    ): 1552.0,
    (
        "SM 17",
        "SFU Instructions",
    ): 1640.0,
    (
        "SM 13",
        "RegistersReads",
    ): 0.0,
    (
        "SM 6",
        "BRU Instructions",
    ): 248.0,
    (
        "SM 13",
        "LDS Instructions",
    ): 152.0,
    (
        "SM 1",
        "InstructionsPerCycle",
    ): 0.0,
    (
        "SM 5",
        "RegistersWrites",
    ): 0.0,
    (
        "Config.DPU",
        "ExecutionLatency",
    ): 15.0,
    (
        "SM 7",
        "SPU Instructions",
    ): 0.0,
    (
        "SM 7",
        "IMU Instructions",
    ): 240.0,
    (
        "SM 0",
        "SPU Instructions",
    ): 0.0,
    (
        "SM 10",
        "IMU Instructions",
    ): 272.0,
    (
        "SM 10",
        "LDS Instructions",
    ): 152.0,
    (
        "SM 11",
        "RegistersWrites",
    ): 0.0,
    (
        "SM 3",
        "SPU Instructions",
    ): 0.0,
    (
        "SM 19",
        "IMU Instructions",
    ): 216.0,
    (
        "Config.FrontEnd",
        "FetchLatency",
    ): 2.0,
    (
        "SM 15",
        "DPU Instructions",
    ): 0.0,
    (
        "SM 14",
        "RegistersWrites",
    ): 0.0,
    (
        "SM 7",
        "LDS Instructions",
    ): 136.0,
    (
        "SM 5",
        "SFU Instructions",
    ): 1336.0,
    (
        "SM 9",
        "DPU Instructions",
    ): 0.0,
    (
        "Config.BRU",
        "DispatchBufferSize",
    ): 2.0,
    (
        "SM 18",
        "DPU Instructions",
    ): 24.0,
    (
        "Config.IMU",
        "Width",
    ): 1.0,
    (
        "SM 0",
        "IMU Instructions",
    ): 264.0,
    (
        "Config.FrontEnd",
        "MaxInstDispatchedPerType",
    ): 2.0,
    (
        "Config.BRU",
        "ReadBufferSize",
    ): 5.0,
    (
        "SM 11",
        "DPU Instructions",
    ): 0.0,
    (
        "Config.IMU",
        "ReadBufferSize",
    ): 1.0,
    (
        "SM 9",
        "SPU Instructions",
    ): 0.0,
    (
        "Config.SM",
        "NumRegisters",
    ): 65536.0,
    (
        "SM 0",
        "BlockCount",
    ): 4.0,
    (
        "SM 9",
        "BlockCount",
    ): 3.0,
    (
        "SM 10",
        "BlockCount",
    ): 3.0,
    (
        "SM 14",
        "Cycles",
    ): 50628.0,
    (
        "Config.IMU",
        "ExecutionBufferSize",
    ): 1.0,
    (
        "SM 5",
        "SPU Instructions",
    ): 0.0,
    (
        "SM 16",
        "BlockCount",
    ): 3.0,
    (
        "SM 17",
        "DPU Instructions",
    ): 24.0,
    (
        "SM 18",
        "BlockCount",
    ): 3.0,
    (
        "Config.SFU",
        "ReadLatency",
    ): 1.0,
    (
        "SM 18",
        "RegistersReads",
    ): 0.0,
    (
        "SM 19",
        "LDS Instructions",
    ): 144.0,
    (
        "SM 19",
        "DPU Instructions",
    ): 24.0,
    (
        "SM 2",
        "RegistersReads",
    ): 0.0,
    (
        "SM 5",
        "Cycles",
    ): 50628.0,
    (
        "SM 15",
        "SFU Instructions",
    ): 1552.0,
    (
        "Config.SM",
        "MaxWarpsPerWarpPool",
    ): 32.0,
    (
        "SM 17",
        "BlockCount",
    ): 3.0,
    (
        "Config.SM",
        "MaxBlocksPerWarpPool",
    ): 4.0,
    (
        "Config.Device",
        "NumSM",
    ): 20.0,
    (
        "SM 12",
        "DPU Instructions",
    ): 0.0,
    (
        "SM 1",
        "SPU Instructions",
    ): 0.0,
    (
        "Config.SFU",
        "WriteBufferSize",
    ): 1.0,
    (
        "Config.BRU",
        "ExecutionLatency",
    ): 5.0,
    (
        "SM 17",
        "BRU Instructions",
    ): 272.0,
    (
        "SM 10",
        "RegistersReads",
    ): 0.0,
    (
        "SM 9",
        "LDS Instructions",
    ): 152.0,
    (
        "SM 4",
        "SPU Instructions",
    ): 0.0,
    (
        "SM 4",
        "DPU Instructions",
    ): 0.0,
    (
        "SM 4",
        "BRU Instructions",
    ): 248.0,
    (
        "SM 7",
        "DPU Instructions",
    ): 0.0,
    (
        "SM 17",
        "Cycles",
    ): 50628.0,
    (
        "SM 3",
        "DPU Instructions",
    ): 24.0,
    (
        "SM 14",
        "IMU Instructions",
    ): 256.0,
    (
        "SM 3",
        "SFU Instructions",
    ): 1888.0,
    (
        "SM 6",
        "RegistersWrites",
    ): 0.0,
    (
        "Config.LSU",
        "WriteBufferSize",
    ): 1.0,
    (
        "SM 11",
        "InstructionsPerCycle",
    ): 0.0,
    (
        "SM 12",
        "IMU Instructions",
    ): 256.0,
    (
        "SM 16",
        "Cycles",
    ): 50628.0,
    (
        "SM 9",
        "Cycles",
    ): 50628.0,
    (
        "SM 18",
        "InstructionsPerCycle",
    ): 0.0,
    (
        "SM 3",
        "InstructionsPerCycle",
    ): 0.0,
    (
        "SM 8",
        "Cycles",
    ): 50628.0,
    (
        "Config.SPU",
        "WriteLatency",
    ): 1.0,
    (
        "Config.DPU",
        "ExecutionBufferSize",
    ): 15.0,
    (
        "SM 12",
        "InstructionsPerCycle",
    ): 0.0,
    (
        "SM 15",
        "RegistersReads",
    ): 0.0,
    (
        "Config.IMU",
        "NumSPULanes",
    ): 32.0,
    (
        "SM 6",
        "Cycles",
    ): 50628.0,
    (
        "SM 11",
        "IMU Instructions",
    ): 272.0,
    (
        "Config.SPU",
        "ReadLatency",
    ): 1.0,
    (
        "SM 8",
        "DPU Instructions",
    ): 0.0,
    (
        "SM 15",
        "SPU Instructions",
    ): 0.0,
    (
        "SM 0",
        "BRU Instructions",
    ): 328.0,
    (
        "Config.SFU",
        "ExecutionBufferSize",
    ): 1.0,
    (
        "SM 6",
        "DPU Instructions",
    ): 0.0,
    (
        "SM 9",
        "SFU Instructions",
    ): 1536.0,
    (
        "SM 14",
        "BRU Instructions",
    ): 368.0,
    (
        "SM 13",
        "BlockCount",
    ): 3.0,
    (
        "Config.SPU",
        "WriteBufferSize",
    ): 1.0,
    (
        "SM 9",
        "InstructionsPerCycle",
    ): 0.0,
    (
        "Config.BRU",
        "ExecutionBufferSize",
    ): 5.0,
    (
        "Config.DPU",
        "Width",
    ): 1.0,
}
done after 9.601931ms
