
509_GROUP.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001e1e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000108  00800060  00001e1e  00001eb2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000013  00800168  00800168  00001fba  2**0
                  ALLOC
  3 .stab         0000294c  00000000  00000000  00001fbc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000016f2  00000000  00000000  00004908  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  00005ffa  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f6  00000000  00000000  0000619a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002393  00000000  00000000  00006390  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001374  00000000  00000000  00008723  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001238  00000000  00000000  00009a97  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000acd0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002ff  00000000  00000000  0000ae90  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000009de  00000000  00000000  0000b18f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000bb6d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 9e 08 	jmp	0x113c	; 0x113c <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b1 e0       	ldi	r27, 0x01	; 1
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	ab 37       	cpi	r26, 0x7B	; 123
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	11 e0       	ldi	r17, 0x01	; 1
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	ee e1       	ldi	r30, 0x1E	; 30
      78:	fe e1       	ldi	r31, 0x1E	; 30
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <main>
      8a:	0c 94 0d 0f 	jmp	0x1e1a	; 0x1e1a <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 83 04 	call	0x906	; 0x906 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 83 04 	call	0x906	; 0x906 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 d6 0e 	jmp	0x1dac	; 0x1dac <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 f2 0e 	jmp	0x1de4	; 0x1de4 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 e2 0e 	jmp	0x1dc4	; 0x1dc4 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 9f 05 	call	0xb3e	; 0xb3e <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 fe 0e 	jmp	0x1dfc	; 0x1dfc <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 e2 0e 	jmp	0x1dc4	; 0x1dc4 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 9f 05 	call	0xb3e	; 0xb3e <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 fe 0e 	jmp	0x1dfc	; 0x1dfc <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 d6 0e 	jmp	0x1dac	; 0x1dac <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 9f 05 	call	0xb3e	; 0xb3e <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 f2 0e 	jmp	0x1de4	; 0x1de4 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 de 0e 	jmp	0x1dbc	; 0x1dbc <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 9f 05 	call	0xb3e	; 0xb3e <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 fa 0e 	jmp	0x1df4	; 0x1df4 <__epilogue_restores__+0x10>

0000078a <__eqsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 e2 0e 	jmp	0x1dc4	; 0x1dc4 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__eqsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__eqsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__eqsf2+0x58>
     7e0:	81 e0       	ldi	r24, 0x01	; 1
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 fe 0e 	jmp	0x1dfc	; 0x1dfc <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 e2 0e 	jmp	0x1dc4	; 0x1dc4 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 fe 0e 	jmp	0x1dfc	; 0x1dfc <__epilogue_restores__+0x18>

0000084a <__floatsisf>:
     84a:	a8 e0       	ldi	r26, 0x08	; 8
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 df 0e 	jmp	0x1dbe	; 0x1dbe <__prologue_saves__+0x12>
     856:	9b 01       	movw	r18, r22
     858:	ac 01       	movw	r20, r24
     85a:	83 e0       	ldi	r24, 0x03	; 3
     85c:	89 83       	std	Y+1, r24	; 0x01
     85e:	da 01       	movw	r26, r20
     860:	c9 01       	movw	r24, r18
     862:	88 27       	eor	r24, r24
     864:	b7 fd       	sbrc	r27, 7
     866:	83 95       	inc	r24
     868:	99 27       	eor	r25, r25
     86a:	aa 27       	eor	r26, r26
     86c:	bb 27       	eor	r27, r27
     86e:	b8 2e       	mov	r11, r24
     870:	21 15       	cp	r18, r1
     872:	31 05       	cpc	r19, r1
     874:	41 05       	cpc	r20, r1
     876:	51 05       	cpc	r21, r1
     878:	19 f4       	brne	.+6      	; 0x880 <__stack+0x21>
     87a:	82 e0       	ldi	r24, 0x02	; 2
     87c:	89 83       	std	Y+1, r24	; 0x01
     87e:	3a c0       	rjmp	.+116    	; 0x8f4 <__stack+0x95>
     880:	88 23       	and	r24, r24
     882:	a9 f0       	breq	.+42     	; 0x8ae <__stack+0x4f>
     884:	20 30       	cpi	r18, 0x00	; 0
     886:	80 e0       	ldi	r24, 0x00	; 0
     888:	38 07       	cpc	r19, r24
     88a:	80 e0       	ldi	r24, 0x00	; 0
     88c:	48 07       	cpc	r20, r24
     88e:	80 e8       	ldi	r24, 0x80	; 128
     890:	58 07       	cpc	r21, r24
     892:	29 f4       	brne	.+10     	; 0x89e <__stack+0x3f>
     894:	60 e0       	ldi	r22, 0x00	; 0
     896:	70 e0       	ldi	r23, 0x00	; 0
     898:	80 e0       	ldi	r24, 0x00	; 0
     89a:	9f ec       	ldi	r25, 0xCF	; 207
     89c:	30 c0       	rjmp	.+96     	; 0x8fe <__stack+0x9f>
     89e:	ee 24       	eor	r14, r14
     8a0:	ff 24       	eor	r15, r15
     8a2:	87 01       	movw	r16, r14
     8a4:	e2 1a       	sub	r14, r18
     8a6:	f3 0a       	sbc	r15, r19
     8a8:	04 0b       	sbc	r16, r20
     8aa:	15 0b       	sbc	r17, r21
     8ac:	02 c0       	rjmp	.+4      	; 0x8b2 <__stack+0x53>
     8ae:	79 01       	movw	r14, r18
     8b0:	8a 01       	movw	r16, r20
     8b2:	8e e1       	ldi	r24, 0x1E	; 30
     8b4:	c8 2e       	mov	r12, r24
     8b6:	d1 2c       	mov	r13, r1
     8b8:	dc 82       	std	Y+4, r13	; 0x04
     8ba:	cb 82       	std	Y+3, r12	; 0x03
     8bc:	ed 82       	std	Y+5, r14	; 0x05
     8be:	fe 82       	std	Y+6, r15	; 0x06
     8c0:	0f 83       	std	Y+7, r16	; 0x07
     8c2:	18 87       	std	Y+8, r17	; 0x08
     8c4:	c8 01       	movw	r24, r16
     8c6:	b7 01       	movw	r22, r14
     8c8:	0e 94 50 05 	call	0xaa0	; 0xaa0 <__clzsi2>
     8cc:	01 97       	sbiw	r24, 0x01	; 1
     8ce:	18 16       	cp	r1, r24
     8d0:	19 06       	cpc	r1, r25
     8d2:	84 f4       	brge	.+32     	; 0x8f4 <__stack+0x95>
     8d4:	08 2e       	mov	r0, r24
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	ee 0c       	add	r14, r14
     8da:	ff 1c       	adc	r15, r15
     8dc:	00 1f       	adc	r16, r16
     8de:	11 1f       	adc	r17, r17
     8e0:	0a 94       	dec	r0
     8e2:	d2 f7       	brpl	.-12     	; 0x8d8 <__stack+0x79>
     8e4:	ed 82       	std	Y+5, r14	; 0x05
     8e6:	fe 82       	std	Y+6, r15	; 0x06
     8e8:	0f 83       	std	Y+7, r16	; 0x07
     8ea:	18 87       	std	Y+8, r17	; 0x08
     8ec:	c8 1a       	sub	r12, r24
     8ee:	d9 0a       	sbc	r13, r25
     8f0:	dc 82       	std	Y+4, r13	; 0x04
     8f2:	cb 82       	std	Y+3, r12	; 0x03
     8f4:	ba 82       	std	Y+2, r11	; 0x02
     8f6:	ce 01       	movw	r24, r28
     8f8:	01 96       	adiw	r24, 0x01	; 1
     8fa:	0e 94 9f 05 	call	0xb3e	; 0xb3e <__pack_f>
     8fe:	28 96       	adiw	r28, 0x08	; 8
     900:	e9 e0       	ldi	r30, 0x09	; 9
     902:	0c 94 fb 0e 	jmp	0x1df6	; 0x1df6 <__epilogue_restores__+0x12>

00000906 <__fixsfsi>:
     906:	ac e0       	ldi	r26, 0x0C	; 12
     908:	b0 e0       	ldi	r27, 0x00	; 0
     90a:	e9 e8       	ldi	r30, 0x89	; 137
     90c:	f4 e0       	ldi	r31, 0x04	; 4
     90e:	0c 94 e6 0e 	jmp	0x1dcc	; 0x1dcc <__prologue_saves__+0x20>
     912:	69 83       	std	Y+1, r22	; 0x01
     914:	7a 83       	std	Y+2, r23	; 0x02
     916:	8b 83       	std	Y+3, r24	; 0x03
     918:	9c 83       	std	Y+4, r25	; 0x04
     91a:	ce 01       	movw	r24, r28
     91c:	01 96       	adiw	r24, 0x01	; 1
     91e:	be 01       	movw	r22, r28
     920:	6b 5f       	subi	r22, 0xFB	; 251
     922:	7f 4f       	sbci	r23, 0xFF	; 255
     924:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     928:	8d 81       	ldd	r24, Y+5	; 0x05
     92a:	82 30       	cpi	r24, 0x02	; 2
     92c:	61 f1       	breq	.+88     	; 0x986 <__fixsfsi+0x80>
     92e:	82 30       	cpi	r24, 0x02	; 2
     930:	50 f1       	brcs	.+84     	; 0x986 <__fixsfsi+0x80>
     932:	84 30       	cpi	r24, 0x04	; 4
     934:	21 f4       	brne	.+8      	; 0x93e <__fixsfsi+0x38>
     936:	8e 81       	ldd	r24, Y+6	; 0x06
     938:	88 23       	and	r24, r24
     93a:	51 f1       	breq	.+84     	; 0x990 <__fixsfsi+0x8a>
     93c:	2e c0       	rjmp	.+92     	; 0x99a <__fixsfsi+0x94>
     93e:	2f 81       	ldd	r18, Y+7	; 0x07
     940:	38 85       	ldd	r19, Y+8	; 0x08
     942:	37 fd       	sbrc	r19, 7
     944:	20 c0       	rjmp	.+64     	; 0x986 <__fixsfsi+0x80>
     946:	6e 81       	ldd	r22, Y+6	; 0x06
     948:	2f 31       	cpi	r18, 0x1F	; 31
     94a:	31 05       	cpc	r19, r1
     94c:	1c f0       	brlt	.+6      	; 0x954 <__fixsfsi+0x4e>
     94e:	66 23       	and	r22, r22
     950:	f9 f0       	breq	.+62     	; 0x990 <__fixsfsi+0x8a>
     952:	23 c0       	rjmp	.+70     	; 0x99a <__fixsfsi+0x94>
     954:	8e e1       	ldi	r24, 0x1E	; 30
     956:	90 e0       	ldi	r25, 0x00	; 0
     958:	82 1b       	sub	r24, r18
     95a:	93 0b       	sbc	r25, r19
     95c:	29 85       	ldd	r18, Y+9	; 0x09
     95e:	3a 85       	ldd	r19, Y+10	; 0x0a
     960:	4b 85       	ldd	r20, Y+11	; 0x0b
     962:	5c 85       	ldd	r21, Y+12	; 0x0c
     964:	04 c0       	rjmp	.+8      	; 0x96e <__fixsfsi+0x68>
     966:	56 95       	lsr	r21
     968:	47 95       	ror	r20
     96a:	37 95       	ror	r19
     96c:	27 95       	ror	r18
     96e:	8a 95       	dec	r24
     970:	d2 f7       	brpl	.-12     	; 0x966 <__fixsfsi+0x60>
     972:	66 23       	and	r22, r22
     974:	b1 f0       	breq	.+44     	; 0x9a2 <__fixsfsi+0x9c>
     976:	50 95       	com	r21
     978:	40 95       	com	r20
     97a:	30 95       	com	r19
     97c:	21 95       	neg	r18
     97e:	3f 4f       	sbci	r19, 0xFF	; 255
     980:	4f 4f       	sbci	r20, 0xFF	; 255
     982:	5f 4f       	sbci	r21, 0xFF	; 255
     984:	0e c0       	rjmp	.+28     	; 0x9a2 <__fixsfsi+0x9c>
     986:	20 e0       	ldi	r18, 0x00	; 0
     988:	30 e0       	ldi	r19, 0x00	; 0
     98a:	40 e0       	ldi	r20, 0x00	; 0
     98c:	50 e0       	ldi	r21, 0x00	; 0
     98e:	09 c0       	rjmp	.+18     	; 0x9a2 <__fixsfsi+0x9c>
     990:	2f ef       	ldi	r18, 0xFF	; 255
     992:	3f ef       	ldi	r19, 0xFF	; 255
     994:	4f ef       	ldi	r20, 0xFF	; 255
     996:	5f e7       	ldi	r21, 0x7F	; 127
     998:	04 c0       	rjmp	.+8      	; 0x9a2 <__fixsfsi+0x9c>
     99a:	20 e0       	ldi	r18, 0x00	; 0
     99c:	30 e0       	ldi	r19, 0x00	; 0
     99e:	40 e0       	ldi	r20, 0x00	; 0
     9a0:	50 e8       	ldi	r21, 0x80	; 128
     9a2:	b9 01       	movw	r22, r18
     9a4:	ca 01       	movw	r24, r20
     9a6:	2c 96       	adiw	r28, 0x0c	; 12
     9a8:	e2 e0       	ldi	r30, 0x02	; 2
     9aa:	0c 94 02 0f 	jmp	0x1e04	; 0x1e04 <__epilogue_restores__+0x20>

000009ae <__floatunsisf>:
     9ae:	a8 e0       	ldi	r26, 0x08	; 8
     9b0:	b0 e0       	ldi	r27, 0x00	; 0
     9b2:	ed ed       	ldi	r30, 0xDD	; 221
     9b4:	f4 e0       	ldi	r31, 0x04	; 4
     9b6:	0c 94 de 0e 	jmp	0x1dbc	; 0x1dbc <__prologue_saves__+0x10>
     9ba:	7b 01       	movw	r14, r22
     9bc:	8c 01       	movw	r16, r24
     9be:	61 15       	cp	r22, r1
     9c0:	71 05       	cpc	r23, r1
     9c2:	81 05       	cpc	r24, r1
     9c4:	91 05       	cpc	r25, r1
     9c6:	19 f4       	brne	.+6      	; 0x9ce <__floatunsisf+0x20>
     9c8:	82 e0       	ldi	r24, 0x02	; 2
     9ca:	89 83       	std	Y+1, r24	; 0x01
     9cc:	60 c0       	rjmp	.+192    	; 0xa8e <__floatunsisf+0xe0>
     9ce:	83 e0       	ldi	r24, 0x03	; 3
     9d0:	89 83       	std	Y+1, r24	; 0x01
     9d2:	8e e1       	ldi	r24, 0x1E	; 30
     9d4:	c8 2e       	mov	r12, r24
     9d6:	d1 2c       	mov	r13, r1
     9d8:	dc 82       	std	Y+4, r13	; 0x04
     9da:	cb 82       	std	Y+3, r12	; 0x03
     9dc:	ed 82       	std	Y+5, r14	; 0x05
     9de:	fe 82       	std	Y+6, r15	; 0x06
     9e0:	0f 83       	std	Y+7, r16	; 0x07
     9e2:	18 87       	std	Y+8, r17	; 0x08
     9e4:	c8 01       	movw	r24, r16
     9e6:	b7 01       	movw	r22, r14
     9e8:	0e 94 50 05 	call	0xaa0	; 0xaa0 <__clzsi2>
     9ec:	fc 01       	movw	r30, r24
     9ee:	31 97       	sbiw	r30, 0x01	; 1
     9f0:	f7 ff       	sbrs	r31, 7
     9f2:	3b c0       	rjmp	.+118    	; 0xa6a <__floatunsisf+0xbc>
     9f4:	22 27       	eor	r18, r18
     9f6:	33 27       	eor	r19, r19
     9f8:	2e 1b       	sub	r18, r30
     9fa:	3f 0b       	sbc	r19, r31
     9fc:	57 01       	movw	r10, r14
     9fe:	68 01       	movw	r12, r16
     a00:	02 2e       	mov	r0, r18
     a02:	04 c0       	rjmp	.+8      	; 0xa0c <__floatunsisf+0x5e>
     a04:	d6 94       	lsr	r13
     a06:	c7 94       	ror	r12
     a08:	b7 94       	ror	r11
     a0a:	a7 94       	ror	r10
     a0c:	0a 94       	dec	r0
     a0e:	d2 f7       	brpl	.-12     	; 0xa04 <__floatunsisf+0x56>
     a10:	40 e0       	ldi	r20, 0x00	; 0
     a12:	50 e0       	ldi	r21, 0x00	; 0
     a14:	60 e0       	ldi	r22, 0x00	; 0
     a16:	70 e0       	ldi	r23, 0x00	; 0
     a18:	81 e0       	ldi	r24, 0x01	; 1
     a1a:	90 e0       	ldi	r25, 0x00	; 0
     a1c:	a0 e0       	ldi	r26, 0x00	; 0
     a1e:	b0 e0       	ldi	r27, 0x00	; 0
     a20:	04 c0       	rjmp	.+8      	; 0xa2a <__floatunsisf+0x7c>
     a22:	88 0f       	add	r24, r24
     a24:	99 1f       	adc	r25, r25
     a26:	aa 1f       	adc	r26, r26
     a28:	bb 1f       	adc	r27, r27
     a2a:	2a 95       	dec	r18
     a2c:	d2 f7       	brpl	.-12     	; 0xa22 <__floatunsisf+0x74>
     a2e:	01 97       	sbiw	r24, 0x01	; 1
     a30:	a1 09       	sbc	r26, r1
     a32:	b1 09       	sbc	r27, r1
     a34:	8e 21       	and	r24, r14
     a36:	9f 21       	and	r25, r15
     a38:	a0 23       	and	r26, r16
     a3a:	b1 23       	and	r27, r17
     a3c:	00 97       	sbiw	r24, 0x00	; 0
     a3e:	a1 05       	cpc	r26, r1
     a40:	b1 05       	cpc	r27, r1
     a42:	21 f0       	breq	.+8      	; 0xa4c <__floatunsisf+0x9e>
     a44:	41 e0       	ldi	r20, 0x01	; 1
     a46:	50 e0       	ldi	r21, 0x00	; 0
     a48:	60 e0       	ldi	r22, 0x00	; 0
     a4a:	70 e0       	ldi	r23, 0x00	; 0
     a4c:	4a 29       	or	r20, r10
     a4e:	5b 29       	or	r21, r11
     a50:	6c 29       	or	r22, r12
     a52:	7d 29       	or	r23, r13
     a54:	4d 83       	std	Y+5, r20	; 0x05
     a56:	5e 83       	std	Y+6, r21	; 0x06
     a58:	6f 83       	std	Y+7, r22	; 0x07
     a5a:	78 87       	std	Y+8, r23	; 0x08
     a5c:	8e e1       	ldi	r24, 0x1E	; 30
     a5e:	90 e0       	ldi	r25, 0x00	; 0
     a60:	8e 1b       	sub	r24, r30
     a62:	9f 0b       	sbc	r25, r31
     a64:	9c 83       	std	Y+4, r25	; 0x04
     a66:	8b 83       	std	Y+3, r24	; 0x03
     a68:	12 c0       	rjmp	.+36     	; 0xa8e <__floatunsisf+0xe0>
     a6a:	30 97       	sbiw	r30, 0x00	; 0
     a6c:	81 f0       	breq	.+32     	; 0xa8e <__floatunsisf+0xe0>
     a6e:	0e 2e       	mov	r0, r30
     a70:	04 c0       	rjmp	.+8      	; 0xa7a <__floatunsisf+0xcc>
     a72:	ee 0c       	add	r14, r14
     a74:	ff 1c       	adc	r15, r15
     a76:	00 1f       	adc	r16, r16
     a78:	11 1f       	adc	r17, r17
     a7a:	0a 94       	dec	r0
     a7c:	d2 f7       	brpl	.-12     	; 0xa72 <__floatunsisf+0xc4>
     a7e:	ed 82       	std	Y+5, r14	; 0x05
     a80:	fe 82       	std	Y+6, r15	; 0x06
     a82:	0f 83       	std	Y+7, r16	; 0x07
     a84:	18 87       	std	Y+8, r17	; 0x08
     a86:	ce 1a       	sub	r12, r30
     a88:	df 0a       	sbc	r13, r31
     a8a:	dc 82       	std	Y+4, r13	; 0x04
     a8c:	cb 82       	std	Y+3, r12	; 0x03
     a8e:	1a 82       	std	Y+2, r1	; 0x02
     a90:	ce 01       	movw	r24, r28
     a92:	01 96       	adiw	r24, 0x01	; 1
     a94:	0e 94 9f 05 	call	0xb3e	; 0xb3e <__pack_f>
     a98:	28 96       	adiw	r28, 0x08	; 8
     a9a:	ea e0       	ldi	r30, 0x0A	; 10
     a9c:	0c 94 fa 0e 	jmp	0x1df4	; 0x1df4 <__epilogue_restores__+0x10>

00000aa0 <__clzsi2>:
     aa0:	ef 92       	push	r14
     aa2:	ff 92       	push	r15
     aa4:	0f 93       	push	r16
     aa6:	1f 93       	push	r17
     aa8:	7b 01       	movw	r14, r22
     aaa:	8c 01       	movw	r16, r24
     aac:	80 e0       	ldi	r24, 0x00	; 0
     aae:	e8 16       	cp	r14, r24
     ab0:	80 e0       	ldi	r24, 0x00	; 0
     ab2:	f8 06       	cpc	r15, r24
     ab4:	81 e0       	ldi	r24, 0x01	; 1
     ab6:	08 07       	cpc	r16, r24
     ab8:	80 e0       	ldi	r24, 0x00	; 0
     aba:	18 07       	cpc	r17, r24
     abc:	88 f4       	brcc	.+34     	; 0xae0 <__clzsi2+0x40>
     abe:	8f ef       	ldi	r24, 0xFF	; 255
     ac0:	e8 16       	cp	r14, r24
     ac2:	f1 04       	cpc	r15, r1
     ac4:	01 05       	cpc	r16, r1
     ac6:	11 05       	cpc	r17, r1
     ac8:	31 f0       	breq	.+12     	; 0xad6 <__clzsi2+0x36>
     aca:	28 f0       	brcs	.+10     	; 0xad6 <__clzsi2+0x36>
     acc:	88 e0       	ldi	r24, 0x08	; 8
     ace:	90 e0       	ldi	r25, 0x00	; 0
     ad0:	a0 e0       	ldi	r26, 0x00	; 0
     ad2:	b0 e0       	ldi	r27, 0x00	; 0
     ad4:	17 c0       	rjmp	.+46     	; 0xb04 <__clzsi2+0x64>
     ad6:	80 e0       	ldi	r24, 0x00	; 0
     ad8:	90 e0       	ldi	r25, 0x00	; 0
     ada:	a0 e0       	ldi	r26, 0x00	; 0
     adc:	b0 e0       	ldi	r27, 0x00	; 0
     ade:	12 c0       	rjmp	.+36     	; 0xb04 <__clzsi2+0x64>
     ae0:	80 e0       	ldi	r24, 0x00	; 0
     ae2:	e8 16       	cp	r14, r24
     ae4:	80 e0       	ldi	r24, 0x00	; 0
     ae6:	f8 06       	cpc	r15, r24
     ae8:	80 e0       	ldi	r24, 0x00	; 0
     aea:	08 07       	cpc	r16, r24
     aec:	81 e0       	ldi	r24, 0x01	; 1
     aee:	18 07       	cpc	r17, r24
     af0:	28 f0       	brcs	.+10     	; 0xafc <__clzsi2+0x5c>
     af2:	88 e1       	ldi	r24, 0x18	; 24
     af4:	90 e0       	ldi	r25, 0x00	; 0
     af6:	a0 e0       	ldi	r26, 0x00	; 0
     af8:	b0 e0       	ldi	r27, 0x00	; 0
     afa:	04 c0       	rjmp	.+8      	; 0xb04 <__clzsi2+0x64>
     afc:	80 e1       	ldi	r24, 0x10	; 16
     afe:	90 e0       	ldi	r25, 0x00	; 0
     b00:	a0 e0       	ldi	r26, 0x00	; 0
     b02:	b0 e0       	ldi	r27, 0x00	; 0
     b04:	20 e2       	ldi	r18, 0x20	; 32
     b06:	30 e0       	ldi	r19, 0x00	; 0
     b08:	40 e0       	ldi	r20, 0x00	; 0
     b0a:	50 e0       	ldi	r21, 0x00	; 0
     b0c:	28 1b       	sub	r18, r24
     b0e:	39 0b       	sbc	r19, r25
     b10:	4a 0b       	sbc	r20, r26
     b12:	5b 0b       	sbc	r21, r27
     b14:	04 c0       	rjmp	.+8      	; 0xb1e <__clzsi2+0x7e>
     b16:	16 95       	lsr	r17
     b18:	07 95       	ror	r16
     b1a:	f7 94       	ror	r15
     b1c:	e7 94       	ror	r14
     b1e:	8a 95       	dec	r24
     b20:	d2 f7       	brpl	.-12     	; 0xb16 <__clzsi2+0x76>
     b22:	f7 01       	movw	r30, r14
     b24:	e8 59       	subi	r30, 0x98	; 152
     b26:	ff 4f       	sbci	r31, 0xFF	; 255
     b28:	80 81       	ld	r24, Z
     b2a:	28 1b       	sub	r18, r24
     b2c:	31 09       	sbc	r19, r1
     b2e:	41 09       	sbc	r20, r1
     b30:	51 09       	sbc	r21, r1
     b32:	c9 01       	movw	r24, r18
     b34:	1f 91       	pop	r17
     b36:	0f 91       	pop	r16
     b38:	ff 90       	pop	r15
     b3a:	ef 90       	pop	r14
     b3c:	08 95       	ret

00000b3e <__pack_f>:
     b3e:	df 92       	push	r13
     b40:	ef 92       	push	r14
     b42:	ff 92       	push	r15
     b44:	0f 93       	push	r16
     b46:	1f 93       	push	r17
     b48:	fc 01       	movw	r30, r24
     b4a:	e4 80       	ldd	r14, Z+4	; 0x04
     b4c:	f5 80       	ldd	r15, Z+5	; 0x05
     b4e:	06 81       	ldd	r16, Z+6	; 0x06
     b50:	17 81       	ldd	r17, Z+7	; 0x07
     b52:	d1 80       	ldd	r13, Z+1	; 0x01
     b54:	80 81       	ld	r24, Z
     b56:	82 30       	cpi	r24, 0x02	; 2
     b58:	48 f4       	brcc	.+18     	; 0xb6c <__pack_f+0x2e>
     b5a:	80 e0       	ldi	r24, 0x00	; 0
     b5c:	90 e0       	ldi	r25, 0x00	; 0
     b5e:	a0 e1       	ldi	r26, 0x10	; 16
     b60:	b0 e0       	ldi	r27, 0x00	; 0
     b62:	e8 2a       	or	r14, r24
     b64:	f9 2a       	or	r15, r25
     b66:	0a 2b       	or	r16, r26
     b68:	1b 2b       	or	r17, r27
     b6a:	a5 c0       	rjmp	.+330    	; 0xcb6 <__pack_f+0x178>
     b6c:	84 30       	cpi	r24, 0x04	; 4
     b6e:	09 f4       	brne	.+2      	; 0xb72 <__pack_f+0x34>
     b70:	9f c0       	rjmp	.+318    	; 0xcb0 <__pack_f+0x172>
     b72:	82 30       	cpi	r24, 0x02	; 2
     b74:	21 f4       	brne	.+8      	; 0xb7e <__pack_f+0x40>
     b76:	ee 24       	eor	r14, r14
     b78:	ff 24       	eor	r15, r15
     b7a:	87 01       	movw	r16, r14
     b7c:	05 c0       	rjmp	.+10     	; 0xb88 <__pack_f+0x4a>
     b7e:	e1 14       	cp	r14, r1
     b80:	f1 04       	cpc	r15, r1
     b82:	01 05       	cpc	r16, r1
     b84:	11 05       	cpc	r17, r1
     b86:	19 f4       	brne	.+6      	; 0xb8e <__pack_f+0x50>
     b88:	e0 e0       	ldi	r30, 0x00	; 0
     b8a:	f0 e0       	ldi	r31, 0x00	; 0
     b8c:	96 c0       	rjmp	.+300    	; 0xcba <__pack_f+0x17c>
     b8e:	62 81       	ldd	r22, Z+2	; 0x02
     b90:	73 81       	ldd	r23, Z+3	; 0x03
     b92:	9f ef       	ldi	r25, 0xFF	; 255
     b94:	62 38       	cpi	r22, 0x82	; 130
     b96:	79 07       	cpc	r23, r25
     b98:	0c f0       	brlt	.+2      	; 0xb9c <__pack_f+0x5e>
     b9a:	5b c0       	rjmp	.+182    	; 0xc52 <__pack_f+0x114>
     b9c:	22 e8       	ldi	r18, 0x82	; 130
     b9e:	3f ef       	ldi	r19, 0xFF	; 255
     ba0:	26 1b       	sub	r18, r22
     ba2:	37 0b       	sbc	r19, r23
     ba4:	2a 31       	cpi	r18, 0x1A	; 26
     ba6:	31 05       	cpc	r19, r1
     ba8:	2c f0       	brlt	.+10     	; 0xbb4 <__pack_f+0x76>
     baa:	20 e0       	ldi	r18, 0x00	; 0
     bac:	30 e0       	ldi	r19, 0x00	; 0
     bae:	40 e0       	ldi	r20, 0x00	; 0
     bb0:	50 e0       	ldi	r21, 0x00	; 0
     bb2:	2a c0       	rjmp	.+84     	; 0xc08 <__pack_f+0xca>
     bb4:	b8 01       	movw	r22, r16
     bb6:	a7 01       	movw	r20, r14
     bb8:	02 2e       	mov	r0, r18
     bba:	04 c0       	rjmp	.+8      	; 0xbc4 <__pack_f+0x86>
     bbc:	76 95       	lsr	r23
     bbe:	67 95       	ror	r22
     bc0:	57 95       	ror	r21
     bc2:	47 95       	ror	r20
     bc4:	0a 94       	dec	r0
     bc6:	d2 f7       	brpl	.-12     	; 0xbbc <__pack_f+0x7e>
     bc8:	81 e0       	ldi	r24, 0x01	; 1
     bca:	90 e0       	ldi	r25, 0x00	; 0
     bcc:	a0 e0       	ldi	r26, 0x00	; 0
     bce:	b0 e0       	ldi	r27, 0x00	; 0
     bd0:	04 c0       	rjmp	.+8      	; 0xbda <__pack_f+0x9c>
     bd2:	88 0f       	add	r24, r24
     bd4:	99 1f       	adc	r25, r25
     bd6:	aa 1f       	adc	r26, r26
     bd8:	bb 1f       	adc	r27, r27
     bda:	2a 95       	dec	r18
     bdc:	d2 f7       	brpl	.-12     	; 0xbd2 <__pack_f+0x94>
     bde:	01 97       	sbiw	r24, 0x01	; 1
     be0:	a1 09       	sbc	r26, r1
     be2:	b1 09       	sbc	r27, r1
     be4:	8e 21       	and	r24, r14
     be6:	9f 21       	and	r25, r15
     be8:	a0 23       	and	r26, r16
     bea:	b1 23       	and	r27, r17
     bec:	00 97       	sbiw	r24, 0x00	; 0
     bee:	a1 05       	cpc	r26, r1
     bf0:	b1 05       	cpc	r27, r1
     bf2:	21 f0       	breq	.+8      	; 0xbfc <__pack_f+0xbe>
     bf4:	81 e0       	ldi	r24, 0x01	; 1
     bf6:	90 e0       	ldi	r25, 0x00	; 0
     bf8:	a0 e0       	ldi	r26, 0x00	; 0
     bfa:	b0 e0       	ldi	r27, 0x00	; 0
     bfc:	9a 01       	movw	r18, r20
     bfe:	ab 01       	movw	r20, r22
     c00:	28 2b       	or	r18, r24
     c02:	39 2b       	or	r19, r25
     c04:	4a 2b       	or	r20, r26
     c06:	5b 2b       	or	r21, r27
     c08:	da 01       	movw	r26, r20
     c0a:	c9 01       	movw	r24, r18
     c0c:	8f 77       	andi	r24, 0x7F	; 127
     c0e:	90 70       	andi	r25, 0x00	; 0
     c10:	a0 70       	andi	r26, 0x00	; 0
     c12:	b0 70       	andi	r27, 0x00	; 0
     c14:	80 34       	cpi	r24, 0x40	; 64
     c16:	91 05       	cpc	r25, r1
     c18:	a1 05       	cpc	r26, r1
     c1a:	b1 05       	cpc	r27, r1
     c1c:	39 f4       	brne	.+14     	; 0xc2c <__pack_f+0xee>
     c1e:	27 ff       	sbrs	r18, 7
     c20:	09 c0       	rjmp	.+18     	; 0xc34 <__pack_f+0xf6>
     c22:	20 5c       	subi	r18, 0xC0	; 192
     c24:	3f 4f       	sbci	r19, 0xFF	; 255
     c26:	4f 4f       	sbci	r20, 0xFF	; 255
     c28:	5f 4f       	sbci	r21, 0xFF	; 255
     c2a:	04 c0       	rjmp	.+8      	; 0xc34 <__pack_f+0xf6>
     c2c:	21 5c       	subi	r18, 0xC1	; 193
     c2e:	3f 4f       	sbci	r19, 0xFF	; 255
     c30:	4f 4f       	sbci	r20, 0xFF	; 255
     c32:	5f 4f       	sbci	r21, 0xFF	; 255
     c34:	e0 e0       	ldi	r30, 0x00	; 0
     c36:	f0 e0       	ldi	r31, 0x00	; 0
     c38:	20 30       	cpi	r18, 0x00	; 0
     c3a:	a0 e0       	ldi	r26, 0x00	; 0
     c3c:	3a 07       	cpc	r19, r26
     c3e:	a0 e0       	ldi	r26, 0x00	; 0
     c40:	4a 07       	cpc	r20, r26
     c42:	a0 e4       	ldi	r26, 0x40	; 64
     c44:	5a 07       	cpc	r21, r26
     c46:	10 f0       	brcs	.+4      	; 0xc4c <__pack_f+0x10e>
     c48:	e1 e0       	ldi	r30, 0x01	; 1
     c4a:	f0 e0       	ldi	r31, 0x00	; 0
     c4c:	79 01       	movw	r14, r18
     c4e:	8a 01       	movw	r16, r20
     c50:	27 c0       	rjmp	.+78     	; 0xca0 <__pack_f+0x162>
     c52:	60 38       	cpi	r22, 0x80	; 128
     c54:	71 05       	cpc	r23, r1
     c56:	64 f5       	brge	.+88     	; 0xcb0 <__pack_f+0x172>
     c58:	fb 01       	movw	r30, r22
     c5a:	e1 58       	subi	r30, 0x81	; 129
     c5c:	ff 4f       	sbci	r31, 0xFF	; 255
     c5e:	d8 01       	movw	r26, r16
     c60:	c7 01       	movw	r24, r14
     c62:	8f 77       	andi	r24, 0x7F	; 127
     c64:	90 70       	andi	r25, 0x00	; 0
     c66:	a0 70       	andi	r26, 0x00	; 0
     c68:	b0 70       	andi	r27, 0x00	; 0
     c6a:	80 34       	cpi	r24, 0x40	; 64
     c6c:	91 05       	cpc	r25, r1
     c6e:	a1 05       	cpc	r26, r1
     c70:	b1 05       	cpc	r27, r1
     c72:	39 f4       	brne	.+14     	; 0xc82 <__pack_f+0x144>
     c74:	e7 fe       	sbrs	r14, 7
     c76:	0d c0       	rjmp	.+26     	; 0xc92 <__pack_f+0x154>
     c78:	80 e4       	ldi	r24, 0x40	; 64
     c7a:	90 e0       	ldi	r25, 0x00	; 0
     c7c:	a0 e0       	ldi	r26, 0x00	; 0
     c7e:	b0 e0       	ldi	r27, 0x00	; 0
     c80:	04 c0       	rjmp	.+8      	; 0xc8a <__pack_f+0x14c>
     c82:	8f e3       	ldi	r24, 0x3F	; 63
     c84:	90 e0       	ldi	r25, 0x00	; 0
     c86:	a0 e0       	ldi	r26, 0x00	; 0
     c88:	b0 e0       	ldi	r27, 0x00	; 0
     c8a:	e8 0e       	add	r14, r24
     c8c:	f9 1e       	adc	r15, r25
     c8e:	0a 1f       	adc	r16, r26
     c90:	1b 1f       	adc	r17, r27
     c92:	17 ff       	sbrs	r17, 7
     c94:	05 c0       	rjmp	.+10     	; 0xca0 <__pack_f+0x162>
     c96:	16 95       	lsr	r17
     c98:	07 95       	ror	r16
     c9a:	f7 94       	ror	r15
     c9c:	e7 94       	ror	r14
     c9e:	31 96       	adiw	r30, 0x01	; 1
     ca0:	87 e0       	ldi	r24, 0x07	; 7
     ca2:	16 95       	lsr	r17
     ca4:	07 95       	ror	r16
     ca6:	f7 94       	ror	r15
     ca8:	e7 94       	ror	r14
     caa:	8a 95       	dec	r24
     cac:	d1 f7       	brne	.-12     	; 0xca2 <__pack_f+0x164>
     cae:	05 c0       	rjmp	.+10     	; 0xcba <__pack_f+0x17c>
     cb0:	ee 24       	eor	r14, r14
     cb2:	ff 24       	eor	r15, r15
     cb4:	87 01       	movw	r16, r14
     cb6:	ef ef       	ldi	r30, 0xFF	; 255
     cb8:	f0 e0       	ldi	r31, 0x00	; 0
     cba:	6e 2f       	mov	r22, r30
     cbc:	67 95       	ror	r22
     cbe:	66 27       	eor	r22, r22
     cc0:	67 95       	ror	r22
     cc2:	90 2f       	mov	r25, r16
     cc4:	9f 77       	andi	r25, 0x7F	; 127
     cc6:	d7 94       	ror	r13
     cc8:	dd 24       	eor	r13, r13
     cca:	d7 94       	ror	r13
     ccc:	8e 2f       	mov	r24, r30
     cce:	86 95       	lsr	r24
     cd0:	49 2f       	mov	r20, r25
     cd2:	46 2b       	or	r20, r22
     cd4:	58 2f       	mov	r21, r24
     cd6:	5d 29       	or	r21, r13
     cd8:	b7 01       	movw	r22, r14
     cda:	ca 01       	movw	r24, r20
     cdc:	1f 91       	pop	r17
     cde:	0f 91       	pop	r16
     ce0:	ff 90       	pop	r15
     ce2:	ef 90       	pop	r14
     ce4:	df 90       	pop	r13
     ce6:	08 95       	ret

00000ce8 <__unpack_f>:
     ce8:	fc 01       	movw	r30, r24
     cea:	db 01       	movw	r26, r22
     cec:	40 81       	ld	r20, Z
     cee:	51 81       	ldd	r21, Z+1	; 0x01
     cf0:	22 81       	ldd	r18, Z+2	; 0x02
     cf2:	62 2f       	mov	r22, r18
     cf4:	6f 77       	andi	r22, 0x7F	; 127
     cf6:	70 e0       	ldi	r23, 0x00	; 0
     cf8:	22 1f       	adc	r18, r18
     cfa:	22 27       	eor	r18, r18
     cfc:	22 1f       	adc	r18, r18
     cfe:	93 81       	ldd	r25, Z+3	; 0x03
     d00:	89 2f       	mov	r24, r25
     d02:	88 0f       	add	r24, r24
     d04:	82 2b       	or	r24, r18
     d06:	28 2f       	mov	r18, r24
     d08:	30 e0       	ldi	r19, 0x00	; 0
     d0a:	99 1f       	adc	r25, r25
     d0c:	99 27       	eor	r25, r25
     d0e:	99 1f       	adc	r25, r25
     d10:	11 96       	adiw	r26, 0x01	; 1
     d12:	9c 93       	st	X, r25
     d14:	11 97       	sbiw	r26, 0x01	; 1
     d16:	21 15       	cp	r18, r1
     d18:	31 05       	cpc	r19, r1
     d1a:	a9 f5       	brne	.+106    	; 0xd86 <__unpack_f+0x9e>
     d1c:	41 15       	cp	r20, r1
     d1e:	51 05       	cpc	r21, r1
     d20:	61 05       	cpc	r22, r1
     d22:	71 05       	cpc	r23, r1
     d24:	11 f4       	brne	.+4      	; 0xd2a <__unpack_f+0x42>
     d26:	82 e0       	ldi	r24, 0x02	; 2
     d28:	37 c0       	rjmp	.+110    	; 0xd98 <__unpack_f+0xb0>
     d2a:	82 e8       	ldi	r24, 0x82	; 130
     d2c:	9f ef       	ldi	r25, 0xFF	; 255
     d2e:	13 96       	adiw	r26, 0x03	; 3
     d30:	9c 93       	st	X, r25
     d32:	8e 93       	st	-X, r24
     d34:	12 97       	sbiw	r26, 0x02	; 2
     d36:	9a 01       	movw	r18, r20
     d38:	ab 01       	movw	r20, r22
     d3a:	67 e0       	ldi	r22, 0x07	; 7
     d3c:	22 0f       	add	r18, r18
     d3e:	33 1f       	adc	r19, r19
     d40:	44 1f       	adc	r20, r20
     d42:	55 1f       	adc	r21, r21
     d44:	6a 95       	dec	r22
     d46:	d1 f7       	brne	.-12     	; 0xd3c <__unpack_f+0x54>
     d48:	83 e0       	ldi	r24, 0x03	; 3
     d4a:	8c 93       	st	X, r24
     d4c:	0d c0       	rjmp	.+26     	; 0xd68 <__unpack_f+0x80>
     d4e:	22 0f       	add	r18, r18
     d50:	33 1f       	adc	r19, r19
     d52:	44 1f       	adc	r20, r20
     d54:	55 1f       	adc	r21, r21
     d56:	12 96       	adiw	r26, 0x02	; 2
     d58:	8d 91       	ld	r24, X+
     d5a:	9c 91       	ld	r25, X
     d5c:	13 97       	sbiw	r26, 0x03	; 3
     d5e:	01 97       	sbiw	r24, 0x01	; 1
     d60:	13 96       	adiw	r26, 0x03	; 3
     d62:	9c 93       	st	X, r25
     d64:	8e 93       	st	-X, r24
     d66:	12 97       	sbiw	r26, 0x02	; 2
     d68:	20 30       	cpi	r18, 0x00	; 0
     d6a:	80 e0       	ldi	r24, 0x00	; 0
     d6c:	38 07       	cpc	r19, r24
     d6e:	80 e0       	ldi	r24, 0x00	; 0
     d70:	48 07       	cpc	r20, r24
     d72:	80 e4       	ldi	r24, 0x40	; 64
     d74:	58 07       	cpc	r21, r24
     d76:	58 f3       	brcs	.-42     	; 0xd4e <__unpack_f+0x66>
     d78:	14 96       	adiw	r26, 0x04	; 4
     d7a:	2d 93       	st	X+, r18
     d7c:	3d 93       	st	X+, r19
     d7e:	4d 93       	st	X+, r20
     d80:	5c 93       	st	X, r21
     d82:	17 97       	sbiw	r26, 0x07	; 7
     d84:	08 95       	ret
     d86:	2f 3f       	cpi	r18, 0xFF	; 255
     d88:	31 05       	cpc	r19, r1
     d8a:	79 f4       	brne	.+30     	; 0xdaa <__unpack_f+0xc2>
     d8c:	41 15       	cp	r20, r1
     d8e:	51 05       	cpc	r21, r1
     d90:	61 05       	cpc	r22, r1
     d92:	71 05       	cpc	r23, r1
     d94:	19 f4       	brne	.+6      	; 0xd9c <__unpack_f+0xb4>
     d96:	84 e0       	ldi	r24, 0x04	; 4
     d98:	8c 93       	st	X, r24
     d9a:	08 95       	ret
     d9c:	64 ff       	sbrs	r22, 4
     d9e:	03 c0       	rjmp	.+6      	; 0xda6 <__unpack_f+0xbe>
     da0:	81 e0       	ldi	r24, 0x01	; 1
     da2:	8c 93       	st	X, r24
     da4:	12 c0       	rjmp	.+36     	; 0xdca <__unpack_f+0xe2>
     da6:	1c 92       	st	X, r1
     da8:	10 c0       	rjmp	.+32     	; 0xdca <__unpack_f+0xe2>
     daa:	2f 57       	subi	r18, 0x7F	; 127
     dac:	30 40       	sbci	r19, 0x00	; 0
     dae:	13 96       	adiw	r26, 0x03	; 3
     db0:	3c 93       	st	X, r19
     db2:	2e 93       	st	-X, r18
     db4:	12 97       	sbiw	r26, 0x02	; 2
     db6:	83 e0       	ldi	r24, 0x03	; 3
     db8:	8c 93       	st	X, r24
     dba:	87 e0       	ldi	r24, 0x07	; 7
     dbc:	44 0f       	add	r20, r20
     dbe:	55 1f       	adc	r21, r21
     dc0:	66 1f       	adc	r22, r22
     dc2:	77 1f       	adc	r23, r23
     dc4:	8a 95       	dec	r24
     dc6:	d1 f7       	brne	.-12     	; 0xdbc <__unpack_f+0xd4>
     dc8:	70 64       	ori	r23, 0x40	; 64
     dca:	14 96       	adiw	r26, 0x04	; 4
     dcc:	4d 93       	st	X+, r20
     dce:	5d 93       	st	X+, r21
     dd0:	6d 93       	st	X+, r22
     dd2:	7c 93       	st	X, r23
     dd4:	17 97       	sbiw	r26, 0x07	; 7
     dd6:	08 95       	ret

00000dd8 <__fpcmp_parts_f>:
     dd8:	1f 93       	push	r17
     dda:	dc 01       	movw	r26, r24
     ddc:	fb 01       	movw	r30, r22
     dde:	9c 91       	ld	r25, X
     de0:	92 30       	cpi	r25, 0x02	; 2
     de2:	08 f4       	brcc	.+2      	; 0xde6 <__fpcmp_parts_f+0xe>
     de4:	47 c0       	rjmp	.+142    	; 0xe74 <__fpcmp_parts_f+0x9c>
     de6:	80 81       	ld	r24, Z
     de8:	82 30       	cpi	r24, 0x02	; 2
     dea:	08 f4       	brcc	.+2      	; 0xdee <__fpcmp_parts_f+0x16>
     dec:	43 c0       	rjmp	.+134    	; 0xe74 <__fpcmp_parts_f+0x9c>
     dee:	94 30       	cpi	r25, 0x04	; 4
     df0:	51 f4       	brne	.+20     	; 0xe06 <__fpcmp_parts_f+0x2e>
     df2:	11 96       	adiw	r26, 0x01	; 1
     df4:	1c 91       	ld	r17, X
     df6:	84 30       	cpi	r24, 0x04	; 4
     df8:	99 f5       	brne	.+102    	; 0xe60 <__fpcmp_parts_f+0x88>
     dfa:	81 81       	ldd	r24, Z+1	; 0x01
     dfc:	68 2f       	mov	r22, r24
     dfe:	70 e0       	ldi	r23, 0x00	; 0
     e00:	61 1b       	sub	r22, r17
     e02:	71 09       	sbc	r23, r1
     e04:	3f c0       	rjmp	.+126    	; 0xe84 <__fpcmp_parts_f+0xac>
     e06:	84 30       	cpi	r24, 0x04	; 4
     e08:	21 f0       	breq	.+8      	; 0xe12 <__fpcmp_parts_f+0x3a>
     e0a:	92 30       	cpi	r25, 0x02	; 2
     e0c:	31 f4       	brne	.+12     	; 0xe1a <__fpcmp_parts_f+0x42>
     e0e:	82 30       	cpi	r24, 0x02	; 2
     e10:	b9 f1       	breq	.+110    	; 0xe80 <__fpcmp_parts_f+0xa8>
     e12:	81 81       	ldd	r24, Z+1	; 0x01
     e14:	88 23       	and	r24, r24
     e16:	89 f1       	breq	.+98     	; 0xe7a <__fpcmp_parts_f+0xa2>
     e18:	2d c0       	rjmp	.+90     	; 0xe74 <__fpcmp_parts_f+0x9c>
     e1a:	11 96       	adiw	r26, 0x01	; 1
     e1c:	1c 91       	ld	r17, X
     e1e:	11 97       	sbiw	r26, 0x01	; 1
     e20:	82 30       	cpi	r24, 0x02	; 2
     e22:	f1 f0       	breq	.+60     	; 0xe60 <__fpcmp_parts_f+0x88>
     e24:	81 81       	ldd	r24, Z+1	; 0x01
     e26:	18 17       	cp	r17, r24
     e28:	d9 f4       	brne	.+54     	; 0xe60 <__fpcmp_parts_f+0x88>
     e2a:	12 96       	adiw	r26, 0x02	; 2
     e2c:	2d 91       	ld	r18, X+
     e2e:	3c 91       	ld	r19, X
     e30:	13 97       	sbiw	r26, 0x03	; 3
     e32:	82 81       	ldd	r24, Z+2	; 0x02
     e34:	93 81       	ldd	r25, Z+3	; 0x03
     e36:	82 17       	cp	r24, r18
     e38:	93 07       	cpc	r25, r19
     e3a:	94 f0       	brlt	.+36     	; 0xe60 <__fpcmp_parts_f+0x88>
     e3c:	28 17       	cp	r18, r24
     e3e:	39 07       	cpc	r19, r25
     e40:	bc f0       	brlt	.+46     	; 0xe70 <__fpcmp_parts_f+0x98>
     e42:	14 96       	adiw	r26, 0x04	; 4
     e44:	8d 91       	ld	r24, X+
     e46:	9d 91       	ld	r25, X+
     e48:	0d 90       	ld	r0, X+
     e4a:	bc 91       	ld	r27, X
     e4c:	a0 2d       	mov	r26, r0
     e4e:	24 81       	ldd	r18, Z+4	; 0x04
     e50:	35 81       	ldd	r19, Z+5	; 0x05
     e52:	46 81       	ldd	r20, Z+6	; 0x06
     e54:	57 81       	ldd	r21, Z+7	; 0x07
     e56:	28 17       	cp	r18, r24
     e58:	39 07       	cpc	r19, r25
     e5a:	4a 07       	cpc	r20, r26
     e5c:	5b 07       	cpc	r21, r27
     e5e:	18 f4       	brcc	.+6      	; 0xe66 <__fpcmp_parts_f+0x8e>
     e60:	11 23       	and	r17, r17
     e62:	41 f0       	breq	.+16     	; 0xe74 <__fpcmp_parts_f+0x9c>
     e64:	0a c0       	rjmp	.+20     	; 0xe7a <__fpcmp_parts_f+0xa2>
     e66:	82 17       	cp	r24, r18
     e68:	93 07       	cpc	r25, r19
     e6a:	a4 07       	cpc	r26, r20
     e6c:	b5 07       	cpc	r27, r21
     e6e:	40 f4       	brcc	.+16     	; 0xe80 <__fpcmp_parts_f+0xa8>
     e70:	11 23       	and	r17, r17
     e72:	19 f0       	breq	.+6      	; 0xe7a <__fpcmp_parts_f+0xa2>
     e74:	61 e0       	ldi	r22, 0x01	; 1
     e76:	70 e0       	ldi	r23, 0x00	; 0
     e78:	05 c0       	rjmp	.+10     	; 0xe84 <__fpcmp_parts_f+0xac>
     e7a:	6f ef       	ldi	r22, 0xFF	; 255
     e7c:	7f ef       	ldi	r23, 0xFF	; 255
     e7e:	02 c0       	rjmp	.+4      	; 0xe84 <__fpcmp_parts_f+0xac>
     e80:	60 e0       	ldi	r22, 0x00	; 0
     e82:	70 e0       	ldi	r23, 0x00	; 0
     e84:	cb 01       	movw	r24, r22
     e86:	1f 91       	pop	r17
     e88:	08 95       	ret

00000e8a <M_UART_Void_UARTSetBaudRate>:
	SET_BIT(UCSRB_REG,RXEN_BIT);
	/* TO ENABLE TX CIRCUIT */
	SET_BIT(UCSRB_REG,TXEN_BIT);
}
void M_UART_Void_UARTSetBaudRate(u32 Copy_U32_BaudRate)
{
     e8a:	9b 01       	movw	r18, r22
     e8c:	ac 01       	movw	r20, r24
	UBRRL_REG = ((F_OSC * (u32)1000000) / ((u32)16 * Copy_U32_BaudRate)) - 1;
     e8e:	22 0f       	add	r18, r18
     e90:	33 1f       	adc	r19, r19
     e92:	44 1f       	adc	r20, r20
     e94:	55 1f       	adc	r21, r21
     e96:	22 0f       	add	r18, r18
     e98:	33 1f       	adc	r19, r19
     e9a:	44 1f       	adc	r20, r20
     e9c:	55 1f       	adc	r21, r21
     e9e:	22 0f       	add	r18, r18
     ea0:	33 1f       	adc	r19, r19
     ea2:	44 1f       	adc	r20, r20
     ea4:	55 1f       	adc	r21, r21
     ea6:	22 0f       	add	r18, r18
     ea8:	33 1f       	adc	r19, r19
     eaa:	44 1f       	adc	r20, r20
     eac:	55 1f       	adc	r21, r21
     eae:	60 e0       	ldi	r22, 0x00	; 0
     eb0:	74 e2       	ldi	r23, 0x24	; 36
     eb2:	84 ef       	ldi	r24, 0xF4	; 244
     eb4:	90 e0       	ldi	r25, 0x00	; 0
     eb6:	0e 94 99 0e 	call	0x1d32	; 0x1d32 <__udivmodsi4>
     eba:	21 50       	subi	r18, 0x01	; 1
     ebc:	29 b9       	out	0x09, r18	; 9
}
     ebe:	08 95       	ret

00000ec0 <M_UART_Void_UARTSend>:
void M_UART_Void_UARTSend(u8 Copy_U8_Data)
{
	u32 Local_U32_Counter = 0;
	UDR_REG = Copy_U8_Data;
     ec0:	8c b9       	out	0x0c, r24	; 12
     ec2:	20 e0       	ldi	r18, 0x00	; 0
     ec4:	30 e0       	ldi	r19, 0x00	; 0
     ec6:	40 e0       	ldi	r20, 0x00	; 0
     ec8:	50 e0       	ldi	r21, 0x00	; 0
	while(Local_U32_Counter < POLLING_TIME)
	{
		Local_U32_Counter++;
		if(GET_BIT(UCSRA_REG,TXC_BIT) == UART_FINISHED_TRANSMITTING)
     eca:	eb e2       	ldi	r30, 0x2B	; 43
     ecc:	f0 e0       	ldi	r31, 0x00	; 0
     ece:	80 81       	ld	r24, Z
     ed0:	86 fd       	sbrc	r24, 6
     ed2:	0c c0       	rjmp	.+24     	; 0xeec <M_UART_Void_UARTSend+0x2c>
{
	u32 Local_U32_Counter = 0;
	UDR_REG = Copy_U8_Data;
	while(Local_U32_Counter < POLLING_TIME)
	{
		Local_U32_Counter++;
     ed4:	2f 5f       	subi	r18, 0xFF	; 255
     ed6:	3f 4f       	sbci	r19, 0xFF	; 255
     ed8:	4f 4f       	sbci	r20, 0xFF	; 255
     eda:	5f 4f       	sbci	r21, 0xFF	; 255
}
void M_UART_Void_UARTSend(u8 Copy_U8_Data)
{
	u32 Local_U32_Counter = 0;
	UDR_REG = Copy_U8_Data;
	while(Local_U32_Counter < POLLING_TIME)
     edc:	20 38       	cpi	r18, 0x80	; 128
     ede:	84 e8       	ldi	r24, 0x84	; 132
     ee0:	38 07       	cpc	r19, r24
     ee2:	8e e1       	ldi	r24, 0x1E	; 30
     ee4:	48 07       	cpc	r20, r24
     ee6:	80 e0       	ldi	r24, 0x00	; 0
     ee8:	58 07       	cpc	r21, r24
     eea:	89 f7       	brne	.-30     	; 0xece <M_UART_Void_UARTSend+0xe>
     eec:	08 95       	ret

00000eee <M_UART_Void_UARTRec>:
			break;
		}
	}
}
u8   M_UART_Void_UARTRec(void)
{
     eee:	20 e0       	ldi	r18, 0x00	; 0
     ef0:	30 e0       	ldi	r19, 0x00	; 0
     ef2:	40 e0       	ldi	r20, 0x00	; 0
     ef4:	50 e0       	ldi	r21, 0x00	; 0
	u32 Local_U32_Counter = 0;
	while(Local_U32_Counter < POLLING_TIME)
	{
		Local_U32_Counter++;
		if(GET_BIT(UCSRA_REG,RXC_BIT) == UART_FINISHED_RECEIVING)
     ef6:	eb e2       	ldi	r30, 0x2B	; 43
     ef8:	f0 e0       	ldi	r31, 0x00	; 0
     efa:	80 81       	ld	r24, Z
     efc:	88 23       	and	r24, r24
     efe:	64 f0       	brlt	.+24     	; 0xf18 <M_UART_Void_UARTRec+0x2a>
u8   M_UART_Void_UARTRec(void)
{
	u32 Local_U32_Counter = 0;
	while(Local_U32_Counter < POLLING_TIME)
	{
		Local_U32_Counter++;
     f00:	2f 5f       	subi	r18, 0xFF	; 255
     f02:	3f 4f       	sbci	r19, 0xFF	; 255
     f04:	4f 4f       	sbci	r20, 0xFF	; 255
     f06:	5f 4f       	sbci	r21, 0xFF	; 255
	}
}
u8   M_UART_Void_UARTRec(void)
{
	u32 Local_U32_Counter = 0;
	while(Local_U32_Counter < POLLING_TIME)
     f08:	20 38       	cpi	r18, 0x80	; 128
     f0a:	84 e8       	ldi	r24, 0x84	; 132
     f0c:	38 07       	cpc	r19, r24
     f0e:	8e e1       	ldi	r24, 0x1E	; 30
     f10:	48 07       	cpc	r20, r24
     f12:	80 e0       	ldi	r24, 0x00	; 0
     f14:	58 07       	cpc	r21, r24
     f16:	89 f7       	brne	.-30     	; 0xefa <M_UART_Void_UARTRec+0xc>
		if(GET_BIT(UCSRA_REG,RXC_BIT) == UART_FINISHED_RECEIVING)
		{
			break;
		}
	}
	return UDR_REG;
     f18:	8c b1       	in	r24, 0x0c	; 12
}
     f1a:	08 95       	ret

00000f1c <M_UART_Void_UARTRecBlock>:
u8 M_UART_Void_UARTRecBlock()
{
	while(GET_BIT(UCSRA_REG,RXC_BIT) == 0)
     f1c:	eb e2       	ldi	r30, 0x2B	; 43
     f1e:	f0 e0       	ldi	r31, 0x00	; 0
     f20:	80 81       	ld	r24, Z
     f22:	88 23       	and	r24, r24
     f24:	ec f7       	brge	.-6      	; 0xf20 <M_UART_Void_UARTRecBlock+0x4>
	{
		;
	}
return UDR_REG;
     f26:	8c b1       	in	r24, 0x0c	; 12
}
     f28:	08 95       	ret

00000f2a <M_UART_Void_UARTInit>:

void M_UART_Void_UARTInit(void)
{
	u8 Local_U8_UCSRCValue = 0b10000000;

	M_DIO_Void_SetPinDirection(PD0_PIN,INPUT);
     f2a:	88 e2       	ldi	r24, 0x28	; 40
     f2c:	60 e0       	ldi	r22, 0x00	; 0
     f2e:	0e 94 30 09 	call	0x1260	; 0x1260 <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(PD1_PIN,OUTPUT);
     f32:	89 e2       	ldi	r24, 0x29	; 41
     f34:	61 e0       	ldi	r22, 0x01	; 1
     f36:	0e 94 30 09 	call	0x1260	; 0x1260 <M_DIO_Void_SetPinDirection>

	/* TO SELECT CHARACTER SIZE -> 8 BITS */
	CLR_BIT(UCSRB_REG,UCSZ2_BIT);
     f3a:	ea e2       	ldi	r30, 0x2A	; 42
     f3c:	f0 e0       	ldi	r31, 0x00	; 0
     f3e:	80 81       	ld	r24, Z
     f40:	8b 7f       	andi	r24, 0xFB	; 251
     f42:	80 83       	st	Z, r24
#if   UART_STOP_BITS   ==   UART_1_STOP_BIT
	CLR_BIT(Local_U8_UCSRCValue,USBS_BIT);
#elif UART_STOP_BITS   ==   UART_2_STOP_BIT
	SET_BIT(Local_U8_UCSRCValue,USBS_BIT);
#endif
	UCSRC_REG = Local_U8_UCSRCValue;
     f44:	86 e8       	ldi	r24, 0x86	; 134
     f46:	80 bd       	out	0x20, r24	; 32

	/* TO ENABLE RX CICUIT */
	SET_BIT(UCSRB_REG,RXEN_BIT);
     f48:	80 81       	ld	r24, Z
     f4a:	80 61       	ori	r24, 0x10	; 16
     f4c:	80 83       	st	Z, r24
	/* TO ENABLE TX CIRCUIT */
	SET_BIT(UCSRB_REG,TXEN_BIT);
     f4e:	80 81       	ld	r24, Z
     f50:	88 60       	ori	r24, 0x08	; 8
     f52:	80 83       	st	Z, r24
}
     f54:	08 95       	ret

00000f56 <M_Timer_Void_TimerInit>:



void M_Timer_Void_TimerInit(u8 Copy_U8_TimerChannel)
{
	switch(Copy_U8_TimerChannel)
     f56:	88 23       	and	r24, r24
     f58:	69 f4       	brne	.+26     	; 0xf74 <M_Timer_Void_TimerInit+0x1e>
	{
	case TIMER0_CHANNEL:
#if   TIMER0_MODE   ==   NORMAL_MODE
		CLR_BIT(TCCR0_REG,WGM00_BIT);
     f5a:	e3 e5       	ldi	r30, 0x53	; 83
     f5c:	f0 e0       	ldi	r31, 0x00	; 0
     f5e:	80 81       	ld	r24, Z
     f60:	8f 7b       	andi	r24, 0xBF	; 191
     f62:	80 83       	st	Z, r24
		CLR_BIT(TCCR0_REG,WGM01_BIT);
     f64:	80 81       	ld	r24, Z
     f66:	87 7f       	andi	r24, 0xF7	; 247
     f68:	80 83       	st	Z, r24
		/* TO ENABLE TIMER0 OVERFLOW INT */
		SET_BIT(TIMSK_REG,TOIE0_BIT);
     f6a:	e9 e5       	ldi	r30, 0x59	; 89
     f6c:	f0 e0       	ldi	r31, 0x00	; 0
     f6e:	80 81       	ld	r24, Z
     f70:	81 60       	ori	r24, 0x01	; 1
     f72:	80 83       	st	Z, r24
     f74:	08 95       	ret

00000f76 <M_Timer_Void_TimerSetTime>:
void M_Timer_Void_TimerSetTime(u8 Copy_U8_TimerChannel,u32 Copy_U32_DesiredTime)
{
	u32 Local_U32_TickTime   = TIMER_PRESCALER_DV / F_OSC;       /* result will be in micro second */
	u32 Local_U32_TotalTicks = (Copy_U32_DesiredTime * 1000) / Local_U32_TickTime;
	u8 Local_U8_DF  = 255;
	switch(Copy_U8_TimerChannel)
     f76:	88 23       	and	r24, r24
     f78:	71 f5       	brne	.+92     	; 0xfd6 <M_Timer_Void_TimerSetTime+0x60>
	}
}
void M_Timer_Void_TimerSetTime(u8 Copy_U8_TimerChannel,u32 Copy_U32_DesiredTime)
{
	u32 Local_U32_TickTime   = TIMER_PRESCALER_DV / F_OSC;       /* result will be in micro second */
	u32 Local_U32_TotalTicks = (Copy_U32_DesiredTime * 1000) / Local_U32_TickTime;
     f7a:	cb 01       	movw	r24, r22
     f7c:	ba 01       	movw	r22, r20
     f7e:	28 ee       	ldi	r18, 0xE8	; 232
     f80:	33 e0       	ldi	r19, 0x03	; 3
     f82:	40 e0       	ldi	r20, 0x00	; 0
     f84:	50 e0       	ldi	r21, 0x00	; 0
     f86:	0e 94 6e 0e 	call	0x1cdc	; 0x1cdc <__mulsi3>
     f8a:	68 94       	set
     f8c:	15 f8       	bld	r1, 5
     f8e:	96 95       	lsr	r25
     f90:	87 95       	ror	r24
     f92:	77 95       	ror	r23
     f94:	67 95       	ror	r22
     f96:	16 94       	lsr	r1
     f98:	d1 f7       	brne	.-12     	; 0xf8e <M_Timer_Void_TimerSetTime+0x18>
	u8 Local_U8_DF  = 255;
	switch(Copy_U8_TimerChannel)
	{
	case TIMER0_CHANNEL:
#if TIMER0_MODE   ==   NORMAL_MODE
		Timer_U32_NumOfOverFlows = Local_U32_TotalTicks / 256;
     f9a:	27 2f       	mov	r18, r23
     f9c:	38 2f       	mov	r19, r24
     f9e:	49 2f       	mov	r20, r25
     fa0:	55 27       	eor	r21, r21
     fa2:	20 93 68 01 	sts	0x0168, r18
     fa6:	30 93 69 01 	sts	0x0169, r19
     faa:	40 93 6a 01 	sts	0x016A, r20
     fae:	50 93 6b 01 	sts	0x016B, r21
		u8 Timer_U8_RemTicks     = Local_U32_TotalTicks % 256 ;
     fb2:	86 2f       	mov	r24, r22
		if(Timer_U8_RemTicks != 0)
     fb4:	66 23       	and	r22, r22
     fb6:	79 f0       	breq	.+30     	; 0xfd6 <M_Timer_Void_TimerSetTime+0x60>
		{
			TCNT0_REG = 256 - Timer_U8_RemTicks;
     fb8:	81 95       	neg	r24
     fba:	82 bf       	out	0x32, r24	; 50
			Timer_U32_NumOfOverFlows++;
     fbc:	da 01       	movw	r26, r20
     fbe:	c9 01       	movw	r24, r18
     fc0:	01 96       	adiw	r24, 0x01	; 1
     fc2:	a1 1d       	adc	r26, r1
     fc4:	b1 1d       	adc	r27, r1
     fc6:	80 93 68 01 	sts	0x0168, r24
     fca:	90 93 69 01 	sts	0x0169, r25
     fce:	a0 93 6a 01 	sts	0x016A, r26
     fd2:	b0 93 6b 01 	sts	0x016B, r27
     fd6:	08 95       	ret

00000fd8 <M_Timer_Void_TimerStart>:

}

void M_Timer_Void_TimerStart(u8 Copy_U8_TimerChannel)
{
	switch(Copy_U8_TimerChannel)
     fd8:	88 23       	and	r24, r24
     fda:	19 f0       	breq	.+6      	; 0xfe2 <M_Timer_Void_TimerStart+0xa>
     fdc:	81 30       	cpi	r24, 0x01	; 1
     fde:	c1 f4       	brne	.+48     	; 0x1010 <M_Timer_Void_TimerStart+0x38>
     fe0:	0c c0       	rjmp	.+24     	; 0xffa <M_Timer_Void_TimerStart+0x22>
	{
	case TIMER0_CHANNEL:
#if   TIMER_PRESCALER_DV   ==   1024
		SET_BIT(TCCR0_REG,CS00_BIT);
     fe2:	e3 e5       	ldi	r30, 0x53	; 83
     fe4:	f0 e0       	ldi	r31, 0x00	; 0
     fe6:	80 81       	ld	r24, Z
     fe8:	81 60       	ori	r24, 0x01	; 1
     fea:	80 83       	st	Z, r24
		CLR_BIT(TCCR0_REG,CS01_BIT);
     fec:	80 81       	ld	r24, Z
     fee:	8d 7f       	andi	r24, 0xFD	; 253
     ff0:	80 83       	st	Z, r24
		SET_BIT(TCCR0_REG,CS02_BIT);
     ff2:	80 81       	ld	r24, Z
     ff4:	84 60       	ori	r24, 0x04	; 4
     ff6:	80 83       	st	Z, r24
     ff8:	08 95       	ret
		SET_BIT(TCCR0_REG,CS02_BIT);
#endif
		break;
	case TIMER1_CHANNEL:
		/* TO SELECT TIMER1 PRESCALER DV -> 256 */
		CLR_BIT(TCCR1B_REG,CS10_BIT);
     ffa:	ee e4       	ldi	r30, 0x4E	; 78
     ffc:	f0 e0       	ldi	r31, 0x00	; 0
     ffe:	80 81       	ld	r24, Z
    1000:	8e 7f       	andi	r24, 0xFE	; 254
    1002:	80 83       	st	Z, r24
		CLR_BIT(TCCR1B_REG,CS11_BIT);
    1004:	80 81       	ld	r24, Z
    1006:	8d 7f       	andi	r24, 0xFD	; 253
    1008:	80 83       	st	Z, r24
		SET_BIT(TCCR1B_REG,CS12_BIT);
    100a:	80 81       	ld	r24, Z
    100c:	84 60       	ori	r24, 0x04	; 4
    100e:	80 83       	st	Z, r24
    1010:	08 95       	ret

00001012 <M_Timer_Void_TimerStop>:
	default : break;
	}
}
void M_Timer_Void_TimerStop(u8 Copy_U8_TimerChannel)
{
	switch(Copy_U8_TimerChannel)
    1012:	88 23       	and	r24, r24
    1014:	19 f0       	breq	.+6      	; 0x101c <M_Timer_Void_TimerStop+0xa>
    1016:	81 30       	cpi	r24, 0x01	; 1
    1018:	c1 f4       	brne	.+48     	; 0x104a <M_Timer_Void_TimerStop+0x38>
    101a:	0c c0       	rjmp	.+24     	; 0x1034 <M_Timer_Void_TimerStop+0x22>
	{
	case TIMER0_CHANNEL:
		CLR_BIT(TCCR0_REG,CS00_BIT);
    101c:	e3 e5       	ldi	r30, 0x53	; 83
    101e:	f0 e0       	ldi	r31, 0x00	; 0
    1020:	80 81       	ld	r24, Z
    1022:	8e 7f       	andi	r24, 0xFE	; 254
    1024:	80 83       	st	Z, r24
		CLR_BIT(TCCR0_REG,CS01_BIT);
    1026:	80 81       	ld	r24, Z
    1028:	8d 7f       	andi	r24, 0xFD	; 253
    102a:	80 83       	st	Z, r24
		CLR_BIT(TCCR0_REG,CS02_BIT);
    102c:	80 81       	ld	r24, Z
    102e:	8b 7f       	andi	r24, 0xFB	; 251
    1030:	80 83       	st	Z, r24
    1032:	08 95       	ret
		break;
	case TIMER1_CHANNEL:
		CLR_BIT(TCCR1B_REG,CS10_BIT);
    1034:	ee e4       	ldi	r30, 0x4E	; 78
    1036:	f0 e0       	ldi	r31, 0x00	; 0
    1038:	80 81       	ld	r24, Z
    103a:	8e 7f       	andi	r24, 0xFE	; 254
    103c:	80 83       	st	Z, r24
		CLR_BIT(TCCR1B_REG,CS11_BIT);
    103e:	80 81       	ld	r24, Z
    1040:	8d 7f       	andi	r24, 0xFD	; 253
    1042:	80 83       	st	Z, r24
		CLR_BIT(TCCR1B_REG,CS12_BIT);
    1044:	80 81       	ld	r24, Z
    1046:	8b 7f       	andi	r24, 0xFB	; 251
    1048:	80 83       	st	Z, r24
    104a:	08 95       	ret

0000104c <M_Timer_Void_PWMSetDutyCycle>:
		break;
	default : break;
	}
}
void M_Timer_Void_PWMSetDutyCycle(u8 Copy_U8_TimerChannel,f32 Copy_F32_DutyCycle)
{
    104c:	ef 92       	push	r14
    104e:	ff 92       	push	r15
    1050:	0f 93       	push	r16
    1052:	1f 93       	push	r17
    1054:	7a 01       	movw	r14, r20
    1056:	8b 01       	movw	r16, r22
	switch(Copy_U8_TimerChannel)
    1058:	88 23       	and	r24, r24
    105a:	21 f0       	breq	.+8      	; 0x1064 <M_Timer_Void_PWMSetDutyCycle+0x18>
    105c:	81 30       	cpi	r24, 0x01	; 1
    105e:	09 f0       	breq	.+2      	; 0x1062 <M_Timer_Void_PWMSetDutyCycle+0x16>
    1060:	3f c0       	rjmp	.+126    	; 0x10e0 <M_Timer_Void_PWMSetDutyCycle+0x94>
    1062:	24 c0       	rjmp	.+72     	; 0x10ac <M_Timer_Void_PWMSetDutyCycle+0x60>
	{
	case TIMER0_CHANNEL:
#if   PWM0_MODE   ==   FAST_PWM
#if   PWM0_MODE2   ==   NON_INVERTED
		if(Copy_F32_DutyCycle == 0)
    1064:	cb 01       	movw	r24, r22
    1066:	ba 01       	movw	r22, r20
    1068:	20 e0       	ldi	r18, 0x00	; 0
    106a:	30 e0       	ldi	r19, 0x00	; 0
    106c:	40 e0       	ldi	r20, 0x00	; 0
    106e:	50 e0       	ldi	r21, 0x00	; 0
    1070:	0e 94 c5 03 	call	0x78a	; 0x78a <__eqsf2>
    1074:	88 23       	and	r24, r24
    1076:	11 f4       	brne	.+4      	; 0x107c <M_Timer_Void_PWMSetDutyCycle+0x30>
		{
			OCR0_REG = 0;
    1078:	1c be       	out	0x3c, r1	; 60
    107a:	32 c0       	rjmp	.+100    	; 0x10e0 <M_Timer_Void_PWMSetDutyCycle+0x94>
		}
		else
		{
			OCR0_REG = ((Copy_F32_DutyCycle * 256) / 100) - 1;
    107c:	c8 01       	movw	r24, r16
    107e:	b7 01       	movw	r22, r14
    1080:	20 e0       	ldi	r18, 0x00	; 0
    1082:	30 e0       	ldi	r19, 0x00	; 0
    1084:	40 e8       	ldi	r20, 0x80	; 128
    1086:	53 e4       	ldi	r21, 0x43	; 67
    1088:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    108c:	20 e0       	ldi	r18, 0x00	; 0
    108e:	30 e0       	ldi	r19, 0x00	; 0
    1090:	48 ec       	ldi	r20, 0xC8	; 200
    1092:	52 e4       	ldi	r21, 0x42	; 66
    1094:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1098:	20 e0       	ldi	r18, 0x00	; 0
    109a:	30 e0       	ldi	r19, 0x00	; 0
    109c:	40 e8       	ldi	r20, 0x80	; 128
    109e:	5f e3       	ldi	r21, 0x3F	; 63
    10a0:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    10a4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10a8:	6c bf       	out	0x3c, r22	; 60
    10aa:	1a c0       	rjmp	.+52     	; 0x10e0 <M_Timer_Void_PWMSetDutyCycle+0x94>

#endif
#endif
		break;
	case TIMER1_CHANNEL:
		OCR1A_REG = ((Copy_F32_DutyCycle * ICR1_REG) / 100) - 1;
    10ac:	66 b5       	in	r22, 0x26	; 38
    10ae:	77 b5       	in	r23, 0x27	; 39
    10b0:	80 e0       	ldi	r24, 0x00	; 0
    10b2:	90 e0       	ldi	r25, 0x00	; 0
    10b4:	0e 94 d7 04 	call	0x9ae	; 0x9ae <__floatunsisf>
    10b8:	a8 01       	movw	r20, r16
    10ba:	97 01       	movw	r18, r14
    10bc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10c0:	20 e0       	ldi	r18, 0x00	; 0
    10c2:	30 e0       	ldi	r19, 0x00	; 0
    10c4:	48 ec       	ldi	r20, 0xC8	; 200
    10c6:	52 e4       	ldi	r21, 0x42	; 66
    10c8:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    10cc:	20 e0       	ldi	r18, 0x00	; 0
    10ce:	30 e0       	ldi	r19, 0x00	; 0
    10d0:	40 e8       	ldi	r20, 0x80	; 128
    10d2:	5f e3       	ldi	r21, 0x3F	; 63
    10d4:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    10d8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10dc:	7b bd       	out	0x2b, r23	; 43
    10de:	6a bd       	out	0x2a, r22	; 42
		break;
	case TIMER2_CHANNEL:
		break;
	default:  break;
	}
}
    10e0:	1f 91       	pop	r17
    10e2:	0f 91       	pop	r16
    10e4:	ff 90       	pop	r15
    10e6:	ef 90       	pop	r14
    10e8:	08 95       	ret

000010ea <M_Timer_Void_PWMSetFreaquancy>:
void M_Timer_Void_PWMSetFreaquancy(u8 Copy_U8_Freq)
{
	ICR1_REG = ((F_OSC * 1000000 / 256) / Copy_U8_Freq);
    10ea:	28 2f       	mov	r18, r24
    10ec:	30 e0       	ldi	r19, 0x00	; 0
    10ee:	40 e0       	ldi	r20, 0x00	; 0
    10f0:	50 e0       	ldi	r21, 0x00	; 0
    10f2:	64 e2       	ldi	r22, 0x24	; 36
    10f4:	74 ef       	ldi	r23, 0xF4	; 244
    10f6:	80 e0       	ldi	r24, 0x00	; 0
    10f8:	90 e0       	ldi	r25, 0x00	; 0
    10fa:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <__divmodsi4>
    10fe:	37 bd       	out	0x27, r19	; 39
    1100:	26 bd       	out	0x26, r18	; 38
}
    1102:	08 95       	ret

00001104 <M_Timer_Void_PWMStart>:
void M_Timer_Void_PWMStart(u8 Copy_U8_TimerChannel)
{
	M_Timer_Void_TimerStart(Copy_U8_TimerChannel);
    1104:	0e 94 ec 07 	call	0xfd8	; 0xfd8 <M_Timer_Void_TimerStart>
}
    1108:	08 95       	ret

0000110a <M_Timer_Void_PWMStop>:
void M_Timer_Void_PWMStop(u8 Copy_U8_TimerChannel)
{
	M_Timer_Void_TimerStop(Copy_U8_TimerChannel);
    110a:	0e 94 09 08 	call	0x1012	; 0x1012 <M_Timer_Void_TimerStop>
}
    110e:	08 95       	ret

00001110 <M_Timer_Void_SetCallBack>:

void M_Timer_Void_SetCallBack(u8 Copy_U8_TimerChannel,void(*Copy_Ptr)(void))
{
	switch(Copy_U8_TimerChannel)
    1110:	81 30       	cpi	r24, 0x01	; 1
    1112:	51 f0       	breq	.+20     	; 0x1128 <M_Timer_Void_SetCallBack+0x18>
    1114:	81 30       	cpi	r24, 0x01	; 1
    1116:	18 f0       	brcs	.+6      	; 0x111e <M_Timer_Void_SetCallBack+0xe>
    1118:	82 30       	cpi	r24, 0x02	; 2
    111a:	79 f4       	brne	.+30     	; 0x113a <M_Timer_Void_SetCallBack+0x2a>
    111c:	0a c0       	rjmp	.+20     	; 0x1132 <M_Timer_Void_SetCallBack+0x22>
	{
	case TIMER0_CHANNEL:
		Timer0_CallBack = Copy_Ptr;
    111e:	70 93 7a 01 	sts	0x017A, r23
    1122:	60 93 79 01 	sts	0x0179, r22
    1126:	08 95       	ret
		break;
	case TIMER1_CHANNEL:
		Timer1_CallBack = Copy_Ptr;
    1128:	70 93 78 01 	sts	0x0178, r23
    112c:	60 93 77 01 	sts	0x0177, r22
    1130:	08 95       	ret
		break;
	case TIMER2_CHANNEL:
		Timer2_CallBack = Copy_Ptr;
    1132:	70 93 76 01 	sts	0x0176, r23
    1136:	60 93 75 01 	sts	0x0175, r22
    113a:	08 95       	ret

0000113c <__vector_11>:
		break;
	}
}
#if TIMER0_MODE   ==   NORMAL_MODE
ISR(TIMER0_OVF_vect)
{
    113c:	1f 92       	push	r1
    113e:	0f 92       	push	r0
    1140:	0f b6       	in	r0, 0x3f	; 63
    1142:	0f 92       	push	r0
    1144:	11 24       	eor	r1, r1
    1146:	2f 93       	push	r18
    1148:	3f 93       	push	r19
    114a:	4f 93       	push	r20
    114c:	5f 93       	push	r21
    114e:	6f 93       	push	r22
    1150:	7f 93       	push	r23
    1152:	8f 93       	push	r24
    1154:	9f 93       	push	r25
    1156:	af 93       	push	r26
    1158:	bf 93       	push	r27
    115a:	ef 93       	push	r30
    115c:	ff 93       	push	r31
	static u32 Local_U32_Counter = 0;
	Local_U32_Counter++;
    115e:	80 91 71 01 	lds	r24, 0x0171
    1162:	90 91 72 01 	lds	r25, 0x0172
    1166:	a0 91 73 01 	lds	r26, 0x0173
    116a:	b0 91 74 01 	lds	r27, 0x0174
    116e:	01 96       	adiw	r24, 0x01	; 1
    1170:	a1 1d       	adc	r26, r1
    1172:	b1 1d       	adc	r27, r1
    1174:	80 93 71 01 	sts	0x0171, r24
    1178:	90 93 72 01 	sts	0x0172, r25
    117c:	a0 93 73 01 	sts	0x0173, r26
    1180:	b0 93 74 01 	sts	0x0174, r27
	if(Local_U32_Counter == Timer_U32_NumOfOverFlows)
    1184:	20 91 68 01 	lds	r18, 0x0168
    1188:	30 91 69 01 	lds	r19, 0x0169
    118c:	40 91 6a 01 	lds	r20, 0x016A
    1190:	50 91 6b 01 	lds	r21, 0x016B
    1194:	82 17       	cp	r24, r18
    1196:	93 07       	cpc	r25, r19
    1198:	a4 07       	cpc	r26, r20
    119a:	b5 07       	cpc	r27, r21
    119c:	89 f4       	brne	.+34     	; 0x11c0 <__vector_11+0x84>
	{
		Timer0_CallBack();
    119e:	e0 91 79 01 	lds	r30, 0x0179
    11a2:	f0 91 7a 01 	lds	r31, 0x017A
    11a6:	09 95       	icall
		TCNT0_REG = 256 - Timer_U8_RemTicks;
    11a8:	80 91 6c 01 	lds	r24, 0x016C
    11ac:	81 95       	neg	r24
    11ae:	82 bf       	out	0x32, r24	; 50
		Local_U32_Counter = 0;
    11b0:	10 92 71 01 	sts	0x0171, r1
    11b4:	10 92 72 01 	sts	0x0172, r1
    11b8:	10 92 73 01 	sts	0x0173, r1
    11bc:	10 92 74 01 	sts	0x0174, r1
	}
}
    11c0:	ff 91       	pop	r31
    11c2:	ef 91       	pop	r30
    11c4:	bf 91       	pop	r27
    11c6:	af 91       	pop	r26
    11c8:	9f 91       	pop	r25
    11ca:	8f 91       	pop	r24
    11cc:	7f 91       	pop	r23
    11ce:	6f 91       	pop	r22
    11d0:	5f 91       	pop	r21
    11d2:	4f 91       	pop	r20
    11d4:	3f 91       	pop	r19
    11d6:	2f 91       	pop	r18
    11d8:	0f 90       	pop	r0
    11da:	0f be       	out	0x3f, r0	; 63
    11dc:	0f 90       	pop	r0
    11de:	1f 90       	pop	r1
    11e0:	18 95       	reti

000011e2 <M_Timer_Void_PWMInit>:



void M_Timer_Void_PWMInit(u8 Copy_U8_TimerChannel)
{
	switch(Copy_U8_TimerChannel)
    11e2:	88 23       	and	r24, r24
    11e4:	19 f0       	breq	.+6      	; 0x11ec <M_Timer_Void_PWMInit+0xa>
    11e6:	81 30       	cpi	r24, 0x01	; 1
    11e8:	71 f5       	brne	.+92     	; 0x1246 <M_Timer_Void_PWMInit+0x64>
    11ea:	13 c0       	rjmp	.+38     	; 0x1212 <M_Timer_Void_PWMInit+0x30>
	{
	case TIMER0_CHANNEL:
		M_DIO_Void_SetPinDirection(PB3_PIN,OUTPUT);
    11ec:	87 e1       	ldi	r24, 0x17	; 23
    11ee:	61 e0       	ldi	r22, 0x01	; 1
    11f0:	0e 94 30 09 	call	0x1260	; 0x1260 <M_DIO_Void_SetPinDirection>
#if   PWM0_MODE   ==   FAST_PWM
		SET_BIT(TCCR0_REG,WGM00_BIT);
    11f4:	e3 e5       	ldi	r30, 0x53	; 83
    11f6:	f0 e0       	ldi	r31, 0x00	; 0
    11f8:	80 81       	ld	r24, Z
    11fa:	80 64       	ori	r24, 0x40	; 64
    11fc:	80 83       	st	Z, r24
		SET_BIT(TCCR0_REG,WGM01_BIT);
    11fe:	80 81       	ld	r24, Z
    1200:	88 60       	ori	r24, 0x08	; 8
    1202:	80 83       	st	Z, r24
#elif PWM0_MODE   ==   PHASE_CORRECT_PWM
		SET_BIT(TCCR0_REG,WGM00_BIT);
		CLR_BIT(TCCR0_REG,WGM01_BIT);
#endif
#if   PWM0_MODE2   ==   NON_INVERTED
		CLR_BIT(TCCR0_REG,COM00_BIT);
    1204:	80 81       	ld	r24, Z
    1206:	8f 7e       	andi	r24, 0xEF	; 239
    1208:	80 83       	st	Z, r24
		SET_BIT(TCCR0_REG,COM01_BIT);
    120a:	80 81       	ld	r24, Z
    120c:	80 62       	ori	r24, 0x20	; 32
    120e:	80 83       	st	Z, r24
    1210:	08 95       	ret
		SET_BIT(TCCR0_REG,COM00_BIT);
		SET_BIT(TCCR0_REG,COM01_BIT);
#endif
		break;
	case TIMER1_CHANNEL:
		M_DIO_Void_SetPinDirection(PD5_PIN,OUTPUT);
    1212:	8d e2       	ldi	r24, 0x2D	; 45
    1214:	61 e0       	ldi	r22, 0x01	; 1
    1216:	0e 94 30 09 	call	0x1260	; 0x1260 <M_DIO_Void_SetPinDirection>
		/* TO SELECT MODE NUMBER 14 AT TABLE (47) */
		CLR_BIT(TCCR1A_REG,WGM10_BIT);
    121a:	af e4       	ldi	r26, 0x4F	; 79
    121c:	b0 e0       	ldi	r27, 0x00	; 0
    121e:	8c 91       	ld	r24, X
    1220:	8e 7f       	andi	r24, 0xFE	; 254
    1222:	8c 93       	st	X, r24
		SET_BIT(TCCR1A_REG,WGM11_BIT);
    1224:	8c 91       	ld	r24, X
    1226:	82 60       	ori	r24, 0x02	; 2
    1228:	8c 93       	st	X, r24
		SET_BIT(TCCR1B_REG,WGM12_BIT);
    122a:	ee e4       	ldi	r30, 0x4E	; 78
    122c:	f0 e0       	ldi	r31, 0x00	; 0
    122e:	80 81       	ld	r24, Z
    1230:	88 60       	ori	r24, 0x08	; 8
    1232:	80 83       	st	Z, r24
		SET_BIT(TCCR1B_REG,WGM13_BIT);
    1234:	80 81       	ld	r24, Z
    1236:	80 61       	ori	r24, 0x10	; 16
    1238:	80 83       	st	Z, r24
		/* TO SELECT NON INVERTED MODE */
		CLR_BIT(TCCR1A_REG,COM1A0_BIT);
    123a:	8c 91       	ld	r24, X
    123c:	8f 7b       	andi	r24, 0xBF	; 191
    123e:	8c 93       	st	X, r24
		SET_BIT(TCCR1A_REG,COM1A1_BIT);
    1240:	8c 91       	ld	r24, X
    1242:	80 68       	ori	r24, 0x80	; 128
    1244:	8c 93       	st	X, r24
    1246:	08 95       	ret

00001248 <M_GIE_Void_GlobalInterruptEnable>:
#include "GIE_Interface.h"
#include "GIE_Private.h"

void M_GIE_Void_GlobalInterruptEnable(void)
{
	SET_BIT(SREG_REG,I_BIT);
    1248:	ef e5       	ldi	r30, 0x5F	; 95
    124a:	f0 e0       	ldi	r31, 0x00	; 0
    124c:	80 81       	ld	r24, Z
    124e:	80 68       	ori	r24, 0x80	; 128
    1250:	80 83       	st	Z, r24
}
    1252:	08 95       	ret

00001254 <M_GIE_Void_GlobalInterruptDisable>:
void M_GIE_Void_GlobalInterruptDisable(void)
{
	CLR_BIT(SREG_REG,I_BIT);
    1254:	ef e5       	ldi	r30, 0x5F	; 95
    1256:	f0 e0       	ldi	r31, 0x00	; 0
    1258:	80 81       	ld	r24, Z
    125a:	8f 77       	andi	r24, 0x7F	; 127
    125c:	80 83       	st	Z, r24
}
    125e:	08 95       	ret

00001260 <M_DIO_Void_SetPinDirection>:
#include "DIO_Private.h"
#include "DIO_Interface.h"


void M_DIO_Void_SetPinDirection(u8 Copy_U8_Num ,u8 Copy_U8_State)
{
    1260:	28 2f       	mov	r18, r24
    1262:	36 2f       	mov	r19, r22
	u8 Local_U8_Pin  = Copy_U8_Num % 10;
    1264:	6a e0       	ldi	r22, 0x0A	; 10
    1266:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <__udivmodqi4>
    126a:	49 2f       	mov	r20, r25
	u8 Local_U8_Port = Copy_U8_Num / 10;
    126c:	82 2f       	mov	r24, r18
    126e:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <__udivmodqi4>
			switch(Copy_U8_State)
    1272:	33 23       	and	r19, r19
    1274:	21 f0       	breq	.+8      	; 0x127e <M_DIO_Void_SetPinDirection+0x1e>
    1276:	31 30       	cpi	r19, 0x01	; 1
    1278:	09 f0       	breq	.+2      	; 0x127c <M_DIO_Void_SetPinDirection+0x1c>
    127a:	86 c0       	rjmp	.+268    	; 0x1388 <M_DIO_Void_SetPinDirection+0x128>
    127c:	46 c0       	rjmp	.+140    	; 0x130a <M_DIO_Void_SetPinDirection+0xaa>
			{
			case INPUT :
				switch(Local_U8_Port)
    127e:	82 30       	cpi	r24, 0x02	; 2
    1280:	d1 f0       	breq	.+52     	; 0x12b6 <M_DIO_Void_SetPinDirection+0x56>
    1282:	83 30       	cpi	r24, 0x03	; 3
    1284:	20 f4       	brcc	.+8      	; 0x128e <M_DIO_Void_SetPinDirection+0x2e>
    1286:	81 30       	cpi	r24, 0x01	; 1
    1288:	09 f0       	breq	.+2      	; 0x128c <M_DIO_Void_SetPinDirection+0x2c>
    128a:	7e c0       	rjmp	.+252    	; 0x1388 <M_DIO_Void_SetPinDirection+0x128>
    128c:	06 c0       	rjmp	.+12     	; 0x129a <M_DIO_Void_SetPinDirection+0x3a>
    128e:	83 30       	cpi	r24, 0x03	; 3
    1290:	01 f1       	breq	.+64     	; 0x12d2 <M_DIO_Void_SetPinDirection+0x72>
    1292:	84 30       	cpi	r24, 0x04	; 4
    1294:	09 f0       	breq	.+2      	; 0x1298 <M_DIO_Void_SetPinDirection+0x38>
    1296:	78 c0       	rjmp	.+240    	; 0x1388 <M_DIO_Void_SetPinDirection+0x128>
    1298:	2a c0       	rjmp	.+84     	; 0x12ee <M_DIO_Void_SetPinDirection+0x8e>
				{
				case 1: CLR_BIT(DDRA_REG,Local_U8_Pin); break;
    129a:	ea e3       	ldi	r30, 0x3A	; 58
    129c:	f0 e0       	ldi	r31, 0x00	; 0
    129e:	20 81       	ld	r18, Z
    12a0:	81 e0       	ldi	r24, 0x01	; 1
    12a2:	90 e0       	ldi	r25, 0x00	; 0
    12a4:	02 c0       	rjmp	.+4      	; 0x12aa <M_DIO_Void_SetPinDirection+0x4a>
    12a6:	88 0f       	add	r24, r24
    12a8:	99 1f       	adc	r25, r25
    12aa:	4a 95       	dec	r20
    12ac:	e2 f7       	brpl	.-8      	; 0x12a6 <M_DIO_Void_SetPinDirection+0x46>
    12ae:	80 95       	com	r24
    12b0:	82 23       	and	r24, r18
    12b2:	80 83       	st	Z, r24
    12b4:	08 95       	ret
				case 2: CLR_BIT(DDRB_REG,Local_U8_Pin); break;
    12b6:	e7 e3       	ldi	r30, 0x37	; 55
    12b8:	f0 e0       	ldi	r31, 0x00	; 0
    12ba:	20 81       	ld	r18, Z
    12bc:	81 e0       	ldi	r24, 0x01	; 1
    12be:	90 e0       	ldi	r25, 0x00	; 0
    12c0:	02 c0       	rjmp	.+4      	; 0x12c6 <M_DIO_Void_SetPinDirection+0x66>
    12c2:	88 0f       	add	r24, r24
    12c4:	99 1f       	adc	r25, r25
    12c6:	4a 95       	dec	r20
    12c8:	e2 f7       	brpl	.-8      	; 0x12c2 <M_DIO_Void_SetPinDirection+0x62>
    12ca:	80 95       	com	r24
    12cc:	82 23       	and	r24, r18
    12ce:	80 83       	st	Z, r24
    12d0:	08 95       	ret
				case 3: CLR_BIT(DDRC_REG,Local_U8_Pin); break;
    12d2:	e4 e3       	ldi	r30, 0x34	; 52
    12d4:	f0 e0       	ldi	r31, 0x00	; 0
    12d6:	20 81       	ld	r18, Z
    12d8:	81 e0       	ldi	r24, 0x01	; 1
    12da:	90 e0       	ldi	r25, 0x00	; 0
    12dc:	02 c0       	rjmp	.+4      	; 0x12e2 <M_DIO_Void_SetPinDirection+0x82>
    12de:	88 0f       	add	r24, r24
    12e0:	99 1f       	adc	r25, r25
    12e2:	4a 95       	dec	r20
    12e4:	e2 f7       	brpl	.-8      	; 0x12de <M_DIO_Void_SetPinDirection+0x7e>
    12e6:	80 95       	com	r24
    12e8:	82 23       	and	r24, r18
    12ea:	80 83       	st	Z, r24
    12ec:	08 95       	ret
				case 4: CLR_BIT(DDRD_REG,Local_U8_Pin); break;
    12ee:	e1 e3       	ldi	r30, 0x31	; 49
    12f0:	f0 e0       	ldi	r31, 0x00	; 0
    12f2:	20 81       	ld	r18, Z
    12f4:	81 e0       	ldi	r24, 0x01	; 1
    12f6:	90 e0       	ldi	r25, 0x00	; 0
    12f8:	02 c0       	rjmp	.+4      	; 0x12fe <M_DIO_Void_SetPinDirection+0x9e>
    12fa:	88 0f       	add	r24, r24
    12fc:	99 1f       	adc	r25, r25
    12fe:	4a 95       	dec	r20
    1300:	e2 f7       	brpl	.-8      	; 0x12fa <M_DIO_Void_SetPinDirection+0x9a>
    1302:	80 95       	com	r24
    1304:	82 23       	and	r24, r18
    1306:	80 83       	st	Z, r24
    1308:	08 95       	ret
				default:                                break;
				}
				break;
			case OUTPUT:
				switch(Local_U8_Port)
    130a:	82 30       	cpi	r24, 0x02	; 2
    130c:	b9 f0       	breq	.+46     	; 0x133c <M_DIO_Void_SetPinDirection+0xdc>
    130e:	83 30       	cpi	r24, 0x03	; 3
    1310:	18 f4       	brcc	.+6      	; 0x1318 <M_DIO_Void_SetPinDirection+0xb8>
    1312:	81 30       	cpi	r24, 0x01	; 1
    1314:	c9 f5       	brne	.+114    	; 0x1388 <M_DIO_Void_SetPinDirection+0x128>
    1316:	05 c0       	rjmp	.+10     	; 0x1322 <M_DIO_Void_SetPinDirection+0xc2>
    1318:	83 30       	cpi	r24, 0x03	; 3
    131a:	e9 f0       	breq	.+58     	; 0x1356 <M_DIO_Void_SetPinDirection+0xf6>
    131c:	84 30       	cpi	r24, 0x04	; 4
    131e:	a1 f5       	brne	.+104    	; 0x1388 <M_DIO_Void_SetPinDirection+0x128>
    1320:	27 c0       	rjmp	.+78     	; 0x1370 <M_DIO_Void_SetPinDirection+0x110>
				{
				case 1: SET_BIT(DDRA_REG,Local_U8_Pin); break;
    1322:	ea e3       	ldi	r30, 0x3A	; 58
    1324:	f0 e0       	ldi	r31, 0x00	; 0
    1326:	20 81       	ld	r18, Z
    1328:	81 e0       	ldi	r24, 0x01	; 1
    132a:	90 e0       	ldi	r25, 0x00	; 0
    132c:	02 c0       	rjmp	.+4      	; 0x1332 <M_DIO_Void_SetPinDirection+0xd2>
    132e:	88 0f       	add	r24, r24
    1330:	99 1f       	adc	r25, r25
    1332:	4a 95       	dec	r20
    1334:	e2 f7       	brpl	.-8      	; 0x132e <M_DIO_Void_SetPinDirection+0xce>
    1336:	28 2b       	or	r18, r24
    1338:	20 83       	st	Z, r18
    133a:	08 95       	ret
				case 2: SET_BIT(DDRB_REG,Local_U8_Pin); break;
    133c:	e7 e3       	ldi	r30, 0x37	; 55
    133e:	f0 e0       	ldi	r31, 0x00	; 0
    1340:	20 81       	ld	r18, Z
    1342:	81 e0       	ldi	r24, 0x01	; 1
    1344:	90 e0       	ldi	r25, 0x00	; 0
    1346:	02 c0       	rjmp	.+4      	; 0x134c <M_DIO_Void_SetPinDirection+0xec>
    1348:	88 0f       	add	r24, r24
    134a:	99 1f       	adc	r25, r25
    134c:	4a 95       	dec	r20
    134e:	e2 f7       	brpl	.-8      	; 0x1348 <M_DIO_Void_SetPinDirection+0xe8>
    1350:	28 2b       	or	r18, r24
    1352:	20 83       	st	Z, r18
    1354:	08 95       	ret
				case 3: SET_BIT(DDRC_REG,Local_U8_Pin); break;
    1356:	e4 e3       	ldi	r30, 0x34	; 52
    1358:	f0 e0       	ldi	r31, 0x00	; 0
    135a:	20 81       	ld	r18, Z
    135c:	81 e0       	ldi	r24, 0x01	; 1
    135e:	90 e0       	ldi	r25, 0x00	; 0
    1360:	02 c0       	rjmp	.+4      	; 0x1366 <M_DIO_Void_SetPinDirection+0x106>
    1362:	88 0f       	add	r24, r24
    1364:	99 1f       	adc	r25, r25
    1366:	4a 95       	dec	r20
    1368:	e2 f7       	brpl	.-8      	; 0x1362 <M_DIO_Void_SetPinDirection+0x102>
    136a:	28 2b       	or	r18, r24
    136c:	20 83       	st	Z, r18
    136e:	08 95       	ret
				case 4: SET_BIT(DDRD_REG,Local_U8_Pin); break;
    1370:	e1 e3       	ldi	r30, 0x31	; 49
    1372:	f0 e0       	ldi	r31, 0x00	; 0
    1374:	20 81       	ld	r18, Z
    1376:	81 e0       	ldi	r24, 0x01	; 1
    1378:	90 e0       	ldi	r25, 0x00	; 0
    137a:	02 c0       	rjmp	.+4      	; 0x1380 <M_DIO_Void_SetPinDirection+0x120>
    137c:	88 0f       	add	r24, r24
    137e:	99 1f       	adc	r25, r25
    1380:	4a 95       	dec	r20
    1382:	e2 f7       	brpl	.-8      	; 0x137c <M_DIO_Void_SetPinDirection+0x11c>
    1384:	28 2b       	or	r18, r24
    1386:	20 83       	st	Z, r18
    1388:	08 95       	ret

0000138a <M_DIO_Void_SetPinValue>:
				default:                                break;
			}
}

void M_DIO_Void_SetPinValue(u8 Copy_U8_Num ,u8 Copy_U8_State)
{
    138a:	28 2f       	mov	r18, r24
    138c:	36 2f       	mov	r19, r22
	u8 Local_U8_Pin  = Copy_U8_Num % 10;
    138e:	6a e0       	ldi	r22, 0x0A	; 10
    1390:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <__udivmodqi4>
    1394:	49 2f       	mov	r20, r25
	u8 Local_U8_Port = Copy_U8_Num / 10;
    1396:	82 2f       	mov	r24, r18
    1398:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <__udivmodqi4>
			switch(Copy_U8_State)
    139c:	33 23       	and	r19, r19
    139e:	21 f0       	breq	.+8      	; 0x13a8 <M_DIO_Void_SetPinValue+0x1e>
    13a0:	31 30       	cpi	r19, 0x01	; 1
    13a2:	09 f0       	breq	.+2      	; 0x13a6 <M_DIO_Void_SetPinValue+0x1c>
    13a4:	86 c0       	rjmp	.+268    	; 0x14b2 <M_DIO_Void_SetPinValue+0x128>
    13a6:	46 c0       	rjmp	.+140    	; 0x1434 <M_DIO_Void_SetPinValue+0xaa>
			{
			case LOW :
				switch(Local_U8_Port)
    13a8:	82 30       	cpi	r24, 0x02	; 2
    13aa:	d1 f0       	breq	.+52     	; 0x13e0 <M_DIO_Void_SetPinValue+0x56>
    13ac:	83 30       	cpi	r24, 0x03	; 3
    13ae:	20 f4       	brcc	.+8      	; 0x13b8 <M_DIO_Void_SetPinValue+0x2e>
    13b0:	81 30       	cpi	r24, 0x01	; 1
    13b2:	09 f0       	breq	.+2      	; 0x13b6 <M_DIO_Void_SetPinValue+0x2c>
    13b4:	7e c0       	rjmp	.+252    	; 0x14b2 <M_DIO_Void_SetPinValue+0x128>
    13b6:	06 c0       	rjmp	.+12     	; 0x13c4 <M_DIO_Void_SetPinValue+0x3a>
    13b8:	83 30       	cpi	r24, 0x03	; 3
    13ba:	01 f1       	breq	.+64     	; 0x13fc <M_DIO_Void_SetPinValue+0x72>
    13bc:	84 30       	cpi	r24, 0x04	; 4
    13be:	09 f0       	breq	.+2      	; 0x13c2 <M_DIO_Void_SetPinValue+0x38>
    13c0:	78 c0       	rjmp	.+240    	; 0x14b2 <M_DIO_Void_SetPinValue+0x128>
    13c2:	2a c0       	rjmp	.+84     	; 0x1418 <M_DIO_Void_SetPinValue+0x8e>
				{
				case 1: CLR_BIT(PORTA_REG,Local_U8_Pin); break;
    13c4:	eb e3       	ldi	r30, 0x3B	; 59
    13c6:	f0 e0       	ldi	r31, 0x00	; 0
    13c8:	20 81       	ld	r18, Z
    13ca:	81 e0       	ldi	r24, 0x01	; 1
    13cc:	90 e0       	ldi	r25, 0x00	; 0
    13ce:	02 c0       	rjmp	.+4      	; 0x13d4 <M_DIO_Void_SetPinValue+0x4a>
    13d0:	88 0f       	add	r24, r24
    13d2:	99 1f       	adc	r25, r25
    13d4:	4a 95       	dec	r20
    13d6:	e2 f7       	brpl	.-8      	; 0x13d0 <M_DIO_Void_SetPinValue+0x46>
    13d8:	80 95       	com	r24
    13da:	82 23       	and	r24, r18
    13dc:	80 83       	st	Z, r24
    13de:	08 95       	ret
				case 2: CLR_BIT(PORTB_REG,Local_U8_Pin); break;
    13e0:	e8 e3       	ldi	r30, 0x38	; 56
    13e2:	f0 e0       	ldi	r31, 0x00	; 0
    13e4:	20 81       	ld	r18, Z
    13e6:	81 e0       	ldi	r24, 0x01	; 1
    13e8:	90 e0       	ldi	r25, 0x00	; 0
    13ea:	02 c0       	rjmp	.+4      	; 0x13f0 <M_DIO_Void_SetPinValue+0x66>
    13ec:	88 0f       	add	r24, r24
    13ee:	99 1f       	adc	r25, r25
    13f0:	4a 95       	dec	r20
    13f2:	e2 f7       	brpl	.-8      	; 0x13ec <M_DIO_Void_SetPinValue+0x62>
    13f4:	80 95       	com	r24
    13f6:	82 23       	and	r24, r18
    13f8:	80 83       	st	Z, r24
    13fa:	08 95       	ret
				case 3: CLR_BIT(PORTC_REG,Local_U8_Pin); break;
    13fc:	e5 e3       	ldi	r30, 0x35	; 53
    13fe:	f0 e0       	ldi	r31, 0x00	; 0
    1400:	20 81       	ld	r18, Z
    1402:	81 e0       	ldi	r24, 0x01	; 1
    1404:	90 e0       	ldi	r25, 0x00	; 0
    1406:	02 c0       	rjmp	.+4      	; 0x140c <M_DIO_Void_SetPinValue+0x82>
    1408:	88 0f       	add	r24, r24
    140a:	99 1f       	adc	r25, r25
    140c:	4a 95       	dec	r20
    140e:	e2 f7       	brpl	.-8      	; 0x1408 <M_DIO_Void_SetPinValue+0x7e>
    1410:	80 95       	com	r24
    1412:	82 23       	and	r24, r18
    1414:	80 83       	st	Z, r24
    1416:	08 95       	ret
				case 4: CLR_BIT(PORTD_REG,Local_U8_Pin); break;
    1418:	e2 e3       	ldi	r30, 0x32	; 50
    141a:	f0 e0       	ldi	r31, 0x00	; 0
    141c:	20 81       	ld	r18, Z
    141e:	81 e0       	ldi	r24, 0x01	; 1
    1420:	90 e0       	ldi	r25, 0x00	; 0
    1422:	02 c0       	rjmp	.+4      	; 0x1428 <M_DIO_Void_SetPinValue+0x9e>
    1424:	88 0f       	add	r24, r24
    1426:	99 1f       	adc	r25, r25
    1428:	4a 95       	dec	r20
    142a:	e2 f7       	brpl	.-8      	; 0x1424 <M_DIO_Void_SetPinValue+0x9a>
    142c:	80 95       	com	r24
    142e:	82 23       	and	r24, r18
    1430:	80 83       	st	Z, r24
    1432:	08 95       	ret
				default:                                 break;
				}
				break;
			case HIGH:
				switch(Local_U8_Port)
    1434:	82 30       	cpi	r24, 0x02	; 2
    1436:	b9 f0       	breq	.+46     	; 0x1466 <M_DIO_Void_SetPinValue+0xdc>
    1438:	83 30       	cpi	r24, 0x03	; 3
    143a:	18 f4       	brcc	.+6      	; 0x1442 <M_DIO_Void_SetPinValue+0xb8>
    143c:	81 30       	cpi	r24, 0x01	; 1
    143e:	c9 f5       	brne	.+114    	; 0x14b2 <M_DIO_Void_SetPinValue+0x128>
    1440:	05 c0       	rjmp	.+10     	; 0x144c <M_DIO_Void_SetPinValue+0xc2>
    1442:	83 30       	cpi	r24, 0x03	; 3
    1444:	e9 f0       	breq	.+58     	; 0x1480 <M_DIO_Void_SetPinValue+0xf6>
    1446:	84 30       	cpi	r24, 0x04	; 4
    1448:	a1 f5       	brne	.+104    	; 0x14b2 <M_DIO_Void_SetPinValue+0x128>
    144a:	27 c0       	rjmp	.+78     	; 0x149a <M_DIO_Void_SetPinValue+0x110>
				{
				case 1: SET_BIT(PORTA_REG,Local_U8_Pin); break;
    144c:	eb e3       	ldi	r30, 0x3B	; 59
    144e:	f0 e0       	ldi	r31, 0x00	; 0
    1450:	20 81       	ld	r18, Z
    1452:	81 e0       	ldi	r24, 0x01	; 1
    1454:	90 e0       	ldi	r25, 0x00	; 0
    1456:	02 c0       	rjmp	.+4      	; 0x145c <M_DIO_Void_SetPinValue+0xd2>
    1458:	88 0f       	add	r24, r24
    145a:	99 1f       	adc	r25, r25
    145c:	4a 95       	dec	r20
    145e:	e2 f7       	brpl	.-8      	; 0x1458 <M_DIO_Void_SetPinValue+0xce>
    1460:	28 2b       	or	r18, r24
    1462:	20 83       	st	Z, r18
    1464:	08 95       	ret
				case 2: SET_BIT(PORTB_REG,Local_U8_Pin); break;
    1466:	e8 e3       	ldi	r30, 0x38	; 56
    1468:	f0 e0       	ldi	r31, 0x00	; 0
    146a:	20 81       	ld	r18, Z
    146c:	81 e0       	ldi	r24, 0x01	; 1
    146e:	90 e0       	ldi	r25, 0x00	; 0
    1470:	02 c0       	rjmp	.+4      	; 0x1476 <M_DIO_Void_SetPinValue+0xec>
    1472:	88 0f       	add	r24, r24
    1474:	99 1f       	adc	r25, r25
    1476:	4a 95       	dec	r20
    1478:	e2 f7       	brpl	.-8      	; 0x1472 <M_DIO_Void_SetPinValue+0xe8>
    147a:	28 2b       	or	r18, r24
    147c:	20 83       	st	Z, r18
    147e:	08 95       	ret
				case 3: SET_BIT(PORTC_REG,Local_U8_Pin); break;
    1480:	e5 e3       	ldi	r30, 0x35	; 53
    1482:	f0 e0       	ldi	r31, 0x00	; 0
    1484:	20 81       	ld	r18, Z
    1486:	81 e0       	ldi	r24, 0x01	; 1
    1488:	90 e0       	ldi	r25, 0x00	; 0
    148a:	02 c0       	rjmp	.+4      	; 0x1490 <M_DIO_Void_SetPinValue+0x106>
    148c:	88 0f       	add	r24, r24
    148e:	99 1f       	adc	r25, r25
    1490:	4a 95       	dec	r20
    1492:	e2 f7       	brpl	.-8      	; 0x148c <M_DIO_Void_SetPinValue+0x102>
    1494:	28 2b       	or	r18, r24
    1496:	20 83       	st	Z, r18
    1498:	08 95       	ret
				case 4: SET_BIT(PORTD_REG,Local_U8_Pin); break;
    149a:	e2 e3       	ldi	r30, 0x32	; 50
    149c:	f0 e0       	ldi	r31, 0x00	; 0
    149e:	20 81       	ld	r18, Z
    14a0:	81 e0       	ldi	r24, 0x01	; 1
    14a2:	90 e0       	ldi	r25, 0x00	; 0
    14a4:	02 c0       	rjmp	.+4      	; 0x14aa <M_DIO_Void_SetPinValue+0x120>
    14a6:	88 0f       	add	r24, r24
    14a8:	99 1f       	adc	r25, r25
    14aa:	4a 95       	dec	r20
    14ac:	e2 f7       	brpl	.-8      	; 0x14a6 <M_DIO_Void_SetPinValue+0x11c>
    14ae:	28 2b       	or	r18, r24
    14b0:	20 83       	st	Z, r18
    14b2:	08 95       	ret

000014b4 <M_DIO_Void_TogPin>:
				break;
				default:                                 break;
			}
}
void M_DIO_Void_TogPin(u8 Copy_U8_Num)
{
    14b4:	28 2f       	mov	r18, r24
	u8 Local_U8_Pin  = Copy_U8_Num % 10;
    14b6:	6a e0       	ldi	r22, 0x0A	; 10
    14b8:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <__udivmodqi4>
    14bc:	39 2f       	mov	r19, r25
	u8 Local_U8_Port = Copy_U8_Num / 10;
	switch(Local_U8_Port)
    14be:	82 2f       	mov	r24, r18
    14c0:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <__udivmodqi4>
    14c4:	82 30       	cpi	r24, 0x02	; 2
    14c6:	b9 f0       	breq	.+46     	; 0x14f6 <M_DIO_Void_TogPin+0x42>
    14c8:	83 30       	cpi	r24, 0x03	; 3
    14ca:	18 f4       	brcc	.+6      	; 0x14d2 <M_DIO_Void_TogPin+0x1e>
    14cc:	81 30       	cpi	r24, 0x01	; 1
    14ce:	c9 f5       	brne	.+114    	; 0x1542 <M_DIO_Void_TogPin+0x8e>
    14d0:	05 c0       	rjmp	.+10     	; 0x14dc <M_DIO_Void_TogPin+0x28>
    14d2:	83 30       	cpi	r24, 0x03	; 3
    14d4:	e9 f0       	breq	.+58     	; 0x1510 <M_DIO_Void_TogPin+0x5c>
    14d6:	84 30       	cpi	r24, 0x04	; 4
    14d8:	a1 f5       	brne	.+104    	; 0x1542 <M_DIO_Void_TogPin+0x8e>
    14da:	27 c0       	rjmp	.+78     	; 0x152a <M_DIO_Void_TogPin+0x76>
	{
	case 1: TOG_BIT(PORTA_REG,Local_U8_Pin); break;
    14dc:	eb e3       	ldi	r30, 0x3B	; 59
    14de:	f0 e0       	ldi	r31, 0x00	; 0
    14e0:	20 81       	ld	r18, Z
    14e2:	81 e0       	ldi	r24, 0x01	; 1
    14e4:	90 e0       	ldi	r25, 0x00	; 0
    14e6:	02 c0       	rjmp	.+4      	; 0x14ec <M_DIO_Void_TogPin+0x38>
    14e8:	88 0f       	add	r24, r24
    14ea:	99 1f       	adc	r25, r25
    14ec:	3a 95       	dec	r19
    14ee:	e2 f7       	brpl	.-8      	; 0x14e8 <M_DIO_Void_TogPin+0x34>
    14f0:	28 27       	eor	r18, r24
    14f2:	20 83       	st	Z, r18
    14f4:	08 95       	ret
	case 2: TOG_BIT(PORTB_REG,Local_U8_Pin); break;
    14f6:	e8 e3       	ldi	r30, 0x38	; 56
    14f8:	f0 e0       	ldi	r31, 0x00	; 0
    14fa:	20 81       	ld	r18, Z
    14fc:	81 e0       	ldi	r24, 0x01	; 1
    14fe:	90 e0       	ldi	r25, 0x00	; 0
    1500:	02 c0       	rjmp	.+4      	; 0x1506 <M_DIO_Void_TogPin+0x52>
    1502:	88 0f       	add	r24, r24
    1504:	99 1f       	adc	r25, r25
    1506:	3a 95       	dec	r19
    1508:	e2 f7       	brpl	.-8      	; 0x1502 <M_DIO_Void_TogPin+0x4e>
    150a:	28 27       	eor	r18, r24
    150c:	20 83       	st	Z, r18
    150e:	08 95       	ret
	case 3: TOG_BIT(PORTC_REG,Local_U8_Pin); break;
    1510:	e5 e3       	ldi	r30, 0x35	; 53
    1512:	f0 e0       	ldi	r31, 0x00	; 0
    1514:	20 81       	ld	r18, Z
    1516:	81 e0       	ldi	r24, 0x01	; 1
    1518:	90 e0       	ldi	r25, 0x00	; 0
    151a:	02 c0       	rjmp	.+4      	; 0x1520 <M_DIO_Void_TogPin+0x6c>
    151c:	88 0f       	add	r24, r24
    151e:	99 1f       	adc	r25, r25
    1520:	3a 95       	dec	r19
    1522:	e2 f7       	brpl	.-8      	; 0x151c <M_DIO_Void_TogPin+0x68>
    1524:	28 27       	eor	r18, r24
    1526:	20 83       	st	Z, r18
    1528:	08 95       	ret
	case 4: TOG_BIT(PORTD_REG,Local_U8_Pin); break;
    152a:	e2 e3       	ldi	r30, 0x32	; 50
    152c:	f0 e0       	ldi	r31, 0x00	; 0
    152e:	20 81       	ld	r18, Z
    1530:	81 e0       	ldi	r24, 0x01	; 1
    1532:	90 e0       	ldi	r25, 0x00	; 0
    1534:	02 c0       	rjmp	.+4      	; 0x153a <M_DIO_Void_TogPin+0x86>
    1536:	88 0f       	add	r24, r24
    1538:	99 1f       	adc	r25, r25
    153a:	3a 95       	dec	r19
    153c:	e2 f7       	brpl	.-8      	; 0x1536 <M_DIO_Void_TogPin+0x82>
    153e:	28 27       	eor	r18, r24
    1540:	20 83       	st	Z, r18
    1542:	08 95       	ret

00001544 <M_DIO_U8_GetPinValue>:
	default:                                 break;
	}
}
u8   M_DIO_U8_GetPinValue(u8 Copy_U8_Num)
{
    1544:	28 2f       	mov	r18, r24
	u8 Local_U8_Pin  = Copy_U8_Num % 10;
    1546:	6a e0       	ldi	r22, 0x0A	; 10
    1548:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <__udivmodqi4>
    154c:	39 2f       	mov	r19, r25
	u8 Local_U8_Port = Copy_U8_Num / 10;
	u8 Local_U8_Reading = 0;
	switch(Local_U8_Port)
    154e:	82 2f       	mov	r24, r18
    1550:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <__udivmodqi4>
    1554:	82 30       	cpi	r24, 0x02	; 2
    1556:	a1 f0       	breq	.+40     	; 0x1580 <M_DIO_U8_GetPinValue+0x3c>
    1558:	83 30       	cpi	r24, 0x03	; 3
    155a:	18 f4       	brcc	.+6      	; 0x1562 <M_DIO_U8_GetPinValue+0x1e>
    155c:	81 30       	cpi	r24, 0x01	; 1
    155e:	29 f4       	brne	.+10     	; 0x156a <M_DIO_U8_GetPinValue+0x26>
    1560:	06 c0       	rjmp	.+12     	; 0x156e <M_DIO_U8_GetPinValue+0x2a>
    1562:	83 30       	cpi	r24, 0x03	; 3
    1564:	b1 f0       	breq	.+44     	; 0x1592 <M_DIO_U8_GetPinValue+0x4e>
    1566:	84 30       	cpi	r24, 0x04	; 4
    1568:	e9 f0       	breq	.+58     	; 0x15a4 <M_DIO_U8_GetPinValue+0x60>
    156a:	80 e0       	ldi	r24, 0x00	; 0
    156c:	08 95       	ret
	{
	case 1: Local_U8_Reading = GET_BIT(PINA_REG,Local_U8_Pin); break;
    156e:	89 b3       	in	r24, 0x19	; 25
    1570:	90 e0       	ldi	r25, 0x00	; 0
    1572:	02 c0       	rjmp	.+4      	; 0x1578 <M_DIO_U8_GetPinValue+0x34>
    1574:	95 95       	asr	r25
    1576:	87 95       	ror	r24
    1578:	3a 95       	dec	r19
    157a:	e2 f7       	brpl	.-8      	; 0x1574 <M_DIO_U8_GetPinValue+0x30>
    157c:	81 70       	andi	r24, 0x01	; 1
    157e:	08 95       	ret
	case 2: Local_U8_Reading = GET_BIT(PINB_REG,Local_U8_Pin); break;
    1580:	86 b3       	in	r24, 0x16	; 22
    1582:	90 e0       	ldi	r25, 0x00	; 0
    1584:	02 c0       	rjmp	.+4      	; 0x158a <M_DIO_U8_GetPinValue+0x46>
    1586:	95 95       	asr	r25
    1588:	87 95       	ror	r24
    158a:	3a 95       	dec	r19
    158c:	e2 f7       	brpl	.-8      	; 0x1586 <M_DIO_U8_GetPinValue+0x42>
    158e:	81 70       	andi	r24, 0x01	; 1
    1590:	08 95       	ret
	case 3: Local_U8_Reading = GET_BIT(PINC_REG,Local_U8_Pin); break;
    1592:	83 b3       	in	r24, 0x13	; 19
    1594:	90 e0       	ldi	r25, 0x00	; 0
    1596:	02 c0       	rjmp	.+4      	; 0x159c <M_DIO_U8_GetPinValue+0x58>
    1598:	95 95       	asr	r25
    159a:	87 95       	ror	r24
    159c:	3a 95       	dec	r19
    159e:	e2 f7       	brpl	.-8      	; 0x1598 <M_DIO_U8_GetPinValue+0x54>
    15a0:	81 70       	andi	r24, 0x01	; 1
    15a2:	08 95       	ret
	case 4: Local_U8_Reading = GET_BIT(PIND_REG,Local_U8_Pin); break;
    15a4:	80 b3       	in	r24, 0x10	; 16
    15a6:	90 e0       	ldi	r25, 0x00	; 0
    15a8:	02 c0       	rjmp	.+4      	; 0x15ae <M_DIO_U8_GetPinValue+0x6a>
    15aa:	95 95       	asr	r25
    15ac:	87 95       	ror	r24
    15ae:	3a 95       	dec	r19
    15b0:	e2 f7       	brpl	.-8      	; 0x15aa <M_DIO_U8_GetPinValue+0x66>
    15b2:	81 70       	andi	r24, 0x01	; 1
	default:                                                   break;
	}
	return Local_U8_Reading;
}
    15b4:	08 95       	ret

000015b6 <M_DIO_Void_SetPinPullUpRes>:
void M_DIO_Void_SetPinPullUpRes(u8 Copy_U8_Num,u8 Copy_U8_State)
{
    15b6:	28 2f       	mov	r18, r24
    15b8:	36 2f       	mov	r19, r22
	u8 Local_U8_Pin  = Copy_U8_Num % 10;
    15ba:	6a e0       	ldi	r22, 0x0A	; 10
    15bc:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <__udivmodqi4>
    15c0:	49 2f       	mov	r20, r25
	u8 Local_U8_Port = Copy_U8_Num / 10;
    15c2:	82 2f       	mov	r24, r18
    15c4:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <__udivmodqi4>
			switch(Copy_U8_State)
    15c8:	33 23       	and	r19, r19
    15ca:	21 f0       	breq	.+8      	; 0x15d4 <M_DIO_Void_SetPinPullUpRes+0x1e>
    15cc:	31 30       	cpi	r19, 0x01	; 1
    15ce:	09 f0       	breq	.+2      	; 0x15d2 <M_DIO_Void_SetPinPullUpRes+0x1c>
    15d0:	86 c0       	rjmp	.+268    	; 0x16de <M_DIO_Void_SetPinPullUpRes+0x128>
    15d2:	46 c0       	rjmp	.+140    	; 0x1660 <M_DIO_Void_SetPinPullUpRes+0xaa>
			{
			case DISABLE :
				switch(Local_U8_Port)
    15d4:	82 30       	cpi	r24, 0x02	; 2
    15d6:	d1 f0       	breq	.+52     	; 0x160c <M_DIO_Void_SetPinPullUpRes+0x56>
    15d8:	83 30       	cpi	r24, 0x03	; 3
    15da:	20 f4       	brcc	.+8      	; 0x15e4 <M_DIO_Void_SetPinPullUpRes+0x2e>
    15dc:	81 30       	cpi	r24, 0x01	; 1
    15de:	09 f0       	breq	.+2      	; 0x15e2 <M_DIO_Void_SetPinPullUpRes+0x2c>
    15e0:	7e c0       	rjmp	.+252    	; 0x16de <M_DIO_Void_SetPinPullUpRes+0x128>
    15e2:	06 c0       	rjmp	.+12     	; 0x15f0 <M_DIO_Void_SetPinPullUpRes+0x3a>
    15e4:	83 30       	cpi	r24, 0x03	; 3
    15e6:	01 f1       	breq	.+64     	; 0x1628 <M_DIO_Void_SetPinPullUpRes+0x72>
    15e8:	84 30       	cpi	r24, 0x04	; 4
    15ea:	09 f0       	breq	.+2      	; 0x15ee <M_DIO_Void_SetPinPullUpRes+0x38>
    15ec:	78 c0       	rjmp	.+240    	; 0x16de <M_DIO_Void_SetPinPullUpRes+0x128>
    15ee:	2a c0       	rjmp	.+84     	; 0x1644 <M_DIO_Void_SetPinPullUpRes+0x8e>
				{
				case 1: CLR_BIT(PORTA_REG,Local_U8_Pin); break;
    15f0:	eb e3       	ldi	r30, 0x3B	; 59
    15f2:	f0 e0       	ldi	r31, 0x00	; 0
    15f4:	20 81       	ld	r18, Z
    15f6:	81 e0       	ldi	r24, 0x01	; 1
    15f8:	90 e0       	ldi	r25, 0x00	; 0
    15fa:	02 c0       	rjmp	.+4      	; 0x1600 <M_DIO_Void_SetPinPullUpRes+0x4a>
    15fc:	88 0f       	add	r24, r24
    15fe:	99 1f       	adc	r25, r25
    1600:	4a 95       	dec	r20
    1602:	e2 f7       	brpl	.-8      	; 0x15fc <M_DIO_Void_SetPinPullUpRes+0x46>
    1604:	80 95       	com	r24
    1606:	82 23       	and	r24, r18
    1608:	80 83       	st	Z, r24
    160a:	08 95       	ret
				case 2: CLR_BIT(PORTB_REG,Local_U8_Pin); break;
    160c:	e8 e3       	ldi	r30, 0x38	; 56
    160e:	f0 e0       	ldi	r31, 0x00	; 0
    1610:	20 81       	ld	r18, Z
    1612:	81 e0       	ldi	r24, 0x01	; 1
    1614:	90 e0       	ldi	r25, 0x00	; 0
    1616:	02 c0       	rjmp	.+4      	; 0x161c <M_DIO_Void_SetPinPullUpRes+0x66>
    1618:	88 0f       	add	r24, r24
    161a:	99 1f       	adc	r25, r25
    161c:	4a 95       	dec	r20
    161e:	e2 f7       	brpl	.-8      	; 0x1618 <M_DIO_Void_SetPinPullUpRes+0x62>
    1620:	80 95       	com	r24
    1622:	82 23       	and	r24, r18
    1624:	80 83       	st	Z, r24
    1626:	08 95       	ret
				case 3: CLR_BIT(PORTC_REG,Local_U8_Pin); break;
    1628:	e5 e3       	ldi	r30, 0x35	; 53
    162a:	f0 e0       	ldi	r31, 0x00	; 0
    162c:	20 81       	ld	r18, Z
    162e:	81 e0       	ldi	r24, 0x01	; 1
    1630:	90 e0       	ldi	r25, 0x00	; 0
    1632:	02 c0       	rjmp	.+4      	; 0x1638 <M_DIO_Void_SetPinPullUpRes+0x82>
    1634:	88 0f       	add	r24, r24
    1636:	99 1f       	adc	r25, r25
    1638:	4a 95       	dec	r20
    163a:	e2 f7       	brpl	.-8      	; 0x1634 <M_DIO_Void_SetPinPullUpRes+0x7e>
    163c:	80 95       	com	r24
    163e:	82 23       	and	r24, r18
    1640:	80 83       	st	Z, r24
    1642:	08 95       	ret
				case 4: CLR_BIT(PORTD_REG,Local_U8_Pin); break;
    1644:	e2 e3       	ldi	r30, 0x32	; 50
    1646:	f0 e0       	ldi	r31, 0x00	; 0
    1648:	20 81       	ld	r18, Z
    164a:	81 e0       	ldi	r24, 0x01	; 1
    164c:	90 e0       	ldi	r25, 0x00	; 0
    164e:	02 c0       	rjmp	.+4      	; 0x1654 <M_DIO_Void_SetPinPullUpRes+0x9e>
    1650:	88 0f       	add	r24, r24
    1652:	99 1f       	adc	r25, r25
    1654:	4a 95       	dec	r20
    1656:	e2 f7       	brpl	.-8      	; 0x1650 <M_DIO_Void_SetPinPullUpRes+0x9a>
    1658:	80 95       	com	r24
    165a:	82 23       	and	r24, r18
    165c:	80 83       	st	Z, r24
    165e:	08 95       	ret
				default:                                 break;
				}
				break;
			case ENABLE:
				switch(Local_U8_Port)
    1660:	82 30       	cpi	r24, 0x02	; 2
    1662:	b9 f0       	breq	.+46     	; 0x1692 <M_DIO_Void_SetPinPullUpRes+0xdc>
    1664:	83 30       	cpi	r24, 0x03	; 3
    1666:	18 f4       	brcc	.+6      	; 0x166e <M_DIO_Void_SetPinPullUpRes+0xb8>
    1668:	81 30       	cpi	r24, 0x01	; 1
    166a:	c9 f5       	brne	.+114    	; 0x16de <M_DIO_Void_SetPinPullUpRes+0x128>
    166c:	05 c0       	rjmp	.+10     	; 0x1678 <M_DIO_Void_SetPinPullUpRes+0xc2>
    166e:	83 30       	cpi	r24, 0x03	; 3
    1670:	e9 f0       	breq	.+58     	; 0x16ac <M_DIO_Void_SetPinPullUpRes+0xf6>
    1672:	84 30       	cpi	r24, 0x04	; 4
    1674:	a1 f5       	brne	.+104    	; 0x16de <M_DIO_Void_SetPinPullUpRes+0x128>
    1676:	27 c0       	rjmp	.+78     	; 0x16c6 <M_DIO_Void_SetPinPullUpRes+0x110>
				{
				case 1: SET_BIT(PORTA_REG,Local_U8_Pin); break;
    1678:	eb e3       	ldi	r30, 0x3B	; 59
    167a:	f0 e0       	ldi	r31, 0x00	; 0
    167c:	20 81       	ld	r18, Z
    167e:	81 e0       	ldi	r24, 0x01	; 1
    1680:	90 e0       	ldi	r25, 0x00	; 0
    1682:	02 c0       	rjmp	.+4      	; 0x1688 <M_DIO_Void_SetPinPullUpRes+0xd2>
    1684:	88 0f       	add	r24, r24
    1686:	99 1f       	adc	r25, r25
    1688:	4a 95       	dec	r20
    168a:	e2 f7       	brpl	.-8      	; 0x1684 <M_DIO_Void_SetPinPullUpRes+0xce>
    168c:	28 2b       	or	r18, r24
    168e:	20 83       	st	Z, r18
    1690:	08 95       	ret
				case 2: SET_BIT(PORTB_REG,Local_U8_Pin); break;
    1692:	e8 e3       	ldi	r30, 0x38	; 56
    1694:	f0 e0       	ldi	r31, 0x00	; 0
    1696:	20 81       	ld	r18, Z
    1698:	81 e0       	ldi	r24, 0x01	; 1
    169a:	90 e0       	ldi	r25, 0x00	; 0
    169c:	02 c0       	rjmp	.+4      	; 0x16a2 <M_DIO_Void_SetPinPullUpRes+0xec>
    169e:	88 0f       	add	r24, r24
    16a0:	99 1f       	adc	r25, r25
    16a2:	4a 95       	dec	r20
    16a4:	e2 f7       	brpl	.-8      	; 0x169e <M_DIO_Void_SetPinPullUpRes+0xe8>
    16a6:	28 2b       	or	r18, r24
    16a8:	20 83       	st	Z, r18
    16aa:	08 95       	ret
				case 3: SET_BIT(PORTC_REG,Local_U8_Pin); break;
    16ac:	e5 e3       	ldi	r30, 0x35	; 53
    16ae:	f0 e0       	ldi	r31, 0x00	; 0
    16b0:	20 81       	ld	r18, Z
    16b2:	81 e0       	ldi	r24, 0x01	; 1
    16b4:	90 e0       	ldi	r25, 0x00	; 0
    16b6:	02 c0       	rjmp	.+4      	; 0x16bc <M_DIO_Void_SetPinPullUpRes+0x106>
    16b8:	88 0f       	add	r24, r24
    16ba:	99 1f       	adc	r25, r25
    16bc:	4a 95       	dec	r20
    16be:	e2 f7       	brpl	.-8      	; 0x16b8 <M_DIO_Void_SetPinPullUpRes+0x102>
    16c0:	28 2b       	or	r18, r24
    16c2:	20 83       	st	Z, r18
    16c4:	08 95       	ret
				case 4: SET_BIT(PORTD_REG,Local_U8_Pin); break;
    16c6:	e2 e3       	ldi	r30, 0x32	; 50
    16c8:	f0 e0       	ldi	r31, 0x00	; 0
    16ca:	20 81       	ld	r18, Z
    16cc:	81 e0       	ldi	r24, 0x01	; 1
    16ce:	90 e0       	ldi	r25, 0x00	; 0
    16d0:	02 c0       	rjmp	.+4      	; 0x16d6 <M_DIO_Void_SetPinPullUpRes+0x120>
    16d2:	88 0f       	add	r24, r24
    16d4:	99 1f       	adc	r25, r25
    16d6:	4a 95       	dec	r20
    16d8:	e2 f7       	brpl	.-8      	; 0x16d2 <M_DIO_Void_SetPinPullUpRes+0x11c>
    16da:	28 2b       	or	r18, r24
    16dc:	20 83       	st	Z, r18
    16de:	08 95       	ret

000016e0 <M_ADC_Void_ADCInit>:


void M_ADC_Void_ADCInit(void)
{
#if   ADC_V_REF_MODE   ==   AVCC
	CLR_BIT(ADMUX_REG,REFS1_BIT);
    16e0:	e7 e2       	ldi	r30, 0x27	; 39
    16e2:	f0 e0       	ldi	r31, 0x00	; 0
    16e4:	80 81       	ld	r24, Z
    16e6:	8f 77       	andi	r24, 0x7F	; 127
    16e8:	80 83       	st	Z, r24
	SET_BIT(ADMUX_REG,REFS0_BIT);
    16ea:	80 81       	ld	r24, Z
    16ec:	80 64       	ori	r24, 0x40	; 64
    16ee:	80 83       	st	Z, r24
	SET_BIT(ADMUX_REG,REFS1_BIT);
	SET_BIT(ADMUX_REG,REFS0_BIT);
#endif

	/* TO SELECT RIGHT ADDJUST */
	CLR_BIT(ADMUX_REG,ADLAR_BIT);
    16f0:	80 81       	ld	r24, Z
    16f2:	8f 7d       	andi	r24, 0xDF	; 223
    16f4:	80 83       	st	Z, r24

#if   ADC_PRESCALER_DV   ==   128
	SET_BIT(ADCSRA_REG,ADPS2_BIT);
    16f6:	e6 e2       	ldi	r30, 0x26	; 38
    16f8:	f0 e0       	ldi	r31, 0x00	; 0
    16fa:	80 81       	ld	r24, Z
    16fc:	84 60       	ori	r24, 0x04	; 4
    16fe:	80 83       	st	Z, r24
	SET_BIT(ADCSRA_REG,ADPS1_BIT);
    1700:	80 81       	ld	r24, Z
    1702:	82 60       	ori	r24, 0x02	; 2
    1704:	80 83       	st	Z, r24
	SET_BIT(ADCSRA_REG,ADPS0_BIT);
    1706:	80 81       	ld	r24, Z
    1708:	81 60       	ori	r24, 0x01	; 1
    170a:	80 83       	st	Z, r24
	SET_BIT(ADCSRA_REG,ADPS2_BIT);
	SET_BIT(ADCSRA_REG,ADPS1_BIT);
	CLR_BIT(ADCSRA_REG,ADPS0_BIT);
#endif

	SET_BIT(ADCSRA_REG,ADATE_BIT);
    170c:	80 81       	ld	r24, Z
    170e:	80 62       	ori	r24, 0x20	; 32
    1710:	80 83       	st	Z, r24
	/* TO ENABLE ADC CIRCUIT */
	SET_BIT(ADCSRA_REG,ADEN_BIT);
    1712:	80 81       	ld	r24, Z
    1714:	80 68       	ori	r24, 0x80	; 128
    1716:	80 83       	st	Z, r24
}
    1718:	08 95       	ret

0000171a <M_ADC_U16_ADCRead>:
u16  M_ADC_U16_ADCRead(u8 Copy_U8_AdcChannel)
{
	u32 Local_U32_Counter = 0;
	switch(Copy_U8_AdcChannel)
    171a:	81 30       	cpi	r24, 0x01	; 1
    171c:	d1 f0       	breq	.+52     	; 0x1752 <M_ADC_U16_ADCRead+0x38>
    171e:	81 30       	cpi	r24, 0x01	; 1
    1720:	30 f0       	brcs	.+12     	; 0x172e <M_ADC_U16_ADCRead+0x14>
    1722:	82 30       	cpi	r24, 0x02	; 2
    1724:	41 f1       	breq	.+80     	; 0x1776 <M_ADC_U16_ADCRead+0x5c>
    1726:	83 30       	cpi	r24, 0x03	; 3
    1728:	09 f0       	breq	.+2      	; 0x172c <M_ADC_U16_ADCRead+0x12>
    172a:	48 c0       	rjmp	.+144    	; 0x17bc <M_ADC_U16_ADCRead+0xa2>
    172c:	36 c0       	rjmp	.+108    	; 0x179a <M_ADC_U16_ADCRead+0x80>
	{
	case ADC_CHANNEL_0:
		CLR_BIT(ADMUX_REG,MUX4_BIT);
    172e:	e7 e2       	ldi	r30, 0x27	; 39
    1730:	f0 e0       	ldi	r31, 0x00	; 0
    1732:	80 81       	ld	r24, Z
    1734:	8f 7e       	andi	r24, 0xEF	; 239
    1736:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX3_BIT);
    1738:	80 81       	ld	r24, Z
    173a:	87 7f       	andi	r24, 0xF7	; 247
    173c:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX2_BIT);
    173e:	80 81       	ld	r24, Z
    1740:	8b 7f       	andi	r24, 0xFB	; 251
    1742:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX1_BIT);
    1744:	80 81       	ld	r24, Z
    1746:	8d 7f       	andi	r24, 0xFD	; 253
    1748:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX0_BIT);
    174a:	80 81       	ld	r24, Z
    174c:	8e 7f       	andi	r24, 0xFE	; 254
    174e:	80 83       	st	Z, r24
    1750:	35 c0       	rjmp	.+106    	; 0x17bc <M_ADC_U16_ADCRead+0xa2>
		break;
	case ADC_CHANNEL_1:
		CLR_BIT(ADMUX_REG,MUX4_BIT);
    1752:	e7 e2       	ldi	r30, 0x27	; 39
    1754:	f0 e0       	ldi	r31, 0x00	; 0
    1756:	80 81       	ld	r24, Z
    1758:	8f 7e       	andi	r24, 0xEF	; 239
    175a:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX3_BIT);
    175c:	80 81       	ld	r24, Z
    175e:	87 7f       	andi	r24, 0xF7	; 247
    1760:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX2_BIT);
    1762:	80 81       	ld	r24, Z
    1764:	8b 7f       	andi	r24, 0xFB	; 251
    1766:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX1_BIT);
    1768:	80 81       	ld	r24, Z
    176a:	8d 7f       	andi	r24, 0xFD	; 253
    176c:	80 83       	st	Z, r24
		SET_BIT(ADMUX_REG,MUX0_BIT);
    176e:	80 81       	ld	r24, Z
    1770:	81 60       	ori	r24, 0x01	; 1
    1772:	80 83       	st	Z, r24
    1774:	23 c0       	rjmp	.+70     	; 0x17bc <M_ADC_U16_ADCRead+0xa2>
		break;
	case ADC_CHANNEL_2:
		CLR_BIT(ADMUX_REG,MUX4_BIT);
    1776:	e7 e2       	ldi	r30, 0x27	; 39
    1778:	f0 e0       	ldi	r31, 0x00	; 0
    177a:	80 81       	ld	r24, Z
    177c:	8f 7e       	andi	r24, 0xEF	; 239
    177e:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX3_BIT);
    1780:	80 81       	ld	r24, Z
    1782:	87 7f       	andi	r24, 0xF7	; 247
    1784:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX2_BIT);
    1786:	80 81       	ld	r24, Z
    1788:	8b 7f       	andi	r24, 0xFB	; 251
    178a:	80 83       	st	Z, r24
		SET_BIT(ADMUX_REG,MUX1_BIT);
    178c:	80 81       	ld	r24, Z
    178e:	82 60       	ori	r24, 0x02	; 2
    1790:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX0_BIT);
    1792:	80 81       	ld	r24, Z
    1794:	8e 7f       	andi	r24, 0xFE	; 254
    1796:	80 83       	st	Z, r24
    1798:	11 c0       	rjmp	.+34     	; 0x17bc <M_ADC_U16_ADCRead+0xa2>
		break;
	case ADC_CHANNEL_3:
		CLR_BIT(ADMUX_REG,MUX4_BIT);
    179a:	e7 e2       	ldi	r30, 0x27	; 39
    179c:	f0 e0       	ldi	r31, 0x00	; 0
    179e:	80 81       	ld	r24, Z
    17a0:	8f 7e       	andi	r24, 0xEF	; 239
    17a2:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX3_BIT);
    17a4:	80 81       	ld	r24, Z
    17a6:	87 7f       	andi	r24, 0xF7	; 247
    17a8:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX2_BIT);
    17aa:	80 81       	ld	r24, Z
    17ac:	8b 7f       	andi	r24, 0xFB	; 251
    17ae:	80 83       	st	Z, r24
		SET_BIT(ADMUX_REG,MUX1_BIT);
    17b0:	80 81       	ld	r24, Z
    17b2:	82 60       	ori	r24, 0x02	; 2
    17b4:	80 83       	st	Z, r24
		SET_BIT(ADMUX_REG,MUX0_BIT);
    17b6:	80 81       	ld	r24, Z
    17b8:	81 60       	ori	r24, 0x01	; 1
    17ba:	80 83       	st	Z, r24
		break;
	default:  break;
	}
	/* TO START CONVERTION */
	SET_BIT(ADCSRA_REG,ADSC_BIT);
    17bc:	e6 e2       	ldi	r30, 0x26	; 38
    17be:	f0 e0       	ldi	r31, 0x00	; 0
    17c0:	80 81       	ld	r24, Z
    17c2:	80 64       	ori	r24, 0x40	; 64
    17c4:	80 83       	st	Z, r24
    17c6:	20 e0       	ldi	r18, 0x00	; 0
    17c8:	30 e0       	ldi	r19, 0x00	; 0
    17ca:	40 e0       	ldi	r20, 0x00	; 0
    17cc:	50 e0       	ldi	r21, 0x00	; 0

	while(Local_U32_Counter < POLLING_TIME)
	{
		Local_U32_Counter++;
		if(GET_BIT(ADCSRA_REG,ADIF_BIT) == ADC_CONVERSION_COMPLETE)
    17ce:	80 81       	ld	r24, Z
    17d0:	84 fd       	sbrc	r24, 4
    17d2:	0c c0       	rjmp	.+24     	; 0x17ec <M_ADC_U16_ADCRead+0xd2>
	/* TO START CONVERTION */
	SET_BIT(ADCSRA_REG,ADSC_BIT);

	while(Local_U32_Counter < POLLING_TIME)
	{
		Local_U32_Counter++;
    17d4:	2f 5f       	subi	r18, 0xFF	; 255
    17d6:	3f 4f       	sbci	r19, 0xFF	; 255
    17d8:	4f 4f       	sbci	r20, 0xFF	; 255
    17da:	5f 4f       	sbci	r21, 0xFF	; 255
	default:  break;
	}
	/* TO START CONVERTION */
	SET_BIT(ADCSRA_REG,ADSC_BIT);

	while(Local_U32_Counter < POLLING_TIME)
    17dc:	20 30       	cpi	r18, 0x00	; 0
    17de:	8d e2       	ldi	r24, 0x2D	; 45
    17e0:	38 07       	cpc	r19, r24
    17e2:	81 e3       	ldi	r24, 0x31	; 49
    17e4:	48 07       	cpc	r20, r24
    17e6:	81 e0       	ldi	r24, 0x01	; 1
    17e8:	58 07       	cpc	r21, r24
    17ea:	89 f7       	brne	.-30     	; 0x17ce <M_ADC_U16_ADCRead+0xb4>
		if(GET_BIT(ADCSRA_REG,ADIF_BIT) == ADC_CONVERSION_COMPLETE)
		{
			break;
		}
	}
	return ADCL_REG;
    17ec:	24 b1       	in	r18, 0x04	; 4
    17ee:	35 b1       	in	r19, 0x05	; 5
}
    17f0:	82 2f       	mov	r24, r18
    17f2:	93 2f       	mov	r25, r19
    17f4:	08 95       	ret

000017f6 <H_Servo_Void_ServoSetStop>:
{
	M_Timer_Void_PWMStart(TIMER0_CHANNEL);
}
void H_Servo_Void_ServoSetStop(void)
{
M_Timer_Void_PWMStop(TIMER0_CHANNEL);
    17f6:	80 e0       	ldi	r24, 0x00	; 0
    17f8:	0e 94 85 08 	call	0x110a	; 0x110a <M_Timer_Void_PWMStop>
}
    17fc:	08 95       	ret

000017fe <H_Servo_Void_ServoSetStart>:
	f32 Local_F32_Value = ((Copy_U8_Angle * 5.0 ) / 180.0) + 5.0;
	M_Timer_Void_PWMSetDutyCycle(TIMER0_CHANNEL,Local_F32_Value);
}
void H_Servo_Void_ServoSetStart(void)
{
	M_Timer_Void_PWMStart(TIMER0_CHANNEL);
    17fe:	80 e0       	ldi	r24, 0x00	; 0
    1800:	0e 94 82 08 	call	0x1104	; 0x1104 <M_Timer_Void_PWMStart>
}
    1804:	08 95       	ret

00001806 <H_Servo_Void_ServoSetAngle>:
	M_Timer_Void_PWMSetFreaquancy(50);
}
void H_Servo_Void_ServoSetAngle(s16 Copy_U8_Angle)
{
	f32 Local_F32_Value = ((Copy_U8_Angle * 5.0 ) / 180.0) + 5.0;
	M_Timer_Void_PWMSetDutyCycle(TIMER0_CHANNEL,Local_F32_Value);
    1806:	aa 27       	eor	r26, r26
    1808:	97 fd       	sbrc	r25, 7
    180a:	a0 95       	com	r26
    180c:	ba 2f       	mov	r27, r26
    180e:	bc 01       	movw	r22, r24
    1810:	cd 01       	movw	r24, r26
    1812:	0e 94 25 04 	call	0x84a	; 0x84a <__floatsisf>
    1816:	20 e0       	ldi	r18, 0x00	; 0
    1818:	30 e0       	ldi	r19, 0x00	; 0
    181a:	40 ea       	ldi	r20, 0xA0	; 160
    181c:	50 e4       	ldi	r21, 0x40	; 64
    181e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1822:	20 e0       	ldi	r18, 0x00	; 0
    1824:	30 e0       	ldi	r19, 0x00	; 0
    1826:	44 e3       	ldi	r20, 0x34	; 52
    1828:	53 e4       	ldi	r21, 0x43	; 67
    182a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    182e:	20 e0       	ldi	r18, 0x00	; 0
    1830:	30 e0       	ldi	r19, 0x00	; 0
    1832:	40 ea       	ldi	r20, 0xA0	; 160
    1834:	50 e4       	ldi	r21, 0x40	; 64
    1836:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    183a:	ab 01       	movw	r20, r22
    183c:	bc 01       	movw	r22, r24
    183e:	80 e0       	ldi	r24, 0x00	; 0
    1840:	0e 94 26 08 	call	0x104c	; 0x104c <M_Timer_Void_PWMSetDutyCycle>
}
    1844:	08 95       	ret

00001846 <H_Servo_Void_ServoInit>:

#include "Servo_Interface.h"

void H_Servo_Void_ServoInit(void)
{
	M_Timer_Void_PWMInit(TIMER0_CHANNEL);
    1846:	80 e0       	ldi	r24, 0x00	; 0
    1848:	0e 94 f1 08 	call	0x11e2	; 0x11e2 <M_Timer_Void_PWMInit>
	M_Timer_Void_PWMSetFreaquancy(50);
    184c:	82 e3       	ldi	r24, 0x32	; 50
    184e:	0e 94 75 08 	call	0x10ea	; 0x10ea <M_Timer_Void_PWMSetFreaquancy>
}
    1852:	08 95       	ret

00001854 <H_LCD_Void_SetLCDPins>:
{
	H_LCD_Void_LCDWriteCommand(LCD_CLEAR);
}

static void H_LCD_Void_SetLCDPins(u8 Copy_U8_Pins)
{
    1854:	1f 93       	push	r17
    1856:	18 2f       	mov	r17, r24
	M_DIO_Void_SetPinValue(LCD_D4_PIN,Copy_U8_Pins >> 4 & 0x01);
	M_DIO_Void_SetPinValue(LCD_D5_PIN,Copy_U8_Pins >> 5 & 0x01);
	M_DIO_Void_SetPinValue(LCD_D6_PIN,Copy_U8_Pins >> 6 & 0x01);
	M_DIO_Void_SetPinValue(LCD_D7_PIN,Copy_U8_Pins >> 7 & 0x01);
#elif LCD_MODE   ==   _4_BIT_MODE
	M_DIO_Void_SetPinValue(LCD_D4_PIN,Copy_U8_Pins >> 0 & 0x01);
    1858:	68 2f       	mov	r22, r24
    185a:	61 70       	andi	r22, 0x01	; 1
    185c:	8e e0       	ldi	r24, 0x0E	; 14
    185e:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(LCD_D5_PIN,Copy_U8_Pins >> 1 & 0x01);
    1862:	61 2f       	mov	r22, r17
    1864:	66 95       	lsr	r22
    1866:	61 70       	andi	r22, 0x01	; 1
    1868:	8f e0       	ldi	r24, 0x0F	; 15
    186a:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(LCD_D6_PIN,Copy_U8_Pins >> 2 & 0x01);
    186e:	61 2f       	mov	r22, r17
    1870:	66 95       	lsr	r22
    1872:	66 95       	lsr	r22
    1874:	61 70       	andi	r22, 0x01	; 1
    1876:	80 e1       	ldi	r24, 0x10	; 16
    1878:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(LCD_D7_PIN,Copy_U8_Pins >> 3 & 0x01);
    187c:	16 95       	lsr	r17
    187e:	16 95       	lsr	r17
    1880:	16 95       	lsr	r17
    1882:	11 70       	andi	r17, 0x01	; 1
    1884:	81 e1       	ldi	r24, 0x11	; 17
    1886:	61 2f       	mov	r22, r17
    1888:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
#endif
}
    188c:	1f 91       	pop	r17
    188e:	08 95       	ret

00001890 <H_LCD_Void_LCDWriteCommand>:
	M_DIO_Void_SetPinValue(LCD_EN_PIN,LOW);
#endif
	_delay_ms(1);
}
void H_LCD_Void_LCDWriteCommand(u8 Copy_U8_Command)
{
    1890:	ff 92       	push	r15
    1892:	0f 93       	push	r16
    1894:	1f 93       	push	r17
    1896:	f8 2e       	mov	r15, r24
	M_DIO_Void_SetPinValue(LCD_RS_PIN,LOW);
    1898:	85 e1       	ldi	r24, 0x15	; 21
    189a:	60 e0       	ldi	r22, 0x00	; 0
    189c:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
	H_LCD_Void_SetLCDPins(Copy_U8_Command);
	M_DIO_Void_SetPinValue(LCD_EN_PIN,HIGH);
	_delay_ms(1);
	M_DIO_Void_SetPinValue(LCD_EN_PIN,LOW);
#elif LCD_MODE   ==   _4_BIT_MODE
	H_LCD_Void_SetLCDPins(Copy_U8_Command >> 4);
    18a0:	8f 2d       	mov	r24, r15
    18a2:	82 95       	swap	r24
    18a4:	8f 70       	andi	r24, 0x0F	; 15
    18a6:	0e 94 2a 0c 	call	0x1854	; 0x1854 <H_LCD_Void_SetLCDPins>
	M_DIO_Void_SetPinValue(LCD_EN_PIN,HIGH);
    18aa:	87 e1       	ldi	r24, 0x17	; 23
    18ac:	61 e0       	ldi	r22, 0x01	; 1
    18ae:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    18b2:	00 ea       	ldi	r16, 0xA0	; 160
    18b4:	1f e0       	ldi	r17, 0x0F	; 15
    18b6:	c8 01       	movw	r24, r16
    18b8:	01 97       	sbiw	r24, 0x01	; 1
    18ba:	f1 f7       	brne	.-4      	; 0x18b8 <H_LCD_Void_LCDWriteCommand+0x28>
	_delay_ms(1);
	M_DIO_Void_SetPinValue(LCD_EN_PIN,LOW);
    18bc:	87 e1       	ldi	r24, 0x17	; 23
    18be:	60 e0       	ldi	r22, 0x00	; 0
    18c0:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
    18c4:	c8 01       	movw	r24, r16
    18c6:	01 97       	sbiw	r24, 0x01	; 1
    18c8:	f1 f7       	brne	.-4      	; 0x18c6 <H_LCD_Void_LCDWriteCommand+0x36>
	_delay_ms(1);
	H_LCD_Void_SetLCDPins(Copy_U8_Command);
    18ca:	8f 2d       	mov	r24, r15
    18cc:	0e 94 2a 0c 	call	0x1854	; 0x1854 <H_LCD_Void_SetLCDPins>
	M_DIO_Void_SetPinValue(LCD_EN_PIN,HIGH);
    18d0:	87 e1       	ldi	r24, 0x17	; 23
    18d2:	61 e0       	ldi	r22, 0x01	; 1
    18d4:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
    18d8:	c8 01       	movw	r24, r16
    18da:	01 97       	sbiw	r24, 0x01	; 1
    18dc:	f1 f7       	brne	.-4      	; 0x18da <H_LCD_Void_LCDWriteCommand+0x4a>
	_delay_ms(1);
	M_DIO_Void_SetPinValue(LCD_EN_PIN,LOW);
    18de:	87 e1       	ldi	r24, 0x17	; 23
    18e0:	60 e0       	ldi	r22, 0x00	; 0
    18e2:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
    18e6:	c8 01       	movw	r24, r16
    18e8:	01 97       	sbiw	r24, 0x01	; 1
    18ea:	f1 f7       	brne	.-4      	; 0x18e8 <H_LCD_Void_LCDWriteCommand+0x58>
#endif
	_delay_ms(1);
}
    18ec:	1f 91       	pop	r17
    18ee:	0f 91       	pop	r16
    18f0:	ff 90       	pop	r15
    18f2:	08 95       	ret

000018f4 <H_LCD_Void_LCDClear>:



void H_LCD_Void_LCDClear(void)
{
	H_LCD_Void_LCDWriteCommand(LCD_CLEAR);
    18f4:	81 e0       	ldi	r24, 0x01	; 1
    18f6:	0e 94 48 0c 	call	0x1890	; 0x1890 <H_LCD_Void_LCDWriteCommand>
}
    18fa:	08 95       	ret

000018fc <H_LCD_Void_LCDGoTo>:




void H_LCD_Void_LCDGoTo(u8 Copy_U8_Row,u8 Copy_U8_Col)
{
    18fc:	df 93       	push	r29
    18fe:	cf 93       	push	r28
    1900:	00 d0       	rcall	.+0      	; 0x1902 <H_LCD_Void_LCDGoTo+0x6>
    1902:	cd b7       	in	r28, 0x3d	; 61
    1904:	de b7       	in	r29, 0x3e	; 62
	u8 Local_U8Arr [2] = {0x80 , 0xC0};
    1906:	90 e8       	ldi	r25, 0x80	; 128
    1908:	99 83       	std	Y+1, r25	; 0x01
    190a:	90 ec       	ldi	r25, 0xC0	; 192
    190c:	9a 83       	std	Y+2, r25	; 0x02
	H_LCD_Void_LCDWriteCommand(Local_U8Arr[Copy_U8_Row] + Copy_U8_Col);
    190e:	fe 01       	movw	r30, r28
    1910:	e8 0f       	add	r30, r24
    1912:	f1 1d       	adc	r31, r1
    1914:	81 81       	ldd	r24, Z+1	; 0x01
    1916:	86 0f       	add	r24, r22
    1918:	0e 94 48 0c 	call	0x1890	; 0x1890 <H_LCD_Void_LCDWriteCommand>
}
    191c:	0f 90       	pop	r0
    191e:	0f 90       	pop	r0
    1920:	cf 91       	pop	r28
    1922:	df 91       	pop	r29
    1924:	08 95       	ret

00001926 <H_LCD_Void_LCDWriteCharacter>:
	H_LCD_Void_LCDWriteCommand(LCD_RETURN_HOME);
#endif

}
void H_LCD_Void_LCDWriteCharacter(u8 Copy_U8_Character)
{
    1926:	ff 92       	push	r15
    1928:	0f 93       	push	r16
    192a:	1f 93       	push	r17
    192c:	f8 2e       	mov	r15, r24
	M_DIO_Void_SetPinValue(LCD_RS_PIN,HIGH);
    192e:	85 e1       	ldi	r24, 0x15	; 21
    1930:	61 e0       	ldi	r22, 0x01	; 1
    1932:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
	H_LCD_Void_SetLCDPins(Copy_U8_Character);
	M_DIO_Void_SetPinValue(LCD_EN_PIN,HIGH);
	_delay_ms(1);
	M_DIO_Void_SetPinValue(LCD_EN_PIN,LOW);
#elif LCD_MODE   ==   _4_BIT_MODE
	H_LCD_Void_SetLCDPins(Copy_U8_Character >> 4);
    1936:	8f 2d       	mov	r24, r15
    1938:	82 95       	swap	r24
    193a:	8f 70       	andi	r24, 0x0F	; 15
    193c:	0e 94 2a 0c 	call	0x1854	; 0x1854 <H_LCD_Void_SetLCDPins>
	M_DIO_Void_SetPinValue(LCD_EN_PIN,HIGH);
    1940:	87 e1       	ldi	r24, 0x17	; 23
    1942:	61 e0       	ldi	r22, 0x01	; 1
    1944:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
    1948:	00 ea       	ldi	r16, 0xA0	; 160
    194a:	1f e0       	ldi	r17, 0x0F	; 15
    194c:	c8 01       	movw	r24, r16
    194e:	01 97       	sbiw	r24, 0x01	; 1
    1950:	f1 f7       	brne	.-4      	; 0x194e <H_LCD_Void_LCDWriteCharacter+0x28>
	_delay_ms(1);
	M_DIO_Void_SetPinValue(LCD_EN_PIN,LOW);
    1952:	87 e1       	ldi	r24, 0x17	; 23
    1954:	60 e0       	ldi	r22, 0x00	; 0
    1956:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
    195a:	c8 01       	movw	r24, r16
    195c:	01 97       	sbiw	r24, 0x01	; 1
    195e:	f1 f7       	brne	.-4      	; 0x195c <H_LCD_Void_LCDWriteCharacter+0x36>
	_delay_ms(1);
	H_LCD_Void_SetLCDPins(Copy_U8_Character);
    1960:	8f 2d       	mov	r24, r15
    1962:	0e 94 2a 0c 	call	0x1854	; 0x1854 <H_LCD_Void_SetLCDPins>
	M_DIO_Void_SetPinValue(LCD_EN_PIN,HIGH);
    1966:	87 e1       	ldi	r24, 0x17	; 23
    1968:	61 e0       	ldi	r22, 0x01	; 1
    196a:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
    196e:	c8 01       	movw	r24, r16
    1970:	01 97       	sbiw	r24, 0x01	; 1
    1972:	f1 f7       	brne	.-4      	; 0x1970 <H_LCD_Void_LCDWriteCharacter+0x4a>
	_delay_ms(1);
	M_DIO_Void_SetPinValue(LCD_EN_PIN,LOW);
    1974:	87 e1       	ldi	r24, 0x17	; 23
    1976:	60 e0       	ldi	r22, 0x00	; 0
    1978:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
    197c:	c8 01       	movw	r24, r16
    197e:	01 97       	sbiw	r24, 0x01	; 1
    1980:	f1 f7       	brne	.-4      	; 0x197e <H_LCD_Void_LCDWriteCharacter+0x58>
#endif
	_delay_ms(1);
}
    1982:	1f 91       	pop	r17
    1984:	0f 91       	pop	r16
    1986:	ff 90       	pop	r15
    1988:	08 95       	ret

0000198a <H_LCD_Void_LCDWriteNumber>:
		H_LCD_Void_LCDWriteCharacter(Copy_U8_P[Local_U8_Counter]);
		Local_U8_Counter++;
	}
}
void H_LCD_Void_LCDWriteNumber(s32 Copy_S32_Num)
{
    198a:	af 92       	push	r10
    198c:	bf 92       	push	r11
    198e:	cf 92       	push	r12
    1990:	df 92       	push	r13
    1992:	ef 92       	push	r14
    1994:	ff 92       	push	r15
    1996:	0f 93       	push	r16
    1998:	df 93       	push	r29
    199a:	cf 93       	push	r28
    199c:	cd b7       	in	r28, 0x3d	; 61
    199e:	de b7       	in	r29, 0x3e	; 62
    19a0:	62 97       	sbiw	r28, 0x12	; 18
    19a2:	0f b6       	in	r0, 0x3f	; 63
    19a4:	f8 94       	cli
    19a6:	de bf       	out	0x3e, r29	; 62
    19a8:	0f be       	out	0x3f, r0	; 63
    19aa:	cd bf       	out	0x3d, r28	; 61
    19ac:	6b 01       	movw	r12, r22
    19ae:	7c 01       	movw	r14, r24
	s8 Local_S8_Counter = -1;
	u8 Local_U8_Arr[16];
	if(Copy_S32_Num < 0)
    19b0:	99 23       	and	r25, r25
    19b2:	5c f4       	brge	.+22     	; 0x19ca <H_LCD_Void_LCDWriteNumber+0x40>
	{
		Copy_S32_Num = Copy_S32_Num * -1;
    19b4:	f0 94       	com	r15
    19b6:	e0 94       	com	r14
    19b8:	d0 94       	com	r13
    19ba:	c0 94       	com	r12
    19bc:	c1 1c       	adc	r12, r1
    19be:	d1 1c       	adc	r13, r1
    19c0:	e1 1c       	adc	r14, r1
    19c2:	f1 1c       	adc	r15, r1
		H_LCD_Void_LCDWriteCharacter('-');
    19c4:	8d e2       	ldi	r24, 0x2D	; 45
    19c6:	0e 94 93 0c 	call	0x1926	; 0x1926 <H_LCD_Void_LCDWriteCharacter>
    19ca:	0f ef       	ldi	r16, 0xFF	; 255
	}
	do
	{
		Local_S8_Counter++;
		Local_U8_Arr[Local_S8_Counter]  =  Copy_S32_Num % 10;
    19cc:	5e 01       	movw	r10, r28
    19ce:	08 94       	sec
    19d0:	a1 1c       	adc	r10, r1
    19d2:	b1 1c       	adc	r11, r1
		Copy_S32_Num = Copy_S32_Num * -1;
		H_LCD_Void_LCDWriteCharacter('-');
	}
	do
	{
		Local_S8_Counter++;
    19d4:	0f 5f       	subi	r16, 0xFF	; 255
		Local_U8_Arr[Local_S8_Counter]  =  Copy_S32_Num % 10;
    19d6:	80 2f       	mov	r24, r16
    19d8:	99 27       	eor	r25, r25
    19da:	87 fd       	sbrc	r24, 7
    19dc:	90 95       	com	r25
    19de:	95 01       	movw	r18, r10
    19e0:	28 0f       	add	r18, r24
    19e2:	39 1f       	adc	r19, r25
    19e4:	3a 8b       	std	Y+18, r19	; 0x12
    19e6:	29 8b       	std	Y+17, r18	; 0x11
    19e8:	c7 01       	movw	r24, r14
    19ea:	b6 01       	movw	r22, r12
    19ec:	2a e0       	ldi	r18, 0x0A	; 10
    19ee:	30 e0       	ldi	r19, 0x00	; 0
    19f0:	40 e0       	ldi	r20, 0x00	; 0
    19f2:	50 e0       	ldi	r21, 0x00	; 0
    19f4:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <__divmodsi4>
    19f8:	e9 89       	ldd	r30, Y+17	; 0x11
    19fa:	fa 89       	ldd	r31, Y+18	; 0x12
    19fc:	60 83       	st	Z, r22
		Copy_S32_Num = Copy_S32_Num / 10;
    19fe:	c7 01       	movw	r24, r14
    1a00:	b6 01       	movw	r22, r12
    1a02:	2a e0       	ldi	r18, 0x0A	; 10
    1a04:	30 e0       	ldi	r19, 0x00	; 0
    1a06:	40 e0       	ldi	r20, 0x00	; 0
    1a08:	50 e0       	ldi	r21, 0x00	; 0
    1a0a:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <__divmodsi4>
    1a0e:	82 2f       	mov	r24, r18
    1a10:	93 2f       	mov	r25, r19
    1a12:	a4 2f       	mov	r26, r20
    1a14:	b5 2f       	mov	r27, r21
    1a16:	6c 01       	movw	r12, r24
    1a18:	7d 01       	movw	r14, r26
	}while(Copy_S32_Num != 0);
    1a1a:	c1 14       	cp	r12, r1
    1a1c:	d1 04       	cpc	r13, r1
    1a1e:	e1 04       	cpc	r14, r1
    1a20:	f1 04       	cpc	r15, r1
    1a22:	c1 f6       	brne	.-80     	; 0x19d4 <H_LCD_Void_LCDWriteNumber+0x4a>
	while(Local_S8_Counter >= 0)
    1a24:	00 23       	and	r16, r16
    1a26:	8c f0       	brlt	.+34     	; 0x1a4a <H_LCD_Void_LCDWriteNumber+0xc0>
	{
		H_LCD_Void_LCDWriteCharacter(Local_U8_Arr[Local_S8_Counter] + 48);
    1a28:	7e 01       	movw	r14, r28
    1a2a:	08 94       	sec
    1a2c:	e1 1c       	adc	r14, r1
    1a2e:	f1 1c       	adc	r15, r1
    1a30:	80 2f       	mov	r24, r16
    1a32:	99 27       	eor	r25, r25
    1a34:	87 fd       	sbrc	r24, 7
    1a36:	90 95       	com	r25
    1a38:	f7 01       	movw	r30, r14
    1a3a:	e8 0f       	add	r30, r24
    1a3c:	f9 1f       	adc	r31, r25
    1a3e:	80 81       	ld	r24, Z
    1a40:	80 5d       	subi	r24, 0xD0	; 208
    1a42:	0e 94 93 0c 	call	0x1926	; 0x1926 <H_LCD_Void_LCDWriteCharacter>
		Local_S8_Counter--;
    1a46:	01 50       	subi	r16, 0x01	; 1
	{
		Local_S8_Counter++;
		Local_U8_Arr[Local_S8_Counter]  =  Copy_S32_Num % 10;
		Copy_S32_Num = Copy_S32_Num / 10;
	}while(Copy_S32_Num != 0);
	while(Local_S8_Counter >= 0)
    1a48:	9a f7       	brpl	.-26     	; 0x1a30 <H_LCD_Void_LCDWriteNumber+0xa6>
		H_LCD_Void_LCDWriteCharacter(Local_U8_Arr[Local_S8_Counter] + 48);
		Local_S8_Counter--;
	}


}
    1a4a:	62 96       	adiw	r28, 0x12	; 18
    1a4c:	0f b6       	in	r0, 0x3f	; 63
    1a4e:	f8 94       	cli
    1a50:	de bf       	out	0x3e, r29	; 62
    1a52:	0f be       	out	0x3f, r0	; 63
    1a54:	cd bf       	out	0x3d, r28	; 61
    1a56:	cf 91       	pop	r28
    1a58:	df 91       	pop	r29
    1a5a:	0f 91       	pop	r16
    1a5c:	ff 90       	pop	r15
    1a5e:	ef 90       	pop	r14
    1a60:	df 90       	pop	r13
    1a62:	cf 90       	pop	r12
    1a64:	bf 90       	pop	r11
    1a66:	af 90       	pop	r10
    1a68:	08 95       	ret

00001a6a <H_LCD_Void_LCDWriteString>:
	M_DIO_Void_SetPinValue(LCD_EN_PIN,LOW);
#endif
	_delay_ms(1);
}
void H_LCD_Void_LCDWriteString(u8* Copy_U8_P)
{
    1a6a:	1f 93       	push	r17
    1a6c:	cf 93       	push	r28
    1a6e:	df 93       	push	r29
    1a70:	ec 01       	movw	r28, r24
	u8 Local_U8_Counter = 0;
	while(Copy_U8_P[Local_U8_Counter] != '\0')
    1a72:	88 81       	ld	r24, Y
    1a74:	88 23       	and	r24, r24
    1a76:	51 f0       	breq	.+20     	; 0x1a8c <H_LCD_Void_LCDWriteString+0x22>
    1a78:	10 e0       	ldi	r17, 0x00	; 0
	{
		H_LCD_Void_LCDWriteCharacter(Copy_U8_P[Local_U8_Counter]);
    1a7a:	0e 94 93 0c 	call	0x1926	; 0x1926 <H_LCD_Void_LCDWriteCharacter>
		Local_U8_Counter++;
    1a7e:	1f 5f       	subi	r17, 0xFF	; 255
	_delay_ms(1);
}
void H_LCD_Void_LCDWriteString(u8* Copy_U8_P)
{
	u8 Local_U8_Counter = 0;
	while(Copy_U8_P[Local_U8_Counter] != '\0')
    1a80:	fe 01       	movw	r30, r28
    1a82:	e1 0f       	add	r30, r17
    1a84:	f1 1d       	adc	r31, r1
    1a86:	80 81       	ld	r24, Z
    1a88:	88 23       	and	r24, r24
    1a8a:	b9 f7       	brne	.-18     	; 0x1a7a <H_LCD_Void_LCDWriteString+0x10>
	{
		H_LCD_Void_LCDWriteCharacter(Copy_U8_P[Local_U8_Counter]);
		Local_U8_Counter++;
	}
}
    1a8c:	df 91       	pop	r29
    1a8e:	cf 91       	pop	r28
    1a90:	1f 91       	pop	r17
    1a92:	08 95       	ret

00001a94 <H_LCD_Void_LCDInit>:
	M_DIO_Void_SetPinDirection(LCD_RW_PIN,OUTPUT);
	M_DIO_Void_SetPinValue(LCD_RW_PIN,LOW);
	H_LCD_Void_LCDWriteCommand(LCD_8_BIT_MODE);
	H_LCD_Void_LCDWriteCommand(LCD_DISPLAY_ON_CURSOR_OFF);
#elif LCD_MODE   ==   _4_BIT_MODE
	M_DIO_Void_SetPinDirection(LCD_D4_PIN,OUTPUT);
    1a94:	8e e0       	ldi	r24, 0x0E	; 14
    1a96:	61 e0       	ldi	r22, 0x01	; 1
    1a98:	0e 94 30 09 	call	0x1260	; 0x1260 <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(LCD_D5_PIN,OUTPUT);
    1a9c:	8f e0       	ldi	r24, 0x0F	; 15
    1a9e:	61 e0       	ldi	r22, 0x01	; 1
    1aa0:	0e 94 30 09 	call	0x1260	; 0x1260 <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(LCD_D6_PIN,OUTPUT);
    1aa4:	80 e1       	ldi	r24, 0x10	; 16
    1aa6:	61 e0       	ldi	r22, 0x01	; 1
    1aa8:	0e 94 30 09 	call	0x1260	; 0x1260 <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(LCD_D7_PIN,OUTPUT);
    1aac:	81 e1       	ldi	r24, 0x11	; 17
    1aae:	61 e0       	ldi	r22, 0x01	; 1
    1ab0:	0e 94 30 09 	call	0x1260	; 0x1260 <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(LCD_RS_PIN,OUTPUT);
    1ab4:	85 e1       	ldi	r24, 0x15	; 21
    1ab6:	61 e0       	ldi	r22, 0x01	; 1
    1ab8:	0e 94 30 09 	call	0x1260	; 0x1260 <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(LCD_EN_PIN,OUTPUT);
    1abc:	87 e1       	ldi	r24, 0x17	; 23
    1abe:	61 e0       	ldi	r22, 0x01	; 1
    1ac0:	0e 94 30 09 	call	0x1260	; 0x1260 <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(LCD_RW_PIN,OUTPUT);
    1ac4:	86 e1       	ldi	r24, 0x16	; 22
    1ac6:	61 e0       	ldi	r22, 0x01	; 1
    1ac8:	0e 94 30 09 	call	0x1260	; 0x1260 <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinValue(LCD_RW_PIN,LOW);
    1acc:	86 e1       	ldi	r24, 0x16	; 22
    1ace:	60 e0       	ldi	r22, 0x00	; 0
    1ad0:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>

	H_LCD_Void_LCDWriteCommand(LCD_4_BIT_MODE_1);
    1ad4:	83 e3       	ldi	r24, 0x33	; 51
    1ad6:	0e 94 48 0c 	call	0x1890	; 0x1890 <H_LCD_Void_LCDWriteCommand>
	H_LCD_Void_LCDWriteCommand(LCD_4_BIT_MODE_2);
    1ada:	82 e3       	ldi	r24, 0x32	; 50
    1adc:	0e 94 48 0c 	call	0x1890	; 0x1890 <H_LCD_Void_LCDWriteCommand>
	H_LCD_Void_LCDWriteCommand(LCD_4_BIT_MODE_3);
    1ae0:	88 e2       	ldi	r24, 0x28	; 40
    1ae2:	0e 94 48 0c 	call	0x1890	; 0x1890 <H_LCD_Void_LCDWriteCommand>

	H_LCD_Void_LCDWriteCommand(LCD_DISPLAY_ON_CURSOR_OFF);
    1ae6:	8c e0       	ldi	r24, 0x0C	; 12
    1ae8:	0e 94 48 0c 	call	0x1890	; 0x1890 <H_LCD_Void_LCDWriteCommand>
	H_LCD_Void_LCDWriteCommand(LCD_CLEAR);
    1aec:	81 e0       	ldi	r24, 0x01	; 1
    1aee:	0e 94 48 0c 	call	0x1890	; 0x1890 <H_LCD_Void_LCDWriteCommand>
	H_LCD_Void_LCDWriteCommand(LCD_RETURN_HOME);
    1af2:	82 e0       	ldi	r24, 0x02	; 2
    1af4:	0e 94 48 0c 	call	0x1890	; 0x1890 <H_LCD_Void_LCDWriteCommand>
#endif

}
    1af8:	08 95       	ret

00001afa <H_Flex_Sensor_U8_SenosorRead>:
}

u8 H_Flex_Sensor_U8_SenosorRead(u8 Copy_U8_Sensor)
{
	u8 Local_U8_SensorReading = 0;
	switch (Copy_U8_Sensor)
    1afa:	82 30       	cpi	r24, 0x02	; 2
    1afc:	a9 f0       	breq	.+42     	; 0x1b28 <H_Flex_Sensor_U8_SenosorRead+0x2e>
    1afe:	83 30       	cpi	r24, 0x03	; 3
    1b00:	28 f4       	brcc	.+10     	; 0x1b0c <H_Flex_Sensor_U8_SenosorRead+0x12>
    1b02:	88 23       	and	r24, r24
    1b04:	49 f0       	breq	.+18     	; 0x1b18 <H_Flex_Sensor_U8_SenosorRead+0x1e>
    1b06:	81 30       	cpi	r24, 0x01	; 1
    1b08:	29 f4       	brne	.+10     	; 0x1b14 <H_Flex_Sensor_U8_SenosorRead+0x1a>
    1b0a:	0a c0       	rjmp	.+20     	; 0x1b20 <H_Flex_Sensor_U8_SenosorRead+0x26>
    1b0c:	83 30       	cpi	r24, 0x03	; 3
    1b0e:	81 f0       	breq	.+32     	; 0x1b30 <H_Flex_Sensor_U8_SenosorRead+0x36>
    1b10:	84 30       	cpi	r24, 0x04	; 4
    1b12:	91 f0       	breq	.+36     	; 0x1b38 <H_Flex_Sensor_U8_SenosorRead+0x3e>
    1b14:	80 e0       	ldi	r24, 0x00	; 0
    1b16:	08 95       	ret
{
	case SENSOR1_READING:
		 Local_U8_SensorReading = M_ADC_U16_ADCRead(0);break;
    1b18:	80 e0       	ldi	r24, 0x00	; 0
    1b1a:	0e 94 8d 0b 	call	0x171a	; 0x171a <M_ADC_U16_ADCRead>
    1b1e:	08 95       	ret
	case SENSOR2_READING:
		 Local_U8_SensorReading = M_ADC_U16_ADCRead(1);break;
    1b20:	81 e0       	ldi	r24, 0x01	; 1
    1b22:	0e 94 8d 0b 	call	0x171a	; 0x171a <M_ADC_U16_ADCRead>
    1b26:	08 95       	ret
	case SENSOR3_READING:
		 Local_U8_SensorReading = M_ADC_U16_ADCRead(2);break;
    1b28:	82 e0       	ldi	r24, 0x02	; 2
    1b2a:	0e 94 8d 0b 	call	0x171a	; 0x171a <M_ADC_U16_ADCRead>
    1b2e:	08 95       	ret
	case SENSOR4_READING:
		 Local_U8_SensorReading = M_ADC_U16_ADCRead(3);break;
    1b30:	83 e0       	ldi	r24, 0x03	; 3
    1b32:	0e 94 8d 0b 	call	0x171a	; 0x171a <M_ADC_U16_ADCRead>
    1b36:	08 95       	ret
	case SENSOR5_READING:
		 Local_U8_SensorReading = M_ADC_U16_ADCRead(4);break;
    1b38:	84 e0       	ldi	r24, 0x04	; 4
    1b3a:	0e 94 8d 0b 	call	0x171a	; 0x171a <M_ADC_U16_ADCRead>
default:break;
}
	return Local_U8_SensorReading;
}
    1b3e:	08 95       	ret

00001b40 <H_Flex_Sensor_Void_SenosorInit>:

#include "Flex_Sensor_Interface.h"

void H_Flex_Sensor_Void_SenosorInit(void)
{
	M_ADC_Void_ADCInit();
    1b40:	0e 94 70 0b 	call	0x16e0	; 0x16e0 <M_ADC_Void_ADCInit>
}
    1b44:	08 95       	ret

00001b46 <H_DCMotor_Void_DCMotorStop>:
	M_Timer_Void_PWMStart(TIMER1_CHANNEL);

}
void H_DCMotor_Void_DCMotorStop(void)
{
	M_Timer_Void_PWMStop(TIMER1_CHANNEL);
    1b46:	81 e0       	ldi	r24, 0x01	; 1
    1b48:	0e 94 85 08 	call	0x110a	; 0x110a <M_Timer_Void_PWMStop>
}
    1b4c:	08 95       	ret

00001b4e <H_DCMotor_Void_DCMotorStart>:
	break;
}
}
void H_DCMotor_Void_DCMotorStart(void)
{
	M_Timer_Void_PWMStart(TIMER1_CHANNEL);
    1b4e:	81 e0       	ldi	r24, 0x01	; 1
    1b50:	0e 94 82 08 	call	0x1104	; 0x1104 <M_Timer_Void_PWMStart>

}
    1b54:	08 95       	ret

00001b56 <H_DCMotor_Void_DCMotorSetDirection>:
{
	M_Timer_Void_PWMSetDutyCycle(TIMER1_CHANNEL,Copy_U32_MotorSpeed);
}
void H_DCMotor_Void_DCMotorSetDirection(u8 Copy_U8_Direction)
{
switch(Copy_U8_Direction)
    1b56:	88 23       	and	r24, r24
    1b58:	19 f0       	breq	.+6      	; 0x1b60 <H_DCMotor_Void_DCMotorSetDirection+0xa>
    1b5a:	81 30       	cpi	r24, 0x01	; 1
    1b5c:	91 f4       	brne	.+36     	; 0x1b82 <H_DCMotor_Void_DCMotorSetDirection+0x2c>
    1b5e:	09 c0       	rjmp	.+18     	; 0x1b72 <H_DCMotor_Void_DCMotorSetDirection+0x1c>
{
case ACW:
	M_DIO_Void_SetPinValue(DC_MOTOR_PIN1,LOW);
    1b60:	83 e2       	ldi	r24, 0x23	; 35
    1b62:	60 e0       	ldi	r22, 0x00	; 0
    1b64:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(DC_MOTOR_PIN2,HIGH);
    1b68:	84 e2       	ldi	r24, 0x24	; 36
    1b6a:	61 e0       	ldi	r22, 0x01	; 1
    1b6c:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
    1b70:	08 95       	ret
	break;
case CW:
	M_DIO_Void_SetPinValue(DC_MOTOR_PIN1,HIGH);
    1b72:	83 e2       	ldi	r24, 0x23	; 35
    1b74:	61 e0       	ldi	r22, 0x01	; 1
    1b76:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(DC_MOTOR_PIN2,LOW);
    1b7a:	84 e2       	ldi	r24, 0x24	; 36
    1b7c:	60 e0       	ldi	r22, 0x00	; 0
    1b7e:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
    1b82:	08 95       	ret

00001b84 <H_DCMotor_Void_DCMotorSetSpeed>:
	M_Timer_Void_PWMSetFreaquancy(60);
	M_Timer_Void_PWMInit(TIMER1_CHANNEL);
}
void H_DCMotor_Void_DCMotorSetSpeed(u32 Copy_U32_MotorSpeed)
{
	M_Timer_Void_PWMSetDutyCycle(TIMER1_CHANNEL,Copy_U32_MotorSpeed);
    1b84:	0e 94 d7 04 	call	0x9ae	; 0x9ae <__floatunsisf>
    1b88:	ab 01       	movw	r20, r22
    1b8a:	bc 01       	movw	r22, r24
    1b8c:	81 e0       	ldi	r24, 0x01	; 1
    1b8e:	0e 94 26 08 	call	0x104c	; 0x104c <M_Timer_Void_PWMSetDutyCycle>
}
    1b92:	08 95       	ret

00001b94 <H_DCMotor_Void_DCMotorInit>:

#include "DCMotor_Interface.h"

void H_DCMotor_Void_DCMotorInit(void)
{
	M_DIO_Void_SetPinDirection(DC_MOTOR_PIN1,OUTPUT);
    1b94:	83 e2       	ldi	r24, 0x23	; 35
    1b96:	61 e0       	ldi	r22, 0x01	; 1
    1b98:	0e 94 30 09 	call	0x1260	; 0x1260 <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(DC_MOTOR_PIN2,OUTPUT);
    1b9c:	84 e2       	ldi	r24, 0x24	; 36
    1b9e:	61 e0       	ldi	r22, 0x01	; 1
    1ba0:	0e 94 30 09 	call	0x1260	; 0x1260 <M_DIO_Void_SetPinDirection>
	M_Timer_Void_PWMSetFreaquancy(60);
    1ba4:	8c e3       	ldi	r24, 0x3C	; 60
    1ba6:	0e 94 75 08 	call	0x10ea	; 0x10ea <M_Timer_Void_PWMSetFreaquancy>
	M_Timer_Void_PWMInit(TIMER1_CHANNEL);
    1baa:	81 e0       	ldi	r24, 0x01	; 1
    1bac:	0e 94 f1 08 	call	0x11e2	; 0x11e2 <M_Timer_Void_PWMInit>
}
    1bb0:	08 95       	ret

00001bb2 <H_Buzzer_Void_BuzzerOnce>:
{
	M_DIO_Void_SetPinValue(BUZZER_PIN,LOW);
}
void H_Buzzer_Void_BuzzerOnce(void)
{
	M_DIO_Void_SetPinValue(BUZZER_PIN,HIGH);
    1bb2:	8d e0       	ldi	r24, 0x0D	; 13
    1bb4:	61 e0       	ldi	r22, 0x01	; 1
    1bb6:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
    1bba:	28 e5       	ldi	r18, 0x58	; 88
    1bbc:	32 e0       	ldi	r19, 0x02	; 2
    1bbe:	40 e9       	ldi	r20, 0x90	; 144
    1bc0:	51 e0       	ldi	r21, 0x01	; 1
    1bc2:	ca 01       	movw	r24, r20
    1bc4:	01 97       	sbiw	r24, 0x01	; 1
    1bc6:	f1 f7       	brne	.-4      	; 0x1bc4 <H_Buzzer_Void_BuzzerOnce+0x12>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1bc8:	21 50       	subi	r18, 0x01	; 1
    1bca:	30 40       	sbci	r19, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1bcc:	d1 f7       	brne	.-12     	; 0x1bc2 <H_Buzzer_Void_BuzzerOnce+0x10>
	_delay_ms(BUZZER_TIME_ON);
	M_DIO_Void_SetPinValue(BUZZER_PIN,LOW);
    1bce:	8d e0       	ldi	r24, 0x0D	; 13
    1bd0:	60 e0       	ldi	r22, 0x00	; 0
    1bd2:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
}
    1bd6:	08 95       	ret

00001bd8 <H_Buzzer_Void_BuzzerSetOff>:
{
	M_DIO_Void_SetPinValue(BUZZER_PIN,HIGH);
}
void H_Buzzer_Void_BuzzerSetOff(void)
{
	M_DIO_Void_SetPinValue(BUZZER_PIN,LOW);
    1bd8:	8d e0       	ldi	r24, 0x0D	; 13
    1bda:	60 e0       	ldi	r22, 0x00	; 0
    1bdc:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
}
    1be0:	08 95       	ret

00001be2 <H_Buzzer_Void_BuzzerSetOn>:
{
	M_DIO_Void_SetPinDirection(BUZZER_PIN,OUTPUT);
}
void H_Buzzer_Void_BuzzerSetOn(void)
{
	M_DIO_Void_SetPinValue(BUZZER_PIN,HIGH);
    1be2:	8d e0       	ldi	r24, 0x0D	; 13
    1be4:	61 e0       	ldi	r22, 0x01	; 1
    1be6:	0e 94 c5 09 	call	0x138a	; 0x138a <M_DIO_Void_SetPinValue>
}
    1bea:	08 95       	ret

00001bec <H_Buzzer_Void_BuzzerInit>:

#include "Buzzer_Interface.h"

void H_Buzzer_Void_BuzzerInit(void)
{
	M_DIO_Void_SetPinDirection(BUZZER_PIN,OUTPUT);
    1bec:	8d e0       	ldi	r24, 0x0D	; 13
    1bee:	61 e0       	ldi	r22, 0x01	; 1
    1bf0:	0e 94 30 09 	call	0x1260	; 0x1260 <M_DIO_Void_SetPinDirection>
}
    1bf4:	08 95       	ret

00001bf6 <main>:

/* SLAVE_CODE */

int main()
{
 M_UART_Void_UARTInit();
    1bf6:	0e 94 95 07 	call	0xf2a	; 0xf2a <M_UART_Void_UARTInit>
  M_UART_Void_UARTSetBaudRate(9600);
    1bfa:	60 e8       	ldi	r22, 0x80	; 128
    1bfc:	75 e2       	ldi	r23, 0x25	; 37
    1bfe:	80 e0       	ldi	r24, 0x00	; 0
    1c00:	90 e0       	ldi	r25, 0x00	; 0
    1c02:	0e 94 45 07 	call	0xe8a	; 0xe8a <M_UART_Void_UARTSetBaudRate>
 H_DCMotor_Void_DCMotorInit();
    1c06:	0e 94 ca 0d 	call	0x1b94	; 0x1b94 <H_DCMotor_Void_DCMotorInit>
 H_Servo_Void_ServoInit();
    1c0a:	0e 94 23 0c 	call	0x1846	; 0x1846 <H_Servo_Void_ServoInit>
 H_Buzzer_Void_BuzzerInit();
    1c0e:	0e 94 f6 0d 	call	0x1bec	; 0x1bec <H_Buzzer_Void_BuzzerInit>

 u8 Sensor_U8_Received;

	  while(1)
	  {
		  Sensor_U8_Received=M_UART_Void_UARTRecBlock();;
    1c12:	0e 94 8e 07 	call	0xf1c	; 0xf1c <M_UART_Void_UARTRecBlock>

		  switch (Sensor_U8_Received) {
    1c16:	89 34       	cpi	r24, 0x49	; 73
    1c18:	09 f4       	brne	.+2      	; 0x1c1c <main+0x26>
    1c1a:	47 c0       	rjmp	.+142    	; 0x1caa <main+0xb4>
    1c1c:	8a 34       	cpi	r24, 0x4A	; 74
    1c1e:	40 f4       	brcc	.+16     	; 0x1c30 <main+0x3a>
    1c20:	84 34       	cpi	r24, 0x44	; 68
    1c22:	09 f4       	brne	.+2      	; 0x1c26 <main+0x30>
    1c24:	4d c0       	rjmp	.+154    	; 0x1cc0 <main+0xca>
    1c26:	86 34       	cpi	r24, 0x46	; 70
    1c28:	21 f1       	breq	.+72     	; 0x1c72 <main+0x7c>
    1c2a:	82 34       	cpi	r24, 0x42	; 66
    1c2c:	91 f7       	brne	.-28     	; 0x1c12 <main+0x1c>
    1c2e:	2f c0       	rjmp	.+94     	; 0x1c8e <main+0x98>
    1c30:	8f 34       	cpi	r24, 0x4F	; 79
    1c32:	89 f0       	breq	.+34     	; 0x1c56 <main+0x60>
    1c34:	80 35       	cpi	r24, 0x50	; 80
    1c36:	18 f4       	brcc	.+6      	; 0x1c3e <main+0x48>
    1c38:	8c 34       	cpi	r24, 0x4C	; 76
    1c3a:	59 f7       	brne	.-42     	; 0x1c12 <main+0x1c>
    1c3c:	13 c0       	rjmp	.+38     	; 0x1c64 <main+0x6e>
    1c3e:	82 35       	cpi	r24, 0x52	; 82
    1c40:	19 f0       	breq	.+6      	; 0x1c48 <main+0x52>
    1c42:	83 35       	cpi	r24, 0x53	; 83
    1c44:	31 f7       	brne	.-52     	; 0x1c12 <main+0x1c>
    1c46:	47 c0       	rjmp	.+142    	; 0x1cd6 <main+0xe0>
			case 'R':
              H_Servo_Void_ServoSetAngle(-90);
    1c48:	86 ea       	ldi	r24, 0xA6	; 166
    1c4a:	9f ef       	ldi	r25, 0xFF	; 255
    1c4c:	0e 94 03 0c 	call	0x1806	; 0x1806 <H_Servo_Void_ServoSetAngle>
              H_Servo_Void_ServoSetStart();
    1c50:	0e 94 ff 0b 	call	0x17fe	; 0x17fe <H_Servo_Void_ServoSetStart>
    1c54:	de cf       	rjmp	.-68     	; 0x1c12 <main+0x1c>

				break;
			case 'O':
	              H_Servo_Void_ServoSetAngle(0);
    1c56:	80 e0       	ldi	r24, 0x00	; 0
    1c58:	90 e0       	ldi	r25, 0x00	; 0
    1c5a:	0e 94 03 0c 	call	0x1806	; 0x1806 <H_Servo_Void_ServoSetAngle>
	              H_Servo_Void_ServoSetStart();
    1c5e:	0e 94 ff 0b 	call	0x17fe	; 0x17fe <H_Servo_Void_ServoSetStart>
    1c62:	d7 cf       	rjmp	.-82     	; 0x1c12 <main+0x1c>
				break;
			case 'L':
	              H_Servo_Void_ServoSetAngle(180);
    1c64:	84 eb       	ldi	r24, 0xB4	; 180
    1c66:	90 e0       	ldi	r25, 0x00	; 0
    1c68:	0e 94 03 0c 	call	0x1806	; 0x1806 <H_Servo_Void_ServoSetAngle>
	              H_Servo_Void_ServoSetStart();
    1c6c:	0e 94 ff 0b 	call	0x17fe	; 0x17fe <H_Servo_Void_ServoSetStart>
    1c70:	d0 cf       	rjmp	.-96     	; 0x1c12 <main+0x1c>
				break;
			case 'F':
                  H_DCMotor_Void_DCMotorSetDirection(CW);
    1c72:	81 e0       	ldi	r24, 0x01	; 1
    1c74:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <H_DCMotor_Void_DCMotorSetDirection>
                  H_Buzzer_Void_BuzzerOnce();
    1c78:	0e 94 d9 0d 	call	0x1bb2	; 0x1bb2 <H_Buzzer_Void_BuzzerOnce>
                  H_DCMotor_Void_DCMotorSetSpeed(100);
    1c7c:	64 e6       	ldi	r22, 0x64	; 100
    1c7e:	70 e0       	ldi	r23, 0x00	; 0
    1c80:	80 e0       	ldi	r24, 0x00	; 0
    1c82:	90 e0       	ldi	r25, 0x00	; 0
    1c84:	0e 94 c2 0d 	call	0x1b84	; 0x1b84 <H_DCMotor_Void_DCMotorSetSpeed>
                  H_DCMotor_Void_DCMotorStart();
    1c88:	0e 94 a7 0d 	call	0x1b4e	; 0x1b4e <H_DCMotor_Void_DCMotorStart>
    1c8c:	c2 cf       	rjmp	.-124    	; 0x1c12 <main+0x1c>
				break;
			case 'B':
                  H_DCMotor_Void_DCMotorSetDirection(ACW);
    1c8e:	80 e0       	ldi	r24, 0x00	; 0
    1c90:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <H_DCMotor_Void_DCMotorSetDirection>
                  H_Buzzer_Void_BuzzerOnce();
    1c94:	0e 94 d9 0d 	call	0x1bb2	; 0x1bb2 <H_Buzzer_Void_BuzzerOnce>
                  H_DCMotor_Void_DCMotorSetSpeed(100);
    1c98:	64 e6       	ldi	r22, 0x64	; 100
    1c9a:	70 e0       	ldi	r23, 0x00	; 0
    1c9c:	80 e0       	ldi	r24, 0x00	; 0
    1c9e:	90 e0       	ldi	r25, 0x00	; 0
    1ca0:	0e 94 c2 0d 	call	0x1b84	; 0x1b84 <H_DCMotor_Void_DCMotorSetSpeed>
                  H_DCMotor_Void_DCMotorStart();
    1ca4:	0e 94 a7 0d 	call	0x1b4e	; 0x1b4e <H_DCMotor_Void_DCMotorStart>
    1ca8:	b4 cf       	rjmp	.-152    	; 0x1c12 <main+0x1c>
				break;
			case 'I':
                H_DCMotor_Void_DCMotorSetSpeed(100);
    1caa:	64 e6       	ldi	r22, 0x64	; 100
    1cac:	70 e0       	ldi	r23, 0x00	; 0
    1cae:	80 e0       	ldi	r24, 0x00	; 0
    1cb0:	90 e0       	ldi	r25, 0x00	; 0
    1cb2:	0e 94 c2 0d 	call	0x1b84	; 0x1b84 <H_DCMotor_Void_DCMotorSetSpeed>
                H_Buzzer_Void_BuzzerOnce();
    1cb6:	0e 94 d9 0d 	call	0x1bb2	; 0x1bb2 <H_Buzzer_Void_BuzzerOnce>
                H_DCMotor_Void_DCMotorStart();
    1cba:	0e 94 a7 0d 	call	0x1b4e	; 0x1b4e <H_DCMotor_Void_DCMotorStart>
    1cbe:	a9 cf       	rjmp	.-174    	; 0x1c12 <main+0x1c>
				break;
			case 'D':
                H_DCMotor_Void_DCMotorSetSpeed(60);
    1cc0:	6c e3       	ldi	r22, 0x3C	; 60
    1cc2:	70 e0       	ldi	r23, 0x00	; 0
    1cc4:	80 e0       	ldi	r24, 0x00	; 0
    1cc6:	90 e0       	ldi	r25, 0x00	; 0
    1cc8:	0e 94 c2 0d 	call	0x1b84	; 0x1b84 <H_DCMotor_Void_DCMotorSetSpeed>
                H_Buzzer_Void_BuzzerOnce();
    1ccc:	0e 94 d9 0d 	call	0x1bb2	; 0x1bb2 <H_Buzzer_Void_BuzzerOnce>
                H_DCMotor_Void_DCMotorStart();
    1cd0:	0e 94 a7 0d 	call	0x1b4e	; 0x1b4e <H_DCMotor_Void_DCMotorStart>
    1cd4:	9e cf       	rjmp	.-196    	; 0x1c12 <main+0x1c>
				break;
			case 'S':
                H_DCMotor_Void_DCMotorStop();
    1cd6:	0e 94 a3 0d 	call	0x1b46	; 0x1b46 <H_DCMotor_Void_DCMotorStop>
    1cda:	9b cf       	rjmp	.-202    	; 0x1c12 <main+0x1c>

00001cdc <__mulsi3>:
    1cdc:	62 9f       	mul	r22, r18
    1cde:	d0 01       	movw	r26, r0
    1ce0:	73 9f       	mul	r23, r19
    1ce2:	f0 01       	movw	r30, r0
    1ce4:	82 9f       	mul	r24, r18
    1ce6:	e0 0d       	add	r30, r0
    1ce8:	f1 1d       	adc	r31, r1
    1cea:	64 9f       	mul	r22, r20
    1cec:	e0 0d       	add	r30, r0
    1cee:	f1 1d       	adc	r31, r1
    1cf0:	92 9f       	mul	r25, r18
    1cf2:	f0 0d       	add	r31, r0
    1cf4:	83 9f       	mul	r24, r19
    1cf6:	f0 0d       	add	r31, r0
    1cf8:	74 9f       	mul	r23, r20
    1cfa:	f0 0d       	add	r31, r0
    1cfc:	65 9f       	mul	r22, r21
    1cfe:	f0 0d       	add	r31, r0
    1d00:	99 27       	eor	r25, r25
    1d02:	72 9f       	mul	r23, r18
    1d04:	b0 0d       	add	r27, r0
    1d06:	e1 1d       	adc	r30, r1
    1d08:	f9 1f       	adc	r31, r25
    1d0a:	63 9f       	mul	r22, r19
    1d0c:	b0 0d       	add	r27, r0
    1d0e:	e1 1d       	adc	r30, r1
    1d10:	f9 1f       	adc	r31, r25
    1d12:	bd 01       	movw	r22, r26
    1d14:	cf 01       	movw	r24, r30
    1d16:	11 24       	eor	r1, r1
    1d18:	08 95       	ret

00001d1a <__udivmodqi4>:
    1d1a:	99 1b       	sub	r25, r25
    1d1c:	79 e0       	ldi	r23, 0x09	; 9
    1d1e:	04 c0       	rjmp	.+8      	; 0x1d28 <__udivmodqi4_ep>

00001d20 <__udivmodqi4_loop>:
    1d20:	99 1f       	adc	r25, r25
    1d22:	96 17       	cp	r25, r22
    1d24:	08 f0       	brcs	.+2      	; 0x1d28 <__udivmodqi4_ep>
    1d26:	96 1b       	sub	r25, r22

00001d28 <__udivmodqi4_ep>:
    1d28:	88 1f       	adc	r24, r24
    1d2a:	7a 95       	dec	r23
    1d2c:	c9 f7       	brne	.-14     	; 0x1d20 <__udivmodqi4_loop>
    1d2e:	80 95       	com	r24
    1d30:	08 95       	ret

00001d32 <__udivmodsi4>:
    1d32:	a1 e2       	ldi	r26, 0x21	; 33
    1d34:	1a 2e       	mov	r1, r26
    1d36:	aa 1b       	sub	r26, r26
    1d38:	bb 1b       	sub	r27, r27
    1d3a:	fd 01       	movw	r30, r26
    1d3c:	0d c0       	rjmp	.+26     	; 0x1d58 <__udivmodsi4_ep>

00001d3e <__udivmodsi4_loop>:
    1d3e:	aa 1f       	adc	r26, r26
    1d40:	bb 1f       	adc	r27, r27
    1d42:	ee 1f       	adc	r30, r30
    1d44:	ff 1f       	adc	r31, r31
    1d46:	a2 17       	cp	r26, r18
    1d48:	b3 07       	cpc	r27, r19
    1d4a:	e4 07       	cpc	r30, r20
    1d4c:	f5 07       	cpc	r31, r21
    1d4e:	20 f0       	brcs	.+8      	; 0x1d58 <__udivmodsi4_ep>
    1d50:	a2 1b       	sub	r26, r18
    1d52:	b3 0b       	sbc	r27, r19
    1d54:	e4 0b       	sbc	r30, r20
    1d56:	f5 0b       	sbc	r31, r21

00001d58 <__udivmodsi4_ep>:
    1d58:	66 1f       	adc	r22, r22
    1d5a:	77 1f       	adc	r23, r23
    1d5c:	88 1f       	adc	r24, r24
    1d5e:	99 1f       	adc	r25, r25
    1d60:	1a 94       	dec	r1
    1d62:	69 f7       	brne	.-38     	; 0x1d3e <__udivmodsi4_loop>
    1d64:	60 95       	com	r22
    1d66:	70 95       	com	r23
    1d68:	80 95       	com	r24
    1d6a:	90 95       	com	r25
    1d6c:	9b 01       	movw	r18, r22
    1d6e:	ac 01       	movw	r20, r24
    1d70:	bd 01       	movw	r22, r26
    1d72:	cf 01       	movw	r24, r30
    1d74:	08 95       	ret

00001d76 <__divmodsi4>:
    1d76:	97 fb       	bst	r25, 7
    1d78:	09 2e       	mov	r0, r25
    1d7a:	05 26       	eor	r0, r21
    1d7c:	0e d0       	rcall	.+28     	; 0x1d9a <__divmodsi4_neg1>
    1d7e:	57 fd       	sbrc	r21, 7
    1d80:	04 d0       	rcall	.+8      	; 0x1d8a <__divmodsi4_neg2>
    1d82:	d7 df       	rcall	.-82     	; 0x1d32 <__udivmodsi4>
    1d84:	0a d0       	rcall	.+20     	; 0x1d9a <__divmodsi4_neg1>
    1d86:	00 1c       	adc	r0, r0
    1d88:	38 f4       	brcc	.+14     	; 0x1d98 <__divmodsi4_exit>

00001d8a <__divmodsi4_neg2>:
    1d8a:	50 95       	com	r21
    1d8c:	40 95       	com	r20
    1d8e:	30 95       	com	r19
    1d90:	21 95       	neg	r18
    1d92:	3f 4f       	sbci	r19, 0xFF	; 255
    1d94:	4f 4f       	sbci	r20, 0xFF	; 255
    1d96:	5f 4f       	sbci	r21, 0xFF	; 255

00001d98 <__divmodsi4_exit>:
    1d98:	08 95       	ret

00001d9a <__divmodsi4_neg1>:
    1d9a:	f6 f7       	brtc	.-4      	; 0x1d98 <__divmodsi4_exit>
    1d9c:	90 95       	com	r25
    1d9e:	80 95       	com	r24
    1da0:	70 95       	com	r23
    1da2:	61 95       	neg	r22
    1da4:	7f 4f       	sbci	r23, 0xFF	; 255
    1da6:	8f 4f       	sbci	r24, 0xFF	; 255
    1da8:	9f 4f       	sbci	r25, 0xFF	; 255
    1daa:	08 95       	ret

00001dac <__prologue_saves__>:
    1dac:	2f 92       	push	r2
    1dae:	3f 92       	push	r3
    1db0:	4f 92       	push	r4
    1db2:	5f 92       	push	r5
    1db4:	6f 92       	push	r6
    1db6:	7f 92       	push	r7
    1db8:	8f 92       	push	r8
    1dba:	9f 92       	push	r9
    1dbc:	af 92       	push	r10
    1dbe:	bf 92       	push	r11
    1dc0:	cf 92       	push	r12
    1dc2:	df 92       	push	r13
    1dc4:	ef 92       	push	r14
    1dc6:	ff 92       	push	r15
    1dc8:	0f 93       	push	r16
    1dca:	1f 93       	push	r17
    1dcc:	cf 93       	push	r28
    1dce:	df 93       	push	r29
    1dd0:	cd b7       	in	r28, 0x3d	; 61
    1dd2:	de b7       	in	r29, 0x3e	; 62
    1dd4:	ca 1b       	sub	r28, r26
    1dd6:	db 0b       	sbc	r29, r27
    1dd8:	0f b6       	in	r0, 0x3f	; 63
    1dda:	f8 94       	cli
    1ddc:	de bf       	out	0x3e, r29	; 62
    1dde:	0f be       	out	0x3f, r0	; 63
    1de0:	cd bf       	out	0x3d, r28	; 61
    1de2:	09 94       	ijmp

00001de4 <__epilogue_restores__>:
    1de4:	2a 88       	ldd	r2, Y+18	; 0x12
    1de6:	39 88       	ldd	r3, Y+17	; 0x11
    1de8:	48 88       	ldd	r4, Y+16	; 0x10
    1dea:	5f 84       	ldd	r5, Y+15	; 0x0f
    1dec:	6e 84       	ldd	r6, Y+14	; 0x0e
    1dee:	7d 84       	ldd	r7, Y+13	; 0x0d
    1df0:	8c 84       	ldd	r8, Y+12	; 0x0c
    1df2:	9b 84       	ldd	r9, Y+11	; 0x0b
    1df4:	aa 84       	ldd	r10, Y+10	; 0x0a
    1df6:	b9 84       	ldd	r11, Y+9	; 0x09
    1df8:	c8 84       	ldd	r12, Y+8	; 0x08
    1dfa:	df 80       	ldd	r13, Y+7	; 0x07
    1dfc:	ee 80       	ldd	r14, Y+6	; 0x06
    1dfe:	fd 80       	ldd	r15, Y+5	; 0x05
    1e00:	0c 81       	ldd	r16, Y+4	; 0x04
    1e02:	1b 81       	ldd	r17, Y+3	; 0x03
    1e04:	aa 81       	ldd	r26, Y+2	; 0x02
    1e06:	b9 81       	ldd	r27, Y+1	; 0x01
    1e08:	ce 0f       	add	r28, r30
    1e0a:	d1 1d       	adc	r29, r1
    1e0c:	0f b6       	in	r0, 0x3f	; 63
    1e0e:	f8 94       	cli
    1e10:	de bf       	out	0x3e, r29	; 62
    1e12:	0f be       	out	0x3f, r0	; 63
    1e14:	cd bf       	out	0x3d, r28	; 61
    1e16:	ed 01       	movw	r28, r26
    1e18:	08 95       	ret

00001e1a <_exit>:
    1e1a:	f8 94       	cli

00001e1c <__stop_program>:
    1e1c:	ff cf       	rjmp	.-2      	; 0x1e1c <__stop_program>
