
nucleo-F401RE-commander.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d08  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000470  08003ea8  08003ea8  00013ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004318  08004318  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004318  08004318  00014318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004320  08004320  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004320  08004320  00014320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004324  08004324  00014324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004328  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000184  20000070  08004398  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001f4  08004398  000201f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c8aa  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e61  00000000  00000000  0002c94a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007e8  00000000  00000000  0002e7b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000730  00000000  00000000  0002ef98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016e83  00000000  00000000  0002f6c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a1dc  00000000  00000000  0004654b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086bad  00000000  00000000  00050727  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d72d4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028b4  00000000  00000000  000d7328  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003e90 	.word	0x08003e90

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08003e90 	.word	0x08003e90

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <ConsoleCommandMatch>:

// ConsoleCommandMatch
// Look to see if the data in the buffer matches the command name given that
// the strings are different lengths and we have parameter separators
static uint32_t ConsoleCommandMatch(const char* name, const char *buffer)
{
 8000578:	b480      	push	{r7}
 800057a:	b085      	sub	sp, #20
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
 8000580:	6039      	str	r1, [r7, #0]
	uint32_t i = 0u;
 8000582:	2300      	movs	r3, #0
 8000584:	60fb      	str	r3, [r7, #12]
	uint32_t result = 0u; // match
 8000586:	2300      	movs	r3, #0
 8000588:	60bb      	str	r3, [r7, #8]

	if ( buffer[i] == name [i] )
 800058a:	683a      	ldr	r2, [r7, #0]
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	4413      	add	r3, r2
 8000590:	781a      	ldrb	r2, [r3, #0]
 8000592:	6879      	ldr	r1, [r7, #4]
 8000594:	68fb      	ldr	r3, [r7, #12]
 8000596:	440b      	add	r3, r1
 8000598:	781b      	ldrb	r3, [r3, #0]
 800059a:	429a      	cmp	r2, r3
 800059c:	d114      	bne.n	80005c8 <ConsoleCommandMatch+0x50>
	{
		result = 1u;
 800059e:	2301      	movs	r3, #1
 80005a0:	60bb      	str	r3, [r7, #8]
		i++;
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	3301      	adds	r3, #1
 80005a6:	60fb      	str	r3, [r7, #12]
	}

	while ( ( 1u == result ) &&
 80005a8:	e00e      	b.n	80005c8 <ConsoleCommandMatch+0x50>
		( buffer[i] != PARAMETER_SEPARATER ) &&
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
		( buffer[i] != (char) NULL_CHAR )
		)
	{
		if ( buffer[i] != name[i] )
 80005aa:	683a      	ldr	r2, [r7, #0]
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	4413      	add	r3, r2
 80005b0:	781a      	ldrb	r2, [r3, #0]
 80005b2:	6879      	ldr	r1, [r7, #4]
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	440b      	add	r3, r1
 80005b8:	781b      	ldrb	r3, [r3, #0]
 80005ba:	429a      	cmp	r2, r3
 80005bc:	d001      	beq.n	80005c2 <ConsoleCommandMatch+0x4a>
		{
			result = 0u;
 80005be:	2300      	movs	r3, #0
 80005c0:	60bb      	str	r3, [r7, #8]
		}
		i++;
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	3301      	adds	r3, #1
 80005c6:	60fb      	str	r3, [r7, #12]
	while ( ( 1u == result ) &&
 80005c8:	68bb      	ldr	r3, [r7, #8]
 80005ca:	2b01      	cmp	r3, #1
 80005cc:	d11a      	bne.n	8000604 <ConsoleCommandMatch+0x8c>
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	2b09      	cmp	r3, #9
 80005d2:	d817      	bhi.n	8000604 <ConsoleCommandMatch+0x8c>
		( buffer[i] != PARAMETER_SEPARATER ) &&
 80005d4:	683a      	ldr	r2, [r7, #0]
 80005d6:	68fb      	ldr	r3, [r7, #12]
 80005d8:	4413      	add	r3, r2
 80005da:	781b      	ldrb	r3, [r3, #0]
		( i < CONSOLE_COMMAND_MAX_COMMAND_LENGTH )  &&
 80005dc:	2b20      	cmp	r3, #32
 80005de:	d011      	beq.n	8000604 <ConsoleCommandMatch+0x8c>
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
 80005e0:	683a      	ldr	r2, [r7, #0]
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	4413      	add	r3, r2
 80005e6:	781b      	ldrb	r3, [r3, #0]
		( buffer[i] != PARAMETER_SEPARATER ) &&
 80005e8:	2b0a      	cmp	r3, #10
 80005ea:	d00b      	beq.n	8000604 <ConsoleCommandMatch+0x8c>
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
 80005ec:	683a      	ldr	r2, [r7, #0]
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	4413      	add	r3, r2
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	2b0d      	cmp	r3, #13
 80005f6:	d005      	beq.n	8000604 <ConsoleCommandMatch+0x8c>
		( buffer[i] != (char) NULL_CHAR )
 80005f8:	683a      	ldr	r2, [r7, #0]
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	4413      	add	r3, r2
 80005fe:	781b      	ldrb	r3, [r3, #0]
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
 8000600:	2b00      	cmp	r3, #0
 8000602:	d1d2      	bne.n	80005aa <ConsoleCommandMatch+0x32>
	}

	return result;
 8000604:	68bb      	ldr	r3, [r7, #8]
}
 8000606:	4618      	mov	r0, r3
 8000608:	3714      	adds	r7, #20
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr

08000612 <ConsoleResetBuffer>:
// In an ideal world, this would just zero out the buffer. However, thre are times when the
// buffer may have data beyond what was used in the last command.
// We don't want to lose that data so we move it to the start of the command buffer and then zero
// the rest.
static uint32_t ConsoleResetBuffer(char receiveBuffer[], const uint32_t filledLength, uint32_t usedSoFar)
{
 8000612:	b480      	push	{r7}
 8000614:	b087      	sub	sp, #28
 8000616:	af00      	add	r7, sp, #0
 8000618:	60f8      	str	r0, [r7, #12]
 800061a:	60b9      	str	r1, [r7, #8]
 800061c:	607a      	str	r2, [r7, #4]
	uint32_t i = 0;
 800061e:	2300      	movs	r3, #0
 8000620:	617b      	str	r3, [r7, #20]

	while (usedSoFar < filledLength)
 8000622:	e00d      	b.n	8000640 <ConsoleResetBuffer+0x2e>
	{
		receiveBuffer[i] = receiveBuffer[usedSoFar]; // move the end to the start
 8000624:	68fa      	ldr	r2, [r7, #12]
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	441a      	add	r2, r3
 800062a:	68f9      	ldr	r1, [r7, #12]
 800062c:	697b      	ldr	r3, [r7, #20]
 800062e:	440b      	add	r3, r1
 8000630:	7812      	ldrb	r2, [r2, #0]
 8000632:	701a      	strb	r2, [r3, #0]
		i++;
 8000634:	697b      	ldr	r3, [r7, #20]
 8000636:	3301      	adds	r3, #1
 8000638:	617b      	str	r3, [r7, #20]
		usedSoFar++;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	3301      	adds	r3, #1
 800063e:	607b      	str	r3, [r7, #4]
	while (usedSoFar < filledLength)
 8000640:	687a      	ldr	r2, [r7, #4]
 8000642:	68bb      	ldr	r3, [r7, #8]
 8000644:	429a      	cmp	r2, r3
 8000646:	d3ed      	bcc.n	8000624 <ConsoleResetBuffer+0x12>
	}
	for ( /* nothing */ ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 8000648:	e007      	b.n	800065a <ConsoleResetBuffer+0x48>
	{
		receiveBuffer[i] =  NULL_CHAR;
 800064a:	68fa      	ldr	r2, [r7, #12]
 800064c:	697b      	ldr	r3, [r7, #20]
 800064e:	4413      	add	r3, r2
 8000650:	2200      	movs	r2, #0
 8000652:	701a      	strb	r2, [r3, #0]
	for ( /* nothing */ ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 8000654:	697b      	ldr	r3, [r7, #20]
 8000656:	3301      	adds	r3, #1
 8000658:	617b      	str	r3, [r7, #20]
 800065a:	697b      	ldr	r3, [r7, #20]
 800065c:	2bff      	cmp	r3, #255	; 0xff
 800065e:	d9f4      	bls.n	800064a <ConsoleResetBuffer+0x38>
	}
	return (filledLength - usedSoFar);
 8000660:	68ba      	ldr	r2, [r7, #8]
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	1ad3      	subs	r3, r2, r3
}
 8000666:	4618      	mov	r0, r3
 8000668:	371c      	adds	r7, #28
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr

08000672 <ConsoleCommandEndline>:

// ConsoleCommandEndline
// Check to see where in the buffer stream the endline is; that is the end of the command and parameters
static int32_t ConsoleCommandEndline(const char receiveBuffer[], const  uint32_t filledLength)
{
 8000672:	b480      	push	{r7}
 8000674:	b085      	sub	sp, #20
 8000676:	af00      	add	r7, sp, #0
 8000678:	6078      	str	r0, [r7, #4]
 800067a:	6039      	str	r1, [r7, #0]
	uint32_t i = 0;
 800067c:	2300      	movs	r3, #0
 800067e:	60fb      	str	r3, [r7, #12]
	int32_t result = NOT_FOUND; // if no endline is found, then return -1 (NOT_FOUND)
 8000680:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000684:	60bb      	str	r3, [r7, #8]

	while ( ( CR_CHAR != receiveBuffer[i])  && (LF_CHAR != receiveBuffer[i])
 8000686:	e002      	b.n	800068e <ConsoleCommandEndline+0x1c>
			&& ( i < filledLength ) )
	{
		i++;
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	3301      	adds	r3, #1
 800068c:	60fb      	str	r3, [r7, #12]
	while ( ( CR_CHAR != receiveBuffer[i])  && (LF_CHAR != receiveBuffer[i])
 800068e:	687a      	ldr	r2, [r7, #4]
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	4413      	add	r3, r2
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	2b0d      	cmp	r3, #13
 8000698:	d009      	beq.n	80006ae <ConsoleCommandEndline+0x3c>
 800069a:	687a      	ldr	r2, [r7, #4]
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	4413      	add	r3, r2
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	2b0a      	cmp	r3, #10
 80006a4:	d003      	beq.n	80006ae <ConsoleCommandEndline+0x3c>
			&& ( i < filledLength ) )
 80006a6:	68fa      	ldr	r2, [r7, #12]
 80006a8:	683b      	ldr	r3, [r7, #0]
 80006aa:	429a      	cmp	r2, r3
 80006ac:	d3ec      	bcc.n	8000688 <ConsoleCommandEndline+0x16>
	}
	if ( i < filledLength )
 80006ae:	68fa      	ldr	r2, [r7, #12]
 80006b0:	683b      	ldr	r3, [r7, #0]
 80006b2:	429a      	cmp	r2, r3
 80006b4:	d201      	bcs.n	80006ba <ConsoleCommandEndline+0x48>
	{
		result = i;
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	60bb      	str	r3, [r7, #8]
	}
	return result;
 80006ba:	68bb      	ldr	r3, [r7, #8]
}
 80006bc:	4618      	mov	r0, r3
 80006be:	3714      	adds	r7, #20
 80006c0:	46bd      	mov	sp, r7
 80006c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c6:	4770      	bx	lr

080006c8 <ConsoleInit>:

// ConsoleInit
// Initialize the console interface and all it depends on
void ConsoleInit(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
	uint32_t i;

	ConsoleIoInit();
 80006ce:	f000 fb2b 	bl	8000d28 <ConsoleIoInit>
	ConsoleIoSendString("Welcome to the Consolinator, your gateway to testing code and hardware.");
 80006d2:	4811      	ldr	r0, [pc, #68]	; (8000718 <ConsoleInit+0x50>)
 80006d4:	f000 fb56 	bl	8000d84 <ConsoleIoSendString>
	ConsoleIoSendString(STR_ENDLINE);
 80006d8:	4810      	ldr	r0, [pc, #64]	; (800071c <ConsoleInit+0x54>)
 80006da:	f000 fb53 	bl	8000d84 <ConsoleIoSendString>
	ConsoleIoSendString(STR_ENDLINE);
 80006de:	480f      	ldr	r0, [pc, #60]	; (800071c <ConsoleInit+0x54>)
 80006e0:	f000 fb50 	bl	8000d84 <ConsoleIoSendString>
	ConsoleIoSendString(CONSOLE_PROMPT);
 80006e4:	480e      	ldr	r0, [pc, #56]	; (8000720 <ConsoleInit+0x58>)
 80006e6:	f000 fb4d 	bl	8000d84 <ConsoleIoSendString>
	mReceivedSoFar = 0u;
 80006ea:	4b0e      	ldr	r3, [pc, #56]	; (8000724 <ConsoleInit+0x5c>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]

	for ( i = 0u ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 80006f0:	2300      	movs	r3, #0
 80006f2:	607b      	str	r3, [r7, #4]
 80006f4:	e007      	b.n	8000706 <ConsoleInit+0x3e>
	{
		mReceiveBuffer[i] = NULL_CHAR;
 80006f6:	4a0c      	ldr	r2, [pc, #48]	; (8000728 <ConsoleInit+0x60>)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	4413      	add	r3, r2
 80006fc:	2200      	movs	r2, #0
 80006fe:	701a      	strb	r2, [r3, #0]
	for ( i = 0u ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	3301      	adds	r3, #1
 8000704:	607b      	str	r3, [r7, #4]
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	2bff      	cmp	r3, #255	; 0xff
 800070a:	d9f4      	bls.n	80006f6 <ConsoleInit+0x2e>
	}

}
 800070c:	bf00      	nop
 800070e:	bf00      	nop
 8000710:	3708      	adds	r7, #8
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	08003ea8 	.word	0x08003ea8
 800071c:	08003ef0 	.word	0x08003ef0
 8000720:	08003ef4 	.word	0x08003ef4
 8000724:	20000098 	.word	0x20000098
 8000728:	2000009c 	.word	0x2000009c

0800072c <ConsoleProcess>:

// ConsoleProcess
// Looks for new inputs, checks for endline, then runs the matching command.
// Call ConsoleProcess from a loop, it will handle commands as they become available
void ConsoleProcess(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b086      	sub	sp, #24
 8000730:	af00      	add	r7, sp, #0
	uint32_t cmdIndex;
	int32_t  cmdEndline;
	int32_t  found;
	eCommandResult_T result;

	ConsoleIoReceive((uint8_t*)&(mReceiveBuffer[mReceivedSoFar]), ( CONSOLE_COMMAND_MAX_LENGTH - mReceivedSoFar ), &received);
 8000732:	4b4e      	ldr	r3, [pc, #312]	; (800086c <ConsoleProcess+0x140>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	4a4e      	ldr	r2, [pc, #312]	; (8000870 <ConsoleProcess+0x144>)
 8000738:	1898      	adds	r0, r3, r2
 800073a:	4b4c      	ldr	r3, [pc, #304]	; (800086c <ConsoleProcess+0x140>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8000742:	463a      	mov	r2, r7
 8000744:	4619      	mov	r1, r3
 8000746:	f000 faf7 	bl	8000d38 <ConsoleIoReceive>
	if ( received > 0u )
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	f000 8088 	beq.w	8000862 <ConsoleProcess+0x136>
	{
		printf("%s\r\n", mReceiveBuffer);
 8000752:	4947      	ldr	r1, [pc, #284]	; (8000870 <ConsoleProcess+0x144>)
 8000754:	4847      	ldr	r0, [pc, #284]	; (8000874 <ConsoleProcess+0x148>)
 8000756:	f002 f977 	bl	8002a48 <iprintf>
		mReceivedSoFar += received;
 800075a:	4b44      	ldr	r3, [pc, #272]	; (800086c <ConsoleProcess+0x140>)
 800075c:	681a      	ldr	r2, [r3, #0]
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	4413      	add	r3, r2
 8000762:	4a42      	ldr	r2, [pc, #264]	; (800086c <ConsoleProcess+0x140>)
 8000764:	6013      	str	r3, [r2, #0]
		cmdEndline = ConsoleCommandEndline(mReceiveBuffer, mReceivedSoFar);
 8000766:	4b41      	ldr	r3, [pc, #260]	; (800086c <ConsoleProcess+0x140>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	4619      	mov	r1, r3
 800076c:	4840      	ldr	r0, [pc, #256]	; (8000870 <ConsoleProcess+0x144>)
 800076e:	f7ff ff80 	bl	8000672 <ConsoleCommandEndline>
 8000772:	60f8      	str	r0, [r7, #12]
		if ( cmdEndline >= 0 )  // have complete string, find command
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	2b00      	cmp	r3, #0
 8000778:	db73      	blt.n	8000862 <ConsoleProcess+0x136>
		{
			commandTable = ConsoleCommandsGetTable();
 800077a:	f000 facb 	bl	8000d14 <ConsoleCommandsGetTable>
 800077e:	60b8      	str	r0, [r7, #8]
			cmdIndex = 0u;
 8000780:	2300      	movs	r3, #0
 8000782:	617b      	str	r3, [r7, #20]
			found = NOT_FOUND;
 8000784:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000788:	613b      	str	r3, [r7, #16]
			while ( ( NULL != commandTable[cmdIndex].name ) && ( NOT_FOUND == found ) )
 800078a:	e03d      	b.n	8000808 <ConsoleProcess+0xdc>
			{
				if ( ConsoleCommandMatch(commandTable[cmdIndex].name, mReceiveBuffer) )
 800078c:	697a      	ldr	r2, [r7, #20]
 800078e:	4613      	mov	r3, r2
 8000790:	00db      	lsls	r3, r3, #3
 8000792:	4413      	add	r3, r2
 8000794:	00db      	lsls	r3, r3, #3
 8000796:	461a      	mov	r2, r3
 8000798:	68bb      	ldr	r3, [r7, #8]
 800079a:	4413      	add	r3, r2
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	4934      	ldr	r1, [pc, #208]	; (8000870 <ConsoleProcess+0x144>)
 80007a0:	4618      	mov	r0, r3
 80007a2:	f7ff fee9 	bl	8000578 <ConsoleCommandMatch>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d02a      	beq.n	8000802 <ConsoleProcess+0xd6>
				{
					result = commandTable[cmdIndex].execute(mReceiveBuffer);
 80007ac:	697a      	ldr	r2, [r7, #20]
 80007ae:	4613      	mov	r3, r2
 80007b0:	00db      	lsls	r3, r3, #3
 80007b2:	4413      	add	r3, r2
 80007b4:	00db      	lsls	r3, r3, #3
 80007b6:	461a      	mov	r2, r3
 80007b8:	68bb      	ldr	r3, [r7, #8]
 80007ba:	4413      	add	r3, r2
 80007bc:	685b      	ldr	r3, [r3, #4]
 80007be:	482c      	ldr	r0, [pc, #176]	; (8000870 <ConsoleProcess+0x144>)
 80007c0:	4798      	blx	r3
 80007c2:	4603      	mov	r3, r0
 80007c4:	71fb      	strb	r3, [r7, #7]
					if ( COMMAND_SUCCESS != result )
 80007c6:	79fb      	ldrb	r3, [r7, #7]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d017      	beq.n	80007fc <ConsoleProcess+0xd0>
					{
						ConsoleIoSendString("Error: ");
 80007cc:	482a      	ldr	r0, [pc, #168]	; (8000878 <ConsoleProcess+0x14c>)
 80007ce:	f000 fad9 	bl	8000d84 <ConsoleIoSendString>
						ConsoleIoSendString(mReceiveBuffer);
 80007d2:	4827      	ldr	r0, [pc, #156]	; (8000870 <ConsoleProcess+0x144>)
 80007d4:	f000 fad6 	bl	8000d84 <ConsoleIoSendString>

						ConsoleIoSendString("Help: ");
 80007d8:	4828      	ldr	r0, [pc, #160]	; (800087c <ConsoleProcess+0x150>)
 80007da:	f000 fad3 	bl	8000d84 <ConsoleIoSendString>
						ConsoleIoSendString(commandTable[cmdIndex].help);
 80007de:	697a      	ldr	r2, [r7, #20]
 80007e0:	4613      	mov	r3, r2
 80007e2:	00db      	lsls	r3, r3, #3
 80007e4:	4413      	add	r3, r2
 80007e6:	00db      	lsls	r3, r3, #3
 80007e8:	461a      	mov	r2, r3
 80007ea:	68bb      	ldr	r3, [r7, #8]
 80007ec:	4413      	add	r3, r2
 80007ee:	3308      	adds	r3, #8
 80007f0:	4618      	mov	r0, r3
 80007f2:	f000 fac7 	bl	8000d84 <ConsoleIoSendString>
						ConsoleIoSendString(STR_ENDLINE);
 80007f6:	4822      	ldr	r0, [pc, #136]	; (8000880 <ConsoleProcess+0x154>)
 80007f8:	f000 fac4 	bl	8000d84 <ConsoleIoSendString>

					}
					found = cmdIndex;
 80007fc:	697b      	ldr	r3, [r7, #20]
 80007fe:	613b      	str	r3, [r7, #16]
 8000800:	e002      	b.n	8000808 <ConsoleProcess+0xdc>
				}
				else
				{
					cmdIndex++;
 8000802:	697b      	ldr	r3, [r7, #20]
 8000804:	3301      	adds	r3, #1
 8000806:	617b      	str	r3, [r7, #20]
			while ( ( NULL != commandTable[cmdIndex].name ) && ( NOT_FOUND == found ) )
 8000808:	697a      	ldr	r2, [r7, #20]
 800080a:	4613      	mov	r3, r2
 800080c:	00db      	lsls	r3, r3, #3
 800080e:	4413      	add	r3, r2
 8000810:	00db      	lsls	r3, r3, #3
 8000812:	461a      	mov	r2, r3
 8000814:	68bb      	ldr	r3, [r7, #8]
 8000816:	4413      	add	r3, r2
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	2b00      	cmp	r3, #0
 800081c:	d003      	beq.n	8000826 <ConsoleProcess+0xfa>
 800081e:	693b      	ldr	r3, [r7, #16]
 8000820:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000824:	d0b2      	beq.n	800078c <ConsoleProcess+0x60>

				}
			}
			if ( ( cmdEndline != 0 ) && ( NOT_FOUND == found ) )
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d00d      	beq.n	8000848 <ConsoleProcess+0x11c>
 800082c:	693b      	ldr	r3, [r7, #16]
 800082e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000832:	d109      	bne.n	8000848 <ConsoleProcess+0x11c>
			{
				if (mReceivedSoFar > 2) /// shorter than that, it is probably nothing
 8000834:	4b0d      	ldr	r3, [pc, #52]	; (800086c <ConsoleProcess+0x140>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	2b02      	cmp	r3, #2
 800083a:	d905      	bls.n	8000848 <ConsoleProcess+0x11c>
				{
					ConsoleIoSendString("Command not found.");
 800083c:	4811      	ldr	r0, [pc, #68]	; (8000884 <ConsoleProcess+0x158>)
 800083e:	f000 faa1 	bl	8000d84 <ConsoleIoSendString>
					ConsoleIoSendString(STR_ENDLINE);
 8000842:	480f      	ldr	r0, [pc, #60]	; (8000880 <ConsoleProcess+0x154>)
 8000844:	f000 fa9e 	bl	8000d84 <ConsoleIoSendString>
				}
			}
			mReceivedSoFar = ConsoleResetBuffer(mReceiveBuffer, mReceivedSoFar, cmdEndline);
 8000848:	4b08      	ldr	r3, [pc, #32]	; (800086c <ConsoleProcess+0x140>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	68fa      	ldr	r2, [r7, #12]
 800084e:	4619      	mov	r1, r3
 8000850:	4807      	ldr	r0, [pc, #28]	; (8000870 <ConsoleProcess+0x144>)
 8000852:	f7ff fede 	bl	8000612 <ConsoleResetBuffer>
 8000856:	4603      	mov	r3, r0
 8000858:	4a04      	ldr	r2, [pc, #16]	; (800086c <ConsoleProcess+0x140>)
 800085a:	6013      	str	r3, [r2, #0]
			ConsoleIoSendString(CONSOLE_PROMPT);
 800085c:	480a      	ldr	r0, [pc, #40]	; (8000888 <ConsoleProcess+0x15c>)
 800085e:	f000 fa91 	bl	8000d84 <ConsoleIoSendString>
		}
	}
}
 8000862:	bf00      	nop
 8000864:	3718      	adds	r7, #24
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	20000098 	.word	0x20000098
 8000870:	2000009c 	.word	0x2000009c
 8000874:	08003ef8 	.word	0x08003ef8
 8000878:	08003f00 	.word	0x08003f00
 800087c:	08003f08 	.word	0x08003f08
 8000880:	08003ef0 	.word	0x08003ef0
 8000884:	08003f10 	.word	0x08003f10
 8000888:	08003ef4 	.word	0x08003ef4

0800088c <ConsoleParamFindN>:

// ConsoleParamFindN
// Find the start location of the nth parametr in the buffer where the command itself is parameter 0
static eCommandResult_T ConsoleParamFindN(const char * buffer, const uint8_t parameterNumber, uint32_t *startLocation)
{
 800088c:	b480      	push	{r7}
 800088e:	b089      	sub	sp, #36	; 0x24
 8000890:	af00      	add	r7, sp, #0
 8000892:	60f8      	str	r0, [r7, #12]
 8000894:	460b      	mov	r3, r1
 8000896:	607a      	str	r2, [r7, #4]
 8000898:	72fb      	strb	r3, [r7, #11]
	uint32_t bufferIndex = 0;
 800089a:	2300      	movs	r3, #0
 800089c:	61fb      	str	r3, [r7, #28]
	uint32_t parameterIndex = 0;
 800089e:	2300      	movs	r3, #0
 80008a0:	61bb      	str	r3, [r7, #24]
	eCommandResult_T result = COMMAND_SUCCESS;
 80008a2:	2300      	movs	r3, #0
 80008a4:	75fb      	strb	r3, [r7, #23]


	while ( ( parameterNumber != parameterIndex ) && ( bufferIndex < CONSOLE_COMMAND_MAX_LENGTH ) )
 80008a6:	e00b      	b.n	80008c0 <ConsoleParamFindN+0x34>
	{
		if ( PARAMETER_SEPARATER == buffer[bufferIndex] )
 80008a8:	68fa      	ldr	r2, [r7, #12]
 80008aa:	69fb      	ldr	r3, [r7, #28]
 80008ac:	4413      	add	r3, r2
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	2b20      	cmp	r3, #32
 80008b2:	d102      	bne.n	80008ba <ConsoleParamFindN+0x2e>
		{
			parameterIndex++;
 80008b4:	69bb      	ldr	r3, [r7, #24]
 80008b6:	3301      	adds	r3, #1
 80008b8:	61bb      	str	r3, [r7, #24]
		}
		bufferIndex++;
 80008ba:	69fb      	ldr	r3, [r7, #28]
 80008bc:	3301      	adds	r3, #1
 80008be:	61fb      	str	r3, [r7, #28]
	while ( ( parameterNumber != parameterIndex ) && ( bufferIndex < CONSOLE_COMMAND_MAX_LENGTH ) )
 80008c0:	7afb      	ldrb	r3, [r7, #11]
 80008c2:	69ba      	ldr	r2, [r7, #24]
 80008c4:	429a      	cmp	r2, r3
 80008c6:	d002      	beq.n	80008ce <ConsoleParamFindN+0x42>
 80008c8:	69fb      	ldr	r3, [r7, #28]
 80008ca:	2bff      	cmp	r3, #255	; 0xff
 80008cc:	d9ec      	bls.n	80008a8 <ConsoleParamFindN+0x1c>
	}
	if  ( CONSOLE_COMMAND_MAX_LENGTH == bufferIndex )
 80008ce:	69fb      	ldr	r3, [r7, #28]
 80008d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80008d4:	d102      	bne.n	80008dc <ConsoleParamFindN+0x50>
	{
		result = COMMAND_PARAMETER_ERROR;
 80008d6:	2310      	movs	r3, #16
 80008d8:	75fb      	strb	r3, [r7, #23]
 80008da:	e002      	b.n	80008e2 <ConsoleParamFindN+0x56>
	}
	else
	{
		*startLocation = bufferIndex;
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	69fa      	ldr	r2, [r7, #28]
 80008e0:	601a      	str	r2, [r3, #0]
	}
	return result;
 80008e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	3724      	adds	r7, #36	; 0x24
 80008e8:	46bd      	mov	sp, r7
 80008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ee:	4770      	bx	lr

080008f0 <ConsoleReceiveParamInt16>:
// ConsoleReceiveParamInt16
// Identify and obtain a parameter of type int16_t, sent in in decimal, possibly with a negative sign.
// Note that this uses atoi, a somewhat costly function. You may want to replace it, see ConsoleReceiveParamHexUint16
// for some ideas on how to do that.
eCommandResult_T ConsoleReceiveParamInt16(const char * buffer, const uint8_t parameterNumber, int16_t* parameterInt)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b08a      	sub	sp, #40	; 0x28
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	60f8      	str	r0, [r7, #12]
 80008f8:	460b      	mov	r3, r1
 80008fa:	607a      	str	r2, [r7, #4]
 80008fc:	72fb      	strb	r3, [r7, #11]
	uint32_t startIndex = 0;
 80008fe:	2300      	movs	r3, #0
 8000900:	61fb      	str	r3, [r7, #28]
	uint32_t i;
	eCommandResult_T result;
	char charVal;
	char str[INT16_MAX_STR_LENGTH];

	result = ConsoleParamFindN(buffer, parameterNumber, &startIndex);
 8000902:	f107 021c 	add.w	r2, r7, #28
 8000906:	7afb      	ldrb	r3, [r7, #11]
 8000908:	4619      	mov	r1, r3
 800090a:	68f8      	ldr	r0, [r7, #12]
 800090c:	f7ff ffbe 	bl	800088c <ConsoleParamFindN>
 8000910:	4603      	mov	r3, r0
 8000912:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	i = 0;
 8000916:	2300      	movs	r3, #0
 8000918:	627b      	str	r3, [r7, #36]	; 0x24
	charVal = buffer[startIndex + i];
 800091a:	69fa      	ldr	r2, [r7, #28]
 800091c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800091e:	4413      	add	r3, r2
 8000920:	68fa      	ldr	r2, [r7, #12]
 8000922:	4413      	add	r3, r2
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	while ( ( LF_CHAR != charVal ) && ( CR_CHAR != charVal )
 800092a:	e011      	b.n	8000950 <ConsoleReceiveParamInt16+0x60>
			&& ( PARAMETER_SEPARATER != charVal )
		&& ( i < INT16_MAX_STR_LENGTH ) )
	{
		str[i] = charVal;					// copy the relevant part
 800092c:	f107 0214 	add.w	r2, r7, #20
 8000930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000932:	4413      	add	r3, r2
 8000934:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8000938:	701a      	strb	r2, [r3, #0]
		i++;
 800093a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800093c:	3301      	adds	r3, #1
 800093e:	627b      	str	r3, [r7, #36]	; 0x24
		charVal = buffer[startIndex + i];
 8000940:	69fa      	ldr	r2, [r7, #28]
 8000942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000944:	4413      	add	r3, r2
 8000946:	68fa      	ldr	r2, [r7, #12]
 8000948:	4413      	add	r3, r2
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	while ( ( LF_CHAR != charVal ) && ( CR_CHAR != charVal )
 8000950:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000954:	2b0a      	cmp	r3, #10
 8000956:	d00a      	beq.n	800096e <ConsoleReceiveParamInt16+0x7e>
 8000958:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800095c:	2b0d      	cmp	r3, #13
 800095e:	d006      	beq.n	800096e <ConsoleReceiveParamInt16+0x7e>
			&& ( PARAMETER_SEPARATER != charVal )
 8000960:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000964:	2b20      	cmp	r3, #32
 8000966:	d002      	beq.n	800096e <ConsoleReceiveParamInt16+0x7e>
		&& ( i < INT16_MAX_STR_LENGTH ) )
 8000968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800096a:	2b07      	cmp	r3, #7
 800096c:	d9de      	bls.n	800092c <ConsoleReceiveParamInt16+0x3c>
	}
	if ( i == INT16_MAX_STR_LENGTH)
 800096e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000970:	2b08      	cmp	r3, #8
 8000972:	d102      	bne.n	800097a <ConsoleReceiveParamInt16+0x8a>
	{
		result = COMMAND_PARAMETER_ERROR;
 8000974:	2310      	movs	r3, #16
 8000976:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	}
	if ( COMMAND_SUCCESS == result )
 800097a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800097e:	2b00      	cmp	r3, #0
 8000980:	d10e      	bne.n	80009a0 <ConsoleReceiveParamInt16+0xb0>
	{
		str[i] = NULL_CHAR;
 8000982:	f107 0214 	add.w	r2, r7, #20
 8000986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000988:	4413      	add	r3, r2
 800098a:	2200      	movs	r2, #0
 800098c:	701a      	strb	r2, [r3, #0]
		*parameterInt = atoi(str);
 800098e:	f107 0314 	add.w	r3, r7, #20
 8000992:	4618      	mov	r0, r3
 8000994:	f001 fff8 	bl	8002988 <atoi>
 8000998:	4603      	mov	r3, r0
 800099a:	b21a      	sxth	r2, r3
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	801a      	strh	r2, [r3, #0]
	}
	return result;
 80009a0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	3728      	adds	r7, #40	; 0x28
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}

080009ac <ConsoleReceiveParamHexUint16>:

// ConsoleReceiveParamHexUint16
// Identify and obtain a parameter of type uint16, sent in as hex. This parses the number and does not use
// a library function to do it.
eCommandResult_T ConsoleReceiveParamHexUint16(const char * buffer, const uint8_t parameterNumber, uint16_t* parameterUint16)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b08a      	sub	sp, #40	; 0x28
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	60f8      	str	r0, [r7, #12]
 80009b4:	460b      	mov	r3, r1
 80009b6:	607a      	str	r2, [r7, #4]
 80009b8:	72fb      	strb	r3, [r7, #11]
	uint32_t startIndex = 0;
 80009ba:	2300      	movs	r3, #0
 80009bc:	61bb      	str	r3, [r7, #24]
	uint16_t value = 0;
 80009be:	2300      	movs	r3, #0
 80009c0:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint32_t i;
	eCommandResult_T result;
	uint8_t tmpUint8;

	result = ConsoleParamFindN(buffer, parameterNumber, &startIndex);
 80009c2:	f107 0218 	add.w	r2, r7, #24
 80009c6:	7afb      	ldrb	r3, [r7, #11]
 80009c8:	4619      	mov	r1, r3
 80009ca:	68f8      	ldr	r0, [r7, #12]
 80009cc:	f7ff ff5e 	bl	800088c <ConsoleParamFindN>
 80009d0:	4603      	mov	r3, r0
 80009d2:	77fb      	strb	r3, [r7, #31]
	if ( COMMAND_SUCCESS == result )
 80009d4:	7ffb      	ldrb	r3, [r7, #31]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d12c      	bne.n	8000a34 <ConsoleReceiveParamHexUint16+0x88>
	{
		// bufferIndex points to start of integer
		// next separator or newline or NULL indicates end of parameter
		for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 80009da:	2300      	movs	r3, #0
 80009dc:	623b      	str	r3, [r7, #32]
 80009de:	e01e      	b.n	8000a1e <ConsoleReceiveParamHexUint16+0x72>
		{
			if ( COMMAND_SUCCESS == result )
 80009e0:	7ffb      	ldrb	r3, [r7, #31]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d10d      	bne.n	8000a02 <ConsoleReceiveParamHexUint16+0x56>
			{
				result = ConsoleUtilHexCharToInt(buffer[startIndex + i], &tmpUint8);
 80009e6:	69ba      	ldr	r2, [r7, #24]
 80009e8:	6a3b      	ldr	r3, [r7, #32]
 80009ea:	4413      	add	r3, r2
 80009ec:	68fa      	ldr	r2, [r7, #12]
 80009ee:	4413      	add	r3, r2
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	f107 0217 	add.w	r2, r7, #23
 80009f6:	4611      	mov	r1, r2
 80009f8:	4618      	mov	r0, r3
 80009fa:	f000 f870 	bl	8000ade <ConsoleUtilHexCharToInt>
 80009fe:	4603      	mov	r3, r0
 8000a00:	77fb      	strb	r3, [r7, #31]
			}
			if ( COMMAND_SUCCESS == result )
 8000a02:	7ffb      	ldrb	r3, [r7, #31]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d107      	bne.n	8000a18 <ConsoleReceiveParamHexUint16+0x6c>
			{
				value = (value << 4u);
 8000a08:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000a0a:	011b      	lsls	r3, r3, #4
 8000a0c:	84fb      	strh	r3, [r7, #38]	; 0x26
				value += tmpUint8;
 8000a0e:	7dfb      	ldrb	r3, [r7, #23]
 8000a10:	b29a      	uxth	r2, r3
 8000a12:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000a14:	4413      	add	r3, r2
 8000a16:	84fb      	strh	r3, [r7, #38]	; 0x26
		for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000a18:	6a3b      	ldr	r3, [r7, #32]
 8000a1a:	3301      	adds	r3, #1
 8000a1c:	623b      	str	r3, [r7, #32]
 8000a1e:	6a3b      	ldr	r3, [r7, #32]
 8000a20:	2b03      	cmp	r3, #3
 8000a22:	d9dd      	bls.n	80009e0 <ConsoleReceiveParamHexUint16+0x34>
			}
		}
		if  ( COMMAND_PARAMETER_END == result )
 8000a24:	7ffb      	ldrb	r3, [r7, #31]
 8000a26:	2b11      	cmp	r3, #17
 8000a28:	d101      	bne.n	8000a2e <ConsoleReceiveParamHexUint16+0x82>
		{
			result = COMMAND_SUCCESS;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	77fb      	strb	r3, [r7, #31]
		}
		*parameterUint16 = value;
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000a32:	801a      	strh	r2, [r3, #0]
	}
	return result;
 8000a34:	7ffb      	ldrb	r3, [r7, #31]
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	3728      	adds	r7, #40	; 0x28
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}

08000a3e <ConsoleSendParamHexUint16>:
// ConsoleSendParamHexUint16
// Send a parameter of type uint16 as hex.
// This does not use a library function to do it (though you could
// do itoa (parameterUint16, out, 16);  instead of building it up
eCommandResult_T ConsoleSendParamHexUint16(uint16_t parameterUint16)
{
 8000a3e:	b580      	push	{r7, lr}
 8000a40:	b086      	sub	sp, #24
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	4603      	mov	r3, r0
 8000a46:	80fb      	strh	r3, [r7, #6]
	uint32_t i;
	char out[4u + 1u];  // U16 must be less than 4 hex digits: 0xFFFF, end buffer with a NULL
	eCommandResult_T result = COMMAND_SUCCESS;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	74fb      	strb	r3, [r7, #19]
	uint8_t tmpUint8;

	for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	617b      	str	r3, [r7, #20]
 8000a50:	e01b      	b.n	8000a8a <ConsoleSendParamHexUint16+0x4c>
	{
		if ( COMMAND_SUCCESS == result )
 8000a52:	7cfb      	ldrb	r3, [r7, #19]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d115      	bne.n	8000a84 <ConsoleSendParamHexUint16+0x46>
		{
			tmpUint8 = ( parameterUint16 >> (12u - (i*4u)) & 0xF);
 8000a58:	88fa      	ldrh	r2, [r7, #6]
 8000a5a:	697b      	ldr	r3, [r7, #20]
 8000a5c:	f1c3 0303 	rsb	r3, r3, #3
 8000a60:	009b      	lsls	r3, r3, #2
 8000a62:	fa42 f303 	asr.w	r3, r2, r3
 8000a66:	b2db      	uxtb	r3, r3
 8000a68:	f003 030f 	and.w	r3, r3, #15
 8000a6c:	74bb      	strb	r3, [r7, #18]
			result = ConsoleUtilsIntToHexChar(tmpUint8, &(out[i]));
 8000a6e:	f107 020c 	add.w	r2, r7, #12
 8000a72:	697b      	ldr	r3, [r7, #20]
 8000a74:	441a      	add	r2, r3
 8000a76:	7cbb      	ldrb	r3, [r7, #18]
 8000a78:	4611      	mov	r1, r2
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f000 f870 	bl	8000b60 <ConsoleUtilsIntToHexChar>
 8000a80:	4603      	mov	r3, r0
 8000a82:	74fb      	strb	r3, [r7, #19]
	for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	3301      	adds	r3, #1
 8000a88:	617b      	str	r3, [r7, #20]
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	2b03      	cmp	r3, #3
 8000a8e:	d9e0      	bls.n	8000a52 <ConsoleSendParamHexUint16+0x14>
		}
	}
	out[i] = NULL_CHAR;
 8000a90:	f107 020c 	add.w	r2, r7, #12
 8000a94:	697b      	ldr	r3, [r7, #20]
 8000a96:	4413      	add	r3, r2
 8000a98:	2200      	movs	r2, #0
 8000a9a:	701a      	strb	r2, [r3, #0]
	ConsoleIoSendString(out);
 8000a9c:	f107 030c 	add.w	r3, r7, #12
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f000 f96f 	bl	8000d84 <ConsoleIoSendString>

	return COMMAND_SUCCESS;
 8000aa6:	2300      	movs	r3, #0
}
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	3718      	adds	r7, #24
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}

08000ab0 <ConsoleSendParamInt16>:

// ConsoleSendParamInt16
// Send a parameter of type int16 using the (unsafe) C library function
// __itoa to translate from integer to string.
eCommandResult_T ConsoleSendParamInt16(int16_t parameterInt)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b084      	sub	sp, #16
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	80fb      	strh	r3, [r7, #6]
	char out[INT16_MAX_STR_LENGTH];
//	memset(out, 0, INT16_MAX_STR_LENGTH);

	__itoa (parameterInt, out, 10);
 8000aba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000abe:	f107 0108 	add.w	r1, r7, #8
 8000ac2:	220a      	movs	r2, #10
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f001 ff9f 	bl	8002a08 <__itoa>
	ConsoleIoSendString(out);
 8000aca:	f107 0308 	add.w	r3, r7, #8
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f000 f958 	bl	8000d84 <ConsoleIoSendString>

	return COMMAND_SUCCESS;
 8000ad4:	2300      	movs	r3, #0
}
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	3710      	adds	r7, #16
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}

08000ade <ConsoleUtilHexCharToInt>:
	return COMMAND_SUCCESS;
}
// ConsoleUtilHexCharToInt
// Converts a single hex character (0-9,A-F) to an integer (0-15)
static eCommandResult_T ConsoleUtilHexCharToInt(char charVal, uint8_t* pInt)
{
 8000ade:	b480      	push	{r7}
 8000ae0:	b085      	sub	sp, #20
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	6039      	str	r1, [r7, #0]
 8000ae8:	71fb      	strb	r3, [r7, #7]
    eCommandResult_T result = COMMAND_SUCCESS;
 8000aea:	2300      	movs	r3, #0
 8000aec:	73fb      	strb	r3, [r7, #15]

    if ( ( '0' <= charVal ) && ( charVal <= '9' ) )
 8000aee:	79fb      	ldrb	r3, [r7, #7]
 8000af0:	2b2f      	cmp	r3, #47	; 0x2f
 8000af2:	d908      	bls.n	8000b06 <ConsoleUtilHexCharToInt+0x28>
 8000af4:	79fb      	ldrb	r3, [r7, #7]
 8000af6:	2b39      	cmp	r3, #57	; 0x39
 8000af8:	d805      	bhi.n	8000b06 <ConsoleUtilHexCharToInt+0x28>
    {
        *pInt = charVal - '0';
 8000afa:	79fb      	ldrb	r3, [r7, #7]
 8000afc:	3b30      	subs	r3, #48	; 0x30
 8000afe:	b2da      	uxtb	r2, r3
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	701a      	strb	r2, [r3, #0]
 8000b04:	e025      	b.n	8000b52 <ConsoleUtilHexCharToInt+0x74>
    }
    else if ( ( 'A' <= charVal ) && ( charVal <= 'F' ) )
 8000b06:	79fb      	ldrb	r3, [r7, #7]
 8000b08:	2b40      	cmp	r3, #64	; 0x40
 8000b0a:	d908      	bls.n	8000b1e <ConsoleUtilHexCharToInt+0x40>
 8000b0c:	79fb      	ldrb	r3, [r7, #7]
 8000b0e:	2b46      	cmp	r3, #70	; 0x46
 8000b10:	d805      	bhi.n	8000b1e <ConsoleUtilHexCharToInt+0x40>
    {
        *pInt = 10u + charVal - 'A';
 8000b12:	79fb      	ldrb	r3, [r7, #7]
 8000b14:	3b37      	subs	r3, #55	; 0x37
 8000b16:	b2da      	uxtb	r2, r3
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	701a      	strb	r2, [r3, #0]
 8000b1c:	e019      	b.n	8000b52 <ConsoleUtilHexCharToInt+0x74>
    }
    else if( ( 'a' <= charVal ) && ( charVal <= 'f' ) )
 8000b1e:	79fb      	ldrb	r3, [r7, #7]
 8000b20:	2b60      	cmp	r3, #96	; 0x60
 8000b22:	d908      	bls.n	8000b36 <ConsoleUtilHexCharToInt+0x58>
 8000b24:	79fb      	ldrb	r3, [r7, #7]
 8000b26:	2b66      	cmp	r3, #102	; 0x66
 8000b28:	d805      	bhi.n	8000b36 <ConsoleUtilHexCharToInt+0x58>
    {
        *pInt = 10u + charVal - 'a';
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
 8000b2c:	3b57      	subs	r3, #87	; 0x57
 8000b2e:	b2da      	uxtb	r2, r3
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	701a      	strb	r2, [r3, #0]
 8000b34:	e00d      	b.n	8000b52 <ConsoleUtilHexCharToInt+0x74>
    }
	else if ( ( LF_CHAR != charVal ) || ( CR_CHAR != charVal )
 8000b36:	79fb      	ldrb	r3, [r7, #7]
 8000b38:	2b0a      	cmp	r3, #10
 8000b3a:	d105      	bne.n	8000b48 <ConsoleUtilHexCharToInt+0x6a>
 8000b3c:	79fb      	ldrb	r3, [r7, #7]
 8000b3e:	2b0d      	cmp	r3, #13
 8000b40:	d102      	bne.n	8000b48 <ConsoleUtilHexCharToInt+0x6a>
			|| ( PARAMETER_SEPARATER == charVal ) )
 8000b42:	79fb      	ldrb	r3, [r7, #7]
 8000b44:	2b20      	cmp	r3, #32
 8000b46:	d102      	bne.n	8000b4e <ConsoleUtilHexCharToInt+0x70>
	{
		result = COMMAND_PARAMETER_END;
 8000b48:	2311      	movs	r3, #17
 8000b4a:	73fb      	strb	r3, [r7, #15]
 8000b4c:	e001      	b.n	8000b52 <ConsoleUtilHexCharToInt+0x74>

	}
    else
    {
        result = COMMAND_PARAMETER_ERROR;
 8000b4e:	2310      	movs	r3, #16
 8000b50:	73fb      	strb	r3, [r7, #15]
    }

    return result;
 8000b52:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	3714      	adds	r7, #20
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr

08000b60 <ConsoleUtilsIntToHexChar>:
// ConsoleUtilsIntToHexChar
// Converts an integer nibble (0-15) to a hex character (0-9,A-F)
static eCommandResult_T ConsoleUtilsIntToHexChar(uint8_t intVal, char* pChar)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b085      	sub	sp, #20
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	4603      	mov	r3, r0
 8000b68:	6039      	str	r1, [r7, #0]
 8000b6a:	71fb      	strb	r3, [r7, #7]
    eCommandResult_T result = COMMAND_SUCCESS;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	73fb      	strb	r3, [r7, #15]

    if ( intVal <= 9u )
 8000b70:	79fb      	ldrb	r3, [r7, #7]
 8000b72:	2b09      	cmp	r3, #9
 8000b74:	d805      	bhi.n	8000b82 <ConsoleUtilsIntToHexChar+0x22>
    {
        *pChar = intVal + '0';
 8000b76:	79fb      	ldrb	r3, [r7, #7]
 8000b78:	3330      	adds	r3, #48	; 0x30
 8000b7a:	b2da      	uxtb	r2, r3
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	701a      	strb	r2, [r3, #0]
 8000b80:	e00d      	b.n	8000b9e <ConsoleUtilsIntToHexChar+0x3e>
    }
    else if ( ( 10u <= intVal ) && ( intVal <= 15u ) )
 8000b82:	79fb      	ldrb	r3, [r7, #7]
 8000b84:	2b09      	cmp	r3, #9
 8000b86:	d908      	bls.n	8000b9a <ConsoleUtilsIntToHexChar+0x3a>
 8000b88:	79fb      	ldrb	r3, [r7, #7]
 8000b8a:	2b0f      	cmp	r3, #15
 8000b8c:	d805      	bhi.n	8000b9a <ConsoleUtilsIntToHexChar+0x3a>
    {
        *pChar = intVal - 10u + 'A';
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	3337      	adds	r3, #55	; 0x37
 8000b92:	b2da      	uxtb	r2, r3
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	701a      	strb	r2, [r3, #0]
 8000b98:	e001      	b.n	8000b9e <ConsoleUtilsIntToHexChar+0x3e>
    }
    else
    {
        result = COMMAND_PARAMETER_ERROR;
 8000b9a:	2310      	movs	r3, #16
 8000b9c:	73fb      	strb	r3, [r7, #15]
    }

    return result;
 8000b9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	3714      	adds	r7, #20
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr

08000bac <ConsoleCommandComment>:

	CONSOLE_COMMAND_TABLE_END // must be LAST
};

static eCommandResult_T ConsoleCommandComment(const char buffer[])
{
 8000bac:	b480      	push	{r7}
 8000bae:	b083      	sub	sp, #12
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
	// do nothing
	IGNORE_UNUSED_VARIABLE(buffer);
	return COMMAND_SUCCESS;
 8000bb4:	2300      	movs	r3, #0
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	370c      	adds	r7, #12
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr
	...

08000bc4 <ConsoleCommandHelp>:

static eCommandResult_T ConsoleCommandHelp(const char buffer[])
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b086      	sub	sp, #24
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
	uint32_t i;
	uint32_t tableLength;
	eCommandResult_T result = COMMAND_SUCCESS;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	74fb      	strb	r3, [r7, #19]

    IGNORE_UNUSED_VARIABLE(buffer);

	tableLength = sizeof(mConsoleCommandTable) / sizeof(mConsoleCommandTable[0]);
 8000bd0:	2306      	movs	r3, #6
 8000bd2:	60fb      	str	r3, [r7, #12]
	for ( i = 0u ; i < tableLength - 1u ; i++ )
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	617b      	str	r3, [r7, #20]
 8000bd8:	e01e      	b.n	8000c18 <ConsoleCommandHelp+0x54>
	{
		ConsoleIoSendString(mConsoleCommandTable[i].name);
 8000bda:	4914      	ldr	r1, [pc, #80]	; (8000c2c <ConsoleCommandHelp+0x68>)
 8000bdc:	697a      	ldr	r2, [r7, #20]
 8000bde:	4613      	mov	r3, r2
 8000be0:	00db      	lsls	r3, r3, #3
 8000be2:	4413      	add	r3, r2
 8000be4:	00db      	lsls	r3, r3, #3
 8000be6:	440b      	add	r3, r1
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	4618      	mov	r0, r3
 8000bec:	f000 f8ca 	bl	8000d84 <ConsoleIoSendString>
#if CONSOLE_COMMAND_MAX_HELP_LENGTH > 0
		ConsoleIoSendString(" : ");
 8000bf0:	480f      	ldr	r0, [pc, #60]	; (8000c30 <ConsoleCommandHelp+0x6c>)
 8000bf2:	f000 f8c7 	bl	8000d84 <ConsoleIoSendString>
		ConsoleIoSendString(mConsoleCommandTable[i].help);
 8000bf6:	697a      	ldr	r2, [r7, #20]
 8000bf8:	4613      	mov	r3, r2
 8000bfa:	00db      	lsls	r3, r3, #3
 8000bfc:	4413      	add	r3, r2
 8000bfe:	00db      	lsls	r3, r3, #3
 8000c00:	3308      	adds	r3, #8
 8000c02:	4a0a      	ldr	r2, [pc, #40]	; (8000c2c <ConsoleCommandHelp+0x68>)
 8000c04:	4413      	add	r3, r2
 8000c06:	4618      	mov	r0, r3
 8000c08:	f000 f8bc 	bl	8000d84 <ConsoleIoSendString>
#endif // CONSOLE_COMMAND_MAX_HELP_LENGTH > 0
		ConsoleIoSendString(STR_ENDLINE);
 8000c0c:	4809      	ldr	r0, [pc, #36]	; (8000c34 <ConsoleCommandHelp+0x70>)
 8000c0e:	f000 f8b9 	bl	8000d84 <ConsoleIoSendString>
	for ( i = 0u ; i < tableLength - 1u ; i++ )
 8000c12:	697b      	ldr	r3, [r7, #20]
 8000c14:	3301      	adds	r3, #1
 8000c16:	617b      	str	r3, [r7, #20]
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	3b01      	subs	r3, #1
 8000c1c:	697a      	ldr	r2, [r7, #20]
 8000c1e:	429a      	cmp	r2, r3
 8000c20:	d3db      	bcc.n	8000bda <ConsoleCommandHelp+0x16>
	}
	return result;
 8000c22:	7cfb      	ldrb	r3, [r7, #19]
}
 8000c24:	4618      	mov	r0, r3
 8000c26:	3718      	adds	r7, #24
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	08003f90 	.word	0x08003f90
 8000c30:	08003f40 	.word	0x08003f40
 8000c34:	08003f44 	.word	0x08003f44

08000c38 <ConsoleCommandParamExampleInt16>:

static eCommandResult_T ConsoleCommandParamExampleInt16(const char buffer[])
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b084      	sub	sp, #16
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
	int16_t parameterInt;
	eCommandResult_T result;
	result = ConsoleReceiveParamInt16(buffer, 1, &parameterInt);
 8000c40:	f107 030c 	add.w	r3, r7, #12
 8000c44:	461a      	mov	r2, r3
 8000c46:	2101      	movs	r1, #1
 8000c48:	6878      	ldr	r0, [r7, #4]
 8000c4a:	f7ff fe51 	bl	80008f0 <ConsoleReceiveParamInt16>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	73fb      	strb	r3, [r7, #15]
	if ( COMMAND_SUCCESS == result )
 8000c52:	7bfb      	ldrb	r3, [r7, #15]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d116      	bne.n	8000c86 <ConsoleCommandParamExampleInt16+0x4e>
	{
		ConsoleIoSendString("Parameter is ");
 8000c58:	480d      	ldr	r0, [pc, #52]	; (8000c90 <ConsoleCommandParamExampleInt16+0x58>)
 8000c5a:	f000 f893 	bl	8000d84 <ConsoleIoSendString>
		ConsoleSendParamInt16(parameterInt);
 8000c5e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000c62:	4618      	mov	r0, r3
 8000c64:	f7ff ff24 	bl	8000ab0 <ConsoleSendParamInt16>
		ConsoleIoSendString(" (0x");
 8000c68:	480a      	ldr	r0, [pc, #40]	; (8000c94 <ConsoleCommandParamExampleInt16+0x5c>)
 8000c6a:	f000 f88b 	bl	8000d84 <ConsoleIoSendString>
		ConsoleSendParamHexUint16((uint16_t)parameterInt);
 8000c6e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000c72:	b29b      	uxth	r3, r3
 8000c74:	4618      	mov	r0, r3
 8000c76:	f7ff fee2 	bl	8000a3e <ConsoleSendParamHexUint16>
		ConsoleIoSendString(")");
 8000c7a:	4807      	ldr	r0, [pc, #28]	; (8000c98 <ConsoleCommandParamExampleInt16+0x60>)
 8000c7c:	f000 f882 	bl	8000d84 <ConsoleIoSendString>
		ConsoleIoSendString(STR_ENDLINE);
 8000c80:	4806      	ldr	r0, [pc, #24]	; (8000c9c <ConsoleCommandParamExampleInt16+0x64>)
 8000c82:	f000 f87f 	bl	8000d84 <ConsoleIoSendString>
	}
	return result;
 8000c86:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3710      	adds	r7, #16
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	08003f48 	.word	0x08003f48
 8000c94:	08003f58 	.word	0x08003f58
 8000c98:	08003f60 	.word	0x08003f60
 8000c9c:	08003f44 	.word	0x08003f44

08000ca0 <ConsoleCommandParamExampleHexUint16>:
static eCommandResult_T ConsoleCommandParamExampleHexUint16(const char buffer[])
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b084      	sub	sp, #16
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
	uint16_t parameterUint16;
	eCommandResult_T result;
	result = ConsoleReceiveParamHexUint16(buffer, 1, &parameterUint16);
 8000ca8:	f107 030c 	add.w	r3, r7, #12
 8000cac:	461a      	mov	r2, r3
 8000cae:	2101      	movs	r1, #1
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f7ff fe7b 	bl	80009ac <ConsoleReceiveParamHexUint16>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	73fb      	strb	r3, [r7, #15]
	if ( COMMAND_SUCCESS == result )
 8000cba:	7bfb      	ldrb	r3, [r7, #15]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d109      	bne.n	8000cd4 <ConsoleCommandParamExampleHexUint16+0x34>
	{
		ConsoleIoSendString("Parameter is 0x");
 8000cc0:	4807      	ldr	r0, [pc, #28]	; (8000ce0 <ConsoleCommandParamExampleHexUint16+0x40>)
 8000cc2:	f000 f85f 	bl	8000d84 <ConsoleIoSendString>
		ConsoleSendParamHexUint16(parameterUint16);
 8000cc6:	89bb      	ldrh	r3, [r7, #12]
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f7ff feb8 	bl	8000a3e <ConsoleSendParamHexUint16>
		ConsoleIoSendString(STR_ENDLINE);
 8000cce:	4805      	ldr	r0, [pc, #20]	; (8000ce4 <ConsoleCommandParamExampleHexUint16+0x44>)
 8000cd0:	f000 f858 	bl	8000d84 <ConsoleIoSendString>
	}
	return result;
 8000cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3710      	adds	r7, #16
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	08003f64 	.word	0x08003f64
 8000ce4:	08003f44 	.word	0x08003f44

08000ce8 <ConsoleCommandVer>:

static eCommandResult_T ConsoleCommandVer(const char buffer[])
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b084      	sub	sp, #16
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
	eCommandResult_T result = COMMAND_SUCCESS;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	73fb      	strb	r3, [r7, #15]

    IGNORE_UNUSED_VARIABLE(buffer);

	ConsoleIoSendString(VERSION_STRING);
 8000cf4:	4805      	ldr	r0, [pc, #20]	; (8000d0c <ConsoleCommandVer+0x24>)
 8000cf6:	f000 f845 	bl	8000d84 <ConsoleIoSendString>
	ConsoleIoSendString(STR_ENDLINE);
 8000cfa:	4805      	ldr	r0, [pc, #20]	; (8000d10 <ConsoleCommandVer+0x28>)
 8000cfc:	f000 f842 	bl	8000d84 <ConsoleIoSendString>
	return result;
 8000d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3710      	adds	r7, #16
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	08003f74 	.word	0x08003f74
 8000d10:	08003f44 	.word	0x08003f44

08000d14 <ConsoleCommandsGetTable>:


const sConsoleCommandTable_T* ConsoleCommandsGetTable(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
	return (mConsoleCommandTable);
 8000d18:	4b02      	ldr	r3, [pc, #8]	; (8000d24 <ConsoleCommandsGetTable+0x10>)
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr
 8000d24:	08003f90 	.word	0x08003f90

08000d28 <ConsoleIoInit>:

#include "consoleIo.h"
#include <stdio.h>

eConsoleError ConsoleIoInit(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
	return CONSOLE_SUCCESS;
 8000d2c:	2300      	movs	r3, #0
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	46bd      	mov	sp, r7
 8000d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d36:	4770      	bx	lr

08000d38 <ConsoleIoReceive>:

eConsoleError ConsoleIoReceive(uint8_t *buffer, const uint32_t bufferLength, uint32_t *readLength)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b086      	sub	sp, #24
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	60f8      	str	r0, [r7, #12]
 8000d40:	60b9      	str	r1, [r7, #8]
 8000d42:	607a      	str	r2, [r7, #4]

	uint8_t i = 0;
 8000d44:	2300      	movs	r3, #0
 8000d46:	75fb      	strb	r3, [r7, #23]
	char ch;

	ch = getchar();
 8000d48:	f001 fe28 	bl	800299c <getchar>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	75bb      	strb	r3, [r7, #22]
	while ( ( EOF != ch ) && ( i < bufferLength ) )
 8000d50:	e00b      	b.n	8000d6a <ConsoleIoReceive+0x32>
	{
		buffer[i] = (uint8_t) ch;
 8000d52:	7dfb      	ldrb	r3, [r7, #23]
 8000d54:	68fa      	ldr	r2, [r7, #12]
 8000d56:	4413      	add	r3, r2
 8000d58:	7dba      	ldrb	r2, [r7, #22]
 8000d5a:	701a      	strb	r2, [r3, #0]
		i++;
 8000d5c:	7dfb      	ldrb	r3, [r7, #23]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	75fb      	strb	r3, [r7, #23]
		ch = getchar();
 8000d62:	f001 fe1b 	bl	800299c <getchar>
 8000d66:	4603      	mov	r3, r0
 8000d68:	75bb      	strb	r3, [r7, #22]
	while ( ( EOF != ch ) && ( i < bufferLength ) )
 8000d6a:	7dfb      	ldrb	r3, [r7, #23]
 8000d6c:	68ba      	ldr	r2, [r7, #8]
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d8ef      	bhi.n	8000d52 <ConsoleIoReceive+0x1a>
	}
	*readLength = i;
 8000d72:	7dfa      	ldrb	r2, [r7, #23]
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	601a      	str	r2, [r3, #0]

	return CONSOLE_SUCCESS;
 8000d78:	2300      	movs	r3, #0
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3718      	adds	r7, #24
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
	...

08000d84 <ConsoleIoSendString>:
	*sentLength = bufferLength;
	return CONSOLE_SUCCESS;
}

eConsoleError ConsoleIoSendString(const char *buffer)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
	printf("%s", buffer);
 8000d8c:	6879      	ldr	r1, [r7, #4]
 8000d8e:	4804      	ldr	r0, [pc, #16]	; (8000da0 <ConsoleIoSendString+0x1c>)
 8000d90:	f001 fe5a 	bl	8002a48 <iprintf>
	return CONSOLE_SUCCESS;
 8000d94:	2300      	movs	r3, #0
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	3708      	adds	r7, #8
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	08003f8c 	.word	0x08003f8c

08000da4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000da8:	f000 facc 	bl	8001344 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000dac:	f000 f814 	bl	8000dd8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000db0:	f000 f8a8 	bl	8000f04 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000db4:	f000 f87c 	bl	8000eb0 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	setvbuf(stdin, NULL, _IONBF, 0);
 8000db8:	4b06      	ldr	r3, [pc, #24]	; (8000dd4 <main+0x30>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	6858      	ldr	r0, [r3, #4]
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	2202      	movs	r2, #2
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	f001 fe58 	bl	8002a78 <setvbuf>
	ConsoleInit();
 8000dc8:	f7ff fc7e 	bl	80006c8 <ConsoleInit>
		printf("input number :");
		scanf("%d", &num);
		printf("number = %d\r\n", num);
		*/

		ConsoleProcess();
 8000dcc:	f7ff fcae 	bl	800072c <ConsoleProcess>
 8000dd0:	e7fc      	b.n	8000dcc <main+0x28>
 8000dd2:	bf00      	nop
 8000dd4:	2000000c 	.word	0x2000000c

08000dd8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b094      	sub	sp, #80	; 0x50
 8000ddc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000dde:	f107 0320 	add.w	r3, r7, #32
 8000de2:	2230      	movs	r2, #48	; 0x30
 8000de4:	2100      	movs	r1, #0
 8000de6:	4618      	mov	r0, r3
 8000de8:	f001 fe26 	bl	8002a38 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000dec:	f107 030c 	add.w	r3, r7, #12
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	605a      	str	r2, [r3, #4]
 8000df6:	609a      	str	r2, [r3, #8]
 8000df8:	60da      	str	r2, [r3, #12]
 8000dfa:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	60bb      	str	r3, [r7, #8]
 8000e00:	4b29      	ldr	r3, [pc, #164]	; (8000ea8 <SystemClock_Config+0xd0>)
 8000e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e04:	4a28      	ldr	r2, [pc, #160]	; (8000ea8 <SystemClock_Config+0xd0>)
 8000e06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e0a:	6413      	str	r3, [r2, #64]	; 0x40
 8000e0c:	4b26      	ldr	r3, [pc, #152]	; (8000ea8 <SystemClock_Config+0xd0>)
 8000e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e14:	60bb      	str	r3, [r7, #8]
 8000e16:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000e18:	2300      	movs	r3, #0
 8000e1a:	607b      	str	r3, [r7, #4]
 8000e1c:	4b23      	ldr	r3, [pc, #140]	; (8000eac <SystemClock_Config+0xd4>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000e24:	4a21      	ldr	r2, [pc, #132]	; (8000eac <SystemClock_Config+0xd4>)
 8000e26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e2a:	6013      	str	r3, [r2, #0]
 8000e2c:	4b1f      	ldr	r3, [pc, #124]	; (8000eac <SystemClock_Config+0xd4>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000e34:	607b      	str	r3, [r7, #4]
 8000e36:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e38:	2302      	movs	r3, #2
 8000e3a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e40:	2310      	movs	r3, #16
 8000e42:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e44:	2302      	movs	r3, #2
 8000e46:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 8000e4c:	2310      	movs	r3, #16
 8000e4e:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8000e50:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000e54:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e56:	2304      	movs	r3, #4
 8000e58:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8000e5a:	2307      	movs	r3, #7
 8000e5c:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000e5e:	f107 0320 	add.w	r3, r7, #32
 8000e62:	4618      	mov	r0, r3
 8000e64:	f000 fd64 	bl	8001930 <HAL_RCC_OscConfig>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <SystemClock_Config+0x9a>
		Error_Handler();
 8000e6e:	f000 f8b7 	bl	8000fe0 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000e72:	230f      	movs	r3, #15
 8000e74:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e76:	2302      	movs	r3, #2
 8000e78:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e7e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e82:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e84:	2300      	movs	r3, #0
 8000e86:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000e88:	f107 030c 	add.w	r3, r7, #12
 8000e8c:	2102      	movs	r1, #2
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f000 ffc6 	bl	8001e20 <HAL_RCC_ClockConfig>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <SystemClock_Config+0xc6>
		Error_Handler();
 8000e9a:	f000 f8a1 	bl	8000fe0 <Error_Handler>
	}
}
 8000e9e:	bf00      	nop
 8000ea0:	3750      	adds	r7, #80	; 0x50
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	40023800 	.word	0x40023800
 8000eac:	40007000 	.word	0x40007000

08000eb0 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000eb4:	4b11      	ldr	r3, [pc, #68]	; (8000efc <MX_USART2_UART_Init+0x4c>)
 8000eb6:	4a12      	ldr	r2, [pc, #72]	; (8000f00 <MX_USART2_UART_Init+0x50>)
 8000eb8:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000eba:	4b10      	ldr	r3, [pc, #64]	; (8000efc <MX_USART2_UART_Init+0x4c>)
 8000ebc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ec0:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ec2:	4b0e      	ldr	r3, [pc, #56]	; (8000efc <MX_USART2_UART_Init+0x4c>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000ec8:	4b0c      	ldr	r3, [pc, #48]	; (8000efc <MX_USART2_UART_Init+0x4c>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000ece:	4b0b      	ldr	r3, [pc, #44]	; (8000efc <MX_USART2_UART_Init+0x4c>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000ed4:	4b09      	ldr	r3, [pc, #36]	; (8000efc <MX_USART2_UART_Init+0x4c>)
 8000ed6:	220c      	movs	r2, #12
 8000ed8:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eda:	4b08      	ldr	r3, [pc, #32]	; (8000efc <MX_USART2_UART_Init+0x4c>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ee0:	4b06      	ldr	r3, [pc, #24]	; (8000efc <MX_USART2_UART_Init+0x4c>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000ee6:	4805      	ldr	r0, [pc, #20]	; (8000efc <MX_USART2_UART_Init+0x4c>)
 8000ee8:	f001 f996 	bl	8002218 <HAL_UART_Init>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8000ef2:	f000 f875 	bl	8000fe0 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000ef6:	bf00      	nop
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	2000019c 	.word	0x2000019c
 8000f00:	40004400 	.word	0x40004400

08000f04 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b08a      	sub	sp, #40	; 0x28
 8000f08:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000f0a:	f107 0314 	add.w	r3, r7, #20
 8000f0e:	2200      	movs	r2, #0
 8000f10:	601a      	str	r2, [r3, #0]
 8000f12:	605a      	str	r2, [r3, #4]
 8000f14:	609a      	str	r2, [r3, #8]
 8000f16:	60da      	str	r2, [r3, #12]
 8000f18:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	613b      	str	r3, [r7, #16]
 8000f1e:	4b2d      	ldr	r3, [pc, #180]	; (8000fd4 <MX_GPIO_Init+0xd0>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f22:	4a2c      	ldr	r2, [pc, #176]	; (8000fd4 <MX_GPIO_Init+0xd0>)
 8000f24:	f043 0304 	orr.w	r3, r3, #4
 8000f28:	6313      	str	r3, [r2, #48]	; 0x30
 8000f2a:	4b2a      	ldr	r3, [pc, #168]	; (8000fd4 <MX_GPIO_Init+0xd0>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2e:	f003 0304 	and.w	r3, r3, #4
 8000f32:	613b      	str	r3, [r7, #16]
 8000f34:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000f36:	2300      	movs	r3, #0
 8000f38:	60fb      	str	r3, [r7, #12]
 8000f3a:	4b26      	ldr	r3, [pc, #152]	; (8000fd4 <MX_GPIO_Init+0xd0>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3e:	4a25      	ldr	r2, [pc, #148]	; (8000fd4 <MX_GPIO_Init+0xd0>)
 8000f40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f44:	6313      	str	r3, [r2, #48]	; 0x30
 8000f46:	4b23      	ldr	r3, [pc, #140]	; (8000fd4 <MX_GPIO_Init+0xd0>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f4e:	60fb      	str	r3, [r7, #12]
 8000f50:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f52:	2300      	movs	r3, #0
 8000f54:	60bb      	str	r3, [r7, #8]
 8000f56:	4b1f      	ldr	r3, [pc, #124]	; (8000fd4 <MX_GPIO_Init+0xd0>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5a:	4a1e      	ldr	r2, [pc, #120]	; (8000fd4 <MX_GPIO_Init+0xd0>)
 8000f5c:	f043 0301 	orr.w	r3, r3, #1
 8000f60:	6313      	str	r3, [r2, #48]	; 0x30
 8000f62:	4b1c      	ldr	r3, [pc, #112]	; (8000fd4 <MX_GPIO_Init+0xd0>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f66:	f003 0301 	and.w	r3, r3, #1
 8000f6a:	60bb      	str	r3, [r7, #8]
 8000f6c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	607b      	str	r3, [r7, #4]
 8000f72:	4b18      	ldr	r3, [pc, #96]	; (8000fd4 <MX_GPIO_Init+0xd0>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f76:	4a17      	ldr	r2, [pc, #92]	; (8000fd4 <MX_GPIO_Init+0xd0>)
 8000f78:	f043 0302 	orr.w	r3, r3, #2
 8000f7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f7e:	4b15      	ldr	r3, [pc, #84]	; (8000fd4 <MX_GPIO_Init+0xd0>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f82:	f003 0302 	and.w	r3, r3, #2
 8000f86:	607b      	str	r3, [r7, #4]
 8000f88:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	2120      	movs	r1, #32
 8000f8e:	4812      	ldr	r0, [pc, #72]	; (8000fd8 <MX_GPIO_Init+0xd4>)
 8000f90:	f000 fcb4 	bl	80018fc <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8000f94:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f98:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f9a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000f9e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000fa4:	f107 0314 	add.w	r3, r7, #20
 8000fa8:	4619      	mov	r1, r3
 8000faa:	480c      	ldr	r0, [pc, #48]	; (8000fdc <MX_GPIO_Init+0xd8>)
 8000fac:	f000 fb22 	bl	80015f4 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 8000fb0:	2320      	movs	r3, #32
 8000fb2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000fc0:	f107 0314 	add.w	r3, r7, #20
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	4804      	ldr	r0, [pc, #16]	; (8000fd8 <MX_GPIO_Init+0xd4>)
 8000fc8:	f000 fb14 	bl	80015f4 <HAL_GPIO_Init>

}
 8000fcc:	bf00      	nop
 8000fce:	3728      	adds	r7, #40	; 0x28
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	40023800 	.word	0x40023800
 8000fd8:	40020000 	.word	0x40020000
 8000fdc:	40020800 	.word	0x40020800

08000fe0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fe4:	b672      	cpsid	i
}
 8000fe6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000fe8:	e7fe      	b.n	8000fe8 <Error_Handler+0x8>
	...

08000fec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	607b      	str	r3, [r7, #4]
 8000ff6:	4b10      	ldr	r3, [pc, #64]	; (8001038 <HAL_MspInit+0x4c>)
 8000ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ffa:	4a0f      	ldr	r2, [pc, #60]	; (8001038 <HAL_MspInit+0x4c>)
 8000ffc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001000:	6453      	str	r3, [r2, #68]	; 0x44
 8001002:	4b0d      	ldr	r3, [pc, #52]	; (8001038 <HAL_MspInit+0x4c>)
 8001004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001006:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800100a:	607b      	str	r3, [r7, #4]
 800100c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800100e:	2300      	movs	r3, #0
 8001010:	603b      	str	r3, [r7, #0]
 8001012:	4b09      	ldr	r3, [pc, #36]	; (8001038 <HAL_MspInit+0x4c>)
 8001014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001016:	4a08      	ldr	r2, [pc, #32]	; (8001038 <HAL_MspInit+0x4c>)
 8001018:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800101c:	6413      	str	r3, [r2, #64]	; 0x40
 800101e:	4b06      	ldr	r3, [pc, #24]	; (8001038 <HAL_MspInit+0x4c>)
 8001020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001022:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001026:	603b      	str	r3, [r7, #0]
 8001028:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800102a:	2007      	movs	r0, #7
 800102c:	f000 faae 	bl	800158c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001030:	bf00      	nop
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	40023800 	.word	0x40023800

0800103c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b08a      	sub	sp, #40	; 0x28
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001044:	f107 0314 	add.w	r3, r7, #20
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]
 8001052:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a19      	ldr	r2, [pc, #100]	; (80010c0 <HAL_UART_MspInit+0x84>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d12b      	bne.n	80010b6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800105e:	2300      	movs	r3, #0
 8001060:	613b      	str	r3, [r7, #16]
 8001062:	4b18      	ldr	r3, [pc, #96]	; (80010c4 <HAL_UART_MspInit+0x88>)
 8001064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001066:	4a17      	ldr	r2, [pc, #92]	; (80010c4 <HAL_UART_MspInit+0x88>)
 8001068:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800106c:	6413      	str	r3, [r2, #64]	; 0x40
 800106e:	4b15      	ldr	r3, [pc, #84]	; (80010c4 <HAL_UART_MspInit+0x88>)
 8001070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001072:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001076:	613b      	str	r3, [r7, #16]
 8001078:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	60fb      	str	r3, [r7, #12]
 800107e:	4b11      	ldr	r3, [pc, #68]	; (80010c4 <HAL_UART_MspInit+0x88>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001082:	4a10      	ldr	r2, [pc, #64]	; (80010c4 <HAL_UART_MspInit+0x88>)
 8001084:	f043 0301 	orr.w	r3, r3, #1
 8001088:	6313      	str	r3, [r2, #48]	; 0x30
 800108a:	4b0e      	ldr	r3, [pc, #56]	; (80010c4 <HAL_UART_MspInit+0x88>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108e:	f003 0301 	and.w	r3, r3, #1
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001096:	230c      	movs	r3, #12
 8001098:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800109a:	2302      	movs	r3, #2
 800109c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109e:	2300      	movs	r3, #0
 80010a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a2:	2300      	movs	r3, #0
 80010a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010a6:	2307      	movs	r3, #7
 80010a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010aa:	f107 0314 	add.w	r3, r7, #20
 80010ae:	4619      	mov	r1, r3
 80010b0:	4805      	ldr	r0, [pc, #20]	; (80010c8 <HAL_UART_MspInit+0x8c>)
 80010b2:	f000 fa9f 	bl	80015f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80010b6:	bf00      	nop
 80010b8:	3728      	adds	r7, #40	; 0x28
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40004400 	.word	0x40004400
 80010c4:	40023800 	.word	0x40023800
 80010c8:	40020000 	.word	0x40020000

080010cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010d0:	e7fe      	b.n	80010d0 <NMI_Handler+0x4>

080010d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010d2:	b480      	push	{r7}
 80010d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010d6:	e7fe      	b.n	80010d6 <HardFault_Handler+0x4>

080010d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010dc:	e7fe      	b.n	80010dc <MemManage_Handler+0x4>

080010de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010de:	b480      	push	{r7}
 80010e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010e2:	e7fe      	b.n	80010e2 <BusFault_Handler+0x4>

080010e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010e8:	e7fe      	b.n	80010e8 <UsageFault_Handler+0x4>

080010ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010ea:	b480      	push	{r7}
 80010ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010ee:	bf00      	nop
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr

080010f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010fc:	bf00      	nop
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr

08001106 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001106:	b480      	push	{r7}
 8001108:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800110a:	bf00      	nop
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr

08001114 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001118:	f000 f966 	bl	80013e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800111c:	bf00      	nop
 800111e:	bd80      	pop	{r7, pc}

08001120 <__io_putchar>:
extern UART_HandleTypeDef huart2;

/* Variables */
// extern int __io_putchar(int ch) __attribute__((weak));
// extern int __io_getchar(void) __attribute__((weak));
__attribute__((weak)) int __io_putchar(int ch) {
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status = HAL_UART_Transmit(&huart2, (uint8_t*) &ch, 1,
 8001128:	1d39      	adds	r1, r7, #4
 800112a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800112e:	2201      	movs	r2, #1
 8001130:	4807      	ldr	r0, [pc, #28]	; (8001150 <__io_putchar+0x30>)
 8001132:	f001 f8be 	bl	80022b2 <HAL_UART_Transmit>
 8001136:	4603      	mov	r3, r0
 8001138:	73fb      	strb	r3, [r7, #15]
			0xFFFF);
	return (status == HAL_OK ? ch : 0);
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d101      	bne.n	8001144 <__io_putchar+0x24>
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	e000      	b.n	8001146 <__io_putchar+0x26>
 8001144:	2300      	movs	r3, #0
}
 8001146:	4618      	mov	r0, r3
 8001148:	3710      	adds	r7, #16
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	2000019c 	.word	0x2000019c

08001154 <__io_getchar>:

__attribute__((weak)) int __io_getchar(void) {
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0

	//char data[4];
	uint8_t ch, len = 1;
 800115a:	2301      	movs	r3, #1
 800115c:	71fb      	strb	r3, [r7, #7]

	while (HAL_UART_Receive(&huart2, &ch, len, 10) != HAL_OK) {};
 800115e:	bf00      	nop
 8001160:	79fb      	ldrb	r3, [r7, #7]
 8001162:	b29a      	uxth	r2, r3
 8001164:	1db9      	adds	r1, r7, #6
 8001166:	230a      	movs	r3, #10
 8001168:	4805      	ldr	r0, [pc, #20]	; (8001180 <__io_getchar+0x2c>)
 800116a:	f001 f934 	bl	80023d6 <HAL_UART_Receive>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d1f5      	bne.n	8001160 <__io_getchar+0xc>
		break;
	}
	HAL_UART_Transmit(&huart2, (uint8_t*) data, len, 10);
	*/

	return ch;
 8001174:	79bb      	ldrb	r3, [r7, #6]
}
 8001176:	4618      	mov	r0, r3
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	2000019c 	.word	0x2000019c

08001184 <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8001184:	b580      	push	{r7, lr}
 8001186:	b086      	sub	sp, #24
 8001188:	af00      	add	r7, sp, #0
 800118a:	60f8      	str	r0, [r7, #12]
 800118c:	60b9      	str	r1, [r7, #8]
 800118e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001190:	2300      	movs	r3, #0
 8001192:	617b      	str	r3, [r7, #20]
 8001194:	e00a      	b.n	80011ac <_read+0x28>
		*ptr++ = __io_getchar();
 8001196:	f7ff ffdd 	bl	8001154 <__io_getchar>
 800119a:	4601      	mov	r1, r0
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	1c5a      	adds	r2, r3, #1
 80011a0:	60ba      	str	r2, [r7, #8]
 80011a2:	b2ca      	uxtb	r2, r1
 80011a4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	3301      	adds	r3, #1
 80011aa:	617b      	str	r3, [r7, #20]
 80011ac:	697a      	ldr	r2, [r7, #20]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	429a      	cmp	r2, r3
 80011b2:	dbf0      	blt.n	8001196 <_read+0x12>
	}

	return len;
 80011b4:	687b      	ldr	r3, [r7, #4]
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3718      	adds	r7, #24
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}

080011be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len) {
 80011be:	b580      	push	{r7, lr}
 80011c0:	b086      	sub	sp, #24
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	60f8      	str	r0, [r7, #12]
 80011c6:	60b9      	str	r1, [r7, #8]
 80011c8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80011ca:	2300      	movs	r3, #0
 80011cc:	617b      	str	r3, [r7, #20]
 80011ce:	e009      	b.n	80011e4 <_write+0x26>
		__io_putchar(*ptr++);
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	1c5a      	adds	r2, r3, #1
 80011d4:	60ba      	str	r2, [r7, #8]
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff ffa1 	bl	8001120 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	3301      	adds	r3, #1
 80011e2:	617b      	str	r3, [r7, #20]
 80011e4:	697a      	ldr	r2, [r7, #20]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	dbf1      	blt.n	80011d0 <_write+0x12>
	}
	return len;
 80011ec:	687b      	ldr	r3, [r7, #4]
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3718      	adds	r7, #24
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <_close>:

int _close(int file) {
 80011f6:	b480      	push	{r7}
 80011f8:	b083      	sub	sp, #12
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
	return -1;
 80011fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001202:	4618      	mov	r0, r3
 8001204:	370c      	adds	r7, #12
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr

0800120e <_fstat>:

int _fstat(int file, struct stat *st) {
 800120e:	b480      	push	{r7}
 8001210:	b083      	sub	sp, #12
 8001212:	af00      	add	r7, sp, #0
 8001214:	6078      	str	r0, [r7, #4]
 8001216:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800121e:	605a      	str	r2, [r3, #4]
	return 0;
 8001220:	2300      	movs	r3, #0
}
 8001222:	4618      	mov	r0, r3
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr

0800122e <_isatty>:

int _isatty(int file) {
 800122e:	b480      	push	{r7}
 8001230:	b083      	sub	sp, #12
 8001232:	af00      	add	r7, sp, #0
 8001234:	6078      	str	r0, [r7, #4]
	return 1;
 8001236:	2301      	movs	r3, #1
}
 8001238:	4618      	mov	r0, r3
 800123a:	370c      	adds	r7, #12
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr

08001244 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8001244:	b480      	push	{r7}
 8001246:	b085      	sub	sp, #20
 8001248:	af00      	add	r7, sp, #0
 800124a:	60f8      	str	r0, [r7, #12]
 800124c:	60b9      	str	r1, [r7, #8]
 800124e:	607a      	str	r2, [r7, #4]
	return 0;
 8001250:	2300      	movs	r3, #0
}
 8001252:	4618      	mov	r0, r3
 8001254:	3714      	adds	r7, #20
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
	...

08001260 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001268:	4a14      	ldr	r2, [pc, #80]	; (80012bc <_sbrk+0x5c>)
 800126a:	4b15      	ldr	r3, [pc, #84]	; (80012c0 <_sbrk+0x60>)
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001274:	4b13      	ldr	r3, [pc, #76]	; (80012c4 <_sbrk+0x64>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d102      	bne.n	8001282 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800127c:	4b11      	ldr	r3, [pc, #68]	; (80012c4 <_sbrk+0x64>)
 800127e:	4a12      	ldr	r2, [pc, #72]	; (80012c8 <_sbrk+0x68>)
 8001280:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001282:	4b10      	ldr	r3, [pc, #64]	; (80012c4 <_sbrk+0x64>)
 8001284:	681a      	ldr	r2, [r3, #0]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4413      	add	r3, r2
 800128a:	693a      	ldr	r2, [r7, #16]
 800128c:	429a      	cmp	r2, r3
 800128e:	d207      	bcs.n	80012a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001290:	f001 fb7e 	bl	8002990 <__errno>
 8001294:	4603      	mov	r3, r0
 8001296:	220c      	movs	r2, #12
 8001298:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800129a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800129e:	e009      	b.n	80012b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012a0:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <_sbrk+0x64>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012a6:	4b07      	ldr	r3, [pc, #28]	; (80012c4 <_sbrk+0x64>)
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4413      	add	r3, r2
 80012ae:	4a05      	ldr	r2, [pc, #20]	; (80012c4 <_sbrk+0x64>)
 80012b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012b2:	68fb      	ldr	r3, [r7, #12]
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3718      	adds	r7, #24
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	20018000 	.word	0x20018000
 80012c0:	00000400 	.word	0x00000400
 80012c4:	2000008c 	.word	0x2000008c
 80012c8:	200001f8 	.word	0x200001f8

080012cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012d0:	4b06      	ldr	r3, [pc, #24]	; (80012ec <SystemInit+0x20>)
 80012d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012d6:	4a05      	ldr	r2, [pc, #20]	; (80012ec <SystemInit+0x20>)
 80012d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012e0:	bf00      	nop
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	e000ed00 	.word	0xe000ed00

080012f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80012f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001328 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012f4:	480d      	ldr	r0, [pc, #52]	; (800132c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80012f6:	490e      	ldr	r1, [pc, #56]	; (8001330 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80012f8:	4a0e      	ldr	r2, [pc, #56]	; (8001334 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012fc:	e002      	b.n	8001304 <LoopCopyDataInit>

080012fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001300:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001302:	3304      	adds	r3, #4

08001304 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001304:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001306:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001308:	d3f9      	bcc.n	80012fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800130a:	4a0b      	ldr	r2, [pc, #44]	; (8001338 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800130c:	4c0b      	ldr	r4, [pc, #44]	; (800133c <LoopFillZerobss+0x26>)
  movs r3, #0
 800130e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001310:	e001      	b.n	8001316 <LoopFillZerobss>

08001312 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001312:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001314:	3204      	adds	r2, #4

08001316 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001316:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001318:	d3fb      	bcc.n	8001312 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800131a:	f7ff ffd7 	bl	80012cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800131e:	f001 fb4f 	bl	80029c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001322:	f7ff fd3f 	bl	8000da4 <main>
  bx  lr    
 8001326:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001328:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800132c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001330:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001334:	08004328 	.word	0x08004328
  ldr r2, =_sbss
 8001338:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800133c:	200001f4 	.word	0x200001f4

08001340 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001340:	e7fe      	b.n	8001340 <ADC_IRQHandler>
	...

08001344 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001348:	4b0e      	ldr	r3, [pc, #56]	; (8001384 <HAL_Init+0x40>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a0d      	ldr	r2, [pc, #52]	; (8001384 <HAL_Init+0x40>)
 800134e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001352:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001354:	4b0b      	ldr	r3, [pc, #44]	; (8001384 <HAL_Init+0x40>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a0a      	ldr	r2, [pc, #40]	; (8001384 <HAL_Init+0x40>)
 800135a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800135e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001360:	4b08      	ldr	r3, [pc, #32]	; (8001384 <HAL_Init+0x40>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a07      	ldr	r2, [pc, #28]	; (8001384 <HAL_Init+0x40>)
 8001366:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800136a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800136c:	2003      	movs	r0, #3
 800136e:	f000 f90d 	bl	800158c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001372:	2000      	movs	r0, #0
 8001374:	f000 f808 	bl	8001388 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001378:	f7ff fe38 	bl	8000fec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800137c:	2300      	movs	r3, #0
}
 800137e:	4618      	mov	r0, r3
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	40023c00 	.word	0x40023c00

08001388 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001390:	4b12      	ldr	r3, [pc, #72]	; (80013dc <HAL_InitTick+0x54>)
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	4b12      	ldr	r3, [pc, #72]	; (80013e0 <HAL_InitTick+0x58>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	4619      	mov	r1, r3
 800139a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800139e:	fbb3 f3f1 	udiv	r3, r3, r1
 80013a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80013a6:	4618      	mov	r0, r3
 80013a8:	f000 f917 	bl	80015da <HAL_SYSTICK_Config>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e00e      	b.n	80013d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2b0f      	cmp	r3, #15
 80013ba:	d80a      	bhi.n	80013d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013bc:	2200      	movs	r2, #0
 80013be:	6879      	ldr	r1, [r7, #4]
 80013c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80013c4:	f000 f8ed 	bl	80015a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013c8:	4a06      	ldr	r2, [pc, #24]	; (80013e4 <HAL_InitTick+0x5c>)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013ce:	2300      	movs	r3, #0
 80013d0:	e000      	b.n	80013d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	20000000 	.word	0x20000000
 80013e0:	20000008 	.word	0x20000008
 80013e4:	20000004 	.word	0x20000004

080013e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013ec:	4b06      	ldr	r3, [pc, #24]	; (8001408 <HAL_IncTick+0x20>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	461a      	mov	r2, r3
 80013f2:	4b06      	ldr	r3, [pc, #24]	; (800140c <HAL_IncTick+0x24>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4413      	add	r3, r2
 80013f8:	4a04      	ldr	r2, [pc, #16]	; (800140c <HAL_IncTick+0x24>)
 80013fa:	6013      	str	r3, [r2, #0]
}
 80013fc:	bf00      	nop
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	20000008 	.word	0x20000008
 800140c:	200001e0 	.word	0x200001e0

08001410 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  return uwTick;
 8001414:	4b03      	ldr	r3, [pc, #12]	; (8001424 <HAL_GetTick+0x14>)
 8001416:	681b      	ldr	r3, [r3, #0]
}
 8001418:	4618      	mov	r0, r3
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	200001e0 	.word	0x200001e0

08001428 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001428:	b480      	push	{r7}
 800142a:	b085      	sub	sp, #20
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	f003 0307 	and.w	r3, r3, #7
 8001436:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001438:	4b0c      	ldr	r3, [pc, #48]	; (800146c <__NVIC_SetPriorityGrouping+0x44>)
 800143a:	68db      	ldr	r3, [r3, #12]
 800143c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800143e:	68ba      	ldr	r2, [r7, #8]
 8001440:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001444:	4013      	ands	r3, r2
 8001446:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800144c:	68bb      	ldr	r3, [r7, #8]
 800144e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001450:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001454:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001458:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800145a:	4a04      	ldr	r2, [pc, #16]	; (800146c <__NVIC_SetPriorityGrouping+0x44>)
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	60d3      	str	r3, [r2, #12]
}
 8001460:	bf00      	nop
 8001462:	3714      	adds	r7, #20
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr
 800146c:	e000ed00 	.word	0xe000ed00

08001470 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001474:	4b04      	ldr	r3, [pc, #16]	; (8001488 <__NVIC_GetPriorityGrouping+0x18>)
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	0a1b      	lsrs	r3, r3, #8
 800147a:	f003 0307 	and.w	r3, r3, #7
}
 800147e:	4618      	mov	r0, r3
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr
 8001488:	e000ed00 	.word	0xe000ed00

0800148c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	4603      	mov	r3, r0
 8001494:	6039      	str	r1, [r7, #0]
 8001496:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001498:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800149c:	2b00      	cmp	r3, #0
 800149e:	db0a      	blt.n	80014b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	b2da      	uxtb	r2, r3
 80014a4:	490c      	ldr	r1, [pc, #48]	; (80014d8 <__NVIC_SetPriority+0x4c>)
 80014a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014aa:	0112      	lsls	r2, r2, #4
 80014ac:	b2d2      	uxtb	r2, r2
 80014ae:	440b      	add	r3, r1
 80014b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014b4:	e00a      	b.n	80014cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	b2da      	uxtb	r2, r3
 80014ba:	4908      	ldr	r1, [pc, #32]	; (80014dc <__NVIC_SetPriority+0x50>)
 80014bc:	79fb      	ldrb	r3, [r7, #7]
 80014be:	f003 030f 	and.w	r3, r3, #15
 80014c2:	3b04      	subs	r3, #4
 80014c4:	0112      	lsls	r2, r2, #4
 80014c6:	b2d2      	uxtb	r2, r2
 80014c8:	440b      	add	r3, r1
 80014ca:	761a      	strb	r2, [r3, #24]
}
 80014cc:	bf00      	nop
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr
 80014d8:	e000e100 	.word	0xe000e100
 80014dc:	e000ed00 	.word	0xe000ed00

080014e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b089      	sub	sp, #36	; 0x24
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	60f8      	str	r0, [r7, #12]
 80014e8:	60b9      	str	r1, [r7, #8]
 80014ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	f003 0307 	and.w	r3, r3, #7
 80014f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	f1c3 0307 	rsb	r3, r3, #7
 80014fa:	2b04      	cmp	r3, #4
 80014fc:	bf28      	it	cs
 80014fe:	2304      	movcs	r3, #4
 8001500:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	3304      	adds	r3, #4
 8001506:	2b06      	cmp	r3, #6
 8001508:	d902      	bls.n	8001510 <NVIC_EncodePriority+0x30>
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	3b03      	subs	r3, #3
 800150e:	e000      	b.n	8001512 <NVIC_EncodePriority+0x32>
 8001510:	2300      	movs	r3, #0
 8001512:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001514:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001518:	69bb      	ldr	r3, [r7, #24]
 800151a:	fa02 f303 	lsl.w	r3, r2, r3
 800151e:	43da      	mvns	r2, r3
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	401a      	ands	r2, r3
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001528:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	fa01 f303 	lsl.w	r3, r1, r3
 8001532:	43d9      	mvns	r1, r3
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001538:	4313      	orrs	r3, r2
         );
}
 800153a:	4618      	mov	r0, r3
 800153c:	3724      	adds	r7, #36	; 0x24
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
	...

08001548 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	3b01      	subs	r3, #1
 8001554:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001558:	d301      	bcc.n	800155e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800155a:	2301      	movs	r3, #1
 800155c:	e00f      	b.n	800157e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800155e:	4a0a      	ldr	r2, [pc, #40]	; (8001588 <SysTick_Config+0x40>)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	3b01      	subs	r3, #1
 8001564:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001566:	210f      	movs	r1, #15
 8001568:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800156c:	f7ff ff8e 	bl	800148c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001570:	4b05      	ldr	r3, [pc, #20]	; (8001588 <SysTick_Config+0x40>)
 8001572:	2200      	movs	r2, #0
 8001574:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001576:	4b04      	ldr	r3, [pc, #16]	; (8001588 <SysTick_Config+0x40>)
 8001578:	2207      	movs	r2, #7
 800157a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800157c:	2300      	movs	r3, #0
}
 800157e:	4618      	mov	r0, r3
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	e000e010 	.word	0xe000e010

0800158c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f7ff ff47 	bl	8001428 <__NVIC_SetPriorityGrouping>
}
 800159a:	bf00      	nop
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b086      	sub	sp, #24
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	4603      	mov	r3, r0
 80015aa:	60b9      	str	r1, [r7, #8]
 80015ac:	607a      	str	r2, [r7, #4]
 80015ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015b0:	2300      	movs	r3, #0
 80015b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015b4:	f7ff ff5c 	bl	8001470 <__NVIC_GetPriorityGrouping>
 80015b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015ba:	687a      	ldr	r2, [r7, #4]
 80015bc:	68b9      	ldr	r1, [r7, #8]
 80015be:	6978      	ldr	r0, [r7, #20]
 80015c0:	f7ff ff8e 	bl	80014e0 <NVIC_EncodePriority>
 80015c4:	4602      	mov	r2, r0
 80015c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015ca:	4611      	mov	r1, r2
 80015cc:	4618      	mov	r0, r3
 80015ce:	f7ff ff5d 	bl	800148c <__NVIC_SetPriority>
}
 80015d2:	bf00      	nop
 80015d4:	3718      	adds	r7, #24
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}

080015da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015da:	b580      	push	{r7, lr}
 80015dc:	b082      	sub	sp, #8
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f7ff ffb0 	bl	8001548 <SysTick_Config>
 80015e8:	4603      	mov	r3, r0
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
	...

080015f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b089      	sub	sp, #36	; 0x24
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80015fe:	2300      	movs	r3, #0
 8001600:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001602:	2300      	movs	r3, #0
 8001604:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001606:	2300      	movs	r3, #0
 8001608:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800160a:	2300      	movs	r3, #0
 800160c:	61fb      	str	r3, [r7, #28]
 800160e:	e159      	b.n	80018c4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001610:	2201      	movs	r2, #1
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	fa02 f303 	lsl.w	r3, r2, r3
 8001618:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	697a      	ldr	r2, [r7, #20]
 8001620:	4013      	ands	r3, r2
 8001622:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001624:	693a      	ldr	r2, [r7, #16]
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	429a      	cmp	r2, r3
 800162a:	f040 8148 	bne.w	80018be <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	f003 0303 	and.w	r3, r3, #3
 8001636:	2b01      	cmp	r3, #1
 8001638:	d005      	beq.n	8001646 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001642:	2b02      	cmp	r3, #2
 8001644:	d130      	bne.n	80016a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	689b      	ldr	r3, [r3, #8]
 800164a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	005b      	lsls	r3, r3, #1
 8001650:	2203      	movs	r2, #3
 8001652:	fa02 f303 	lsl.w	r3, r2, r3
 8001656:	43db      	mvns	r3, r3
 8001658:	69ba      	ldr	r2, [r7, #24]
 800165a:	4013      	ands	r3, r2
 800165c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	68da      	ldr	r2, [r3, #12]
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	005b      	lsls	r3, r3, #1
 8001666:	fa02 f303 	lsl.w	r3, r2, r3
 800166a:	69ba      	ldr	r2, [r7, #24]
 800166c:	4313      	orrs	r3, r2
 800166e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	69ba      	ldr	r2, [r7, #24]
 8001674:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800167c:	2201      	movs	r2, #1
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	fa02 f303 	lsl.w	r3, r2, r3
 8001684:	43db      	mvns	r3, r3
 8001686:	69ba      	ldr	r2, [r7, #24]
 8001688:	4013      	ands	r3, r2
 800168a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	091b      	lsrs	r3, r3, #4
 8001692:	f003 0201 	and.w	r2, r3, #1
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	fa02 f303 	lsl.w	r3, r2, r3
 800169c:	69ba      	ldr	r2, [r7, #24]
 800169e:	4313      	orrs	r3, r2
 80016a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	69ba      	ldr	r2, [r7, #24]
 80016a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f003 0303 	and.w	r3, r3, #3
 80016b0:	2b03      	cmp	r3, #3
 80016b2:	d017      	beq.n	80016e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	005b      	lsls	r3, r3, #1
 80016be:	2203      	movs	r2, #3
 80016c0:	fa02 f303 	lsl.w	r3, r2, r3
 80016c4:	43db      	mvns	r3, r3
 80016c6:	69ba      	ldr	r2, [r7, #24]
 80016c8:	4013      	ands	r3, r2
 80016ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	689a      	ldr	r2, [r3, #8]
 80016d0:	69fb      	ldr	r3, [r7, #28]
 80016d2:	005b      	lsls	r3, r3, #1
 80016d4:	fa02 f303 	lsl.w	r3, r2, r3
 80016d8:	69ba      	ldr	r2, [r7, #24]
 80016da:	4313      	orrs	r3, r2
 80016dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	69ba      	ldr	r2, [r7, #24]
 80016e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f003 0303 	and.w	r3, r3, #3
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d123      	bne.n	8001738 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016f0:	69fb      	ldr	r3, [r7, #28]
 80016f2:	08da      	lsrs	r2, r3, #3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	3208      	adds	r2, #8
 80016f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	f003 0307 	and.w	r3, r3, #7
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	220f      	movs	r2, #15
 8001708:	fa02 f303 	lsl.w	r3, r2, r3
 800170c:	43db      	mvns	r3, r3
 800170e:	69ba      	ldr	r2, [r7, #24]
 8001710:	4013      	ands	r3, r2
 8001712:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	691a      	ldr	r2, [r3, #16]
 8001718:	69fb      	ldr	r3, [r7, #28]
 800171a:	f003 0307 	and.w	r3, r3, #7
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	fa02 f303 	lsl.w	r3, r2, r3
 8001724:	69ba      	ldr	r2, [r7, #24]
 8001726:	4313      	orrs	r3, r2
 8001728:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800172a:	69fb      	ldr	r3, [r7, #28]
 800172c:	08da      	lsrs	r2, r3, #3
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	3208      	adds	r2, #8
 8001732:	69b9      	ldr	r1, [r7, #24]
 8001734:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	005b      	lsls	r3, r3, #1
 8001742:	2203      	movs	r2, #3
 8001744:	fa02 f303 	lsl.w	r3, r2, r3
 8001748:	43db      	mvns	r3, r3
 800174a:	69ba      	ldr	r2, [r7, #24]
 800174c:	4013      	ands	r3, r2
 800174e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f003 0203 	and.w	r2, r3, #3
 8001758:	69fb      	ldr	r3, [r7, #28]
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	4313      	orrs	r3, r2
 8001764:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	69ba      	ldr	r2, [r7, #24]
 800176a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001774:	2b00      	cmp	r3, #0
 8001776:	f000 80a2 	beq.w	80018be <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800177a:	2300      	movs	r3, #0
 800177c:	60fb      	str	r3, [r7, #12]
 800177e:	4b57      	ldr	r3, [pc, #348]	; (80018dc <HAL_GPIO_Init+0x2e8>)
 8001780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001782:	4a56      	ldr	r2, [pc, #344]	; (80018dc <HAL_GPIO_Init+0x2e8>)
 8001784:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001788:	6453      	str	r3, [r2, #68]	; 0x44
 800178a:	4b54      	ldr	r3, [pc, #336]	; (80018dc <HAL_GPIO_Init+0x2e8>)
 800178c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800178e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001796:	4a52      	ldr	r2, [pc, #328]	; (80018e0 <HAL_GPIO_Init+0x2ec>)
 8001798:	69fb      	ldr	r3, [r7, #28]
 800179a:	089b      	lsrs	r3, r3, #2
 800179c:	3302      	adds	r3, #2
 800179e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80017a4:	69fb      	ldr	r3, [r7, #28]
 80017a6:	f003 0303 	and.w	r3, r3, #3
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	220f      	movs	r2, #15
 80017ae:	fa02 f303 	lsl.w	r3, r2, r3
 80017b2:	43db      	mvns	r3, r3
 80017b4:	69ba      	ldr	r2, [r7, #24]
 80017b6:	4013      	ands	r3, r2
 80017b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4a49      	ldr	r2, [pc, #292]	; (80018e4 <HAL_GPIO_Init+0x2f0>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d019      	beq.n	80017f6 <HAL_GPIO_Init+0x202>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4a48      	ldr	r2, [pc, #288]	; (80018e8 <HAL_GPIO_Init+0x2f4>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d013      	beq.n	80017f2 <HAL_GPIO_Init+0x1fe>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	4a47      	ldr	r2, [pc, #284]	; (80018ec <HAL_GPIO_Init+0x2f8>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d00d      	beq.n	80017ee <HAL_GPIO_Init+0x1fa>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4a46      	ldr	r2, [pc, #280]	; (80018f0 <HAL_GPIO_Init+0x2fc>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d007      	beq.n	80017ea <HAL_GPIO_Init+0x1f6>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a45      	ldr	r2, [pc, #276]	; (80018f4 <HAL_GPIO_Init+0x300>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d101      	bne.n	80017e6 <HAL_GPIO_Init+0x1f2>
 80017e2:	2304      	movs	r3, #4
 80017e4:	e008      	b.n	80017f8 <HAL_GPIO_Init+0x204>
 80017e6:	2307      	movs	r3, #7
 80017e8:	e006      	b.n	80017f8 <HAL_GPIO_Init+0x204>
 80017ea:	2303      	movs	r3, #3
 80017ec:	e004      	b.n	80017f8 <HAL_GPIO_Init+0x204>
 80017ee:	2302      	movs	r3, #2
 80017f0:	e002      	b.n	80017f8 <HAL_GPIO_Init+0x204>
 80017f2:	2301      	movs	r3, #1
 80017f4:	e000      	b.n	80017f8 <HAL_GPIO_Init+0x204>
 80017f6:	2300      	movs	r3, #0
 80017f8:	69fa      	ldr	r2, [r7, #28]
 80017fa:	f002 0203 	and.w	r2, r2, #3
 80017fe:	0092      	lsls	r2, r2, #2
 8001800:	4093      	lsls	r3, r2
 8001802:	69ba      	ldr	r2, [r7, #24]
 8001804:	4313      	orrs	r3, r2
 8001806:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001808:	4935      	ldr	r1, [pc, #212]	; (80018e0 <HAL_GPIO_Init+0x2ec>)
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	089b      	lsrs	r3, r3, #2
 800180e:	3302      	adds	r3, #2
 8001810:	69ba      	ldr	r2, [r7, #24]
 8001812:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001816:	4b38      	ldr	r3, [pc, #224]	; (80018f8 <HAL_GPIO_Init+0x304>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	43db      	mvns	r3, r3
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	4013      	ands	r3, r2
 8001824:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800182e:	2b00      	cmp	r3, #0
 8001830:	d003      	beq.n	800183a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001832:	69ba      	ldr	r2, [r7, #24]
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	4313      	orrs	r3, r2
 8001838:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800183a:	4a2f      	ldr	r2, [pc, #188]	; (80018f8 <HAL_GPIO_Init+0x304>)
 800183c:	69bb      	ldr	r3, [r7, #24]
 800183e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001840:	4b2d      	ldr	r3, [pc, #180]	; (80018f8 <HAL_GPIO_Init+0x304>)
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	43db      	mvns	r3, r3
 800184a:	69ba      	ldr	r2, [r7, #24]
 800184c:	4013      	ands	r3, r2
 800184e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001858:	2b00      	cmp	r3, #0
 800185a:	d003      	beq.n	8001864 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800185c:	69ba      	ldr	r2, [r7, #24]
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	4313      	orrs	r3, r2
 8001862:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001864:	4a24      	ldr	r2, [pc, #144]	; (80018f8 <HAL_GPIO_Init+0x304>)
 8001866:	69bb      	ldr	r3, [r7, #24]
 8001868:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800186a:	4b23      	ldr	r3, [pc, #140]	; (80018f8 <HAL_GPIO_Init+0x304>)
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	43db      	mvns	r3, r3
 8001874:	69ba      	ldr	r2, [r7, #24]
 8001876:	4013      	ands	r3, r2
 8001878:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d003      	beq.n	800188e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001886:	69ba      	ldr	r2, [r7, #24]
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	4313      	orrs	r3, r2
 800188c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800188e:	4a1a      	ldr	r2, [pc, #104]	; (80018f8 <HAL_GPIO_Init+0x304>)
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001894:	4b18      	ldr	r3, [pc, #96]	; (80018f8 <HAL_GPIO_Init+0x304>)
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	43db      	mvns	r3, r3
 800189e:	69ba      	ldr	r2, [r7, #24]
 80018a0:	4013      	ands	r3, r2
 80018a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d003      	beq.n	80018b8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80018b0:	69ba      	ldr	r2, [r7, #24]
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80018b8:	4a0f      	ldr	r2, [pc, #60]	; (80018f8 <HAL_GPIO_Init+0x304>)
 80018ba:	69bb      	ldr	r3, [r7, #24]
 80018bc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	3301      	adds	r3, #1
 80018c2:	61fb      	str	r3, [r7, #28]
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	2b0f      	cmp	r3, #15
 80018c8:	f67f aea2 	bls.w	8001610 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80018cc:	bf00      	nop
 80018ce:	bf00      	nop
 80018d0:	3724      	adds	r7, #36	; 0x24
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	40023800 	.word	0x40023800
 80018e0:	40013800 	.word	0x40013800
 80018e4:	40020000 	.word	0x40020000
 80018e8:	40020400 	.word	0x40020400
 80018ec:	40020800 	.word	0x40020800
 80018f0:	40020c00 	.word	0x40020c00
 80018f4:	40021000 	.word	0x40021000
 80018f8:	40013c00 	.word	0x40013c00

080018fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	460b      	mov	r3, r1
 8001906:	807b      	strh	r3, [r7, #2]
 8001908:	4613      	mov	r3, r2
 800190a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800190c:	787b      	ldrb	r3, [r7, #1]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d003      	beq.n	800191a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001912:	887a      	ldrh	r2, [r7, #2]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001918:	e003      	b.n	8001922 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800191a:	887b      	ldrh	r3, [r7, #2]
 800191c:	041a      	lsls	r2, r3, #16
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	619a      	str	r2, [r3, #24]
}
 8001922:	bf00      	nop
 8001924:	370c      	adds	r7, #12
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
	...

08001930 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b086      	sub	sp, #24
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d101      	bne.n	8001942 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e264      	b.n	8001e0c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f003 0301 	and.w	r3, r3, #1
 800194a:	2b00      	cmp	r3, #0
 800194c:	d075      	beq.n	8001a3a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800194e:	4ba3      	ldr	r3, [pc, #652]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	f003 030c 	and.w	r3, r3, #12
 8001956:	2b04      	cmp	r3, #4
 8001958:	d00c      	beq.n	8001974 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800195a:	4ba0      	ldr	r3, [pc, #640]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001962:	2b08      	cmp	r3, #8
 8001964:	d112      	bne.n	800198c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001966:	4b9d      	ldr	r3, [pc, #628]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800196e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001972:	d10b      	bne.n	800198c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001974:	4b99      	ldr	r3, [pc, #612]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800197c:	2b00      	cmp	r3, #0
 800197e:	d05b      	beq.n	8001a38 <HAL_RCC_OscConfig+0x108>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d157      	bne.n	8001a38 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001988:	2301      	movs	r3, #1
 800198a:	e23f      	b.n	8001e0c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001994:	d106      	bne.n	80019a4 <HAL_RCC_OscConfig+0x74>
 8001996:	4b91      	ldr	r3, [pc, #580]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a90      	ldr	r2, [pc, #576]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 800199c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019a0:	6013      	str	r3, [r2, #0]
 80019a2:	e01d      	b.n	80019e0 <HAL_RCC_OscConfig+0xb0>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019ac:	d10c      	bne.n	80019c8 <HAL_RCC_OscConfig+0x98>
 80019ae:	4b8b      	ldr	r3, [pc, #556]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a8a      	ldr	r2, [pc, #552]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 80019b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019b8:	6013      	str	r3, [r2, #0]
 80019ba:	4b88      	ldr	r3, [pc, #544]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a87      	ldr	r2, [pc, #540]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 80019c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019c4:	6013      	str	r3, [r2, #0]
 80019c6:	e00b      	b.n	80019e0 <HAL_RCC_OscConfig+0xb0>
 80019c8:	4b84      	ldr	r3, [pc, #528]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a83      	ldr	r2, [pc, #524]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 80019ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019d2:	6013      	str	r3, [r2, #0]
 80019d4:	4b81      	ldr	r3, [pc, #516]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a80      	ldr	r2, [pc, #512]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 80019da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d013      	beq.n	8001a10 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019e8:	f7ff fd12 	bl	8001410 <HAL_GetTick>
 80019ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ee:	e008      	b.n	8001a02 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019f0:	f7ff fd0e 	bl	8001410 <HAL_GetTick>
 80019f4:	4602      	mov	r2, r0
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	2b64      	cmp	r3, #100	; 0x64
 80019fc:	d901      	bls.n	8001a02 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80019fe:	2303      	movs	r3, #3
 8001a00:	e204      	b.n	8001e0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a02:	4b76      	ldr	r3, [pc, #472]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d0f0      	beq.n	80019f0 <HAL_RCC_OscConfig+0xc0>
 8001a0e:	e014      	b.n	8001a3a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a10:	f7ff fcfe 	bl	8001410 <HAL_GetTick>
 8001a14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a16:	e008      	b.n	8001a2a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a18:	f7ff fcfa 	bl	8001410 <HAL_GetTick>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	2b64      	cmp	r3, #100	; 0x64
 8001a24:	d901      	bls.n	8001a2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001a26:	2303      	movs	r3, #3
 8001a28:	e1f0      	b.n	8001e0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a2a:	4b6c      	ldr	r3, [pc, #432]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d1f0      	bne.n	8001a18 <HAL_RCC_OscConfig+0xe8>
 8001a36:	e000      	b.n	8001a3a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 0302 	and.w	r3, r3, #2
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d063      	beq.n	8001b0e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001a46:	4b65      	ldr	r3, [pc, #404]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	f003 030c 	and.w	r3, r3, #12
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d00b      	beq.n	8001a6a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a52:	4b62      	ldr	r3, [pc, #392]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001a5a:	2b08      	cmp	r3, #8
 8001a5c:	d11c      	bne.n	8001a98 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a5e:	4b5f      	ldr	r3, [pc, #380]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d116      	bne.n	8001a98 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a6a:	4b5c      	ldr	r3, [pc, #368]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 0302 	and.w	r3, r3, #2
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d005      	beq.n	8001a82 <HAL_RCC_OscConfig+0x152>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d001      	beq.n	8001a82 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e1c4      	b.n	8001e0c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a82:	4b56      	ldr	r3, [pc, #344]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	691b      	ldr	r3, [r3, #16]
 8001a8e:	00db      	lsls	r3, r3, #3
 8001a90:	4952      	ldr	r1, [pc, #328]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001a92:	4313      	orrs	r3, r2
 8001a94:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a96:	e03a      	b.n	8001b0e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	68db      	ldr	r3, [r3, #12]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d020      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001aa0:	4b4f      	ldr	r3, [pc, #316]	; (8001be0 <HAL_RCC_OscConfig+0x2b0>)
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aa6:	f7ff fcb3 	bl	8001410 <HAL_GetTick>
 8001aaa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aac:	e008      	b.n	8001ac0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001aae:	f7ff fcaf 	bl	8001410 <HAL_GetTick>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d901      	bls.n	8001ac0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001abc:	2303      	movs	r3, #3
 8001abe:	e1a5      	b.n	8001e0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ac0:	4b46      	ldr	r3, [pc, #280]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 0302 	and.w	r3, r3, #2
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d0f0      	beq.n	8001aae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001acc:	4b43      	ldr	r3, [pc, #268]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	691b      	ldr	r3, [r3, #16]
 8001ad8:	00db      	lsls	r3, r3, #3
 8001ada:	4940      	ldr	r1, [pc, #256]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001adc:	4313      	orrs	r3, r2
 8001ade:	600b      	str	r3, [r1, #0]
 8001ae0:	e015      	b.n	8001b0e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ae2:	4b3f      	ldr	r3, [pc, #252]	; (8001be0 <HAL_RCC_OscConfig+0x2b0>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ae8:	f7ff fc92 	bl	8001410 <HAL_GetTick>
 8001aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aee:	e008      	b.n	8001b02 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001af0:	f7ff fc8e 	bl	8001410 <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d901      	bls.n	8001b02 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e184      	b.n	8001e0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b02:	4b36      	ldr	r3, [pc, #216]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0302 	and.w	r3, r3, #2
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d1f0      	bne.n	8001af0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 0308 	and.w	r3, r3, #8
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d030      	beq.n	8001b7c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	695b      	ldr	r3, [r3, #20]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d016      	beq.n	8001b50 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b22:	4b30      	ldr	r3, [pc, #192]	; (8001be4 <HAL_RCC_OscConfig+0x2b4>)
 8001b24:	2201      	movs	r2, #1
 8001b26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b28:	f7ff fc72 	bl	8001410 <HAL_GetTick>
 8001b2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b2e:	e008      	b.n	8001b42 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b30:	f7ff fc6e 	bl	8001410 <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	2b02      	cmp	r3, #2
 8001b3c:	d901      	bls.n	8001b42 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	e164      	b.n	8001e0c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b42:	4b26      	ldr	r3, [pc, #152]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001b44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b46:	f003 0302 	and.w	r3, r3, #2
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d0f0      	beq.n	8001b30 <HAL_RCC_OscConfig+0x200>
 8001b4e:	e015      	b.n	8001b7c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b50:	4b24      	ldr	r3, [pc, #144]	; (8001be4 <HAL_RCC_OscConfig+0x2b4>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b56:	f7ff fc5b 	bl	8001410 <HAL_GetTick>
 8001b5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b5c:	e008      	b.n	8001b70 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b5e:	f7ff fc57 	bl	8001410 <HAL_GetTick>
 8001b62:	4602      	mov	r2, r0
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	2b02      	cmp	r3, #2
 8001b6a:	d901      	bls.n	8001b70 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	e14d      	b.n	8001e0c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b70:	4b1a      	ldr	r3, [pc, #104]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001b72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b74:	f003 0302 	and.w	r3, r3, #2
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d1f0      	bne.n	8001b5e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f003 0304 	and.w	r3, r3, #4
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	f000 80a0 	beq.w	8001cca <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b8e:	4b13      	ldr	r3, [pc, #76]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d10f      	bne.n	8001bba <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	60bb      	str	r3, [r7, #8]
 8001b9e:	4b0f      	ldr	r3, [pc, #60]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba2:	4a0e      	ldr	r2, [pc, #56]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001ba4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ba8:	6413      	str	r3, [r2, #64]	; 0x40
 8001baa:	4b0c      	ldr	r3, [pc, #48]	; (8001bdc <HAL_RCC_OscConfig+0x2ac>)
 8001bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bb2:	60bb      	str	r3, [r7, #8]
 8001bb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bba:	4b0b      	ldr	r3, [pc, #44]	; (8001be8 <HAL_RCC_OscConfig+0x2b8>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d121      	bne.n	8001c0a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bc6:	4b08      	ldr	r3, [pc, #32]	; (8001be8 <HAL_RCC_OscConfig+0x2b8>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a07      	ldr	r2, [pc, #28]	; (8001be8 <HAL_RCC_OscConfig+0x2b8>)
 8001bcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bd2:	f7ff fc1d 	bl	8001410 <HAL_GetTick>
 8001bd6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bd8:	e011      	b.n	8001bfe <HAL_RCC_OscConfig+0x2ce>
 8001bda:	bf00      	nop
 8001bdc:	40023800 	.word	0x40023800
 8001be0:	42470000 	.word	0x42470000
 8001be4:	42470e80 	.word	0x42470e80
 8001be8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bec:	f7ff fc10 	bl	8001410 <HAL_GetTick>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e106      	b.n	8001e0c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bfe:	4b85      	ldr	r3, [pc, #532]	; (8001e14 <HAL_RCC_OscConfig+0x4e4>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d0f0      	beq.n	8001bec <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d106      	bne.n	8001c20 <HAL_RCC_OscConfig+0x2f0>
 8001c12:	4b81      	ldr	r3, [pc, #516]	; (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001c14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c16:	4a80      	ldr	r2, [pc, #512]	; (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001c18:	f043 0301 	orr.w	r3, r3, #1
 8001c1c:	6713      	str	r3, [r2, #112]	; 0x70
 8001c1e:	e01c      	b.n	8001c5a <HAL_RCC_OscConfig+0x32a>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	2b05      	cmp	r3, #5
 8001c26:	d10c      	bne.n	8001c42 <HAL_RCC_OscConfig+0x312>
 8001c28:	4b7b      	ldr	r3, [pc, #492]	; (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001c2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c2c:	4a7a      	ldr	r2, [pc, #488]	; (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001c2e:	f043 0304 	orr.w	r3, r3, #4
 8001c32:	6713      	str	r3, [r2, #112]	; 0x70
 8001c34:	4b78      	ldr	r3, [pc, #480]	; (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001c36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c38:	4a77      	ldr	r2, [pc, #476]	; (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001c3a:	f043 0301 	orr.w	r3, r3, #1
 8001c3e:	6713      	str	r3, [r2, #112]	; 0x70
 8001c40:	e00b      	b.n	8001c5a <HAL_RCC_OscConfig+0x32a>
 8001c42:	4b75      	ldr	r3, [pc, #468]	; (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001c44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c46:	4a74      	ldr	r2, [pc, #464]	; (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001c48:	f023 0301 	bic.w	r3, r3, #1
 8001c4c:	6713      	str	r3, [r2, #112]	; 0x70
 8001c4e:	4b72      	ldr	r3, [pc, #456]	; (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001c50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c52:	4a71      	ldr	r2, [pc, #452]	; (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001c54:	f023 0304 	bic.w	r3, r3, #4
 8001c58:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d015      	beq.n	8001c8e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c62:	f7ff fbd5 	bl	8001410 <HAL_GetTick>
 8001c66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c68:	e00a      	b.n	8001c80 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c6a:	f7ff fbd1 	bl	8001410 <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d901      	bls.n	8001c80 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	e0c5      	b.n	8001e0c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c80:	4b65      	ldr	r3, [pc, #404]	; (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001c82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c84:	f003 0302 	and.w	r3, r3, #2
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d0ee      	beq.n	8001c6a <HAL_RCC_OscConfig+0x33a>
 8001c8c:	e014      	b.n	8001cb8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c8e:	f7ff fbbf 	bl	8001410 <HAL_GetTick>
 8001c92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c94:	e00a      	b.n	8001cac <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c96:	f7ff fbbb 	bl	8001410 <HAL_GetTick>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d901      	bls.n	8001cac <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	e0af      	b.n	8001e0c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cac:	4b5a      	ldr	r3, [pc, #360]	; (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001cae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cb0:	f003 0302 	and.w	r3, r3, #2
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d1ee      	bne.n	8001c96 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001cb8:	7dfb      	ldrb	r3, [r7, #23]
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d105      	bne.n	8001cca <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cbe:	4b56      	ldr	r3, [pc, #344]	; (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc2:	4a55      	ldr	r2, [pc, #340]	; (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001cc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001cc8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	699b      	ldr	r3, [r3, #24]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	f000 809b 	beq.w	8001e0a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001cd4:	4b50      	ldr	r3, [pc, #320]	; (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	f003 030c 	and.w	r3, r3, #12
 8001cdc:	2b08      	cmp	r3, #8
 8001cde:	d05c      	beq.n	8001d9a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	699b      	ldr	r3, [r3, #24]
 8001ce4:	2b02      	cmp	r3, #2
 8001ce6:	d141      	bne.n	8001d6c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ce8:	4b4c      	ldr	r3, [pc, #304]	; (8001e1c <HAL_RCC_OscConfig+0x4ec>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cee:	f7ff fb8f 	bl	8001410 <HAL_GetTick>
 8001cf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cf4:	e008      	b.n	8001d08 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cf6:	f7ff fb8b 	bl	8001410 <HAL_GetTick>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	1ad3      	subs	r3, r2, r3
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	d901      	bls.n	8001d08 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001d04:	2303      	movs	r3, #3
 8001d06:	e081      	b.n	8001e0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d08:	4b43      	ldr	r3, [pc, #268]	; (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d1f0      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	69da      	ldr	r2, [r3, #28]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6a1b      	ldr	r3, [r3, #32]
 8001d1c:	431a      	orrs	r2, r3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d22:	019b      	lsls	r3, r3, #6
 8001d24:	431a      	orrs	r2, r3
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d2a:	085b      	lsrs	r3, r3, #1
 8001d2c:	3b01      	subs	r3, #1
 8001d2e:	041b      	lsls	r3, r3, #16
 8001d30:	431a      	orrs	r2, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d36:	061b      	lsls	r3, r3, #24
 8001d38:	4937      	ldr	r1, [pc, #220]	; (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d3e:	4b37      	ldr	r3, [pc, #220]	; (8001e1c <HAL_RCC_OscConfig+0x4ec>)
 8001d40:	2201      	movs	r2, #1
 8001d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d44:	f7ff fb64 	bl	8001410 <HAL_GetTick>
 8001d48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d4a:	e008      	b.n	8001d5e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d4c:	f7ff fb60 	bl	8001410 <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e056      	b.n	8001e0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d5e:	4b2e      	ldr	r3, [pc, #184]	; (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d0f0      	beq.n	8001d4c <HAL_RCC_OscConfig+0x41c>
 8001d6a:	e04e      	b.n	8001e0a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d6c:	4b2b      	ldr	r3, [pc, #172]	; (8001e1c <HAL_RCC_OscConfig+0x4ec>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d72:	f7ff fb4d 	bl	8001410 <HAL_GetTick>
 8001d76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d78:	e008      	b.n	8001d8c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d7a:	f7ff fb49 	bl	8001410 <HAL_GetTick>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	1ad3      	subs	r3, r2, r3
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	d901      	bls.n	8001d8c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	e03f      	b.n	8001e0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d8c:	4b22      	ldr	r3, [pc, #136]	; (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d1f0      	bne.n	8001d7a <HAL_RCC_OscConfig+0x44a>
 8001d98:	e037      	b.n	8001e0a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	699b      	ldr	r3, [r3, #24]
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d101      	bne.n	8001da6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e032      	b.n	8001e0c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001da6:	4b1c      	ldr	r3, [pc, #112]	; (8001e18 <HAL_RCC_OscConfig+0x4e8>)
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	699b      	ldr	r3, [r3, #24]
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d028      	beq.n	8001e06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dbe:	429a      	cmp	r2, r3
 8001dc0:	d121      	bne.n	8001e06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d11a      	bne.n	8001e06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001dd0:	68fa      	ldr	r2, [r7, #12]
 8001dd2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	687a      	ldr	r2, [r7, #4]
 8001dda:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001ddc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d111      	bne.n	8001e06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dec:	085b      	lsrs	r3, r3, #1
 8001dee:	3b01      	subs	r3, #1
 8001df0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d107      	bne.n	8001e06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e00:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d001      	beq.n	8001e0a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e000      	b.n	8001e0c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001e0a:	2300      	movs	r3, #0
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3718      	adds	r7, #24
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	40007000 	.word	0x40007000
 8001e18:	40023800 	.word	0x40023800
 8001e1c:	42470060 	.word	0x42470060

08001e20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d101      	bne.n	8001e34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	e0cc      	b.n	8001fce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e34:	4b68      	ldr	r3, [pc, #416]	; (8001fd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 0307 	and.w	r3, r3, #7
 8001e3c:	683a      	ldr	r2, [r7, #0]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d90c      	bls.n	8001e5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e42:	4b65      	ldr	r3, [pc, #404]	; (8001fd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e44:	683a      	ldr	r2, [r7, #0]
 8001e46:	b2d2      	uxtb	r2, r2
 8001e48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e4a:	4b63      	ldr	r3, [pc, #396]	; (8001fd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 0307 	and.w	r3, r3, #7
 8001e52:	683a      	ldr	r2, [r7, #0]
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d001      	beq.n	8001e5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e0b8      	b.n	8001fce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0302 	and.w	r3, r3, #2
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d020      	beq.n	8001eaa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f003 0304 	and.w	r3, r3, #4
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d005      	beq.n	8001e80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e74:	4b59      	ldr	r3, [pc, #356]	; (8001fdc <HAL_RCC_ClockConfig+0x1bc>)
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	4a58      	ldr	r2, [pc, #352]	; (8001fdc <HAL_RCC_ClockConfig+0x1bc>)
 8001e7a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001e7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 0308 	and.w	r3, r3, #8
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d005      	beq.n	8001e98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e8c:	4b53      	ldr	r3, [pc, #332]	; (8001fdc <HAL_RCC_ClockConfig+0x1bc>)
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	4a52      	ldr	r2, [pc, #328]	; (8001fdc <HAL_RCC_ClockConfig+0x1bc>)
 8001e92:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001e96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e98:	4b50      	ldr	r3, [pc, #320]	; (8001fdc <HAL_RCC_ClockConfig+0x1bc>)
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	494d      	ldr	r1, [pc, #308]	; (8001fdc <HAL_RCC_ClockConfig+0x1bc>)
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d044      	beq.n	8001f40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d107      	bne.n	8001ece <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ebe:	4b47      	ldr	r3, [pc, #284]	; (8001fdc <HAL_RCC_ClockConfig+0x1bc>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d119      	bne.n	8001efe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e07f      	b.n	8001fce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d003      	beq.n	8001ede <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001eda:	2b03      	cmp	r3, #3
 8001edc:	d107      	bne.n	8001eee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ede:	4b3f      	ldr	r3, [pc, #252]	; (8001fdc <HAL_RCC_ClockConfig+0x1bc>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d109      	bne.n	8001efe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e06f      	b.n	8001fce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eee:	4b3b      	ldr	r3, [pc, #236]	; (8001fdc <HAL_RCC_ClockConfig+0x1bc>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0302 	and.w	r3, r3, #2
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d101      	bne.n	8001efe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e067      	b.n	8001fce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001efe:	4b37      	ldr	r3, [pc, #220]	; (8001fdc <HAL_RCC_ClockConfig+0x1bc>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f023 0203 	bic.w	r2, r3, #3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	4934      	ldr	r1, [pc, #208]	; (8001fdc <HAL_RCC_ClockConfig+0x1bc>)
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f10:	f7ff fa7e 	bl	8001410 <HAL_GetTick>
 8001f14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f16:	e00a      	b.n	8001f2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f18:	f7ff fa7a 	bl	8001410 <HAL_GetTick>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d901      	bls.n	8001f2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e04f      	b.n	8001fce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f2e:	4b2b      	ldr	r3, [pc, #172]	; (8001fdc <HAL_RCC_ClockConfig+0x1bc>)
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	f003 020c 	and.w	r2, r3, #12
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d1eb      	bne.n	8001f18 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f40:	4b25      	ldr	r3, [pc, #148]	; (8001fd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 0307 	and.w	r3, r3, #7
 8001f48:	683a      	ldr	r2, [r7, #0]
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d20c      	bcs.n	8001f68 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f4e:	4b22      	ldr	r3, [pc, #136]	; (8001fd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001f50:	683a      	ldr	r2, [r7, #0]
 8001f52:	b2d2      	uxtb	r2, r2
 8001f54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f56:	4b20      	ldr	r3, [pc, #128]	; (8001fd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 0307 	and.w	r3, r3, #7
 8001f5e:	683a      	ldr	r2, [r7, #0]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d001      	beq.n	8001f68 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001f64:	2301      	movs	r3, #1
 8001f66:	e032      	b.n	8001fce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f003 0304 	and.w	r3, r3, #4
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d008      	beq.n	8001f86 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f74:	4b19      	ldr	r3, [pc, #100]	; (8001fdc <HAL_RCC_ClockConfig+0x1bc>)
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	4916      	ldr	r1, [pc, #88]	; (8001fdc <HAL_RCC_ClockConfig+0x1bc>)
 8001f82:	4313      	orrs	r3, r2
 8001f84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f003 0308 	and.w	r3, r3, #8
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d009      	beq.n	8001fa6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f92:	4b12      	ldr	r3, [pc, #72]	; (8001fdc <HAL_RCC_ClockConfig+0x1bc>)
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	691b      	ldr	r3, [r3, #16]
 8001f9e:	00db      	lsls	r3, r3, #3
 8001fa0:	490e      	ldr	r1, [pc, #56]	; (8001fdc <HAL_RCC_ClockConfig+0x1bc>)
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001fa6:	f000 f821 	bl	8001fec <HAL_RCC_GetSysClockFreq>
 8001faa:	4602      	mov	r2, r0
 8001fac:	4b0b      	ldr	r3, [pc, #44]	; (8001fdc <HAL_RCC_ClockConfig+0x1bc>)
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	091b      	lsrs	r3, r3, #4
 8001fb2:	f003 030f 	and.w	r3, r3, #15
 8001fb6:	490a      	ldr	r1, [pc, #40]	; (8001fe0 <HAL_RCC_ClockConfig+0x1c0>)
 8001fb8:	5ccb      	ldrb	r3, [r1, r3]
 8001fba:	fa22 f303 	lsr.w	r3, r2, r3
 8001fbe:	4a09      	ldr	r2, [pc, #36]	; (8001fe4 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001fc2:	4b09      	ldr	r3, [pc, #36]	; (8001fe8 <HAL_RCC_ClockConfig+0x1c8>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff f9de 	bl	8001388 <HAL_InitTick>

  return HAL_OK;
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3710      	adds	r7, #16
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	40023c00 	.word	0x40023c00
 8001fdc:	40023800 	.word	0x40023800
 8001fe0:	08004140 	.word	0x08004140
 8001fe4:	20000000 	.word	0x20000000
 8001fe8:	20000004 	.word	0x20000004

08001fec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fec:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001ff0:	b084      	sub	sp, #16
 8001ff2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	607b      	str	r3, [r7, #4]
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	60fb      	str	r3, [r7, #12]
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002000:	2300      	movs	r3, #0
 8002002:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002004:	4b67      	ldr	r3, [pc, #412]	; (80021a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	f003 030c 	and.w	r3, r3, #12
 800200c:	2b08      	cmp	r3, #8
 800200e:	d00d      	beq.n	800202c <HAL_RCC_GetSysClockFreq+0x40>
 8002010:	2b08      	cmp	r3, #8
 8002012:	f200 80bd 	bhi.w	8002190 <HAL_RCC_GetSysClockFreq+0x1a4>
 8002016:	2b00      	cmp	r3, #0
 8002018:	d002      	beq.n	8002020 <HAL_RCC_GetSysClockFreq+0x34>
 800201a:	2b04      	cmp	r3, #4
 800201c:	d003      	beq.n	8002026 <HAL_RCC_GetSysClockFreq+0x3a>
 800201e:	e0b7      	b.n	8002190 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002020:	4b61      	ldr	r3, [pc, #388]	; (80021a8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002022:	60bb      	str	r3, [r7, #8]
       break;
 8002024:	e0b7      	b.n	8002196 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002026:	4b61      	ldr	r3, [pc, #388]	; (80021ac <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002028:	60bb      	str	r3, [r7, #8]
      break;
 800202a:	e0b4      	b.n	8002196 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800202c:	4b5d      	ldr	r3, [pc, #372]	; (80021a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002034:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002036:	4b5b      	ldr	r3, [pc, #364]	; (80021a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800203e:	2b00      	cmp	r3, #0
 8002040:	d04d      	beq.n	80020de <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002042:	4b58      	ldr	r3, [pc, #352]	; (80021a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	099b      	lsrs	r3, r3, #6
 8002048:	461a      	mov	r2, r3
 800204a:	f04f 0300 	mov.w	r3, #0
 800204e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002052:	f04f 0100 	mov.w	r1, #0
 8002056:	ea02 0800 	and.w	r8, r2, r0
 800205a:	ea03 0901 	and.w	r9, r3, r1
 800205e:	4640      	mov	r0, r8
 8002060:	4649      	mov	r1, r9
 8002062:	f04f 0200 	mov.w	r2, #0
 8002066:	f04f 0300 	mov.w	r3, #0
 800206a:	014b      	lsls	r3, r1, #5
 800206c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002070:	0142      	lsls	r2, r0, #5
 8002072:	4610      	mov	r0, r2
 8002074:	4619      	mov	r1, r3
 8002076:	ebb0 0008 	subs.w	r0, r0, r8
 800207a:	eb61 0109 	sbc.w	r1, r1, r9
 800207e:	f04f 0200 	mov.w	r2, #0
 8002082:	f04f 0300 	mov.w	r3, #0
 8002086:	018b      	lsls	r3, r1, #6
 8002088:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800208c:	0182      	lsls	r2, r0, #6
 800208e:	1a12      	subs	r2, r2, r0
 8002090:	eb63 0301 	sbc.w	r3, r3, r1
 8002094:	f04f 0000 	mov.w	r0, #0
 8002098:	f04f 0100 	mov.w	r1, #0
 800209c:	00d9      	lsls	r1, r3, #3
 800209e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80020a2:	00d0      	lsls	r0, r2, #3
 80020a4:	4602      	mov	r2, r0
 80020a6:	460b      	mov	r3, r1
 80020a8:	eb12 0208 	adds.w	r2, r2, r8
 80020ac:	eb43 0309 	adc.w	r3, r3, r9
 80020b0:	f04f 0000 	mov.w	r0, #0
 80020b4:	f04f 0100 	mov.w	r1, #0
 80020b8:	0259      	lsls	r1, r3, #9
 80020ba:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80020be:	0250      	lsls	r0, r2, #9
 80020c0:	4602      	mov	r2, r0
 80020c2:	460b      	mov	r3, r1
 80020c4:	4610      	mov	r0, r2
 80020c6:	4619      	mov	r1, r3
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	461a      	mov	r2, r3
 80020cc:	f04f 0300 	mov.w	r3, #0
 80020d0:	f7fe f8d6 	bl	8000280 <__aeabi_uldivmod>
 80020d4:	4602      	mov	r2, r0
 80020d6:	460b      	mov	r3, r1
 80020d8:	4613      	mov	r3, r2
 80020da:	60fb      	str	r3, [r7, #12]
 80020dc:	e04a      	b.n	8002174 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020de:	4b31      	ldr	r3, [pc, #196]	; (80021a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	099b      	lsrs	r3, r3, #6
 80020e4:	461a      	mov	r2, r3
 80020e6:	f04f 0300 	mov.w	r3, #0
 80020ea:	f240 10ff 	movw	r0, #511	; 0x1ff
 80020ee:	f04f 0100 	mov.w	r1, #0
 80020f2:	ea02 0400 	and.w	r4, r2, r0
 80020f6:	ea03 0501 	and.w	r5, r3, r1
 80020fa:	4620      	mov	r0, r4
 80020fc:	4629      	mov	r1, r5
 80020fe:	f04f 0200 	mov.w	r2, #0
 8002102:	f04f 0300 	mov.w	r3, #0
 8002106:	014b      	lsls	r3, r1, #5
 8002108:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800210c:	0142      	lsls	r2, r0, #5
 800210e:	4610      	mov	r0, r2
 8002110:	4619      	mov	r1, r3
 8002112:	1b00      	subs	r0, r0, r4
 8002114:	eb61 0105 	sbc.w	r1, r1, r5
 8002118:	f04f 0200 	mov.w	r2, #0
 800211c:	f04f 0300 	mov.w	r3, #0
 8002120:	018b      	lsls	r3, r1, #6
 8002122:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002126:	0182      	lsls	r2, r0, #6
 8002128:	1a12      	subs	r2, r2, r0
 800212a:	eb63 0301 	sbc.w	r3, r3, r1
 800212e:	f04f 0000 	mov.w	r0, #0
 8002132:	f04f 0100 	mov.w	r1, #0
 8002136:	00d9      	lsls	r1, r3, #3
 8002138:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800213c:	00d0      	lsls	r0, r2, #3
 800213e:	4602      	mov	r2, r0
 8002140:	460b      	mov	r3, r1
 8002142:	1912      	adds	r2, r2, r4
 8002144:	eb45 0303 	adc.w	r3, r5, r3
 8002148:	f04f 0000 	mov.w	r0, #0
 800214c:	f04f 0100 	mov.w	r1, #0
 8002150:	0299      	lsls	r1, r3, #10
 8002152:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002156:	0290      	lsls	r0, r2, #10
 8002158:	4602      	mov	r2, r0
 800215a:	460b      	mov	r3, r1
 800215c:	4610      	mov	r0, r2
 800215e:	4619      	mov	r1, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	461a      	mov	r2, r3
 8002164:	f04f 0300 	mov.w	r3, #0
 8002168:	f7fe f88a 	bl	8000280 <__aeabi_uldivmod>
 800216c:	4602      	mov	r2, r0
 800216e:	460b      	mov	r3, r1
 8002170:	4613      	mov	r3, r2
 8002172:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002174:	4b0b      	ldr	r3, [pc, #44]	; (80021a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	0c1b      	lsrs	r3, r3, #16
 800217a:	f003 0303 	and.w	r3, r3, #3
 800217e:	3301      	adds	r3, #1
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002184:	68fa      	ldr	r2, [r7, #12]
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	fbb2 f3f3 	udiv	r3, r2, r3
 800218c:	60bb      	str	r3, [r7, #8]
      break;
 800218e:	e002      	b.n	8002196 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002190:	4b05      	ldr	r3, [pc, #20]	; (80021a8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002192:	60bb      	str	r3, [r7, #8]
      break;
 8002194:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002196:	68bb      	ldr	r3, [r7, #8]
}
 8002198:	4618      	mov	r0, r3
 800219a:	3710      	adds	r7, #16
 800219c:	46bd      	mov	sp, r7
 800219e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80021a2:	bf00      	nop
 80021a4:	40023800 	.word	0x40023800
 80021a8:	00f42400 	.word	0x00f42400
 80021ac:	007a1200 	.word	0x007a1200

080021b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021b4:	4b03      	ldr	r3, [pc, #12]	; (80021c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80021b6:	681b      	ldr	r3, [r3, #0]
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	20000000 	.word	0x20000000

080021c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80021cc:	f7ff fff0 	bl	80021b0 <HAL_RCC_GetHCLKFreq>
 80021d0:	4602      	mov	r2, r0
 80021d2:	4b05      	ldr	r3, [pc, #20]	; (80021e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	0a9b      	lsrs	r3, r3, #10
 80021d8:	f003 0307 	and.w	r3, r3, #7
 80021dc:	4903      	ldr	r1, [pc, #12]	; (80021ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80021de:	5ccb      	ldrb	r3, [r1, r3]
 80021e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	40023800 	.word	0x40023800
 80021ec:	08004150 	.word	0x08004150

080021f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80021f4:	f7ff ffdc 	bl	80021b0 <HAL_RCC_GetHCLKFreq>
 80021f8:	4602      	mov	r2, r0
 80021fa:	4b05      	ldr	r3, [pc, #20]	; (8002210 <HAL_RCC_GetPCLK2Freq+0x20>)
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	0b5b      	lsrs	r3, r3, #13
 8002200:	f003 0307 	and.w	r3, r3, #7
 8002204:	4903      	ldr	r1, [pc, #12]	; (8002214 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002206:	5ccb      	ldrb	r3, [r1, r3]
 8002208:	fa22 f303 	lsr.w	r3, r2, r3
}
 800220c:	4618      	mov	r0, r3
 800220e:	bd80      	pop	{r7, pc}
 8002210:	40023800 	.word	0x40023800
 8002214:	08004150 	.word	0x08004150

08002218 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d101      	bne.n	800222a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e03f      	b.n	80022aa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002230:	b2db      	uxtb	r3, r3
 8002232:	2b00      	cmp	r3, #0
 8002234:	d106      	bne.n	8002244 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f7fe fefc 	bl	800103c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2224      	movs	r2, #36	; 0x24
 8002248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	68da      	ldr	r2, [r3, #12]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800225a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f000 f9cb 	bl	80025f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	691a      	ldr	r2, [r3, #16]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002270:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	695a      	ldr	r2, [r3, #20]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002280:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	68da      	ldr	r2, [r3, #12]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002290:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2220      	movs	r2, #32
 800229c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2220      	movs	r2, #32
 80022a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80022a8:	2300      	movs	r3, #0
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3708      	adds	r7, #8
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022b2:	b580      	push	{r7, lr}
 80022b4:	b08a      	sub	sp, #40	; 0x28
 80022b6:	af02      	add	r7, sp, #8
 80022b8:	60f8      	str	r0, [r7, #12]
 80022ba:	60b9      	str	r1, [r7, #8]
 80022bc:	603b      	str	r3, [r7, #0]
 80022be:	4613      	mov	r3, r2
 80022c0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80022c2:	2300      	movs	r3, #0
 80022c4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	2b20      	cmp	r3, #32
 80022d0:	d17c      	bne.n	80023cc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d002      	beq.n	80022de <HAL_UART_Transmit+0x2c>
 80022d8:	88fb      	ldrh	r3, [r7, #6]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d101      	bne.n	80022e2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e075      	b.n	80023ce <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d101      	bne.n	80022f0 <HAL_UART_Transmit+0x3e>
 80022ec:	2302      	movs	r3, #2
 80022ee:	e06e      	b.n	80023ce <HAL_UART_Transmit+0x11c>
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2201      	movs	r2, #1
 80022f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	2200      	movs	r2, #0
 80022fc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2221      	movs	r2, #33	; 0x21
 8002302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002306:	f7ff f883 	bl	8001410 <HAL_GetTick>
 800230a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	88fa      	ldrh	r2, [r7, #6]
 8002310:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	88fa      	ldrh	r2, [r7, #6]
 8002316:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002320:	d108      	bne.n	8002334 <HAL_UART_Transmit+0x82>
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	691b      	ldr	r3, [r3, #16]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d104      	bne.n	8002334 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800232a:	2300      	movs	r3, #0
 800232c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	61bb      	str	r3, [r7, #24]
 8002332:	e003      	b.n	800233c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002338:	2300      	movs	r3, #0
 800233a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2200      	movs	r2, #0
 8002340:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002344:	e02a      	b.n	800239c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	9300      	str	r3, [sp, #0]
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	2200      	movs	r2, #0
 800234e:	2180      	movs	r1, #128	; 0x80
 8002350:	68f8      	ldr	r0, [r7, #12]
 8002352:	f000 f8e2 	bl	800251a <UART_WaitOnFlagUntilTimeout>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d001      	beq.n	8002360 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800235c:	2303      	movs	r3, #3
 800235e:	e036      	b.n	80023ce <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002360:	69fb      	ldr	r3, [r7, #28]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d10b      	bne.n	800237e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002366:	69bb      	ldr	r3, [r7, #24]
 8002368:	881b      	ldrh	r3, [r3, #0]
 800236a:	461a      	mov	r2, r3
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002374:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002376:	69bb      	ldr	r3, [r7, #24]
 8002378:	3302      	adds	r3, #2
 800237a:	61bb      	str	r3, [r7, #24]
 800237c:	e007      	b.n	800238e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	781a      	ldrb	r2, [r3, #0]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	3301      	adds	r3, #1
 800238c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002392:	b29b      	uxth	r3, r3
 8002394:	3b01      	subs	r3, #1
 8002396:	b29a      	uxth	r2, r3
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80023a0:	b29b      	uxth	r3, r3
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d1cf      	bne.n	8002346 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	9300      	str	r3, [sp, #0]
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	2200      	movs	r2, #0
 80023ae:	2140      	movs	r1, #64	; 0x40
 80023b0:	68f8      	ldr	r0, [r7, #12]
 80023b2:	f000 f8b2 	bl	800251a <UART_WaitOnFlagUntilTimeout>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d001      	beq.n	80023c0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80023bc:	2303      	movs	r3, #3
 80023be:	e006      	b.n	80023ce <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2220      	movs	r2, #32
 80023c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80023c8:	2300      	movs	r3, #0
 80023ca:	e000      	b.n	80023ce <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80023cc:	2302      	movs	r3, #2
  }
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3720      	adds	r7, #32
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}

080023d6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023d6:	b580      	push	{r7, lr}
 80023d8:	b08a      	sub	sp, #40	; 0x28
 80023da:	af02      	add	r7, sp, #8
 80023dc:	60f8      	str	r0, [r7, #12]
 80023de:	60b9      	str	r1, [r7, #8]
 80023e0:	603b      	str	r3, [r7, #0]
 80023e2:	4613      	mov	r3, r2
 80023e4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80023e6:	2300      	movs	r3, #0
 80023e8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	2b20      	cmp	r3, #32
 80023f4:	f040 808c 	bne.w	8002510 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d002      	beq.n	8002404 <HAL_UART_Receive+0x2e>
 80023fe:	88fb      	ldrh	r3, [r7, #6]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d101      	bne.n	8002408 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e084      	b.n	8002512 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800240e:	2b01      	cmp	r3, #1
 8002410:	d101      	bne.n	8002416 <HAL_UART_Receive+0x40>
 8002412:	2302      	movs	r3, #2
 8002414:	e07d      	b.n	8002512 <HAL_UART_Receive+0x13c>
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2201      	movs	r2, #1
 800241a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2200      	movs	r2, #0
 8002422:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	2222      	movs	r2, #34	; 0x22
 8002428:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2200      	movs	r2, #0
 8002430:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002432:	f7fe ffed 	bl	8001410 <HAL_GetTick>
 8002436:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	88fa      	ldrh	r2, [r7, #6]
 800243c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	88fa      	ldrh	r2, [r7, #6]
 8002442:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800244c:	d108      	bne.n	8002460 <HAL_UART_Receive+0x8a>
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	691b      	ldr	r3, [r3, #16]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d104      	bne.n	8002460 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8002456:	2300      	movs	r3, #0
 8002458:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	61bb      	str	r3, [r7, #24]
 800245e:	e003      	b.n	8002468 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002464:	2300      	movs	r3, #0
 8002466:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2200      	movs	r2, #0
 800246c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002470:	e043      	b.n	80024fa <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	9300      	str	r3, [sp, #0]
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	2200      	movs	r2, #0
 800247a:	2120      	movs	r1, #32
 800247c:	68f8      	ldr	r0, [r7, #12]
 800247e:	f000 f84c 	bl	800251a <UART_WaitOnFlagUntilTimeout>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8002488:	2303      	movs	r3, #3
 800248a:	e042      	b.n	8002512 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d10c      	bne.n	80024ac <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	b29b      	uxth	r3, r3
 800249a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800249e:	b29a      	uxth	r2, r3
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80024a4:	69bb      	ldr	r3, [r7, #24]
 80024a6:	3302      	adds	r3, #2
 80024a8:	61bb      	str	r3, [r7, #24]
 80024aa:	e01f      	b.n	80024ec <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024b4:	d007      	beq.n	80024c6 <HAL_UART_Receive+0xf0>
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d10a      	bne.n	80024d4 <HAL_UART_Receive+0xfe>
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	691b      	ldr	r3, [r3, #16]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d106      	bne.n	80024d4 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	b2da      	uxtb	r2, r3
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	701a      	strb	r2, [r3, #0]
 80024d2:	e008      	b.n	80024e6 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80024e0:	b2da      	uxtb	r2, r3
 80024e2:	69fb      	ldr	r3, [r7, #28]
 80024e4:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	3301      	adds	r3, #1
 80024ea:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80024f0:	b29b      	uxth	r3, r3
 80024f2:	3b01      	subs	r3, #1
 80024f4:	b29a      	uxth	r2, r3
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80024fe:	b29b      	uxth	r3, r3
 8002500:	2b00      	cmp	r3, #0
 8002502:	d1b6      	bne.n	8002472 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2220      	movs	r2, #32
 8002508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800250c:	2300      	movs	r3, #0
 800250e:	e000      	b.n	8002512 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8002510:	2302      	movs	r3, #2
  }
}
 8002512:	4618      	mov	r0, r3
 8002514:	3720      	adds	r7, #32
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}

0800251a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800251a:	b580      	push	{r7, lr}
 800251c:	b090      	sub	sp, #64	; 0x40
 800251e:	af00      	add	r7, sp, #0
 8002520:	60f8      	str	r0, [r7, #12]
 8002522:	60b9      	str	r1, [r7, #8]
 8002524:	603b      	str	r3, [r7, #0]
 8002526:	4613      	mov	r3, r2
 8002528:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800252a:	e050      	b.n	80025ce <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800252c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800252e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002532:	d04c      	beq.n	80025ce <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002534:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002536:	2b00      	cmp	r3, #0
 8002538:	d007      	beq.n	800254a <UART_WaitOnFlagUntilTimeout+0x30>
 800253a:	f7fe ff69 	bl	8001410 <HAL_GetTick>
 800253e:	4602      	mov	r2, r0
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	1ad3      	subs	r3, r2, r3
 8002544:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002546:	429a      	cmp	r2, r3
 8002548:	d241      	bcs.n	80025ce <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	330c      	adds	r3, #12
 8002550:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002554:	e853 3f00 	ldrex	r3, [r3]
 8002558:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800255a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800255c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002560:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	330c      	adds	r3, #12
 8002568:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800256a:	637a      	str	r2, [r7, #52]	; 0x34
 800256c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800256e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002570:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002572:	e841 2300 	strex	r3, r2, [r1]
 8002576:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800257a:	2b00      	cmp	r3, #0
 800257c:	d1e5      	bne.n	800254a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	3314      	adds	r3, #20
 8002584:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	e853 3f00 	ldrex	r3, [r3]
 800258c:	613b      	str	r3, [r7, #16]
   return(result);
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	f023 0301 	bic.w	r3, r3, #1
 8002594:	63bb      	str	r3, [r7, #56]	; 0x38
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	3314      	adds	r3, #20
 800259c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800259e:	623a      	str	r2, [r7, #32]
 80025a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025a2:	69f9      	ldr	r1, [r7, #28]
 80025a4:	6a3a      	ldr	r2, [r7, #32]
 80025a6:	e841 2300 	strex	r3, r2, [r1]
 80025aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80025ac:	69bb      	ldr	r3, [r7, #24]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d1e5      	bne.n	800257e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2220      	movs	r2, #32
 80025b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2220      	movs	r2, #32
 80025be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80025ca:	2303      	movs	r3, #3
 80025cc:	e00f      	b.n	80025ee <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	4013      	ands	r3, r2
 80025d8:	68ba      	ldr	r2, [r7, #8]
 80025da:	429a      	cmp	r2, r3
 80025dc:	bf0c      	ite	eq
 80025de:	2301      	moveq	r3, #1
 80025e0:	2300      	movne	r3, #0
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	461a      	mov	r2, r3
 80025e6:	79fb      	ldrb	r3, [r7, #7]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d09f      	beq.n	800252c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80025ec:	2300      	movs	r3, #0
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3740      	adds	r7, #64	; 0x40
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
	...

080025f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025fc:	b09f      	sub	sp, #124	; 0x7c
 80025fe:	af00      	add	r7, sp, #0
 8002600:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002602:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	691b      	ldr	r3, [r3, #16]
 8002608:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800260c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800260e:	68d9      	ldr	r1, [r3, #12]
 8002610:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	ea40 0301 	orr.w	r3, r0, r1
 8002618:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800261a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800261c:	689a      	ldr	r2, [r3, #8]
 800261e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002620:	691b      	ldr	r3, [r3, #16]
 8002622:	431a      	orrs	r2, r3
 8002624:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002626:	695b      	ldr	r3, [r3, #20]
 8002628:	431a      	orrs	r2, r3
 800262a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800262c:	69db      	ldr	r3, [r3, #28]
 800262e:	4313      	orrs	r3, r2
 8002630:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8002632:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800263c:	f021 010c 	bic.w	r1, r1, #12
 8002640:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002646:	430b      	orrs	r3, r1
 8002648:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800264a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	695b      	ldr	r3, [r3, #20]
 8002650:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002654:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002656:	6999      	ldr	r1, [r3, #24]
 8002658:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	ea40 0301 	orr.w	r3, r0, r1
 8002660:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002662:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	4bc5      	ldr	r3, [pc, #788]	; (800297c <UART_SetConfig+0x384>)
 8002668:	429a      	cmp	r2, r3
 800266a:	d004      	beq.n	8002676 <UART_SetConfig+0x7e>
 800266c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	4bc3      	ldr	r3, [pc, #780]	; (8002980 <UART_SetConfig+0x388>)
 8002672:	429a      	cmp	r2, r3
 8002674:	d103      	bne.n	800267e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002676:	f7ff fdbb 	bl	80021f0 <HAL_RCC_GetPCLK2Freq>
 800267a:	6778      	str	r0, [r7, #116]	; 0x74
 800267c:	e002      	b.n	8002684 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800267e:	f7ff fda3 	bl	80021c8 <HAL_RCC_GetPCLK1Freq>
 8002682:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002684:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002686:	69db      	ldr	r3, [r3, #28]
 8002688:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800268c:	f040 80b6 	bne.w	80027fc <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002690:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002692:	461c      	mov	r4, r3
 8002694:	f04f 0500 	mov.w	r5, #0
 8002698:	4622      	mov	r2, r4
 800269a:	462b      	mov	r3, r5
 800269c:	1891      	adds	r1, r2, r2
 800269e:	6439      	str	r1, [r7, #64]	; 0x40
 80026a0:	415b      	adcs	r3, r3
 80026a2:	647b      	str	r3, [r7, #68]	; 0x44
 80026a4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80026a8:	1912      	adds	r2, r2, r4
 80026aa:	eb45 0303 	adc.w	r3, r5, r3
 80026ae:	f04f 0000 	mov.w	r0, #0
 80026b2:	f04f 0100 	mov.w	r1, #0
 80026b6:	00d9      	lsls	r1, r3, #3
 80026b8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80026bc:	00d0      	lsls	r0, r2, #3
 80026be:	4602      	mov	r2, r0
 80026c0:	460b      	mov	r3, r1
 80026c2:	1911      	adds	r1, r2, r4
 80026c4:	6639      	str	r1, [r7, #96]	; 0x60
 80026c6:	416b      	adcs	r3, r5
 80026c8:	667b      	str	r3, [r7, #100]	; 0x64
 80026ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	461a      	mov	r2, r3
 80026d0:	f04f 0300 	mov.w	r3, #0
 80026d4:	1891      	adds	r1, r2, r2
 80026d6:	63b9      	str	r1, [r7, #56]	; 0x38
 80026d8:	415b      	adcs	r3, r3
 80026da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80026dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80026e0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80026e4:	f7fd fdcc 	bl	8000280 <__aeabi_uldivmod>
 80026e8:	4602      	mov	r2, r0
 80026ea:	460b      	mov	r3, r1
 80026ec:	4ba5      	ldr	r3, [pc, #660]	; (8002984 <UART_SetConfig+0x38c>)
 80026ee:	fba3 2302 	umull	r2, r3, r3, r2
 80026f2:	095b      	lsrs	r3, r3, #5
 80026f4:	011e      	lsls	r6, r3, #4
 80026f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80026f8:	461c      	mov	r4, r3
 80026fa:	f04f 0500 	mov.w	r5, #0
 80026fe:	4622      	mov	r2, r4
 8002700:	462b      	mov	r3, r5
 8002702:	1891      	adds	r1, r2, r2
 8002704:	6339      	str	r1, [r7, #48]	; 0x30
 8002706:	415b      	adcs	r3, r3
 8002708:	637b      	str	r3, [r7, #52]	; 0x34
 800270a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800270e:	1912      	adds	r2, r2, r4
 8002710:	eb45 0303 	adc.w	r3, r5, r3
 8002714:	f04f 0000 	mov.w	r0, #0
 8002718:	f04f 0100 	mov.w	r1, #0
 800271c:	00d9      	lsls	r1, r3, #3
 800271e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002722:	00d0      	lsls	r0, r2, #3
 8002724:	4602      	mov	r2, r0
 8002726:	460b      	mov	r3, r1
 8002728:	1911      	adds	r1, r2, r4
 800272a:	65b9      	str	r1, [r7, #88]	; 0x58
 800272c:	416b      	adcs	r3, r5
 800272e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002730:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	461a      	mov	r2, r3
 8002736:	f04f 0300 	mov.w	r3, #0
 800273a:	1891      	adds	r1, r2, r2
 800273c:	62b9      	str	r1, [r7, #40]	; 0x28
 800273e:	415b      	adcs	r3, r3
 8002740:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002742:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002746:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800274a:	f7fd fd99 	bl	8000280 <__aeabi_uldivmod>
 800274e:	4602      	mov	r2, r0
 8002750:	460b      	mov	r3, r1
 8002752:	4b8c      	ldr	r3, [pc, #560]	; (8002984 <UART_SetConfig+0x38c>)
 8002754:	fba3 1302 	umull	r1, r3, r3, r2
 8002758:	095b      	lsrs	r3, r3, #5
 800275a:	2164      	movs	r1, #100	; 0x64
 800275c:	fb01 f303 	mul.w	r3, r1, r3
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	00db      	lsls	r3, r3, #3
 8002764:	3332      	adds	r3, #50	; 0x32
 8002766:	4a87      	ldr	r2, [pc, #540]	; (8002984 <UART_SetConfig+0x38c>)
 8002768:	fba2 2303 	umull	r2, r3, r2, r3
 800276c:	095b      	lsrs	r3, r3, #5
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002774:	441e      	add	r6, r3
 8002776:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002778:	4618      	mov	r0, r3
 800277a:	f04f 0100 	mov.w	r1, #0
 800277e:	4602      	mov	r2, r0
 8002780:	460b      	mov	r3, r1
 8002782:	1894      	adds	r4, r2, r2
 8002784:	623c      	str	r4, [r7, #32]
 8002786:	415b      	adcs	r3, r3
 8002788:	627b      	str	r3, [r7, #36]	; 0x24
 800278a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800278e:	1812      	adds	r2, r2, r0
 8002790:	eb41 0303 	adc.w	r3, r1, r3
 8002794:	f04f 0400 	mov.w	r4, #0
 8002798:	f04f 0500 	mov.w	r5, #0
 800279c:	00dd      	lsls	r5, r3, #3
 800279e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80027a2:	00d4      	lsls	r4, r2, #3
 80027a4:	4622      	mov	r2, r4
 80027a6:	462b      	mov	r3, r5
 80027a8:	1814      	adds	r4, r2, r0
 80027aa:	653c      	str	r4, [r7, #80]	; 0x50
 80027ac:	414b      	adcs	r3, r1
 80027ae:	657b      	str	r3, [r7, #84]	; 0x54
 80027b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	461a      	mov	r2, r3
 80027b6:	f04f 0300 	mov.w	r3, #0
 80027ba:	1891      	adds	r1, r2, r2
 80027bc:	61b9      	str	r1, [r7, #24]
 80027be:	415b      	adcs	r3, r3
 80027c0:	61fb      	str	r3, [r7, #28]
 80027c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027c6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80027ca:	f7fd fd59 	bl	8000280 <__aeabi_uldivmod>
 80027ce:	4602      	mov	r2, r0
 80027d0:	460b      	mov	r3, r1
 80027d2:	4b6c      	ldr	r3, [pc, #432]	; (8002984 <UART_SetConfig+0x38c>)
 80027d4:	fba3 1302 	umull	r1, r3, r3, r2
 80027d8:	095b      	lsrs	r3, r3, #5
 80027da:	2164      	movs	r1, #100	; 0x64
 80027dc:	fb01 f303 	mul.w	r3, r1, r3
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	00db      	lsls	r3, r3, #3
 80027e4:	3332      	adds	r3, #50	; 0x32
 80027e6:	4a67      	ldr	r2, [pc, #412]	; (8002984 <UART_SetConfig+0x38c>)
 80027e8:	fba2 2303 	umull	r2, r3, r2, r3
 80027ec:	095b      	lsrs	r3, r3, #5
 80027ee:	f003 0207 	and.w	r2, r3, #7
 80027f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4432      	add	r2, r6
 80027f8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80027fa:	e0b9      	b.n	8002970 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80027fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80027fe:	461c      	mov	r4, r3
 8002800:	f04f 0500 	mov.w	r5, #0
 8002804:	4622      	mov	r2, r4
 8002806:	462b      	mov	r3, r5
 8002808:	1891      	adds	r1, r2, r2
 800280a:	6139      	str	r1, [r7, #16]
 800280c:	415b      	adcs	r3, r3
 800280e:	617b      	str	r3, [r7, #20]
 8002810:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002814:	1912      	adds	r2, r2, r4
 8002816:	eb45 0303 	adc.w	r3, r5, r3
 800281a:	f04f 0000 	mov.w	r0, #0
 800281e:	f04f 0100 	mov.w	r1, #0
 8002822:	00d9      	lsls	r1, r3, #3
 8002824:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002828:	00d0      	lsls	r0, r2, #3
 800282a:	4602      	mov	r2, r0
 800282c:	460b      	mov	r3, r1
 800282e:	eb12 0804 	adds.w	r8, r2, r4
 8002832:	eb43 0905 	adc.w	r9, r3, r5
 8002836:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	4618      	mov	r0, r3
 800283c:	f04f 0100 	mov.w	r1, #0
 8002840:	f04f 0200 	mov.w	r2, #0
 8002844:	f04f 0300 	mov.w	r3, #0
 8002848:	008b      	lsls	r3, r1, #2
 800284a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800284e:	0082      	lsls	r2, r0, #2
 8002850:	4640      	mov	r0, r8
 8002852:	4649      	mov	r1, r9
 8002854:	f7fd fd14 	bl	8000280 <__aeabi_uldivmod>
 8002858:	4602      	mov	r2, r0
 800285a:	460b      	mov	r3, r1
 800285c:	4b49      	ldr	r3, [pc, #292]	; (8002984 <UART_SetConfig+0x38c>)
 800285e:	fba3 2302 	umull	r2, r3, r3, r2
 8002862:	095b      	lsrs	r3, r3, #5
 8002864:	011e      	lsls	r6, r3, #4
 8002866:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002868:	4618      	mov	r0, r3
 800286a:	f04f 0100 	mov.w	r1, #0
 800286e:	4602      	mov	r2, r0
 8002870:	460b      	mov	r3, r1
 8002872:	1894      	adds	r4, r2, r2
 8002874:	60bc      	str	r4, [r7, #8]
 8002876:	415b      	adcs	r3, r3
 8002878:	60fb      	str	r3, [r7, #12]
 800287a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800287e:	1812      	adds	r2, r2, r0
 8002880:	eb41 0303 	adc.w	r3, r1, r3
 8002884:	f04f 0400 	mov.w	r4, #0
 8002888:	f04f 0500 	mov.w	r5, #0
 800288c:	00dd      	lsls	r5, r3, #3
 800288e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002892:	00d4      	lsls	r4, r2, #3
 8002894:	4622      	mov	r2, r4
 8002896:	462b      	mov	r3, r5
 8002898:	1814      	adds	r4, r2, r0
 800289a:	64bc      	str	r4, [r7, #72]	; 0x48
 800289c:	414b      	adcs	r3, r1
 800289e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80028a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	4618      	mov	r0, r3
 80028a6:	f04f 0100 	mov.w	r1, #0
 80028aa:	f04f 0200 	mov.w	r2, #0
 80028ae:	f04f 0300 	mov.w	r3, #0
 80028b2:	008b      	lsls	r3, r1, #2
 80028b4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80028b8:	0082      	lsls	r2, r0, #2
 80028ba:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80028be:	f7fd fcdf 	bl	8000280 <__aeabi_uldivmod>
 80028c2:	4602      	mov	r2, r0
 80028c4:	460b      	mov	r3, r1
 80028c6:	4b2f      	ldr	r3, [pc, #188]	; (8002984 <UART_SetConfig+0x38c>)
 80028c8:	fba3 1302 	umull	r1, r3, r3, r2
 80028cc:	095b      	lsrs	r3, r3, #5
 80028ce:	2164      	movs	r1, #100	; 0x64
 80028d0:	fb01 f303 	mul.w	r3, r1, r3
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	011b      	lsls	r3, r3, #4
 80028d8:	3332      	adds	r3, #50	; 0x32
 80028da:	4a2a      	ldr	r2, [pc, #168]	; (8002984 <UART_SetConfig+0x38c>)
 80028dc:	fba2 2303 	umull	r2, r3, r2, r3
 80028e0:	095b      	lsrs	r3, r3, #5
 80028e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028e6:	441e      	add	r6, r3
 80028e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80028ea:	4618      	mov	r0, r3
 80028ec:	f04f 0100 	mov.w	r1, #0
 80028f0:	4602      	mov	r2, r0
 80028f2:	460b      	mov	r3, r1
 80028f4:	1894      	adds	r4, r2, r2
 80028f6:	603c      	str	r4, [r7, #0]
 80028f8:	415b      	adcs	r3, r3
 80028fa:	607b      	str	r3, [r7, #4]
 80028fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002900:	1812      	adds	r2, r2, r0
 8002902:	eb41 0303 	adc.w	r3, r1, r3
 8002906:	f04f 0400 	mov.w	r4, #0
 800290a:	f04f 0500 	mov.w	r5, #0
 800290e:	00dd      	lsls	r5, r3, #3
 8002910:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002914:	00d4      	lsls	r4, r2, #3
 8002916:	4622      	mov	r2, r4
 8002918:	462b      	mov	r3, r5
 800291a:	eb12 0a00 	adds.w	sl, r2, r0
 800291e:	eb43 0b01 	adc.w	fp, r3, r1
 8002922:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	4618      	mov	r0, r3
 8002928:	f04f 0100 	mov.w	r1, #0
 800292c:	f04f 0200 	mov.w	r2, #0
 8002930:	f04f 0300 	mov.w	r3, #0
 8002934:	008b      	lsls	r3, r1, #2
 8002936:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800293a:	0082      	lsls	r2, r0, #2
 800293c:	4650      	mov	r0, sl
 800293e:	4659      	mov	r1, fp
 8002940:	f7fd fc9e 	bl	8000280 <__aeabi_uldivmod>
 8002944:	4602      	mov	r2, r0
 8002946:	460b      	mov	r3, r1
 8002948:	4b0e      	ldr	r3, [pc, #56]	; (8002984 <UART_SetConfig+0x38c>)
 800294a:	fba3 1302 	umull	r1, r3, r3, r2
 800294e:	095b      	lsrs	r3, r3, #5
 8002950:	2164      	movs	r1, #100	; 0x64
 8002952:	fb01 f303 	mul.w	r3, r1, r3
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	011b      	lsls	r3, r3, #4
 800295a:	3332      	adds	r3, #50	; 0x32
 800295c:	4a09      	ldr	r2, [pc, #36]	; (8002984 <UART_SetConfig+0x38c>)
 800295e:	fba2 2303 	umull	r2, r3, r2, r3
 8002962:	095b      	lsrs	r3, r3, #5
 8002964:	f003 020f 	and.w	r2, r3, #15
 8002968:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4432      	add	r2, r6
 800296e:	609a      	str	r2, [r3, #8]
}
 8002970:	bf00      	nop
 8002972:	377c      	adds	r7, #124	; 0x7c
 8002974:	46bd      	mov	sp, r7
 8002976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800297a:	bf00      	nop
 800297c:	40011000 	.word	0x40011000
 8002980:	40011400 	.word	0x40011400
 8002984:	51eb851f 	.word	0x51eb851f

08002988 <atoi>:
 8002988:	220a      	movs	r2, #10
 800298a:	2100      	movs	r1, #0
 800298c:	f000 b9be 	b.w	8002d0c <strtol>

08002990 <__errno>:
 8002990:	4b01      	ldr	r3, [pc, #4]	; (8002998 <__errno+0x8>)
 8002992:	6818      	ldr	r0, [r3, #0]
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	2000000c 	.word	0x2000000c

0800299c <getchar>:
 800299c:	4b07      	ldr	r3, [pc, #28]	; (80029bc <getchar+0x20>)
 800299e:	b510      	push	{r4, lr}
 80029a0:	681c      	ldr	r4, [r3, #0]
 80029a2:	b124      	cbz	r4, 80029ae <getchar+0x12>
 80029a4:	69a3      	ldr	r3, [r4, #24]
 80029a6:	b913      	cbnz	r3, 80029ae <getchar+0x12>
 80029a8:	4620      	mov	r0, r4
 80029aa:	f000 fb27 	bl	8002ffc <__sinit>
 80029ae:	6861      	ldr	r1, [r4, #4]
 80029b0:	4620      	mov	r0, r4
 80029b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029b6:	f000 bbdb 	b.w	8003170 <_getc_r>
 80029ba:	bf00      	nop
 80029bc:	2000000c 	.word	0x2000000c

080029c0 <__libc_init_array>:
 80029c0:	b570      	push	{r4, r5, r6, lr}
 80029c2:	4d0d      	ldr	r5, [pc, #52]	; (80029f8 <__libc_init_array+0x38>)
 80029c4:	4c0d      	ldr	r4, [pc, #52]	; (80029fc <__libc_init_array+0x3c>)
 80029c6:	1b64      	subs	r4, r4, r5
 80029c8:	10a4      	asrs	r4, r4, #2
 80029ca:	2600      	movs	r6, #0
 80029cc:	42a6      	cmp	r6, r4
 80029ce:	d109      	bne.n	80029e4 <__libc_init_array+0x24>
 80029d0:	4d0b      	ldr	r5, [pc, #44]	; (8002a00 <__libc_init_array+0x40>)
 80029d2:	4c0c      	ldr	r4, [pc, #48]	; (8002a04 <__libc_init_array+0x44>)
 80029d4:	f001 fa5c 	bl	8003e90 <_init>
 80029d8:	1b64      	subs	r4, r4, r5
 80029da:	10a4      	asrs	r4, r4, #2
 80029dc:	2600      	movs	r6, #0
 80029de:	42a6      	cmp	r6, r4
 80029e0:	d105      	bne.n	80029ee <__libc_init_array+0x2e>
 80029e2:	bd70      	pop	{r4, r5, r6, pc}
 80029e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80029e8:	4798      	blx	r3
 80029ea:	3601      	adds	r6, #1
 80029ec:	e7ee      	b.n	80029cc <__libc_init_array+0xc>
 80029ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80029f2:	4798      	blx	r3
 80029f4:	3601      	adds	r6, #1
 80029f6:	e7f2      	b.n	80029de <__libc_init_array+0x1e>
 80029f8:	08004320 	.word	0x08004320
 80029fc:	08004320 	.word	0x08004320
 8002a00:	08004320 	.word	0x08004320
 8002a04:	08004324 	.word	0x08004324

08002a08 <__itoa>:
 8002a08:	1e93      	subs	r3, r2, #2
 8002a0a:	2b22      	cmp	r3, #34	; 0x22
 8002a0c:	b510      	push	{r4, lr}
 8002a0e:	460c      	mov	r4, r1
 8002a10:	d904      	bls.n	8002a1c <__itoa+0x14>
 8002a12:	2300      	movs	r3, #0
 8002a14:	700b      	strb	r3, [r1, #0]
 8002a16:	461c      	mov	r4, r3
 8002a18:	4620      	mov	r0, r4
 8002a1a:	bd10      	pop	{r4, pc}
 8002a1c:	2a0a      	cmp	r2, #10
 8002a1e:	d109      	bne.n	8002a34 <__itoa+0x2c>
 8002a20:	2800      	cmp	r0, #0
 8002a22:	da07      	bge.n	8002a34 <__itoa+0x2c>
 8002a24:	232d      	movs	r3, #45	; 0x2d
 8002a26:	700b      	strb	r3, [r1, #0]
 8002a28:	4240      	negs	r0, r0
 8002a2a:	2101      	movs	r1, #1
 8002a2c:	4421      	add	r1, r4
 8002a2e:	f000 f977 	bl	8002d20 <__utoa>
 8002a32:	e7f1      	b.n	8002a18 <__itoa+0x10>
 8002a34:	2100      	movs	r1, #0
 8002a36:	e7f9      	b.n	8002a2c <__itoa+0x24>

08002a38 <memset>:
 8002a38:	4402      	add	r2, r0
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d100      	bne.n	8002a42 <memset+0xa>
 8002a40:	4770      	bx	lr
 8002a42:	f803 1b01 	strb.w	r1, [r3], #1
 8002a46:	e7f9      	b.n	8002a3c <memset+0x4>

08002a48 <iprintf>:
 8002a48:	b40f      	push	{r0, r1, r2, r3}
 8002a4a:	4b0a      	ldr	r3, [pc, #40]	; (8002a74 <iprintf+0x2c>)
 8002a4c:	b513      	push	{r0, r1, r4, lr}
 8002a4e:	681c      	ldr	r4, [r3, #0]
 8002a50:	b124      	cbz	r4, 8002a5c <iprintf+0x14>
 8002a52:	69a3      	ldr	r3, [r4, #24]
 8002a54:	b913      	cbnz	r3, 8002a5c <iprintf+0x14>
 8002a56:	4620      	mov	r0, r4
 8002a58:	f000 fad0 	bl	8002ffc <__sinit>
 8002a5c:	ab05      	add	r3, sp, #20
 8002a5e:	9a04      	ldr	r2, [sp, #16]
 8002a60:	68a1      	ldr	r1, [r4, #8]
 8002a62:	9301      	str	r3, [sp, #4]
 8002a64:	4620      	mov	r0, r4
 8002a66:	f000 fd07 	bl	8003478 <_vfiprintf_r>
 8002a6a:	b002      	add	sp, #8
 8002a6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a70:	b004      	add	sp, #16
 8002a72:	4770      	bx	lr
 8002a74:	2000000c 	.word	0x2000000c

08002a78 <setvbuf>:
 8002a78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002a7c:	461d      	mov	r5, r3
 8002a7e:	4b5d      	ldr	r3, [pc, #372]	; (8002bf4 <setvbuf+0x17c>)
 8002a80:	681f      	ldr	r7, [r3, #0]
 8002a82:	4604      	mov	r4, r0
 8002a84:	460e      	mov	r6, r1
 8002a86:	4690      	mov	r8, r2
 8002a88:	b127      	cbz	r7, 8002a94 <setvbuf+0x1c>
 8002a8a:	69bb      	ldr	r3, [r7, #24]
 8002a8c:	b913      	cbnz	r3, 8002a94 <setvbuf+0x1c>
 8002a8e:	4638      	mov	r0, r7
 8002a90:	f000 fab4 	bl	8002ffc <__sinit>
 8002a94:	4b58      	ldr	r3, [pc, #352]	; (8002bf8 <setvbuf+0x180>)
 8002a96:	429c      	cmp	r4, r3
 8002a98:	d167      	bne.n	8002b6a <setvbuf+0xf2>
 8002a9a:	687c      	ldr	r4, [r7, #4]
 8002a9c:	f1b8 0f02 	cmp.w	r8, #2
 8002aa0:	d006      	beq.n	8002ab0 <setvbuf+0x38>
 8002aa2:	f1b8 0f01 	cmp.w	r8, #1
 8002aa6:	f200 809f 	bhi.w	8002be8 <setvbuf+0x170>
 8002aaa:	2d00      	cmp	r5, #0
 8002aac:	f2c0 809c 	blt.w	8002be8 <setvbuf+0x170>
 8002ab0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002ab2:	07db      	lsls	r3, r3, #31
 8002ab4:	d405      	bmi.n	8002ac2 <setvbuf+0x4a>
 8002ab6:	89a3      	ldrh	r3, [r4, #12]
 8002ab8:	0598      	lsls	r0, r3, #22
 8002aba:	d402      	bmi.n	8002ac2 <setvbuf+0x4a>
 8002abc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002abe:	f000 fb98 	bl	80031f2 <__retarget_lock_acquire_recursive>
 8002ac2:	4621      	mov	r1, r4
 8002ac4:	4638      	mov	r0, r7
 8002ac6:	f000 f9f3 	bl	8002eb0 <_fflush_r>
 8002aca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002acc:	b141      	cbz	r1, 8002ae0 <setvbuf+0x68>
 8002ace:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002ad2:	4299      	cmp	r1, r3
 8002ad4:	d002      	beq.n	8002adc <setvbuf+0x64>
 8002ad6:	4638      	mov	r0, r7
 8002ad8:	f000 fbfa 	bl	80032d0 <_free_r>
 8002adc:	2300      	movs	r3, #0
 8002ade:	6363      	str	r3, [r4, #52]	; 0x34
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	61a3      	str	r3, [r4, #24]
 8002ae4:	6063      	str	r3, [r4, #4]
 8002ae6:	89a3      	ldrh	r3, [r4, #12]
 8002ae8:	0619      	lsls	r1, r3, #24
 8002aea:	d503      	bpl.n	8002af4 <setvbuf+0x7c>
 8002aec:	6921      	ldr	r1, [r4, #16]
 8002aee:	4638      	mov	r0, r7
 8002af0:	f000 fbee 	bl	80032d0 <_free_r>
 8002af4:	89a3      	ldrh	r3, [r4, #12]
 8002af6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8002afa:	f023 0303 	bic.w	r3, r3, #3
 8002afe:	f1b8 0f02 	cmp.w	r8, #2
 8002b02:	81a3      	strh	r3, [r4, #12]
 8002b04:	d06c      	beq.n	8002be0 <setvbuf+0x168>
 8002b06:	ab01      	add	r3, sp, #4
 8002b08:	466a      	mov	r2, sp
 8002b0a:	4621      	mov	r1, r4
 8002b0c:	4638      	mov	r0, r7
 8002b0e:	f000 fb72 	bl	80031f6 <__swhatbuf_r>
 8002b12:	89a3      	ldrh	r3, [r4, #12]
 8002b14:	4318      	orrs	r0, r3
 8002b16:	81a0      	strh	r0, [r4, #12]
 8002b18:	2d00      	cmp	r5, #0
 8002b1a:	d130      	bne.n	8002b7e <setvbuf+0x106>
 8002b1c:	9d00      	ldr	r5, [sp, #0]
 8002b1e:	4628      	mov	r0, r5
 8002b20:	f000 fbce 	bl	80032c0 <malloc>
 8002b24:	4606      	mov	r6, r0
 8002b26:	2800      	cmp	r0, #0
 8002b28:	d155      	bne.n	8002bd6 <setvbuf+0x15e>
 8002b2a:	f8dd 9000 	ldr.w	r9, [sp]
 8002b2e:	45a9      	cmp	r9, r5
 8002b30:	d14a      	bne.n	8002bc8 <setvbuf+0x150>
 8002b32:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8002b36:	2200      	movs	r2, #0
 8002b38:	60a2      	str	r2, [r4, #8]
 8002b3a:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8002b3e:	6022      	str	r2, [r4, #0]
 8002b40:	6122      	str	r2, [r4, #16]
 8002b42:	2201      	movs	r2, #1
 8002b44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002b48:	6162      	str	r2, [r4, #20]
 8002b4a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002b4c:	f043 0302 	orr.w	r3, r3, #2
 8002b50:	07d2      	lsls	r2, r2, #31
 8002b52:	81a3      	strh	r3, [r4, #12]
 8002b54:	d405      	bmi.n	8002b62 <setvbuf+0xea>
 8002b56:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002b5a:	d102      	bne.n	8002b62 <setvbuf+0xea>
 8002b5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002b5e:	f000 fb49 	bl	80031f4 <__retarget_lock_release_recursive>
 8002b62:	4628      	mov	r0, r5
 8002b64:	b003      	add	sp, #12
 8002b66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002b6a:	4b24      	ldr	r3, [pc, #144]	; (8002bfc <setvbuf+0x184>)
 8002b6c:	429c      	cmp	r4, r3
 8002b6e:	d101      	bne.n	8002b74 <setvbuf+0xfc>
 8002b70:	68bc      	ldr	r4, [r7, #8]
 8002b72:	e793      	b.n	8002a9c <setvbuf+0x24>
 8002b74:	4b22      	ldr	r3, [pc, #136]	; (8002c00 <setvbuf+0x188>)
 8002b76:	429c      	cmp	r4, r3
 8002b78:	bf08      	it	eq
 8002b7a:	68fc      	ldreq	r4, [r7, #12]
 8002b7c:	e78e      	b.n	8002a9c <setvbuf+0x24>
 8002b7e:	2e00      	cmp	r6, #0
 8002b80:	d0cd      	beq.n	8002b1e <setvbuf+0xa6>
 8002b82:	69bb      	ldr	r3, [r7, #24]
 8002b84:	b913      	cbnz	r3, 8002b8c <setvbuf+0x114>
 8002b86:	4638      	mov	r0, r7
 8002b88:	f000 fa38 	bl	8002ffc <__sinit>
 8002b8c:	f1b8 0f01 	cmp.w	r8, #1
 8002b90:	bf08      	it	eq
 8002b92:	89a3      	ldrheq	r3, [r4, #12]
 8002b94:	6026      	str	r6, [r4, #0]
 8002b96:	bf04      	itt	eq
 8002b98:	f043 0301 	orreq.w	r3, r3, #1
 8002b9c:	81a3      	strheq	r3, [r4, #12]
 8002b9e:	89a2      	ldrh	r2, [r4, #12]
 8002ba0:	f012 0308 	ands.w	r3, r2, #8
 8002ba4:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8002ba8:	d01c      	beq.n	8002be4 <setvbuf+0x16c>
 8002baa:	07d3      	lsls	r3, r2, #31
 8002bac:	bf41      	itttt	mi
 8002bae:	2300      	movmi	r3, #0
 8002bb0:	426d      	negmi	r5, r5
 8002bb2:	60a3      	strmi	r3, [r4, #8]
 8002bb4:	61a5      	strmi	r5, [r4, #24]
 8002bb6:	bf58      	it	pl
 8002bb8:	60a5      	strpl	r5, [r4, #8]
 8002bba:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8002bbc:	f015 0501 	ands.w	r5, r5, #1
 8002bc0:	d115      	bne.n	8002bee <setvbuf+0x176>
 8002bc2:	f412 7f00 	tst.w	r2, #512	; 0x200
 8002bc6:	e7c8      	b.n	8002b5a <setvbuf+0xe2>
 8002bc8:	4648      	mov	r0, r9
 8002bca:	f000 fb79 	bl	80032c0 <malloc>
 8002bce:	4606      	mov	r6, r0
 8002bd0:	2800      	cmp	r0, #0
 8002bd2:	d0ae      	beq.n	8002b32 <setvbuf+0xba>
 8002bd4:	464d      	mov	r5, r9
 8002bd6:	89a3      	ldrh	r3, [r4, #12]
 8002bd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bdc:	81a3      	strh	r3, [r4, #12]
 8002bde:	e7d0      	b.n	8002b82 <setvbuf+0x10a>
 8002be0:	2500      	movs	r5, #0
 8002be2:	e7a8      	b.n	8002b36 <setvbuf+0xbe>
 8002be4:	60a3      	str	r3, [r4, #8]
 8002be6:	e7e8      	b.n	8002bba <setvbuf+0x142>
 8002be8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8002bec:	e7b9      	b.n	8002b62 <setvbuf+0xea>
 8002bee:	2500      	movs	r5, #0
 8002bf0:	e7b7      	b.n	8002b62 <setvbuf+0xea>
 8002bf2:	bf00      	nop
 8002bf4:	2000000c 	.word	0x2000000c
 8002bf8:	080042a4 	.word	0x080042a4
 8002bfc:	080042c4 	.word	0x080042c4
 8002c00:	08004284 	.word	0x08004284

08002c04 <_strtol_l.isra.0>:
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c0a:	d001      	beq.n	8002c10 <_strtol_l.isra.0+0xc>
 8002c0c:	2b24      	cmp	r3, #36	; 0x24
 8002c0e:	d906      	bls.n	8002c1e <_strtol_l.isra.0+0x1a>
 8002c10:	f7ff febe 	bl	8002990 <__errno>
 8002c14:	2316      	movs	r3, #22
 8002c16:	6003      	str	r3, [r0, #0]
 8002c18:	2000      	movs	r0, #0
 8002c1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c1e:	4f3a      	ldr	r7, [pc, #232]	; (8002d08 <_strtol_l.isra.0+0x104>)
 8002c20:	468e      	mov	lr, r1
 8002c22:	4676      	mov	r6, lr
 8002c24:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8002c28:	5de5      	ldrb	r5, [r4, r7]
 8002c2a:	f015 0508 	ands.w	r5, r5, #8
 8002c2e:	d1f8      	bne.n	8002c22 <_strtol_l.isra.0+0x1e>
 8002c30:	2c2d      	cmp	r4, #45	; 0x2d
 8002c32:	d134      	bne.n	8002c9e <_strtol_l.isra.0+0x9a>
 8002c34:	f89e 4000 	ldrb.w	r4, [lr]
 8002c38:	f04f 0801 	mov.w	r8, #1
 8002c3c:	f106 0e02 	add.w	lr, r6, #2
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d05c      	beq.n	8002cfe <_strtol_l.isra.0+0xfa>
 8002c44:	2b10      	cmp	r3, #16
 8002c46:	d10c      	bne.n	8002c62 <_strtol_l.isra.0+0x5e>
 8002c48:	2c30      	cmp	r4, #48	; 0x30
 8002c4a:	d10a      	bne.n	8002c62 <_strtol_l.isra.0+0x5e>
 8002c4c:	f89e 4000 	ldrb.w	r4, [lr]
 8002c50:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8002c54:	2c58      	cmp	r4, #88	; 0x58
 8002c56:	d14d      	bne.n	8002cf4 <_strtol_l.isra.0+0xf0>
 8002c58:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8002c5c:	2310      	movs	r3, #16
 8002c5e:	f10e 0e02 	add.w	lr, lr, #2
 8002c62:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8002c66:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8002c6a:	2600      	movs	r6, #0
 8002c6c:	fbbc f9f3 	udiv	r9, ip, r3
 8002c70:	4635      	mov	r5, r6
 8002c72:	fb03 ca19 	mls	sl, r3, r9, ip
 8002c76:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8002c7a:	2f09      	cmp	r7, #9
 8002c7c:	d818      	bhi.n	8002cb0 <_strtol_l.isra.0+0xac>
 8002c7e:	463c      	mov	r4, r7
 8002c80:	42a3      	cmp	r3, r4
 8002c82:	dd24      	ble.n	8002cce <_strtol_l.isra.0+0xca>
 8002c84:	2e00      	cmp	r6, #0
 8002c86:	db1f      	blt.n	8002cc8 <_strtol_l.isra.0+0xc4>
 8002c88:	45a9      	cmp	r9, r5
 8002c8a:	d31d      	bcc.n	8002cc8 <_strtol_l.isra.0+0xc4>
 8002c8c:	d101      	bne.n	8002c92 <_strtol_l.isra.0+0x8e>
 8002c8e:	45a2      	cmp	sl, r4
 8002c90:	db1a      	blt.n	8002cc8 <_strtol_l.isra.0+0xc4>
 8002c92:	fb05 4503 	mla	r5, r5, r3, r4
 8002c96:	2601      	movs	r6, #1
 8002c98:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8002c9c:	e7eb      	b.n	8002c76 <_strtol_l.isra.0+0x72>
 8002c9e:	2c2b      	cmp	r4, #43	; 0x2b
 8002ca0:	bf08      	it	eq
 8002ca2:	f89e 4000 	ldrbeq.w	r4, [lr]
 8002ca6:	46a8      	mov	r8, r5
 8002ca8:	bf08      	it	eq
 8002caa:	f106 0e02 	addeq.w	lr, r6, #2
 8002cae:	e7c7      	b.n	8002c40 <_strtol_l.isra.0+0x3c>
 8002cb0:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8002cb4:	2f19      	cmp	r7, #25
 8002cb6:	d801      	bhi.n	8002cbc <_strtol_l.isra.0+0xb8>
 8002cb8:	3c37      	subs	r4, #55	; 0x37
 8002cba:	e7e1      	b.n	8002c80 <_strtol_l.isra.0+0x7c>
 8002cbc:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8002cc0:	2f19      	cmp	r7, #25
 8002cc2:	d804      	bhi.n	8002cce <_strtol_l.isra.0+0xca>
 8002cc4:	3c57      	subs	r4, #87	; 0x57
 8002cc6:	e7db      	b.n	8002c80 <_strtol_l.isra.0+0x7c>
 8002cc8:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8002ccc:	e7e4      	b.n	8002c98 <_strtol_l.isra.0+0x94>
 8002cce:	2e00      	cmp	r6, #0
 8002cd0:	da05      	bge.n	8002cde <_strtol_l.isra.0+0xda>
 8002cd2:	2322      	movs	r3, #34	; 0x22
 8002cd4:	6003      	str	r3, [r0, #0]
 8002cd6:	4665      	mov	r5, ip
 8002cd8:	b942      	cbnz	r2, 8002cec <_strtol_l.isra.0+0xe8>
 8002cda:	4628      	mov	r0, r5
 8002cdc:	e79d      	b.n	8002c1a <_strtol_l.isra.0+0x16>
 8002cde:	f1b8 0f00 	cmp.w	r8, #0
 8002ce2:	d000      	beq.n	8002ce6 <_strtol_l.isra.0+0xe2>
 8002ce4:	426d      	negs	r5, r5
 8002ce6:	2a00      	cmp	r2, #0
 8002ce8:	d0f7      	beq.n	8002cda <_strtol_l.isra.0+0xd6>
 8002cea:	b10e      	cbz	r6, 8002cf0 <_strtol_l.isra.0+0xec>
 8002cec:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 8002cf0:	6011      	str	r1, [r2, #0]
 8002cf2:	e7f2      	b.n	8002cda <_strtol_l.isra.0+0xd6>
 8002cf4:	2430      	movs	r4, #48	; 0x30
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d1b3      	bne.n	8002c62 <_strtol_l.isra.0+0x5e>
 8002cfa:	2308      	movs	r3, #8
 8002cfc:	e7b1      	b.n	8002c62 <_strtol_l.isra.0+0x5e>
 8002cfe:	2c30      	cmp	r4, #48	; 0x30
 8002d00:	d0a4      	beq.n	8002c4c <_strtol_l.isra.0+0x48>
 8002d02:	230a      	movs	r3, #10
 8002d04:	e7ad      	b.n	8002c62 <_strtol_l.isra.0+0x5e>
 8002d06:	bf00      	nop
 8002d08:	08004182 	.word	0x08004182

08002d0c <strtol>:
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	460a      	mov	r2, r1
 8002d10:	4601      	mov	r1, r0
 8002d12:	4802      	ldr	r0, [pc, #8]	; (8002d1c <strtol+0x10>)
 8002d14:	6800      	ldr	r0, [r0, #0]
 8002d16:	f7ff bf75 	b.w	8002c04 <_strtol_l.isra.0>
 8002d1a:	bf00      	nop
 8002d1c:	2000000c 	.word	0x2000000c

08002d20 <__utoa>:
 8002d20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d22:	4c1f      	ldr	r4, [pc, #124]	; (8002da0 <__utoa+0x80>)
 8002d24:	b08b      	sub	sp, #44	; 0x2c
 8002d26:	4605      	mov	r5, r0
 8002d28:	460b      	mov	r3, r1
 8002d2a:	466e      	mov	r6, sp
 8002d2c:	f104 0c20 	add.w	ip, r4, #32
 8002d30:	6820      	ldr	r0, [r4, #0]
 8002d32:	6861      	ldr	r1, [r4, #4]
 8002d34:	4637      	mov	r7, r6
 8002d36:	c703      	stmia	r7!, {r0, r1}
 8002d38:	3408      	adds	r4, #8
 8002d3a:	4564      	cmp	r4, ip
 8002d3c:	463e      	mov	r6, r7
 8002d3e:	d1f7      	bne.n	8002d30 <__utoa+0x10>
 8002d40:	7921      	ldrb	r1, [r4, #4]
 8002d42:	7139      	strb	r1, [r7, #4]
 8002d44:	1e91      	subs	r1, r2, #2
 8002d46:	6820      	ldr	r0, [r4, #0]
 8002d48:	6038      	str	r0, [r7, #0]
 8002d4a:	2922      	cmp	r1, #34	; 0x22
 8002d4c:	f04f 0100 	mov.w	r1, #0
 8002d50:	d904      	bls.n	8002d5c <__utoa+0x3c>
 8002d52:	7019      	strb	r1, [r3, #0]
 8002d54:	460b      	mov	r3, r1
 8002d56:	4618      	mov	r0, r3
 8002d58:	b00b      	add	sp, #44	; 0x2c
 8002d5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d5c:	1e58      	subs	r0, r3, #1
 8002d5e:	4684      	mov	ip, r0
 8002d60:	fbb5 f7f2 	udiv	r7, r5, r2
 8002d64:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8002d68:	fb02 5617 	mls	r6, r2, r7, r5
 8002d6c:	4476      	add	r6, lr
 8002d6e:	460c      	mov	r4, r1
 8002d70:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8002d74:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8002d78:	462e      	mov	r6, r5
 8002d7a:	42b2      	cmp	r2, r6
 8002d7c:	f101 0101 	add.w	r1, r1, #1
 8002d80:	463d      	mov	r5, r7
 8002d82:	d9ed      	bls.n	8002d60 <__utoa+0x40>
 8002d84:	2200      	movs	r2, #0
 8002d86:	545a      	strb	r2, [r3, r1]
 8002d88:	1919      	adds	r1, r3, r4
 8002d8a:	1aa5      	subs	r5, r4, r2
 8002d8c:	42aa      	cmp	r2, r5
 8002d8e:	dae2      	bge.n	8002d56 <__utoa+0x36>
 8002d90:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8002d94:	780e      	ldrb	r6, [r1, #0]
 8002d96:	7006      	strb	r6, [r0, #0]
 8002d98:	3201      	adds	r2, #1
 8002d9a:	f801 5901 	strb.w	r5, [r1], #-1
 8002d9e:	e7f4      	b.n	8002d8a <__utoa+0x6a>
 8002da0:	0800415c 	.word	0x0800415c

08002da4 <__sflush_r>:
 8002da4:	898a      	ldrh	r2, [r1, #12]
 8002da6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002daa:	4605      	mov	r5, r0
 8002dac:	0710      	lsls	r0, r2, #28
 8002dae:	460c      	mov	r4, r1
 8002db0:	d458      	bmi.n	8002e64 <__sflush_r+0xc0>
 8002db2:	684b      	ldr	r3, [r1, #4]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	dc05      	bgt.n	8002dc4 <__sflush_r+0x20>
 8002db8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	dc02      	bgt.n	8002dc4 <__sflush_r+0x20>
 8002dbe:	2000      	movs	r0, #0
 8002dc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002dc4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002dc6:	2e00      	cmp	r6, #0
 8002dc8:	d0f9      	beq.n	8002dbe <__sflush_r+0x1a>
 8002dca:	2300      	movs	r3, #0
 8002dcc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002dd0:	682f      	ldr	r7, [r5, #0]
 8002dd2:	602b      	str	r3, [r5, #0]
 8002dd4:	d032      	beq.n	8002e3c <__sflush_r+0x98>
 8002dd6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002dd8:	89a3      	ldrh	r3, [r4, #12]
 8002dda:	075a      	lsls	r2, r3, #29
 8002ddc:	d505      	bpl.n	8002dea <__sflush_r+0x46>
 8002dde:	6863      	ldr	r3, [r4, #4]
 8002de0:	1ac0      	subs	r0, r0, r3
 8002de2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002de4:	b10b      	cbz	r3, 8002dea <__sflush_r+0x46>
 8002de6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002de8:	1ac0      	subs	r0, r0, r3
 8002dea:	2300      	movs	r3, #0
 8002dec:	4602      	mov	r2, r0
 8002dee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002df0:	6a21      	ldr	r1, [r4, #32]
 8002df2:	4628      	mov	r0, r5
 8002df4:	47b0      	blx	r6
 8002df6:	1c43      	adds	r3, r0, #1
 8002df8:	89a3      	ldrh	r3, [r4, #12]
 8002dfa:	d106      	bne.n	8002e0a <__sflush_r+0x66>
 8002dfc:	6829      	ldr	r1, [r5, #0]
 8002dfe:	291d      	cmp	r1, #29
 8002e00:	d82c      	bhi.n	8002e5c <__sflush_r+0xb8>
 8002e02:	4a2a      	ldr	r2, [pc, #168]	; (8002eac <__sflush_r+0x108>)
 8002e04:	40ca      	lsrs	r2, r1
 8002e06:	07d6      	lsls	r6, r2, #31
 8002e08:	d528      	bpl.n	8002e5c <__sflush_r+0xb8>
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	6062      	str	r2, [r4, #4]
 8002e0e:	04d9      	lsls	r1, r3, #19
 8002e10:	6922      	ldr	r2, [r4, #16]
 8002e12:	6022      	str	r2, [r4, #0]
 8002e14:	d504      	bpl.n	8002e20 <__sflush_r+0x7c>
 8002e16:	1c42      	adds	r2, r0, #1
 8002e18:	d101      	bne.n	8002e1e <__sflush_r+0x7a>
 8002e1a:	682b      	ldr	r3, [r5, #0]
 8002e1c:	b903      	cbnz	r3, 8002e20 <__sflush_r+0x7c>
 8002e1e:	6560      	str	r0, [r4, #84]	; 0x54
 8002e20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002e22:	602f      	str	r7, [r5, #0]
 8002e24:	2900      	cmp	r1, #0
 8002e26:	d0ca      	beq.n	8002dbe <__sflush_r+0x1a>
 8002e28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002e2c:	4299      	cmp	r1, r3
 8002e2e:	d002      	beq.n	8002e36 <__sflush_r+0x92>
 8002e30:	4628      	mov	r0, r5
 8002e32:	f000 fa4d 	bl	80032d0 <_free_r>
 8002e36:	2000      	movs	r0, #0
 8002e38:	6360      	str	r0, [r4, #52]	; 0x34
 8002e3a:	e7c1      	b.n	8002dc0 <__sflush_r+0x1c>
 8002e3c:	6a21      	ldr	r1, [r4, #32]
 8002e3e:	2301      	movs	r3, #1
 8002e40:	4628      	mov	r0, r5
 8002e42:	47b0      	blx	r6
 8002e44:	1c41      	adds	r1, r0, #1
 8002e46:	d1c7      	bne.n	8002dd8 <__sflush_r+0x34>
 8002e48:	682b      	ldr	r3, [r5, #0]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d0c4      	beq.n	8002dd8 <__sflush_r+0x34>
 8002e4e:	2b1d      	cmp	r3, #29
 8002e50:	d001      	beq.n	8002e56 <__sflush_r+0xb2>
 8002e52:	2b16      	cmp	r3, #22
 8002e54:	d101      	bne.n	8002e5a <__sflush_r+0xb6>
 8002e56:	602f      	str	r7, [r5, #0]
 8002e58:	e7b1      	b.n	8002dbe <__sflush_r+0x1a>
 8002e5a:	89a3      	ldrh	r3, [r4, #12]
 8002e5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e60:	81a3      	strh	r3, [r4, #12]
 8002e62:	e7ad      	b.n	8002dc0 <__sflush_r+0x1c>
 8002e64:	690f      	ldr	r7, [r1, #16]
 8002e66:	2f00      	cmp	r7, #0
 8002e68:	d0a9      	beq.n	8002dbe <__sflush_r+0x1a>
 8002e6a:	0793      	lsls	r3, r2, #30
 8002e6c:	680e      	ldr	r6, [r1, #0]
 8002e6e:	bf08      	it	eq
 8002e70:	694b      	ldreq	r3, [r1, #20]
 8002e72:	600f      	str	r7, [r1, #0]
 8002e74:	bf18      	it	ne
 8002e76:	2300      	movne	r3, #0
 8002e78:	eba6 0807 	sub.w	r8, r6, r7
 8002e7c:	608b      	str	r3, [r1, #8]
 8002e7e:	f1b8 0f00 	cmp.w	r8, #0
 8002e82:	dd9c      	ble.n	8002dbe <__sflush_r+0x1a>
 8002e84:	6a21      	ldr	r1, [r4, #32]
 8002e86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002e88:	4643      	mov	r3, r8
 8002e8a:	463a      	mov	r2, r7
 8002e8c:	4628      	mov	r0, r5
 8002e8e:	47b0      	blx	r6
 8002e90:	2800      	cmp	r0, #0
 8002e92:	dc06      	bgt.n	8002ea2 <__sflush_r+0xfe>
 8002e94:	89a3      	ldrh	r3, [r4, #12]
 8002e96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e9a:	81a3      	strh	r3, [r4, #12]
 8002e9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ea0:	e78e      	b.n	8002dc0 <__sflush_r+0x1c>
 8002ea2:	4407      	add	r7, r0
 8002ea4:	eba8 0800 	sub.w	r8, r8, r0
 8002ea8:	e7e9      	b.n	8002e7e <__sflush_r+0xda>
 8002eaa:	bf00      	nop
 8002eac:	20400001 	.word	0x20400001

08002eb0 <_fflush_r>:
 8002eb0:	b538      	push	{r3, r4, r5, lr}
 8002eb2:	690b      	ldr	r3, [r1, #16]
 8002eb4:	4605      	mov	r5, r0
 8002eb6:	460c      	mov	r4, r1
 8002eb8:	b913      	cbnz	r3, 8002ec0 <_fflush_r+0x10>
 8002eba:	2500      	movs	r5, #0
 8002ebc:	4628      	mov	r0, r5
 8002ebe:	bd38      	pop	{r3, r4, r5, pc}
 8002ec0:	b118      	cbz	r0, 8002eca <_fflush_r+0x1a>
 8002ec2:	6983      	ldr	r3, [r0, #24]
 8002ec4:	b90b      	cbnz	r3, 8002eca <_fflush_r+0x1a>
 8002ec6:	f000 f899 	bl	8002ffc <__sinit>
 8002eca:	4b14      	ldr	r3, [pc, #80]	; (8002f1c <_fflush_r+0x6c>)
 8002ecc:	429c      	cmp	r4, r3
 8002ece:	d11b      	bne.n	8002f08 <_fflush_r+0x58>
 8002ed0:	686c      	ldr	r4, [r5, #4]
 8002ed2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d0ef      	beq.n	8002eba <_fflush_r+0xa>
 8002eda:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002edc:	07d0      	lsls	r0, r2, #31
 8002ede:	d404      	bmi.n	8002eea <_fflush_r+0x3a>
 8002ee0:	0599      	lsls	r1, r3, #22
 8002ee2:	d402      	bmi.n	8002eea <_fflush_r+0x3a>
 8002ee4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002ee6:	f000 f984 	bl	80031f2 <__retarget_lock_acquire_recursive>
 8002eea:	4628      	mov	r0, r5
 8002eec:	4621      	mov	r1, r4
 8002eee:	f7ff ff59 	bl	8002da4 <__sflush_r>
 8002ef2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002ef4:	07da      	lsls	r2, r3, #31
 8002ef6:	4605      	mov	r5, r0
 8002ef8:	d4e0      	bmi.n	8002ebc <_fflush_r+0xc>
 8002efa:	89a3      	ldrh	r3, [r4, #12]
 8002efc:	059b      	lsls	r3, r3, #22
 8002efe:	d4dd      	bmi.n	8002ebc <_fflush_r+0xc>
 8002f00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002f02:	f000 f977 	bl	80031f4 <__retarget_lock_release_recursive>
 8002f06:	e7d9      	b.n	8002ebc <_fflush_r+0xc>
 8002f08:	4b05      	ldr	r3, [pc, #20]	; (8002f20 <_fflush_r+0x70>)
 8002f0a:	429c      	cmp	r4, r3
 8002f0c:	d101      	bne.n	8002f12 <_fflush_r+0x62>
 8002f0e:	68ac      	ldr	r4, [r5, #8]
 8002f10:	e7df      	b.n	8002ed2 <_fflush_r+0x22>
 8002f12:	4b04      	ldr	r3, [pc, #16]	; (8002f24 <_fflush_r+0x74>)
 8002f14:	429c      	cmp	r4, r3
 8002f16:	bf08      	it	eq
 8002f18:	68ec      	ldreq	r4, [r5, #12]
 8002f1a:	e7da      	b.n	8002ed2 <_fflush_r+0x22>
 8002f1c:	080042a4 	.word	0x080042a4
 8002f20:	080042c4 	.word	0x080042c4
 8002f24:	08004284 	.word	0x08004284

08002f28 <fflush>:
 8002f28:	4601      	mov	r1, r0
 8002f2a:	b920      	cbnz	r0, 8002f36 <fflush+0xe>
 8002f2c:	4b04      	ldr	r3, [pc, #16]	; (8002f40 <fflush+0x18>)
 8002f2e:	4905      	ldr	r1, [pc, #20]	; (8002f44 <fflush+0x1c>)
 8002f30:	6818      	ldr	r0, [r3, #0]
 8002f32:	f000 b8fe 	b.w	8003132 <_fwalk_reent>
 8002f36:	4b04      	ldr	r3, [pc, #16]	; (8002f48 <fflush+0x20>)
 8002f38:	6818      	ldr	r0, [r3, #0]
 8002f3a:	f7ff bfb9 	b.w	8002eb0 <_fflush_r>
 8002f3e:	bf00      	nop
 8002f40:	08004158 	.word	0x08004158
 8002f44:	08002eb1 	.word	0x08002eb1
 8002f48:	2000000c 	.word	0x2000000c

08002f4c <std>:
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	b510      	push	{r4, lr}
 8002f50:	4604      	mov	r4, r0
 8002f52:	e9c0 3300 	strd	r3, r3, [r0]
 8002f56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002f5a:	6083      	str	r3, [r0, #8]
 8002f5c:	8181      	strh	r1, [r0, #12]
 8002f5e:	6643      	str	r3, [r0, #100]	; 0x64
 8002f60:	81c2      	strh	r2, [r0, #14]
 8002f62:	6183      	str	r3, [r0, #24]
 8002f64:	4619      	mov	r1, r3
 8002f66:	2208      	movs	r2, #8
 8002f68:	305c      	adds	r0, #92	; 0x5c
 8002f6a:	f7ff fd65 	bl	8002a38 <memset>
 8002f6e:	4b05      	ldr	r3, [pc, #20]	; (8002f84 <std+0x38>)
 8002f70:	6263      	str	r3, [r4, #36]	; 0x24
 8002f72:	4b05      	ldr	r3, [pc, #20]	; (8002f88 <std+0x3c>)
 8002f74:	62a3      	str	r3, [r4, #40]	; 0x28
 8002f76:	4b05      	ldr	r3, [pc, #20]	; (8002f8c <std+0x40>)
 8002f78:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002f7a:	4b05      	ldr	r3, [pc, #20]	; (8002f90 <std+0x44>)
 8002f7c:	6224      	str	r4, [r4, #32]
 8002f7e:	6323      	str	r3, [r4, #48]	; 0x30
 8002f80:	bd10      	pop	{r4, pc}
 8002f82:	bf00      	nop
 8002f84:	08003a79 	.word	0x08003a79
 8002f88:	08003a9b 	.word	0x08003a9b
 8002f8c:	08003ad3 	.word	0x08003ad3
 8002f90:	08003af7 	.word	0x08003af7

08002f94 <_cleanup_r>:
 8002f94:	4901      	ldr	r1, [pc, #4]	; (8002f9c <_cleanup_r+0x8>)
 8002f96:	f000 b8cc 	b.w	8003132 <_fwalk_reent>
 8002f9a:	bf00      	nop
 8002f9c:	08002eb1 	.word	0x08002eb1

08002fa0 <__sfmoreglue>:
 8002fa0:	b570      	push	{r4, r5, r6, lr}
 8002fa2:	1e4a      	subs	r2, r1, #1
 8002fa4:	2568      	movs	r5, #104	; 0x68
 8002fa6:	4355      	muls	r5, r2
 8002fa8:	460e      	mov	r6, r1
 8002faa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002fae:	f000 f9df 	bl	8003370 <_malloc_r>
 8002fb2:	4604      	mov	r4, r0
 8002fb4:	b140      	cbz	r0, 8002fc8 <__sfmoreglue+0x28>
 8002fb6:	2100      	movs	r1, #0
 8002fb8:	e9c0 1600 	strd	r1, r6, [r0]
 8002fbc:	300c      	adds	r0, #12
 8002fbe:	60a0      	str	r0, [r4, #8]
 8002fc0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002fc4:	f7ff fd38 	bl	8002a38 <memset>
 8002fc8:	4620      	mov	r0, r4
 8002fca:	bd70      	pop	{r4, r5, r6, pc}

08002fcc <__sfp_lock_acquire>:
 8002fcc:	4801      	ldr	r0, [pc, #4]	; (8002fd4 <__sfp_lock_acquire+0x8>)
 8002fce:	f000 b910 	b.w	80031f2 <__retarget_lock_acquire_recursive>
 8002fd2:	bf00      	nop
 8002fd4:	200001ec 	.word	0x200001ec

08002fd8 <__sfp_lock_release>:
 8002fd8:	4801      	ldr	r0, [pc, #4]	; (8002fe0 <__sfp_lock_release+0x8>)
 8002fda:	f000 b90b 	b.w	80031f4 <__retarget_lock_release_recursive>
 8002fde:	bf00      	nop
 8002fe0:	200001ec 	.word	0x200001ec

08002fe4 <__sinit_lock_acquire>:
 8002fe4:	4801      	ldr	r0, [pc, #4]	; (8002fec <__sinit_lock_acquire+0x8>)
 8002fe6:	f000 b904 	b.w	80031f2 <__retarget_lock_acquire_recursive>
 8002fea:	bf00      	nop
 8002fec:	200001e7 	.word	0x200001e7

08002ff0 <__sinit_lock_release>:
 8002ff0:	4801      	ldr	r0, [pc, #4]	; (8002ff8 <__sinit_lock_release+0x8>)
 8002ff2:	f000 b8ff 	b.w	80031f4 <__retarget_lock_release_recursive>
 8002ff6:	bf00      	nop
 8002ff8:	200001e7 	.word	0x200001e7

08002ffc <__sinit>:
 8002ffc:	b510      	push	{r4, lr}
 8002ffe:	4604      	mov	r4, r0
 8003000:	f7ff fff0 	bl	8002fe4 <__sinit_lock_acquire>
 8003004:	69a3      	ldr	r3, [r4, #24]
 8003006:	b11b      	cbz	r3, 8003010 <__sinit+0x14>
 8003008:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800300c:	f7ff bff0 	b.w	8002ff0 <__sinit_lock_release>
 8003010:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003014:	6523      	str	r3, [r4, #80]	; 0x50
 8003016:	4b13      	ldr	r3, [pc, #76]	; (8003064 <__sinit+0x68>)
 8003018:	4a13      	ldr	r2, [pc, #76]	; (8003068 <__sinit+0x6c>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	62a2      	str	r2, [r4, #40]	; 0x28
 800301e:	42a3      	cmp	r3, r4
 8003020:	bf04      	itt	eq
 8003022:	2301      	moveq	r3, #1
 8003024:	61a3      	streq	r3, [r4, #24]
 8003026:	4620      	mov	r0, r4
 8003028:	f000 f820 	bl	800306c <__sfp>
 800302c:	6060      	str	r0, [r4, #4]
 800302e:	4620      	mov	r0, r4
 8003030:	f000 f81c 	bl	800306c <__sfp>
 8003034:	60a0      	str	r0, [r4, #8]
 8003036:	4620      	mov	r0, r4
 8003038:	f000 f818 	bl	800306c <__sfp>
 800303c:	2200      	movs	r2, #0
 800303e:	60e0      	str	r0, [r4, #12]
 8003040:	2104      	movs	r1, #4
 8003042:	6860      	ldr	r0, [r4, #4]
 8003044:	f7ff ff82 	bl	8002f4c <std>
 8003048:	68a0      	ldr	r0, [r4, #8]
 800304a:	2201      	movs	r2, #1
 800304c:	2109      	movs	r1, #9
 800304e:	f7ff ff7d 	bl	8002f4c <std>
 8003052:	68e0      	ldr	r0, [r4, #12]
 8003054:	2202      	movs	r2, #2
 8003056:	2112      	movs	r1, #18
 8003058:	f7ff ff78 	bl	8002f4c <std>
 800305c:	2301      	movs	r3, #1
 800305e:	61a3      	str	r3, [r4, #24]
 8003060:	e7d2      	b.n	8003008 <__sinit+0xc>
 8003062:	bf00      	nop
 8003064:	08004158 	.word	0x08004158
 8003068:	08002f95 	.word	0x08002f95

0800306c <__sfp>:
 800306c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800306e:	4607      	mov	r7, r0
 8003070:	f7ff ffac 	bl	8002fcc <__sfp_lock_acquire>
 8003074:	4b1e      	ldr	r3, [pc, #120]	; (80030f0 <__sfp+0x84>)
 8003076:	681e      	ldr	r6, [r3, #0]
 8003078:	69b3      	ldr	r3, [r6, #24]
 800307a:	b913      	cbnz	r3, 8003082 <__sfp+0x16>
 800307c:	4630      	mov	r0, r6
 800307e:	f7ff ffbd 	bl	8002ffc <__sinit>
 8003082:	3648      	adds	r6, #72	; 0x48
 8003084:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003088:	3b01      	subs	r3, #1
 800308a:	d503      	bpl.n	8003094 <__sfp+0x28>
 800308c:	6833      	ldr	r3, [r6, #0]
 800308e:	b30b      	cbz	r3, 80030d4 <__sfp+0x68>
 8003090:	6836      	ldr	r6, [r6, #0]
 8003092:	e7f7      	b.n	8003084 <__sfp+0x18>
 8003094:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003098:	b9d5      	cbnz	r5, 80030d0 <__sfp+0x64>
 800309a:	4b16      	ldr	r3, [pc, #88]	; (80030f4 <__sfp+0x88>)
 800309c:	60e3      	str	r3, [r4, #12]
 800309e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80030a2:	6665      	str	r5, [r4, #100]	; 0x64
 80030a4:	f000 f8a4 	bl	80031f0 <__retarget_lock_init_recursive>
 80030a8:	f7ff ff96 	bl	8002fd8 <__sfp_lock_release>
 80030ac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80030b0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80030b4:	6025      	str	r5, [r4, #0]
 80030b6:	61a5      	str	r5, [r4, #24]
 80030b8:	2208      	movs	r2, #8
 80030ba:	4629      	mov	r1, r5
 80030bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80030c0:	f7ff fcba 	bl	8002a38 <memset>
 80030c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80030c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80030cc:	4620      	mov	r0, r4
 80030ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030d0:	3468      	adds	r4, #104	; 0x68
 80030d2:	e7d9      	b.n	8003088 <__sfp+0x1c>
 80030d4:	2104      	movs	r1, #4
 80030d6:	4638      	mov	r0, r7
 80030d8:	f7ff ff62 	bl	8002fa0 <__sfmoreglue>
 80030dc:	4604      	mov	r4, r0
 80030de:	6030      	str	r0, [r6, #0]
 80030e0:	2800      	cmp	r0, #0
 80030e2:	d1d5      	bne.n	8003090 <__sfp+0x24>
 80030e4:	f7ff ff78 	bl	8002fd8 <__sfp_lock_release>
 80030e8:	230c      	movs	r3, #12
 80030ea:	603b      	str	r3, [r7, #0]
 80030ec:	e7ee      	b.n	80030cc <__sfp+0x60>
 80030ee:	bf00      	nop
 80030f0:	08004158 	.word	0x08004158
 80030f4:	ffff0001 	.word	0xffff0001

080030f8 <_fwalk>:
 80030f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80030fc:	460f      	mov	r7, r1
 80030fe:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003102:	2600      	movs	r6, #0
 8003104:	e9d4 8501 	ldrd	r8, r5, [r4, #4]
 8003108:	f1b8 0801 	subs.w	r8, r8, #1
 800310c:	d505      	bpl.n	800311a <_fwalk+0x22>
 800310e:	6824      	ldr	r4, [r4, #0]
 8003110:	2c00      	cmp	r4, #0
 8003112:	d1f7      	bne.n	8003104 <_fwalk+0xc>
 8003114:	4630      	mov	r0, r6
 8003116:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800311a:	89ab      	ldrh	r3, [r5, #12]
 800311c:	2b01      	cmp	r3, #1
 800311e:	d906      	bls.n	800312e <_fwalk+0x36>
 8003120:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003124:	3301      	adds	r3, #1
 8003126:	d002      	beq.n	800312e <_fwalk+0x36>
 8003128:	4628      	mov	r0, r5
 800312a:	47b8      	blx	r7
 800312c:	4306      	orrs	r6, r0
 800312e:	3568      	adds	r5, #104	; 0x68
 8003130:	e7ea      	b.n	8003108 <_fwalk+0x10>

08003132 <_fwalk_reent>:
 8003132:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003136:	4606      	mov	r6, r0
 8003138:	4688      	mov	r8, r1
 800313a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800313e:	2700      	movs	r7, #0
 8003140:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003144:	f1b9 0901 	subs.w	r9, r9, #1
 8003148:	d505      	bpl.n	8003156 <_fwalk_reent+0x24>
 800314a:	6824      	ldr	r4, [r4, #0]
 800314c:	2c00      	cmp	r4, #0
 800314e:	d1f7      	bne.n	8003140 <_fwalk_reent+0xe>
 8003150:	4638      	mov	r0, r7
 8003152:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003156:	89ab      	ldrh	r3, [r5, #12]
 8003158:	2b01      	cmp	r3, #1
 800315a:	d907      	bls.n	800316c <_fwalk_reent+0x3a>
 800315c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003160:	3301      	adds	r3, #1
 8003162:	d003      	beq.n	800316c <_fwalk_reent+0x3a>
 8003164:	4629      	mov	r1, r5
 8003166:	4630      	mov	r0, r6
 8003168:	47c0      	blx	r8
 800316a:	4307      	orrs	r7, r0
 800316c:	3568      	adds	r5, #104	; 0x68
 800316e:	e7e9      	b.n	8003144 <_fwalk_reent+0x12>

08003170 <_getc_r>:
 8003170:	b538      	push	{r3, r4, r5, lr}
 8003172:	460c      	mov	r4, r1
 8003174:	4605      	mov	r5, r0
 8003176:	b118      	cbz	r0, 8003180 <_getc_r+0x10>
 8003178:	6983      	ldr	r3, [r0, #24]
 800317a:	b90b      	cbnz	r3, 8003180 <_getc_r+0x10>
 800317c:	f7ff ff3e 	bl	8002ffc <__sinit>
 8003180:	4b18      	ldr	r3, [pc, #96]	; (80031e4 <_getc_r+0x74>)
 8003182:	429c      	cmp	r4, r3
 8003184:	d11e      	bne.n	80031c4 <_getc_r+0x54>
 8003186:	686c      	ldr	r4, [r5, #4]
 8003188:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800318a:	07d8      	lsls	r0, r3, #31
 800318c:	d405      	bmi.n	800319a <_getc_r+0x2a>
 800318e:	89a3      	ldrh	r3, [r4, #12]
 8003190:	0599      	lsls	r1, r3, #22
 8003192:	d402      	bmi.n	800319a <_getc_r+0x2a>
 8003194:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003196:	f000 f82c 	bl	80031f2 <__retarget_lock_acquire_recursive>
 800319a:	6863      	ldr	r3, [r4, #4]
 800319c:	3b01      	subs	r3, #1
 800319e:	2b00      	cmp	r3, #0
 80031a0:	6063      	str	r3, [r4, #4]
 80031a2:	da19      	bge.n	80031d8 <_getc_r+0x68>
 80031a4:	4628      	mov	r0, r5
 80031a6:	4621      	mov	r1, r4
 80031a8:	f000 fc2a 	bl	8003a00 <__srget_r>
 80031ac:	4605      	mov	r5, r0
 80031ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80031b0:	07da      	lsls	r2, r3, #31
 80031b2:	d405      	bmi.n	80031c0 <_getc_r+0x50>
 80031b4:	89a3      	ldrh	r3, [r4, #12]
 80031b6:	059b      	lsls	r3, r3, #22
 80031b8:	d402      	bmi.n	80031c0 <_getc_r+0x50>
 80031ba:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80031bc:	f000 f81a 	bl	80031f4 <__retarget_lock_release_recursive>
 80031c0:	4628      	mov	r0, r5
 80031c2:	bd38      	pop	{r3, r4, r5, pc}
 80031c4:	4b08      	ldr	r3, [pc, #32]	; (80031e8 <_getc_r+0x78>)
 80031c6:	429c      	cmp	r4, r3
 80031c8:	d101      	bne.n	80031ce <_getc_r+0x5e>
 80031ca:	68ac      	ldr	r4, [r5, #8]
 80031cc:	e7dc      	b.n	8003188 <_getc_r+0x18>
 80031ce:	4b07      	ldr	r3, [pc, #28]	; (80031ec <_getc_r+0x7c>)
 80031d0:	429c      	cmp	r4, r3
 80031d2:	bf08      	it	eq
 80031d4:	68ec      	ldreq	r4, [r5, #12]
 80031d6:	e7d7      	b.n	8003188 <_getc_r+0x18>
 80031d8:	6823      	ldr	r3, [r4, #0]
 80031da:	1c5a      	adds	r2, r3, #1
 80031dc:	6022      	str	r2, [r4, #0]
 80031de:	781d      	ldrb	r5, [r3, #0]
 80031e0:	e7e5      	b.n	80031ae <_getc_r+0x3e>
 80031e2:	bf00      	nop
 80031e4:	080042a4 	.word	0x080042a4
 80031e8:	080042c4 	.word	0x080042c4
 80031ec:	08004284 	.word	0x08004284

080031f0 <__retarget_lock_init_recursive>:
 80031f0:	4770      	bx	lr

080031f2 <__retarget_lock_acquire_recursive>:
 80031f2:	4770      	bx	lr

080031f4 <__retarget_lock_release_recursive>:
 80031f4:	4770      	bx	lr

080031f6 <__swhatbuf_r>:
 80031f6:	b570      	push	{r4, r5, r6, lr}
 80031f8:	460e      	mov	r6, r1
 80031fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031fe:	2900      	cmp	r1, #0
 8003200:	b096      	sub	sp, #88	; 0x58
 8003202:	4614      	mov	r4, r2
 8003204:	461d      	mov	r5, r3
 8003206:	da07      	bge.n	8003218 <__swhatbuf_r+0x22>
 8003208:	2300      	movs	r3, #0
 800320a:	602b      	str	r3, [r5, #0]
 800320c:	89b3      	ldrh	r3, [r6, #12]
 800320e:	061a      	lsls	r2, r3, #24
 8003210:	d410      	bmi.n	8003234 <__swhatbuf_r+0x3e>
 8003212:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003216:	e00e      	b.n	8003236 <__swhatbuf_r+0x40>
 8003218:	466a      	mov	r2, sp
 800321a:	f000 fd53 	bl	8003cc4 <_fstat_r>
 800321e:	2800      	cmp	r0, #0
 8003220:	dbf2      	blt.n	8003208 <__swhatbuf_r+0x12>
 8003222:	9a01      	ldr	r2, [sp, #4]
 8003224:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003228:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800322c:	425a      	negs	r2, r3
 800322e:	415a      	adcs	r2, r3
 8003230:	602a      	str	r2, [r5, #0]
 8003232:	e7ee      	b.n	8003212 <__swhatbuf_r+0x1c>
 8003234:	2340      	movs	r3, #64	; 0x40
 8003236:	2000      	movs	r0, #0
 8003238:	6023      	str	r3, [r4, #0]
 800323a:	b016      	add	sp, #88	; 0x58
 800323c:	bd70      	pop	{r4, r5, r6, pc}
	...

08003240 <__smakebuf_r>:
 8003240:	898b      	ldrh	r3, [r1, #12]
 8003242:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003244:	079d      	lsls	r5, r3, #30
 8003246:	4606      	mov	r6, r0
 8003248:	460c      	mov	r4, r1
 800324a:	d507      	bpl.n	800325c <__smakebuf_r+0x1c>
 800324c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003250:	6023      	str	r3, [r4, #0]
 8003252:	6123      	str	r3, [r4, #16]
 8003254:	2301      	movs	r3, #1
 8003256:	6163      	str	r3, [r4, #20]
 8003258:	b002      	add	sp, #8
 800325a:	bd70      	pop	{r4, r5, r6, pc}
 800325c:	ab01      	add	r3, sp, #4
 800325e:	466a      	mov	r2, sp
 8003260:	f7ff ffc9 	bl	80031f6 <__swhatbuf_r>
 8003264:	9900      	ldr	r1, [sp, #0]
 8003266:	4605      	mov	r5, r0
 8003268:	4630      	mov	r0, r6
 800326a:	f000 f881 	bl	8003370 <_malloc_r>
 800326e:	b948      	cbnz	r0, 8003284 <__smakebuf_r+0x44>
 8003270:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003274:	059a      	lsls	r2, r3, #22
 8003276:	d4ef      	bmi.n	8003258 <__smakebuf_r+0x18>
 8003278:	f023 0303 	bic.w	r3, r3, #3
 800327c:	f043 0302 	orr.w	r3, r3, #2
 8003280:	81a3      	strh	r3, [r4, #12]
 8003282:	e7e3      	b.n	800324c <__smakebuf_r+0xc>
 8003284:	4b0d      	ldr	r3, [pc, #52]	; (80032bc <__smakebuf_r+0x7c>)
 8003286:	62b3      	str	r3, [r6, #40]	; 0x28
 8003288:	89a3      	ldrh	r3, [r4, #12]
 800328a:	6020      	str	r0, [r4, #0]
 800328c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003290:	81a3      	strh	r3, [r4, #12]
 8003292:	9b00      	ldr	r3, [sp, #0]
 8003294:	6163      	str	r3, [r4, #20]
 8003296:	9b01      	ldr	r3, [sp, #4]
 8003298:	6120      	str	r0, [r4, #16]
 800329a:	b15b      	cbz	r3, 80032b4 <__smakebuf_r+0x74>
 800329c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80032a0:	4630      	mov	r0, r6
 80032a2:	f000 fd21 	bl	8003ce8 <_isatty_r>
 80032a6:	b128      	cbz	r0, 80032b4 <__smakebuf_r+0x74>
 80032a8:	89a3      	ldrh	r3, [r4, #12]
 80032aa:	f023 0303 	bic.w	r3, r3, #3
 80032ae:	f043 0301 	orr.w	r3, r3, #1
 80032b2:	81a3      	strh	r3, [r4, #12]
 80032b4:	89a0      	ldrh	r0, [r4, #12]
 80032b6:	4305      	orrs	r5, r0
 80032b8:	81a5      	strh	r5, [r4, #12]
 80032ba:	e7cd      	b.n	8003258 <__smakebuf_r+0x18>
 80032bc:	08002f95 	.word	0x08002f95

080032c0 <malloc>:
 80032c0:	4b02      	ldr	r3, [pc, #8]	; (80032cc <malloc+0xc>)
 80032c2:	4601      	mov	r1, r0
 80032c4:	6818      	ldr	r0, [r3, #0]
 80032c6:	f000 b853 	b.w	8003370 <_malloc_r>
 80032ca:	bf00      	nop
 80032cc:	2000000c 	.word	0x2000000c

080032d0 <_free_r>:
 80032d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80032d2:	2900      	cmp	r1, #0
 80032d4:	d048      	beq.n	8003368 <_free_r+0x98>
 80032d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80032da:	9001      	str	r0, [sp, #4]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	f1a1 0404 	sub.w	r4, r1, #4
 80032e2:	bfb8      	it	lt
 80032e4:	18e4      	addlt	r4, r4, r3
 80032e6:	f000 fd21 	bl	8003d2c <__malloc_lock>
 80032ea:	4a20      	ldr	r2, [pc, #128]	; (800336c <_free_r+0x9c>)
 80032ec:	9801      	ldr	r0, [sp, #4]
 80032ee:	6813      	ldr	r3, [r2, #0]
 80032f0:	4615      	mov	r5, r2
 80032f2:	b933      	cbnz	r3, 8003302 <_free_r+0x32>
 80032f4:	6063      	str	r3, [r4, #4]
 80032f6:	6014      	str	r4, [r2, #0]
 80032f8:	b003      	add	sp, #12
 80032fa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80032fe:	f000 bd1b 	b.w	8003d38 <__malloc_unlock>
 8003302:	42a3      	cmp	r3, r4
 8003304:	d90b      	bls.n	800331e <_free_r+0x4e>
 8003306:	6821      	ldr	r1, [r4, #0]
 8003308:	1862      	adds	r2, r4, r1
 800330a:	4293      	cmp	r3, r2
 800330c:	bf04      	itt	eq
 800330e:	681a      	ldreq	r2, [r3, #0]
 8003310:	685b      	ldreq	r3, [r3, #4]
 8003312:	6063      	str	r3, [r4, #4]
 8003314:	bf04      	itt	eq
 8003316:	1852      	addeq	r2, r2, r1
 8003318:	6022      	streq	r2, [r4, #0]
 800331a:	602c      	str	r4, [r5, #0]
 800331c:	e7ec      	b.n	80032f8 <_free_r+0x28>
 800331e:	461a      	mov	r2, r3
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	b10b      	cbz	r3, 8003328 <_free_r+0x58>
 8003324:	42a3      	cmp	r3, r4
 8003326:	d9fa      	bls.n	800331e <_free_r+0x4e>
 8003328:	6811      	ldr	r1, [r2, #0]
 800332a:	1855      	adds	r5, r2, r1
 800332c:	42a5      	cmp	r5, r4
 800332e:	d10b      	bne.n	8003348 <_free_r+0x78>
 8003330:	6824      	ldr	r4, [r4, #0]
 8003332:	4421      	add	r1, r4
 8003334:	1854      	adds	r4, r2, r1
 8003336:	42a3      	cmp	r3, r4
 8003338:	6011      	str	r1, [r2, #0]
 800333a:	d1dd      	bne.n	80032f8 <_free_r+0x28>
 800333c:	681c      	ldr	r4, [r3, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	6053      	str	r3, [r2, #4]
 8003342:	4421      	add	r1, r4
 8003344:	6011      	str	r1, [r2, #0]
 8003346:	e7d7      	b.n	80032f8 <_free_r+0x28>
 8003348:	d902      	bls.n	8003350 <_free_r+0x80>
 800334a:	230c      	movs	r3, #12
 800334c:	6003      	str	r3, [r0, #0]
 800334e:	e7d3      	b.n	80032f8 <_free_r+0x28>
 8003350:	6825      	ldr	r5, [r4, #0]
 8003352:	1961      	adds	r1, r4, r5
 8003354:	428b      	cmp	r3, r1
 8003356:	bf04      	itt	eq
 8003358:	6819      	ldreq	r1, [r3, #0]
 800335a:	685b      	ldreq	r3, [r3, #4]
 800335c:	6063      	str	r3, [r4, #4]
 800335e:	bf04      	itt	eq
 8003360:	1949      	addeq	r1, r1, r5
 8003362:	6021      	streq	r1, [r4, #0]
 8003364:	6054      	str	r4, [r2, #4]
 8003366:	e7c7      	b.n	80032f8 <_free_r+0x28>
 8003368:	b003      	add	sp, #12
 800336a:	bd30      	pop	{r4, r5, pc}
 800336c:	20000090 	.word	0x20000090

08003370 <_malloc_r>:
 8003370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003372:	1ccd      	adds	r5, r1, #3
 8003374:	f025 0503 	bic.w	r5, r5, #3
 8003378:	3508      	adds	r5, #8
 800337a:	2d0c      	cmp	r5, #12
 800337c:	bf38      	it	cc
 800337e:	250c      	movcc	r5, #12
 8003380:	2d00      	cmp	r5, #0
 8003382:	4606      	mov	r6, r0
 8003384:	db01      	blt.n	800338a <_malloc_r+0x1a>
 8003386:	42a9      	cmp	r1, r5
 8003388:	d903      	bls.n	8003392 <_malloc_r+0x22>
 800338a:	230c      	movs	r3, #12
 800338c:	6033      	str	r3, [r6, #0]
 800338e:	2000      	movs	r0, #0
 8003390:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003392:	f000 fccb 	bl	8003d2c <__malloc_lock>
 8003396:	4921      	ldr	r1, [pc, #132]	; (800341c <_malloc_r+0xac>)
 8003398:	680a      	ldr	r2, [r1, #0]
 800339a:	4614      	mov	r4, r2
 800339c:	b99c      	cbnz	r4, 80033c6 <_malloc_r+0x56>
 800339e:	4f20      	ldr	r7, [pc, #128]	; (8003420 <_malloc_r+0xb0>)
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	b923      	cbnz	r3, 80033ae <_malloc_r+0x3e>
 80033a4:	4621      	mov	r1, r4
 80033a6:	4630      	mov	r0, r6
 80033a8:	f000 fb56 	bl	8003a58 <_sbrk_r>
 80033ac:	6038      	str	r0, [r7, #0]
 80033ae:	4629      	mov	r1, r5
 80033b0:	4630      	mov	r0, r6
 80033b2:	f000 fb51 	bl	8003a58 <_sbrk_r>
 80033b6:	1c43      	adds	r3, r0, #1
 80033b8:	d123      	bne.n	8003402 <_malloc_r+0x92>
 80033ba:	230c      	movs	r3, #12
 80033bc:	6033      	str	r3, [r6, #0]
 80033be:	4630      	mov	r0, r6
 80033c0:	f000 fcba 	bl	8003d38 <__malloc_unlock>
 80033c4:	e7e3      	b.n	800338e <_malloc_r+0x1e>
 80033c6:	6823      	ldr	r3, [r4, #0]
 80033c8:	1b5b      	subs	r3, r3, r5
 80033ca:	d417      	bmi.n	80033fc <_malloc_r+0x8c>
 80033cc:	2b0b      	cmp	r3, #11
 80033ce:	d903      	bls.n	80033d8 <_malloc_r+0x68>
 80033d0:	6023      	str	r3, [r4, #0]
 80033d2:	441c      	add	r4, r3
 80033d4:	6025      	str	r5, [r4, #0]
 80033d6:	e004      	b.n	80033e2 <_malloc_r+0x72>
 80033d8:	6863      	ldr	r3, [r4, #4]
 80033da:	42a2      	cmp	r2, r4
 80033dc:	bf0c      	ite	eq
 80033de:	600b      	streq	r3, [r1, #0]
 80033e0:	6053      	strne	r3, [r2, #4]
 80033e2:	4630      	mov	r0, r6
 80033e4:	f000 fca8 	bl	8003d38 <__malloc_unlock>
 80033e8:	f104 000b 	add.w	r0, r4, #11
 80033ec:	1d23      	adds	r3, r4, #4
 80033ee:	f020 0007 	bic.w	r0, r0, #7
 80033f2:	1ac2      	subs	r2, r0, r3
 80033f4:	d0cc      	beq.n	8003390 <_malloc_r+0x20>
 80033f6:	1a1b      	subs	r3, r3, r0
 80033f8:	50a3      	str	r3, [r4, r2]
 80033fa:	e7c9      	b.n	8003390 <_malloc_r+0x20>
 80033fc:	4622      	mov	r2, r4
 80033fe:	6864      	ldr	r4, [r4, #4]
 8003400:	e7cc      	b.n	800339c <_malloc_r+0x2c>
 8003402:	1cc4      	adds	r4, r0, #3
 8003404:	f024 0403 	bic.w	r4, r4, #3
 8003408:	42a0      	cmp	r0, r4
 800340a:	d0e3      	beq.n	80033d4 <_malloc_r+0x64>
 800340c:	1a21      	subs	r1, r4, r0
 800340e:	4630      	mov	r0, r6
 8003410:	f000 fb22 	bl	8003a58 <_sbrk_r>
 8003414:	3001      	adds	r0, #1
 8003416:	d1dd      	bne.n	80033d4 <_malloc_r+0x64>
 8003418:	e7cf      	b.n	80033ba <_malloc_r+0x4a>
 800341a:	bf00      	nop
 800341c:	20000090 	.word	0x20000090
 8003420:	20000094 	.word	0x20000094

08003424 <__sfputc_r>:
 8003424:	6893      	ldr	r3, [r2, #8]
 8003426:	3b01      	subs	r3, #1
 8003428:	2b00      	cmp	r3, #0
 800342a:	b410      	push	{r4}
 800342c:	6093      	str	r3, [r2, #8]
 800342e:	da08      	bge.n	8003442 <__sfputc_r+0x1e>
 8003430:	6994      	ldr	r4, [r2, #24]
 8003432:	42a3      	cmp	r3, r4
 8003434:	db01      	blt.n	800343a <__sfputc_r+0x16>
 8003436:	290a      	cmp	r1, #10
 8003438:	d103      	bne.n	8003442 <__sfputc_r+0x1e>
 800343a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800343e:	f000 bb5f 	b.w	8003b00 <__swbuf_r>
 8003442:	6813      	ldr	r3, [r2, #0]
 8003444:	1c58      	adds	r0, r3, #1
 8003446:	6010      	str	r0, [r2, #0]
 8003448:	7019      	strb	r1, [r3, #0]
 800344a:	4608      	mov	r0, r1
 800344c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003450:	4770      	bx	lr

08003452 <__sfputs_r>:
 8003452:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003454:	4606      	mov	r6, r0
 8003456:	460f      	mov	r7, r1
 8003458:	4614      	mov	r4, r2
 800345a:	18d5      	adds	r5, r2, r3
 800345c:	42ac      	cmp	r4, r5
 800345e:	d101      	bne.n	8003464 <__sfputs_r+0x12>
 8003460:	2000      	movs	r0, #0
 8003462:	e007      	b.n	8003474 <__sfputs_r+0x22>
 8003464:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003468:	463a      	mov	r2, r7
 800346a:	4630      	mov	r0, r6
 800346c:	f7ff ffda 	bl	8003424 <__sfputc_r>
 8003470:	1c43      	adds	r3, r0, #1
 8003472:	d1f3      	bne.n	800345c <__sfputs_r+0xa>
 8003474:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003478 <_vfiprintf_r>:
 8003478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800347c:	460d      	mov	r5, r1
 800347e:	b09d      	sub	sp, #116	; 0x74
 8003480:	4614      	mov	r4, r2
 8003482:	4698      	mov	r8, r3
 8003484:	4606      	mov	r6, r0
 8003486:	b118      	cbz	r0, 8003490 <_vfiprintf_r+0x18>
 8003488:	6983      	ldr	r3, [r0, #24]
 800348a:	b90b      	cbnz	r3, 8003490 <_vfiprintf_r+0x18>
 800348c:	f7ff fdb6 	bl	8002ffc <__sinit>
 8003490:	4b89      	ldr	r3, [pc, #548]	; (80036b8 <_vfiprintf_r+0x240>)
 8003492:	429d      	cmp	r5, r3
 8003494:	d11b      	bne.n	80034ce <_vfiprintf_r+0x56>
 8003496:	6875      	ldr	r5, [r6, #4]
 8003498:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800349a:	07d9      	lsls	r1, r3, #31
 800349c:	d405      	bmi.n	80034aa <_vfiprintf_r+0x32>
 800349e:	89ab      	ldrh	r3, [r5, #12]
 80034a0:	059a      	lsls	r2, r3, #22
 80034a2:	d402      	bmi.n	80034aa <_vfiprintf_r+0x32>
 80034a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80034a6:	f7ff fea4 	bl	80031f2 <__retarget_lock_acquire_recursive>
 80034aa:	89ab      	ldrh	r3, [r5, #12]
 80034ac:	071b      	lsls	r3, r3, #28
 80034ae:	d501      	bpl.n	80034b4 <_vfiprintf_r+0x3c>
 80034b0:	692b      	ldr	r3, [r5, #16]
 80034b2:	b9eb      	cbnz	r3, 80034f0 <_vfiprintf_r+0x78>
 80034b4:	4629      	mov	r1, r5
 80034b6:	4630      	mov	r0, r6
 80034b8:	f000 fb86 	bl	8003bc8 <__swsetup_r>
 80034bc:	b1c0      	cbz	r0, 80034f0 <_vfiprintf_r+0x78>
 80034be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80034c0:	07dc      	lsls	r4, r3, #31
 80034c2:	d50e      	bpl.n	80034e2 <_vfiprintf_r+0x6a>
 80034c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80034c8:	b01d      	add	sp, #116	; 0x74
 80034ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034ce:	4b7b      	ldr	r3, [pc, #492]	; (80036bc <_vfiprintf_r+0x244>)
 80034d0:	429d      	cmp	r5, r3
 80034d2:	d101      	bne.n	80034d8 <_vfiprintf_r+0x60>
 80034d4:	68b5      	ldr	r5, [r6, #8]
 80034d6:	e7df      	b.n	8003498 <_vfiprintf_r+0x20>
 80034d8:	4b79      	ldr	r3, [pc, #484]	; (80036c0 <_vfiprintf_r+0x248>)
 80034da:	429d      	cmp	r5, r3
 80034dc:	bf08      	it	eq
 80034de:	68f5      	ldreq	r5, [r6, #12]
 80034e0:	e7da      	b.n	8003498 <_vfiprintf_r+0x20>
 80034e2:	89ab      	ldrh	r3, [r5, #12]
 80034e4:	0598      	lsls	r0, r3, #22
 80034e6:	d4ed      	bmi.n	80034c4 <_vfiprintf_r+0x4c>
 80034e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80034ea:	f7ff fe83 	bl	80031f4 <__retarget_lock_release_recursive>
 80034ee:	e7e9      	b.n	80034c4 <_vfiprintf_r+0x4c>
 80034f0:	2300      	movs	r3, #0
 80034f2:	9309      	str	r3, [sp, #36]	; 0x24
 80034f4:	2320      	movs	r3, #32
 80034f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80034fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80034fe:	2330      	movs	r3, #48	; 0x30
 8003500:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80036c4 <_vfiprintf_r+0x24c>
 8003504:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003508:	f04f 0901 	mov.w	r9, #1
 800350c:	4623      	mov	r3, r4
 800350e:	469a      	mov	sl, r3
 8003510:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003514:	b10a      	cbz	r2, 800351a <_vfiprintf_r+0xa2>
 8003516:	2a25      	cmp	r2, #37	; 0x25
 8003518:	d1f9      	bne.n	800350e <_vfiprintf_r+0x96>
 800351a:	ebba 0b04 	subs.w	fp, sl, r4
 800351e:	d00b      	beq.n	8003538 <_vfiprintf_r+0xc0>
 8003520:	465b      	mov	r3, fp
 8003522:	4622      	mov	r2, r4
 8003524:	4629      	mov	r1, r5
 8003526:	4630      	mov	r0, r6
 8003528:	f7ff ff93 	bl	8003452 <__sfputs_r>
 800352c:	3001      	adds	r0, #1
 800352e:	f000 80aa 	beq.w	8003686 <_vfiprintf_r+0x20e>
 8003532:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003534:	445a      	add	r2, fp
 8003536:	9209      	str	r2, [sp, #36]	; 0x24
 8003538:	f89a 3000 	ldrb.w	r3, [sl]
 800353c:	2b00      	cmp	r3, #0
 800353e:	f000 80a2 	beq.w	8003686 <_vfiprintf_r+0x20e>
 8003542:	2300      	movs	r3, #0
 8003544:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003548:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800354c:	f10a 0a01 	add.w	sl, sl, #1
 8003550:	9304      	str	r3, [sp, #16]
 8003552:	9307      	str	r3, [sp, #28]
 8003554:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003558:	931a      	str	r3, [sp, #104]	; 0x68
 800355a:	4654      	mov	r4, sl
 800355c:	2205      	movs	r2, #5
 800355e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003562:	4858      	ldr	r0, [pc, #352]	; (80036c4 <_vfiprintf_r+0x24c>)
 8003564:	f7fc fe3c 	bl	80001e0 <memchr>
 8003568:	9a04      	ldr	r2, [sp, #16]
 800356a:	b9d8      	cbnz	r0, 80035a4 <_vfiprintf_r+0x12c>
 800356c:	06d1      	lsls	r1, r2, #27
 800356e:	bf44      	itt	mi
 8003570:	2320      	movmi	r3, #32
 8003572:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003576:	0713      	lsls	r3, r2, #28
 8003578:	bf44      	itt	mi
 800357a:	232b      	movmi	r3, #43	; 0x2b
 800357c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003580:	f89a 3000 	ldrb.w	r3, [sl]
 8003584:	2b2a      	cmp	r3, #42	; 0x2a
 8003586:	d015      	beq.n	80035b4 <_vfiprintf_r+0x13c>
 8003588:	9a07      	ldr	r2, [sp, #28]
 800358a:	4654      	mov	r4, sl
 800358c:	2000      	movs	r0, #0
 800358e:	f04f 0c0a 	mov.w	ip, #10
 8003592:	4621      	mov	r1, r4
 8003594:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003598:	3b30      	subs	r3, #48	; 0x30
 800359a:	2b09      	cmp	r3, #9
 800359c:	d94e      	bls.n	800363c <_vfiprintf_r+0x1c4>
 800359e:	b1b0      	cbz	r0, 80035ce <_vfiprintf_r+0x156>
 80035a0:	9207      	str	r2, [sp, #28]
 80035a2:	e014      	b.n	80035ce <_vfiprintf_r+0x156>
 80035a4:	eba0 0308 	sub.w	r3, r0, r8
 80035a8:	fa09 f303 	lsl.w	r3, r9, r3
 80035ac:	4313      	orrs	r3, r2
 80035ae:	9304      	str	r3, [sp, #16]
 80035b0:	46a2      	mov	sl, r4
 80035b2:	e7d2      	b.n	800355a <_vfiprintf_r+0xe2>
 80035b4:	9b03      	ldr	r3, [sp, #12]
 80035b6:	1d19      	adds	r1, r3, #4
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	9103      	str	r1, [sp, #12]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	bfbb      	ittet	lt
 80035c0:	425b      	neglt	r3, r3
 80035c2:	f042 0202 	orrlt.w	r2, r2, #2
 80035c6:	9307      	strge	r3, [sp, #28]
 80035c8:	9307      	strlt	r3, [sp, #28]
 80035ca:	bfb8      	it	lt
 80035cc:	9204      	strlt	r2, [sp, #16]
 80035ce:	7823      	ldrb	r3, [r4, #0]
 80035d0:	2b2e      	cmp	r3, #46	; 0x2e
 80035d2:	d10c      	bne.n	80035ee <_vfiprintf_r+0x176>
 80035d4:	7863      	ldrb	r3, [r4, #1]
 80035d6:	2b2a      	cmp	r3, #42	; 0x2a
 80035d8:	d135      	bne.n	8003646 <_vfiprintf_r+0x1ce>
 80035da:	9b03      	ldr	r3, [sp, #12]
 80035dc:	1d1a      	adds	r2, r3, #4
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	9203      	str	r2, [sp, #12]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	bfb8      	it	lt
 80035e6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80035ea:	3402      	adds	r4, #2
 80035ec:	9305      	str	r3, [sp, #20]
 80035ee:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80036d4 <_vfiprintf_r+0x25c>
 80035f2:	7821      	ldrb	r1, [r4, #0]
 80035f4:	2203      	movs	r2, #3
 80035f6:	4650      	mov	r0, sl
 80035f8:	f7fc fdf2 	bl	80001e0 <memchr>
 80035fc:	b140      	cbz	r0, 8003610 <_vfiprintf_r+0x198>
 80035fe:	2340      	movs	r3, #64	; 0x40
 8003600:	eba0 000a 	sub.w	r0, r0, sl
 8003604:	fa03 f000 	lsl.w	r0, r3, r0
 8003608:	9b04      	ldr	r3, [sp, #16]
 800360a:	4303      	orrs	r3, r0
 800360c:	3401      	adds	r4, #1
 800360e:	9304      	str	r3, [sp, #16]
 8003610:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003614:	482c      	ldr	r0, [pc, #176]	; (80036c8 <_vfiprintf_r+0x250>)
 8003616:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800361a:	2206      	movs	r2, #6
 800361c:	f7fc fde0 	bl	80001e0 <memchr>
 8003620:	2800      	cmp	r0, #0
 8003622:	d03f      	beq.n	80036a4 <_vfiprintf_r+0x22c>
 8003624:	4b29      	ldr	r3, [pc, #164]	; (80036cc <_vfiprintf_r+0x254>)
 8003626:	bb1b      	cbnz	r3, 8003670 <_vfiprintf_r+0x1f8>
 8003628:	9b03      	ldr	r3, [sp, #12]
 800362a:	3307      	adds	r3, #7
 800362c:	f023 0307 	bic.w	r3, r3, #7
 8003630:	3308      	adds	r3, #8
 8003632:	9303      	str	r3, [sp, #12]
 8003634:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003636:	443b      	add	r3, r7
 8003638:	9309      	str	r3, [sp, #36]	; 0x24
 800363a:	e767      	b.n	800350c <_vfiprintf_r+0x94>
 800363c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003640:	460c      	mov	r4, r1
 8003642:	2001      	movs	r0, #1
 8003644:	e7a5      	b.n	8003592 <_vfiprintf_r+0x11a>
 8003646:	2300      	movs	r3, #0
 8003648:	3401      	adds	r4, #1
 800364a:	9305      	str	r3, [sp, #20]
 800364c:	4619      	mov	r1, r3
 800364e:	f04f 0c0a 	mov.w	ip, #10
 8003652:	4620      	mov	r0, r4
 8003654:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003658:	3a30      	subs	r2, #48	; 0x30
 800365a:	2a09      	cmp	r2, #9
 800365c:	d903      	bls.n	8003666 <_vfiprintf_r+0x1ee>
 800365e:	2b00      	cmp	r3, #0
 8003660:	d0c5      	beq.n	80035ee <_vfiprintf_r+0x176>
 8003662:	9105      	str	r1, [sp, #20]
 8003664:	e7c3      	b.n	80035ee <_vfiprintf_r+0x176>
 8003666:	fb0c 2101 	mla	r1, ip, r1, r2
 800366a:	4604      	mov	r4, r0
 800366c:	2301      	movs	r3, #1
 800366e:	e7f0      	b.n	8003652 <_vfiprintf_r+0x1da>
 8003670:	ab03      	add	r3, sp, #12
 8003672:	9300      	str	r3, [sp, #0]
 8003674:	462a      	mov	r2, r5
 8003676:	4b16      	ldr	r3, [pc, #88]	; (80036d0 <_vfiprintf_r+0x258>)
 8003678:	a904      	add	r1, sp, #16
 800367a:	4630      	mov	r0, r6
 800367c:	f3af 8000 	nop.w
 8003680:	4607      	mov	r7, r0
 8003682:	1c78      	adds	r0, r7, #1
 8003684:	d1d6      	bne.n	8003634 <_vfiprintf_r+0x1bc>
 8003686:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003688:	07d9      	lsls	r1, r3, #31
 800368a:	d405      	bmi.n	8003698 <_vfiprintf_r+0x220>
 800368c:	89ab      	ldrh	r3, [r5, #12]
 800368e:	059a      	lsls	r2, r3, #22
 8003690:	d402      	bmi.n	8003698 <_vfiprintf_r+0x220>
 8003692:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003694:	f7ff fdae 	bl	80031f4 <__retarget_lock_release_recursive>
 8003698:	89ab      	ldrh	r3, [r5, #12]
 800369a:	065b      	lsls	r3, r3, #25
 800369c:	f53f af12 	bmi.w	80034c4 <_vfiprintf_r+0x4c>
 80036a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80036a2:	e711      	b.n	80034c8 <_vfiprintf_r+0x50>
 80036a4:	ab03      	add	r3, sp, #12
 80036a6:	9300      	str	r3, [sp, #0]
 80036a8:	462a      	mov	r2, r5
 80036aa:	4b09      	ldr	r3, [pc, #36]	; (80036d0 <_vfiprintf_r+0x258>)
 80036ac:	a904      	add	r1, sp, #16
 80036ae:	4630      	mov	r0, r6
 80036b0:	f000 f880 	bl	80037b4 <_printf_i>
 80036b4:	e7e4      	b.n	8003680 <_vfiprintf_r+0x208>
 80036b6:	bf00      	nop
 80036b8:	080042a4 	.word	0x080042a4
 80036bc:	080042c4 	.word	0x080042c4
 80036c0:	08004284 	.word	0x08004284
 80036c4:	080042e4 	.word	0x080042e4
 80036c8:	080042ee 	.word	0x080042ee
 80036cc:	00000000 	.word	0x00000000
 80036d0:	08003453 	.word	0x08003453
 80036d4:	080042ea 	.word	0x080042ea

080036d8 <_printf_common>:
 80036d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80036dc:	4616      	mov	r6, r2
 80036de:	4699      	mov	r9, r3
 80036e0:	688a      	ldr	r2, [r1, #8]
 80036e2:	690b      	ldr	r3, [r1, #16]
 80036e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80036e8:	4293      	cmp	r3, r2
 80036ea:	bfb8      	it	lt
 80036ec:	4613      	movlt	r3, r2
 80036ee:	6033      	str	r3, [r6, #0]
 80036f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80036f4:	4607      	mov	r7, r0
 80036f6:	460c      	mov	r4, r1
 80036f8:	b10a      	cbz	r2, 80036fe <_printf_common+0x26>
 80036fa:	3301      	adds	r3, #1
 80036fc:	6033      	str	r3, [r6, #0]
 80036fe:	6823      	ldr	r3, [r4, #0]
 8003700:	0699      	lsls	r1, r3, #26
 8003702:	bf42      	ittt	mi
 8003704:	6833      	ldrmi	r3, [r6, #0]
 8003706:	3302      	addmi	r3, #2
 8003708:	6033      	strmi	r3, [r6, #0]
 800370a:	6825      	ldr	r5, [r4, #0]
 800370c:	f015 0506 	ands.w	r5, r5, #6
 8003710:	d106      	bne.n	8003720 <_printf_common+0x48>
 8003712:	f104 0a19 	add.w	sl, r4, #25
 8003716:	68e3      	ldr	r3, [r4, #12]
 8003718:	6832      	ldr	r2, [r6, #0]
 800371a:	1a9b      	subs	r3, r3, r2
 800371c:	42ab      	cmp	r3, r5
 800371e:	dc26      	bgt.n	800376e <_printf_common+0x96>
 8003720:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003724:	1e13      	subs	r3, r2, #0
 8003726:	6822      	ldr	r2, [r4, #0]
 8003728:	bf18      	it	ne
 800372a:	2301      	movne	r3, #1
 800372c:	0692      	lsls	r2, r2, #26
 800372e:	d42b      	bmi.n	8003788 <_printf_common+0xb0>
 8003730:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003734:	4649      	mov	r1, r9
 8003736:	4638      	mov	r0, r7
 8003738:	47c0      	blx	r8
 800373a:	3001      	adds	r0, #1
 800373c:	d01e      	beq.n	800377c <_printf_common+0xa4>
 800373e:	6823      	ldr	r3, [r4, #0]
 8003740:	68e5      	ldr	r5, [r4, #12]
 8003742:	6832      	ldr	r2, [r6, #0]
 8003744:	f003 0306 	and.w	r3, r3, #6
 8003748:	2b04      	cmp	r3, #4
 800374a:	bf08      	it	eq
 800374c:	1aad      	subeq	r5, r5, r2
 800374e:	68a3      	ldr	r3, [r4, #8]
 8003750:	6922      	ldr	r2, [r4, #16]
 8003752:	bf0c      	ite	eq
 8003754:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003758:	2500      	movne	r5, #0
 800375a:	4293      	cmp	r3, r2
 800375c:	bfc4      	itt	gt
 800375e:	1a9b      	subgt	r3, r3, r2
 8003760:	18ed      	addgt	r5, r5, r3
 8003762:	2600      	movs	r6, #0
 8003764:	341a      	adds	r4, #26
 8003766:	42b5      	cmp	r5, r6
 8003768:	d11a      	bne.n	80037a0 <_printf_common+0xc8>
 800376a:	2000      	movs	r0, #0
 800376c:	e008      	b.n	8003780 <_printf_common+0xa8>
 800376e:	2301      	movs	r3, #1
 8003770:	4652      	mov	r2, sl
 8003772:	4649      	mov	r1, r9
 8003774:	4638      	mov	r0, r7
 8003776:	47c0      	blx	r8
 8003778:	3001      	adds	r0, #1
 800377a:	d103      	bne.n	8003784 <_printf_common+0xac>
 800377c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003780:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003784:	3501      	adds	r5, #1
 8003786:	e7c6      	b.n	8003716 <_printf_common+0x3e>
 8003788:	18e1      	adds	r1, r4, r3
 800378a:	1c5a      	adds	r2, r3, #1
 800378c:	2030      	movs	r0, #48	; 0x30
 800378e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003792:	4422      	add	r2, r4
 8003794:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003798:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800379c:	3302      	adds	r3, #2
 800379e:	e7c7      	b.n	8003730 <_printf_common+0x58>
 80037a0:	2301      	movs	r3, #1
 80037a2:	4622      	mov	r2, r4
 80037a4:	4649      	mov	r1, r9
 80037a6:	4638      	mov	r0, r7
 80037a8:	47c0      	blx	r8
 80037aa:	3001      	adds	r0, #1
 80037ac:	d0e6      	beq.n	800377c <_printf_common+0xa4>
 80037ae:	3601      	adds	r6, #1
 80037b0:	e7d9      	b.n	8003766 <_printf_common+0x8e>
	...

080037b4 <_printf_i>:
 80037b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80037b8:	460c      	mov	r4, r1
 80037ba:	4691      	mov	r9, r2
 80037bc:	7e27      	ldrb	r7, [r4, #24]
 80037be:	990c      	ldr	r1, [sp, #48]	; 0x30
 80037c0:	2f78      	cmp	r7, #120	; 0x78
 80037c2:	4680      	mov	r8, r0
 80037c4:	469a      	mov	sl, r3
 80037c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80037ca:	d807      	bhi.n	80037dc <_printf_i+0x28>
 80037cc:	2f62      	cmp	r7, #98	; 0x62
 80037ce:	d80a      	bhi.n	80037e6 <_printf_i+0x32>
 80037d0:	2f00      	cmp	r7, #0
 80037d2:	f000 80d8 	beq.w	8003986 <_printf_i+0x1d2>
 80037d6:	2f58      	cmp	r7, #88	; 0x58
 80037d8:	f000 80a3 	beq.w	8003922 <_printf_i+0x16e>
 80037dc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80037e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80037e4:	e03a      	b.n	800385c <_printf_i+0xa8>
 80037e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80037ea:	2b15      	cmp	r3, #21
 80037ec:	d8f6      	bhi.n	80037dc <_printf_i+0x28>
 80037ee:	a001      	add	r0, pc, #4	; (adr r0, 80037f4 <_printf_i+0x40>)
 80037f0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80037f4:	0800384d 	.word	0x0800384d
 80037f8:	08003861 	.word	0x08003861
 80037fc:	080037dd 	.word	0x080037dd
 8003800:	080037dd 	.word	0x080037dd
 8003804:	080037dd 	.word	0x080037dd
 8003808:	080037dd 	.word	0x080037dd
 800380c:	08003861 	.word	0x08003861
 8003810:	080037dd 	.word	0x080037dd
 8003814:	080037dd 	.word	0x080037dd
 8003818:	080037dd 	.word	0x080037dd
 800381c:	080037dd 	.word	0x080037dd
 8003820:	0800396d 	.word	0x0800396d
 8003824:	08003891 	.word	0x08003891
 8003828:	0800394f 	.word	0x0800394f
 800382c:	080037dd 	.word	0x080037dd
 8003830:	080037dd 	.word	0x080037dd
 8003834:	0800398f 	.word	0x0800398f
 8003838:	080037dd 	.word	0x080037dd
 800383c:	08003891 	.word	0x08003891
 8003840:	080037dd 	.word	0x080037dd
 8003844:	080037dd 	.word	0x080037dd
 8003848:	08003957 	.word	0x08003957
 800384c:	680b      	ldr	r3, [r1, #0]
 800384e:	1d1a      	adds	r2, r3, #4
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	600a      	str	r2, [r1, #0]
 8003854:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003858:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800385c:	2301      	movs	r3, #1
 800385e:	e0a3      	b.n	80039a8 <_printf_i+0x1f4>
 8003860:	6825      	ldr	r5, [r4, #0]
 8003862:	6808      	ldr	r0, [r1, #0]
 8003864:	062e      	lsls	r6, r5, #24
 8003866:	f100 0304 	add.w	r3, r0, #4
 800386a:	d50a      	bpl.n	8003882 <_printf_i+0xce>
 800386c:	6805      	ldr	r5, [r0, #0]
 800386e:	600b      	str	r3, [r1, #0]
 8003870:	2d00      	cmp	r5, #0
 8003872:	da03      	bge.n	800387c <_printf_i+0xc8>
 8003874:	232d      	movs	r3, #45	; 0x2d
 8003876:	426d      	negs	r5, r5
 8003878:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800387c:	485e      	ldr	r0, [pc, #376]	; (80039f8 <_printf_i+0x244>)
 800387e:	230a      	movs	r3, #10
 8003880:	e019      	b.n	80038b6 <_printf_i+0x102>
 8003882:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003886:	6805      	ldr	r5, [r0, #0]
 8003888:	600b      	str	r3, [r1, #0]
 800388a:	bf18      	it	ne
 800388c:	b22d      	sxthne	r5, r5
 800388e:	e7ef      	b.n	8003870 <_printf_i+0xbc>
 8003890:	680b      	ldr	r3, [r1, #0]
 8003892:	6825      	ldr	r5, [r4, #0]
 8003894:	1d18      	adds	r0, r3, #4
 8003896:	6008      	str	r0, [r1, #0]
 8003898:	0628      	lsls	r0, r5, #24
 800389a:	d501      	bpl.n	80038a0 <_printf_i+0xec>
 800389c:	681d      	ldr	r5, [r3, #0]
 800389e:	e002      	b.n	80038a6 <_printf_i+0xf2>
 80038a0:	0669      	lsls	r1, r5, #25
 80038a2:	d5fb      	bpl.n	800389c <_printf_i+0xe8>
 80038a4:	881d      	ldrh	r5, [r3, #0]
 80038a6:	4854      	ldr	r0, [pc, #336]	; (80039f8 <_printf_i+0x244>)
 80038a8:	2f6f      	cmp	r7, #111	; 0x6f
 80038aa:	bf0c      	ite	eq
 80038ac:	2308      	moveq	r3, #8
 80038ae:	230a      	movne	r3, #10
 80038b0:	2100      	movs	r1, #0
 80038b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80038b6:	6866      	ldr	r6, [r4, #4]
 80038b8:	60a6      	str	r6, [r4, #8]
 80038ba:	2e00      	cmp	r6, #0
 80038bc:	bfa2      	ittt	ge
 80038be:	6821      	ldrge	r1, [r4, #0]
 80038c0:	f021 0104 	bicge.w	r1, r1, #4
 80038c4:	6021      	strge	r1, [r4, #0]
 80038c6:	b90d      	cbnz	r5, 80038cc <_printf_i+0x118>
 80038c8:	2e00      	cmp	r6, #0
 80038ca:	d04d      	beq.n	8003968 <_printf_i+0x1b4>
 80038cc:	4616      	mov	r6, r2
 80038ce:	fbb5 f1f3 	udiv	r1, r5, r3
 80038d2:	fb03 5711 	mls	r7, r3, r1, r5
 80038d6:	5dc7      	ldrb	r7, [r0, r7]
 80038d8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80038dc:	462f      	mov	r7, r5
 80038de:	42bb      	cmp	r3, r7
 80038e0:	460d      	mov	r5, r1
 80038e2:	d9f4      	bls.n	80038ce <_printf_i+0x11a>
 80038e4:	2b08      	cmp	r3, #8
 80038e6:	d10b      	bne.n	8003900 <_printf_i+0x14c>
 80038e8:	6823      	ldr	r3, [r4, #0]
 80038ea:	07df      	lsls	r7, r3, #31
 80038ec:	d508      	bpl.n	8003900 <_printf_i+0x14c>
 80038ee:	6923      	ldr	r3, [r4, #16]
 80038f0:	6861      	ldr	r1, [r4, #4]
 80038f2:	4299      	cmp	r1, r3
 80038f4:	bfde      	ittt	le
 80038f6:	2330      	movle	r3, #48	; 0x30
 80038f8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80038fc:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8003900:	1b92      	subs	r2, r2, r6
 8003902:	6122      	str	r2, [r4, #16]
 8003904:	f8cd a000 	str.w	sl, [sp]
 8003908:	464b      	mov	r3, r9
 800390a:	aa03      	add	r2, sp, #12
 800390c:	4621      	mov	r1, r4
 800390e:	4640      	mov	r0, r8
 8003910:	f7ff fee2 	bl	80036d8 <_printf_common>
 8003914:	3001      	adds	r0, #1
 8003916:	d14c      	bne.n	80039b2 <_printf_i+0x1fe>
 8003918:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800391c:	b004      	add	sp, #16
 800391e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003922:	4835      	ldr	r0, [pc, #212]	; (80039f8 <_printf_i+0x244>)
 8003924:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003928:	6823      	ldr	r3, [r4, #0]
 800392a:	680e      	ldr	r6, [r1, #0]
 800392c:	061f      	lsls	r7, r3, #24
 800392e:	f856 5b04 	ldr.w	r5, [r6], #4
 8003932:	600e      	str	r6, [r1, #0]
 8003934:	d514      	bpl.n	8003960 <_printf_i+0x1ac>
 8003936:	07d9      	lsls	r1, r3, #31
 8003938:	bf44      	itt	mi
 800393a:	f043 0320 	orrmi.w	r3, r3, #32
 800393e:	6023      	strmi	r3, [r4, #0]
 8003940:	b91d      	cbnz	r5, 800394a <_printf_i+0x196>
 8003942:	6823      	ldr	r3, [r4, #0]
 8003944:	f023 0320 	bic.w	r3, r3, #32
 8003948:	6023      	str	r3, [r4, #0]
 800394a:	2310      	movs	r3, #16
 800394c:	e7b0      	b.n	80038b0 <_printf_i+0xfc>
 800394e:	6823      	ldr	r3, [r4, #0]
 8003950:	f043 0320 	orr.w	r3, r3, #32
 8003954:	6023      	str	r3, [r4, #0]
 8003956:	2378      	movs	r3, #120	; 0x78
 8003958:	4828      	ldr	r0, [pc, #160]	; (80039fc <_printf_i+0x248>)
 800395a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800395e:	e7e3      	b.n	8003928 <_printf_i+0x174>
 8003960:	065e      	lsls	r6, r3, #25
 8003962:	bf48      	it	mi
 8003964:	b2ad      	uxthmi	r5, r5
 8003966:	e7e6      	b.n	8003936 <_printf_i+0x182>
 8003968:	4616      	mov	r6, r2
 800396a:	e7bb      	b.n	80038e4 <_printf_i+0x130>
 800396c:	680b      	ldr	r3, [r1, #0]
 800396e:	6826      	ldr	r6, [r4, #0]
 8003970:	6960      	ldr	r0, [r4, #20]
 8003972:	1d1d      	adds	r5, r3, #4
 8003974:	600d      	str	r5, [r1, #0]
 8003976:	0635      	lsls	r5, r6, #24
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	d501      	bpl.n	8003980 <_printf_i+0x1cc>
 800397c:	6018      	str	r0, [r3, #0]
 800397e:	e002      	b.n	8003986 <_printf_i+0x1d2>
 8003980:	0671      	lsls	r1, r6, #25
 8003982:	d5fb      	bpl.n	800397c <_printf_i+0x1c8>
 8003984:	8018      	strh	r0, [r3, #0]
 8003986:	2300      	movs	r3, #0
 8003988:	6123      	str	r3, [r4, #16]
 800398a:	4616      	mov	r6, r2
 800398c:	e7ba      	b.n	8003904 <_printf_i+0x150>
 800398e:	680b      	ldr	r3, [r1, #0]
 8003990:	1d1a      	adds	r2, r3, #4
 8003992:	600a      	str	r2, [r1, #0]
 8003994:	681e      	ldr	r6, [r3, #0]
 8003996:	6862      	ldr	r2, [r4, #4]
 8003998:	2100      	movs	r1, #0
 800399a:	4630      	mov	r0, r6
 800399c:	f7fc fc20 	bl	80001e0 <memchr>
 80039a0:	b108      	cbz	r0, 80039a6 <_printf_i+0x1f2>
 80039a2:	1b80      	subs	r0, r0, r6
 80039a4:	6060      	str	r0, [r4, #4]
 80039a6:	6863      	ldr	r3, [r4, #4]
 80039a8:	6123      	str	r3, [r4, #16]
 80039aa:	2300      	movs	r3, #0
 80039ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80039b0:	e7a8      	b.n	8003904 <_printf_i+0x150>
 80039b2:	6923      	ldr	r3, [r4, #16]
 80039b4:	4632      	mov	r2, r6
 80039b6:	4649      	mov	r1, r9
 80039b8:	4640      	mov	r0, r8
 80039ba:	47d0      	blx	sl
 80039bc:	3001      	adds	r0, #1
 80039be:	d0ab      	beq.n	8003918 <_printf_i+0x164>
 80039c0:	6823      	ldr	r3, [r4, #0]
 80039c2:	079b      	lsls	r3, r3, #30
 80039c4:	d413      	bmi.n	80039ee <_printf_i+0x23a>
 80039c6:	68e0      	ldr	r0, [r4, #12]
 80039c8:	9b03      	ldr	r3, [sp, #12]
 80039ca:	4298      	cmp	r0, r3
 80039cc:	bfb8      	it	lt
 80039ce:	4618      	movlt	r0, r3
 80039d0:	e7a4      	b.n	800391c <_printf_i+0x168>
 80039d2:	2301      	movs	r3, #1
 80039d4:	4632      	mov	r2, r6
 80039d6:	4649      	mov	r1, r9
 80039d8:	4640      	mov	r0, r8
 80039da:	47d0      	blx	sl
 80039dc:	3001      	adds	r0, #1
 80039de:	d09b      	beq.n	8003918 <_printf_i+0x164>
 80039e0:	3501      	adds	r5, #1
 80039e2:	68e3      	ldr	r3, [r4, #12]
 80039e4:	9903      	ldr	r1, [sp, #12]
 80039e6:	1a5b      	subs	r3, r3, r1
 80039e8:	42ab      	cmp	r3, r5
 80039ea:	dcf2      	bgt.n	80039d2 <_printf_i+0x21e>
 80039ec:	e7eb      	b.n	80039c6 <_printf_i+0x212>
 80039ee:	2500      	movs	r5, #0
 80039f0:	f104 0619 	add.w	r6, r4, #25
 80039f4:	e7f5      	b.n	80039e2 <_printf_i+0x22e>
 80039f6:	bf00      	nop
 80039f8:	080042f5 	.word	0x080042f5
 80039fc:	08004306 	.word	0x08004306

08003a00 <__srget_r>:
 8003a00:	b538      	push	{r3, r4, r5, lr}
 8003a02:	460c      	mov	r4, r1
 8003a04:	4605      	mov	r5, r0
 8003a06:	b118      	cbz	r0, 8003a10 <__srget_r+0x10>
 8003a08:	6983      	ldr	r3, [r0, #24]
 8003a0a:	b90b      	cbnz	r3, 8003a10 <__srget_r+0x10>
 8003a0c:	f7ff faf6 	bl	8002ffc <__sinit>
 8003a10:	4b0e      	ldr	r3, [pc, #56]	; (8003a4c <__srget_r+0x4c>)
 8003a12:	429c      	cmp	r4, r3
 8003a14:	d10d      	bne.n	8003a32 <__srget_r+0x32>
 8003a16:	686c      	ldr	r4, [r5, #4]
 8003a18:	4621      	mov	r1, r4
 8003a1a:	4628      	mov	r0, r5
 8003a1c:	f000 f9ae 	bl	8003d7c <__srefill_r>
 8003a20:	b988      	cbnz	r0, 8003a46 <__srget_r+0x46>
 8003a22:	6863      	ldr	r3, [r4, #4]
 8003a24:	3b01      	subs	r3, #1
 8003a26:	6063      	str	r3, [r4, #4]
 8003a28:	6823      	ldr	r3, [r4, #0]
 8003a2a:	1c5a      	adds	r2, r3, #1
 8003a2c:	6022      	str	r2, [r4, #0]
 8003a2e:	7818      	ldrb	r0, [r3, #0]
 8003a30:	bd38      	pop	{r3, r4, r5, pc}
 8003a32:	4b07      	ldr	r3, [pc, #28]	; (8003a50 <__srget_r+0x50>)
 8003a34:	429c      	cmp	r4, r3
 8003a36:	d101      	bne.n	8003a3c <__srget_r+0x3c>
 8003a38:	68ac      	ldr	r4, [r5, #8]
 8003a3a:	e7ed      	b.n	8003a18 <__srget_r+0x18>
 8003a3c:	4b05      	ldr	r3, [pc, #20]	; (8003a54 <__srget_r+0x54>)
 8003a3e:	429c      	cmp	r4, r3
 8003a40:	bf08      	it	eq
 8003a42:	68ec      	ldreq	r4, [r5, #12]
 8003a44:	e7e8      	b.n	8003a18 <__srget_r+0x18>
 8003a46:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003a4a:	e7f1      	b.n	8003a30 <__srget_r+0x30>
 8003a4c:	080042a4 	.word	0x080042a4
 8003a50:	080042c4 	.word	0x080042c4
 8003a54:	08004284 	.word	0x08004284

08003a58 <_sbrk_r>:
 8003a58:	b538      	push	{r3, r4, r5, lr}
 8003a5a:	4d06      	ldr	r5, [pc, #24]	; (8003a74 <_sbrk_r+0x1c>)
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	4604      	mov	r4, r0
 8003a60:	4608      	mov	r0, r1
 8003a62:	602b      	str	r3, [r5, #0]
 8003a64:	f7fd fbfc 	bl	8001260 <_sbrk>
 8003a68:	1c43      	adds	r3, r0, #1
 8003a6a:	d102      	bne.n	8003a72 <_sbrk_r+0x1a>
 8003a6c:	682b      	ldr	r3, [r5, #0]
 8003a6e:	b103      	cbz	r3, 8003a72 <_sbrk_r+0x1a>
 8003a70:	6023      	str	r3, [r4, #0]
 8003a72:	bd38      	pop	{r3, r4, r5, pc}
 8003a74:	200001f0 	.word	0x200001f0

08003a78 <__sread>:
 8003a78:	b510      	push	{r4, lr}
 8003a7a:	460c      	mov	r4, r1
 8003a7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a80:	f000 f960 	bl	8003d44 <_read_r>
 8003a84:	2800      	cmp	r0, #0
 8003a86:	bfab      	itete	ge
 8003a88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003a8a:	89a3      	ldrhlt	r3, [r4, #12]
 8003a8c:	181b      	addge	r3, r3, r0
 8003a8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003a92:	bfac      	ite	ge
 8003a94:	6563      	strge	r3, [r4, #84]	; 0x54
 8003a96:	81a3      	strhlt	r3, [r4, #12]
 8003a98:	bd10      	pop	{r4, pc}

08003a9a <__swrite>:
 8003a9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a9e:	461f      	mov	r7, r3
 8003aa0:	898b      	ldrh	r3, [r1, #12]
 8003aa2:	05db      	lsls	r3, r3, #23
 8003aa4:	4605      	mov	r5, r0
 8003aa6:	460c      	mov	r4, r1
 8003aa8:	4616      	mov	r6, r2
 8003aaa:	d505      	bpl.n	8003ab8 <__swrite+0x1e>
 8003aac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ab0:	2302      	movs	r3, #2
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f000 f928 	bl	8003d08 <_lseek_r>
 8003ab8:	89a3      	ldrh	r3, [r4, #12]
 8003aba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003abe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ac2:	81a3      	strh	r3, [r4, #12]
 8003ac4:	4632      	mov	r2, r6
 8003ac6:	463b      	mov	r3, r7
 8003ac8:	4628      	mov	r0, r5
 8003aca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ace:	f000 b869 	b.w	8003ba4 <_write_r>

08003ad2 <__sseek>:
 8003ad2:	b510      	push	{r4, lr}
 8003ad4:	460c      	mov	r4, r1
 8003ad6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ada:	f000 f915 	bl	8003d08 <_lseek_r>
 8003ade:	1c43      	adds	r3, r0, #1
 8003ae0:	89a3      	ldrh	r3, [r4, #12]
 8003ae2:	bf15      	itete	ne
 8003ae4:	6560      	strne	r0, [r4, #84]	; 0x54
 8003ae6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003aea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003aee:	81a3      	strheq	r3, [r4, #12]
 8003af0:	bf18      	it	ne
 8003af2:	81a3      	strhne	r3, [r4, #12]
 8003af4:	bd10      	pop	{r4, pc}

08003af6 <__sclose>:
 8003af6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003afa:	f000 b8d3 	b.w	8003ca4 <_close_r>
	...

08003b00 <__swbuf_r>:
 8003b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b02:	460e      	mov	r6, r1
 8003b04:	4614      	mov	r4, r2
 8003b06:	4605      	mov	r5, r0
 8003b08:	b118      	cbz	r0, 8003b12 <__swbuf_r+0x12>
 8003b0a:	6983      	ldr	r3, [r0, #24]
 8003b0c:	b90b      	cbnz	r3, 8003b12 <__swbuf_r+0x12>
 8003b0e:	f7ff fa75 	bl	8002ffc <__sinit>
 8003b12:	4b21      	ldr	r3, [pc, #132]	; (8003b98 <__swbuf_r+0x98>)
 8003b14:	429c      	cmp	r4, r3
 8003b16:	d12b      	bne.n	8003b70 <__swbuf_r+0x70>
 8003b18:	686c      	ldr	r4, [r5, #4]
 8003b1a:	69a3      	ldr	r3, [r4, #24]
 8003b1c:	60a3      	str	r3, [r4, #8]
 8003b1e:	89a3      	ldrh	r3, [r4, #12]
 8003b20:	071a      	lsls	r2, r3, #28
 8003b22:	d52f      	bpl.n	8003b84 <__swbuf_r+0x84>
 8003b24:	6923      	ldr	r3, [r4, #16]
 8003b26:	b36b      	cbz	r3, 8003b84 <__swbuf_r+0x84>
 8003b28:	6923      	ldr	r3, [r4, #16]
 8003b2a:	6820      	ldr	r0, [r4, #0]
 8003b2c:	1ac0      	subs	r0, r0, r3
 8003b2e:	6963      	ldr	r3, [r4, #20]
 8003b30:	b2f6      	uxtb	r6, r6
 8003b32:	4283      	cmp	r3, r0
 8003b34:	4637      	mov	r7, r6
 8003b36:	dc04      	bgt.n	8003b42 <__swbuf_r+0x42>
 8003b38:	4621      	mov	r1, r4
 8003b3a:	4628      	mov	r0, r5
 8003b3c:	f7ff f9b8 	bl	8002eb0 <_fflush_r>
 8003b40:	bb30      	cbnz	r0, 8003b90 <__swbuf_r+0x90>
 8003b42:	68a3      	ldr	r3, [r4, #8]
 8003b44:	3b01      	subs	r3, #1
 8003b46:	60a3      	str	r3, [r4, #8]
 8003b48:	6823      	ldr	r3, [r4, #0]
 8003b4a:	1c5a      	adds	r2, r3, #1
 8003b4c:	6022      	str	r2, [r4, #0]
 8003b4e:	701e      	strb	r6, [r3, #0]
 8003b50:	6963      	ldr	r3, [r4, #20]
 8003b52:	3001      	adds	r0, #1
 8003b54:	4283      	cmp	r3, r0
 8003b56:	d004      	beq.n	8003b62 <__swbuf_r+0x62>
 8003b58:	89a3      	ldrh	r3, [r4, #12]
 8003b5a:	07db      	lsls	r3, r3, #31
 8003b5c:	d506      	bpl.n	8003b6c <__swbuf_r+0x6c>
 8003b5e:	2e0a      	cmp	r6, #10
 8003b60:	d104      	bne.n	8003b6c <__swbuf_r+0x6c>
 8003b62:	4621      	mov	r1, r4
 8003b64:	4628      	mov	r0, r5
 8003b66:	f7ff f9a3 	bl	8002eb0 <_fflush_r>
 8003b6a:	b988      	cbnz	r0, 8003b90 <__swbuf_r+0x90>
 8003b6c:	4638      	mov	r0, r7
 8003b6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b70:	4b0a      	ldr	r3, [pc, #40]	; (8003b9c <__swbuf_r+0x9c>)
 8003b72:	429c      	cmp	r4, r3
 8003b74:	d101      	bne.n	8003b7a <__swbuf_r+0x7a>
 8003b76:	68ac      	ldr	r4, [r5, #8]
 8003b78:	e7cf      	b.n	8003b1a <__swbuf_r+0x1a>
 8003b7a:	4b09      	ldr	r3, [pc, #36]	; (8003ba0 <__swbuf_r+0xa0>)
 8003b7c:	429c      	cmp	r4, r3
 8003b7e:	bf08      	it	eq
 8003b80:	68ec      	ldreq	r4, [r5, #12]
 8003b82:	e7ca      	b.n	8003b1a <__swbuf_r+0x1a>
 8003b84:	4621      	mov	r1, r4
 8003b86:	4628      	mov	r0, r5
 8003b88:	f000 f81e 	bl	8003bc8 <__swsetup_r>
 8003b8c:	2800      	cmp	r0, #0
 8003b8e:	d0cb      	beq.n	8003b28 <__swbuf_r+0x28>
 8003b90:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8003b94:	e7ea      	b.n	8003b6c <__swbuf_r+0x6c>
 8003b96:	bf00      	nop
 8003b98:	080042a4 	.word	0x080042a4
 8003b9c:	080042c4 	.word	0x080042c4
 8003ba0:	08004284 	.word	0x08004284

08003ba4 <_write_r>:
 8003ba4:	b538      	push	{r3, r4, r5, lr}
 8003ba6:	4d07      	ldr	r5, [pc, #28]	; (8003bc4 <_write_r+0x20>)
 8003ba8:	4604      	mov	r4, r0
 8003baa:	4608      	mov	r0, r1
 8003bac:	4611      	mov	r1, r2
 8003bae:	2200      	movs	r2, #0
 8003bb0:	602a      	str	r2, [r5, #0]
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	f7fd fb03 	bl	80011be <_write>
 8003bb8:	1c43      	adds	r3, r0, #1
 8003bba:	d102      	bne.n	8003bc2 <_write_r+0x1e>
 8003bbc:	682b      	ldr	r3, [r5, #0]
 8003bbe:	b103      	cbz	r3, 8003bc2 <_write_r+0x1e>
 8003bc0:	6023      	str	r3, [r4, #0]
 8003bc2:	bd38      	pop	{r3, r4, r5, pc}
 8003bc4:	200001f0 	.word	0x200001f0

08003bc8 <__swsetup_r>:
 8003bc8:	4b32      	ldr	r3, [pc, #200]	; (8003c94 <__swsetup_r+0xcc>)
 8003bca:	b570      	push	{r4, r5, r6, lr}
 8003bcc:	681d      	ldr	r5, [r3, #0]
 8003bce:	4606      	mov	r6, r0
 8003bd0:	460c      	mov	r4, r1
 8003bd2:	b125      	cbz	r5, 8003bde <__swsetup_r+0x16>
 8003bd4:	69ab      	ldr	r3, [r5, #24]
 8003bd6:	b913      	cbnz	r3, 8003bde <__swsetup_r+0x16>
 8003bd8:	4628      	mov	r0, r5
 8003bda:	f7ff fa0f 	bl	8002ffc <__sinit>
 8003bde:	4b2e      	ldr	r3, [pc, #184]	; (8003c98 <__swsetup_r+0xd0>)
 8003be0:	429c      	cmp	r4, r3
 8003be2:	d10f      	bne.n	8003c04 <__swsetup_r+0x3c>
 8003be4:	686c      	ldr	r4, [r5, #4]
 8003be6:	89a3      	ldrh	r3, [r4, #12]
 8003be8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003bec:	0719      	lsls	r1, r3, #28
 8003bee:	d42c      	bmi.n	8003c4a <__swsetup_r+0x82>
 8003bf0:	06dd      	lsls	r5, r3, #27
 8003bf2:	d411      	bmi.n	8003c18 <__swsetup_r+0x50>
 8003bf4:	2309      	movs	r3, #9
 8003bf6:	6033      	str	r3, [r6, #0]
 8003bf8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003bfc:	81a3      	strh	r3, [r4, #12]
 8003bfe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003c02:	e03e      	b.n	8003c82 <__swsetup_r+0xba>
 8003c04:	4b25      	ldr	r3, [pc, #148]	; (8003c9c <__swsetup_r+0xd4>)
 8003c06:	429c      	cmp	r4, r3
 8003c08:	d101      	bne.n	8003c0e <__swsetup_r+0x46>
 8003c0a:	68ac      	ldr	r4, [r5, #8]
 8003c0c:	e7eb      	b.n	8003be6 <__swsetup_r+0x1e>
 8003c0e:	4b24      	ldr	r3, [pc, #144]	; (8003ca0 <__swsetup_r+0xd8>)
 8003c10:	429c      	cmp	r4, r3
 8003c12:	bf08      	it	eq
 8003c14:	68ec      	ldreq	r4, [r5, #12]
 8003c16:	e7e6      	b.n	8003be6 <__swsetup_r+0x1e>
 8003c18:	0758      	lsls	r0, r3, #29
 8003c1a:	d512      	bpl.n	8003c42 <__swsetup_r+0x7a>
 8003c1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003c1e:	b141      	cbz	r1, 8003c32 <__swsetup_r+0x6a>
 8003c20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003c24:	4299      	cmp	r1, r3
 8003c26:	d002      	beq.n	8003c2e <__swsetup_r+0x66>
 8003c28:	4630      	mov	r0, r6
 8003c2a:	f7ff fb51 	bl	80032d0 <_free_r>
 8003c2e:	2300      	movs	r3, #0
 8003c30:	6363      	str	r3, [r4, #52]	; 0x34
 8003c32:	89a3      	ldrh	r3, [r4, #12]
 8003c34:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003c38:	81a3      	strh	r3, [r4, #12]
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	6063      	str	r3, [r4, #4]
 8003c3e:	6923      	ldr	r3, [r4, #16]
 8003c40:	6023      	str	r3, [r4, #0]
 8003c42:	89a3      	ldrh	r3, [r4, #12]
 8003c44:	f043 0308 	orr.w	r3, r3, #8
 8003c48:	81a3      	strh	r3, [r4, #12]
 8003c4a:	6923      	ldr	r3, [r4, #16]
 8003c4c:	b94b      	cbnz	r3, 8003c62 <__swsetup_r+0x9a>
 8003c4e:	89a3      	ldrh	r3, [r4, #12]
 8003c50:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003c54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c58:	d003      	beq.n	8003c62 <__swsetup_r+0x9a>
 8003c5a:	4621      	mov	r1, r4
 8003c5c:	4630      	mov	r0, r6
 8003c5e:	f7ff faef 	bl	8003240 <__smakebuf_r>
 8003c62:	89a0      	ldrh	r0, [r4, #12]
 8003c64:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003c68:	f010 0301 	ands.w	r3, r0, #1
 8003c6c:	d00a      	beq.n	8003c84 <__swsetup_r+0xbc>
 8003c6e:	2300      	movs	r3, #0
 8003c70:	60a3      	str	r3, [r4, #8]
 8003c72:	6963      	ldr	r3, [r4, #20]
 8003c74:	425b      	negs	r3, r3
 8003c76:	61a3      	str	r3, [r4, #24]
 8003c78:	6923      	ldr	r3, [r4, #16]
 8003c7a:	b943      	cbnz	r3, 8003c8e <__swsetup_r+0xc6>
 8003c7c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003c80:	d1ba      	bne.n	8003bf8 <__swsetup_r+0x30>
 8003c82:	bd70      	pop	{r4, r5, r6, pc}
 8003c84:	0781      	lsls	r1, r0, #30
 8003c86:	bf58      	it	pl
 8003c88:	6963      	ldrpl	r3, [r4, #20]
 8003c8a:	60a3      	str	r3, [r4, #8]
 8003c8c:	e7f4      	b.n	8003c78 <__swsetup_r+0xb0>
 8003c8e:	2000      	movs	r0, #0
 8003c90:	e7f7      	b.n	8003c82 <__swsetup_r+0xba>
 8003c92:	bf00      	nop
 8003c94:	2000000c 	.word	0x2000000c
 8003c98:	080042a4 	.word	0x080042a4
 8003c9c:	080042c4 	.word	0x080042c4
 8003ca0:	08004284 	.word	0x08004284

08003ca4 <_close_r>:
 8003ca4:	b538      	push	{r3, r4, r5, lr}
 8003ca6:	4d06      	ldr	r5, [pc, #24]	; (8003cc0 <_close_r+0x1c>)
 8003ca8:	2300      	movs	r3, #0
 8003caa:	4604      	mov	r4, r0
 8003cac:	4608      	mov	r0, r1
 8003cae:	602b      	str	r3, [r5, #0]
 8003cb0:	f7fd faa1 	bl	80011f6 <_close>
 8003cb4:	1c43      	adds	r3, r0, #1
 8003cb6:	d102      	bne.n	8003cbe <_close_r+0x1a>
 8003cb8:	682b      	ldr	r3, [r5, #0]
 8003cba:	b103      	cbz	r3, 8003cbe <_close_r+0x1a>
 8003cbc:	6023      	str	r3, [r4, #0]
 8003cbe:	bd38      	pop	{r3, r4, r5, pc}
 8003cc0:	200001f0 	.word	0x200001f0

08003cc4 <_fstat_r>:
 8003cc4:	b538      	push	{r3, r4, r5, lr}
 8003cc6:	4d07      	ldr	r5, [pc, #28]	; (8003ce4 <_fstat_r+0x20>)
 8003cc8:	2300      	movs	r3, #0
 8003cca:	4604      	mov	r4, r0
 8003ccc:	4608      	mov	r0, r1
 8003cce:	4611      	mov	r1, r2
 8003cd0:	602b      	str	r3, [r5, #0]
 8003cd2:	f7fd fa9c 	bl	800120e <_fstat>
 8003cd6:	1c43      	adds	r3, r0, #1
 8003cd8:	d102      	bne.n	8003ce0 <_fstat_r+0x1c>
 8003cda:	682b      	ldr	r3, [r5, #0]
 8003cdc:	b103      	cbz	r3, 8003ce0 <_fstat_r+0x1c>
 8003cde:	6023      	str	r3, [r4, #0]
 8003ce0:	bd38      	pop	{r3, r4, r5, pc}
 8003ce2:	bf00      	nop
 8003ce4:	200001f0 	.word	0x200001f0

08003ce8 <_isatty_r>:
 8003ce8:	b538      	push	{r3, r4, r5, lr}
 8003cea:	4d06      	ldr	r5, [pc, #24]	; (8003d04 <_isatty_r+0x1c>)
 8003cec:	2300      	movs	r3, #0
 8003cee:	4604      	mov	r4, r0
 8003cf0:	4608      	mov	r0, r1
 8003cf2:	602b      	str	r3, [r5, #0]
 8003cf4:	f7fd fa9b 	bl	800122e <_isatty>
 8003cf8:	1c43      	adds	r3, r0, #1
 8003cfa:	d102      	bne.n	8003d02 <_isatty_r+0x1a>
 8003cfc:	682b      	ldr	r3, [r5, #0]
 8003cfe:	b103      	cbz	r3, 8003d02 <_isatty_r+0x1a>
 8003d00:	6023      	str	r3, [r4, #0]
 8003d02:	bd38      	pop	{r3, r4, r5, pc}
 8003d04:	200001f0 	.word	0x200001f0

08003d08 <_lseek_r>:
 8003d08:	b538      	push	{r3, r4, r5, lr}
 8003d0a:	4d07      	ldr	r5, [pc, #28]	; (8003d28 <_lseek_r+0x20>)
 8003d0c:	4604      	mov	r4, r0
 8003d0e:	4608      	mov	r0, r1
 8003d10:	4611      	mov	r1, r2
 8003d12:	2200      	movs	r2, #0
 8003d14:	602a      	str	r2, [r5, #0]
 8003d16:	461a      	mov	r2, r3
 8003d18:	f7fd fa94 	bl	8001244 <_lseek>
 8003d1c:	1c43      	adds	r3, r0, #1
 8003d1e:	d102      	bne.n	8003d26 <_lseek_r+0x1e>
 8003d20:	682b      	ldr	r3, [r5, #0]
 8003d22:	b103      	cbz	r3, 8003d26 <_lseek_r+0x1e>
 8003d24:	6023      	str	r3, [r4, #0]
 8003d26:	bd38      	pop	{r3, r4, r5, pc}
 8003d28:	200001f0 	.word	0x200001f0

08003d2c <__malloc_lock>:
 8003d2c:	4801      	ldr	r0, [pc, #4]	; (8003d34 <__malloc_lock+0x8>)
 8003d2e:	f7ff ba60 	b.w	80031f2 <__retarget_lock_acquire_recursive>
 8003d32:	bf00      	nop
 8003d34:	200001e8 	.word	0x200001e8

08003d38 <__malloc_unlock>:
 8003d38:	4801      	ldr	r0, [pc, #4]	; (8003d40 <__malloc_unlock+0x8>)
 8003d3a:	f7ff ba5b 	b.w	80031f4 <__retarget_lock_release_recursive>
 8003d3e:	bf00      	nop
 8003d40:	200001e8 	.word	0x200001e8

08003d44 <_read_r>:
 8003d44:	b538      	push	{r3, r4, r5, lr}
 8003d46:	4d07      	ldr	r5, [pc, #28]	; (8003d64 <_read_r+0x20>)
 8003d48:	4604      	mov	r4, r0
 8003d4a:	4608      	mov	r0, r1
 8003d4c:	4611      	mov	r1, r2
 8003d4e:	2200      	movs	r2, #0
 8003d50:	602a      	str	r2, [r5, #0]
 8003d52:	461a      	mov	r2, r3
 8003d54:	f7fd fa16 	bl	8001184 <_read>
 8003d58:	1c43      	adds	r3, r0, #1
 8003d5a:	d102      	bne.n	8003d62 <_read_r+0x1e>
 8003d5c:	682b      	ldr	r3, [r5, #0]
 8003d5e:	b103      	cbz	r3, 8003d62 <_read_r+0x1e>
 8003d60:	6023      	str	r3, [r4, #0]
 8003d62:	bd38      	pop	{r3, r4, r5, pc}
 8003d64:	200001f0 	.word	0x200001f0

08003d68 <lflush>:
 8003d68:	8983      	ldrh	r3, [r0, #12]
 8003d6a:	f003 0309 	and.w	r3, r3, #9
 8003d6e:	2b09      	cmp	r3, #9
 8003d70:	d101      	bne.n	8003d76 <lflush+0xe>
 8003d72:	f7ff b8d9 	b.w	8002f28 <fflush>
 8003d76:	2000      	movs	r0, #0
 8003d78:	4770      	bx	lr
	...

08003d7c <__srefill_r>:
 8003d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d7e:	460c      	mov	r4, r1
 8003d80:	4605      	mov	r5, r0
 8003d82:	b118      	cbz	r0, 8003d8c <__srefill_r+0x10>
 8003d84:	6983      	ldr	r3, [r0, #24]
 8003d86:	b90b      	cbnz	r3, 8003d8c <__srefill_r+0x10>
 8003d88:	f7ff f938 	bl	8002ffc <__sinit>
 8003d8c:	4b3b      	ldr	r3, [pc, #236]	; (8003e7c <__srefill_r+0x100>)
 8003d8e:	429c      	cmp	r4, r3
 8003d90:	d10a      	bne.n	8003da8 <__srefill_r+0x2c>
 8003d92:	686c      	ldr	r4, [r5, #4]
 8003d94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003d98:	2300      	movs	r3, #0
 8003d9a:	6063      	str	r3, [r4, #4]
 8003d9c:	89a3      	ldrh	r3, [r4, #12]
 8003d9e:	069e      	lsls	r6, r3, #26
 8003da0:	d50c      	bpl.n	8003dbc <__srefill_r+0x40>
 8003da2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003da6:	e066      	b.n	8003e76 <__srefill_r+0xfa>
 8003da8:	4b35      	ldr	r3, [pc, #212]	; (8003e80 <__srefill_r+0x104>)
 8003daa:	429c      	cmp	r4, r3
 8003dac:	d101      	bne.n	8003db2 <__srefill_r+0x36>
 8003dae:	68ac      	ldr	r4, [r5, #8]
 8003db0:	e7f0      	b.n	8003d94 <__srefill_r+0x18>
 8003db2:	4b34      	ldr	r3, [pc, #208]	; (8003e84 <__srefill_r+0x108>)
 8003db4:	429c      	cmp	r4, r3
 8003db6:	bf08      	it	eq
 8003db8:	68ec      	ldreq	r4, [r5, #12]
 8003dba:	e7eb      	b.n	8003d94 <__srefill_r+0x18>
 8003dbc:	0758      	lsls	r0, r3, #29
 8003dbe:	d448      	bmi.n	8003e52 <__srefill_r+0xd6>
 8003dc0:	06d9      	lsls	r1, r3, #27
 8003dc2:	d405      	bmi.n	8003dd0 <__srefill_r+0x54>
 8003dc4:	2309      	movs	r3, #9
 8003dc6:	602b      	str	r3, [r5, #0]
 8003dc8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003dcc:	81a3      	strh	r3, [r4, #12]
 8003dce:	e7e8      	b.n	8003da2 <__srefill_r+0x26>
 8003dd0:	071a      	lsls	r2, r3, #28
 8003dd2:	d50b      	bpl.n	8003dec <__srefill_r+0x70>
 8003dd4:	4621      	mov	r1, r4
 8003dd6:	4628      	mov	r0, r5
 8003dd8:	f7ff f86a 	bl	8002eb0 <_fflush_r>
 8003ddc:	2800      	cmp	r0, #0
 8003dde:	d1e0      	bne.n	8003da2 <__srefill_r+0x26>
 8003de0:	89a3      	ldrh	r3, [r4, #12]
 8003de2:	60a0      	str	r0, [r4, #8]
 8003de4:	f023 0308 	bic.w	r3, r3, #8
 8003de8:	81a3      	strh	r3, [r4, #12]
 8003dea:	61a0      	str	r0, [r4, #24]
 8003dec:	89a3      	ldrh	r3, [r4, #12]
 8003dee:	f043 0304 	orr.w	r3, r3, #4
 8003df2:	81a3      	strh	r3, [r4, #12]
 8003df4:	6923      	ldr	r3, [r4, #16]
 8003df6:	b91b      	cbnz	r3, 8003e00 <__srefill_r+0x84>
 8003df8:	4621      	mov	r1, r4
 8003dfa:	4628      	mov	r0, r5
 8003dfc:	f7ff fa20 	bl	8003240 <__smakebuf_r>
 8003e00:	89a6      	ldrh	r6, [r4, #12]
 8003e02:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8003e06:	07b3      	lsls	r3, r6, #30
 8003e08:	d00f      	beq.n	8003e2a <__srefill_r+0xae>
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	81a3      	strh	r3, [r4, #12]
 8003e0e:	4b1e      	ldr	r3, [pc, #120]	; (8003e88 <__srefill_r+0x10c>)
 8003e10:	491e      	ldr	r1, [pc, #120]	; (8003e8c <__srefill_r+0x110>)
 8003e12:	6818      	ldr	r0, [r3, #0]
 8003e14:	f006 0609 	and.w	r6, r6, #9
 8003e18:	f7ff f96e 	bl	80030f8 <_fwalk>
 8003e1c:	2e09      	cmp	r6, #9
 8003e1e:	81a7      	strh	r7, [r4, #12]
 8003e20:	d103      	bne.n	8003e2a <__srefill_r+0xae>
 8003e22:	4621      	mov	r1, r4
 8003e24:	4628      	mov	r0, r5
 8003e26:	f7fe ffbd 	bl	8002da4 <__sflush_r>
 8003e2a:	6922      	ldr	r2, [r4, #16]
 8003e2c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8003e2e:	6963      	ldr	r3, [r4, #20]
 8003e30:	6a21      	ldr	r1, [r4, #32]
 8003e32:	6022      	str	r2, [r4, #0]
 8003e34:	4628      	mov	r0, r5
 8003e36:	47b0      	blx	r6
 8003e38:	2800      	cmp	r0, #0
 8003e3a:	6060      	str	r0, [r4, #4]
 8003e3c:	dc1c      	bgt.n	8003e78 <__srefill_r+0xfc>
 8003e3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e42:	bf17      	itett	ne
 8003e44:	2200      	movne	r2, #0
 8003e46:	f043 0320 	orreq.w	r3, r3, #32
 8003e4a:	6062      	strne	r2, [r4, #4]
 8003e4c:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8003e50:	e7bc      	b.n	8003dcc <__srefill_r+0x50>
 8003e52:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003e54:	2900      	cmp	r1, #0
 8003e56:	d0cd      	beq.n	8003df4 <__srefill_r+0x78>
 8003e58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003e5c:	4299      	cmp	r1, r3
 8003e5e:	d002      	beq.n	8003e66 <__srefill_r+0xea>
 8003e60:	4628      	mov	r0, r5
 8003e62:	f7ff fa35 	bl	80032d0 <_free_r>
 8003e66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003e68:	6063      	str	r3, [r4, #4]
 8003e6a:	2000      	movs	r0, #0
 8003e6c:	6360      	str	r0, [r4, #52]	; 0x34
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d0c0      	beq.n	8003df4 <__srefill_r+0x78>
 8003e72:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003e74:	6023      	str	r3, [r4, #0]
 8003e76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e78:	2000      	movs	r0, #0
 8003e7a:	e7fc      	b.n	8003e76 <__srefill_r+0xfa>
 8003e7c:	080042a4 	.word	0x080042a4
 8003e80:	080042c4 	.word	0x080042c4
 8003e84:	08004284 	.word	0x08004284
 8003e88:	08004158 	.word	0x08004158
 8003e8c:	08003d69 	.word	0x08003d69

08003e90 <_init>:
 8003e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e92:	bf00      	nop
 8003e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e96:	bc08      	pop	{r3}
 8003e98:	469e      	mov	lr, r3
 8003e9a:	4770      	bx	lr

08003e9c <_fini>:
 8003e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e9e:	bf00      	nop
 8003ea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ea2:	bc08      	pop	{r3}
 8003ea4:	469e      	mov	lr, r3
 8003ea6:	4770      	bx	lr
