
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-317520157280-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L1D next line prefetcher
CPU 0 L2C IP-based stride prefetcher

Warmup complete CPU 0 instructions: 1000002 cycles: 659895 (Simulation time: 0 hr 0 min 3 sec) 

Heartbeat CPU 0 instructions: 10000002 cycles: 9056865 heartbeat IPC: 1.10414 cumulative IPC: 1.07182 (Simulation time: 0 hr 0 min 41 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18316804 heartbeat IPC: 1.07992 cumulative IPC: 1.07607 (Simulation time: 0 hr 1 min 24 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-317520157280-trace.gz
Heartbeat CPU 0 instructions: 30000002 cycles: 27543960 heartbeat IPC: 1.08376 cumulative IPC: 1.07871 (Simulation time: 0 hr 2 min 5 sec) 
Finished CPU 0 instructions: 29000000 cycles: 26884065 cumulative IPC: 1.07871 (Simulation time: 0 hr 2 min 5 sec) 

CPU 0 Branch Prediction Accuracy: 99.544% MPKI: 0.219103

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.07871 instructions: 29000000 cycles: 26884065
L1D TOTAL     ACCESS:   17750869  HIT:   17589794  MISS:     161075
L1D LOAD      ACCESS:    9340629  HIT:    9332232  MISS:       8397
L1D RFO       ACCESS:    2571544  HIT:    2540296  MISS:      31248
L1D PREFETCH  ACCESS:    5838696  HIT:    5717266  MISS:     121430
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    9746828  ISSUED:    9633794  USEFUL:     119943  USELESS:       5904
L1I TOTAL     ACCESS:    7371108  HIT:    7371037  MISS:         71
L1I LOAD      ACCESS:    7371108  HIT:    7371037  MISS:         71
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     250569  HIT:     157088  MISS:      93481
L2C LOAD      ACCESS:       8415  HIT:       6743  MISS:       1672
L2C RFO       ACCESS:      30212  HIT:       1080  MISS:      29132
L2C PREFETCH  ACCESS:     125538  HIT:      62882  MISS:      62656
L2C WRITEBACK ACCESS:      86404  HIT:      86383  MISS:         21
L2C PREFETCH  REQUESTED:       3541  ISSUED:       3541  USEFUL:       1993  USELESS:      60723
LLC TOTAL     ACCESS:     176533  HIT:     116170  MISS:      60363
LLC LOAD      ACCESS:       1664  HIT:       1243  MISS:        421
LLC RFO       ACCESS:      29132  HIT:       8722  MISS:      20410
LLC PREFETCH  ACCESS:      62669  HIT:      23147  MISS:      39522
LLC WRITEBACK ACCESS:      83068  HIT:      83058  MISS:         10
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        773  USELESS:      31101
Major fault: 0 Minor fault: 558
CPU 0 L1D next line prefetcher final stats
CPU 0 L2C PC-based stride prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      37180  ROW_BUFFER_MISS:      23159
 DBUS_CONGESTED:      49381
 WQ ROW_BUFFER_HIT:      16989  ROW_BUFFER_MISS:      29377  FULL:          0

 AVG_CONGESTED_CYCLE: 14
