
---------- Begin Simulation Statistics ----------
final_tick                               173792472000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181313                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682940                       # Number of bytes of host memory used
host_op_rate                                   181669                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   551.53                       # Real time elapsed on the host
host_tick_rate                              315108697                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.173792                       # Number of seconds simulated
sim_ticks                                173792472000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694505                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095414                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101835                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727738                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477825                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65339                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.737925                       # CPI: cycles per instruction
system.cpu.discardedOps                        190730                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610106                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402391                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001434                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        40773511                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.575399                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        173792472                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133018961                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       367133                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        738773                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          238                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       874842                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        27148                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1750640                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          27160                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 173792472000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             164492                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       281124                       # Transaction distribution
system.membus.trans_dist::CleanEvict            85973                       # Transaction distribution
system.membus.trans_dist::ReadExReq            207184                       # Transaction distribution
system.membus.trans_dist::ReadExResp           207184                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        164492                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1110449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1110449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     41779200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                41779200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            371676                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  371676    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              371676                       # Request fanout histogram
system.membus.respLayer1.occupancy         2030172000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1863269000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 173792472000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            534494                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1049674                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          217468                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           341305                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          341304                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       533747                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2624642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2626438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    105190400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              105257536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          392603                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17992000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1268402                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021611                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.145474                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1241003     97.84%     97.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  27387      2.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1268402                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3288342000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2625155997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2241000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 173792472000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   74                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               504046                       # number of demand (read+write) hits
system.l2.demand_hits::total                   504120                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  74                       # number of overall hits
system.l2.overall_hits::.cpu.data              504046                       # number of overall hits
system.l2.overall_hits::total                  504120                       # number of overall hits
system.l2.demand_misses::.cpu.inst                673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             371006                       # number of demand (read+write) misses
system.l2.demand_misses::total                 371679                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               673                       # number of overall misses
system.l2.overall_misses::.cpu.data            371006                       # number of overall misses
system.l2.overall_misses::total                371679                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66565000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  40081349000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40147914000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66565000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  40081349000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40147914000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           875052                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               875799                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          875052                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              875799                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.900937                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.423982                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.424388                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.900937                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.423982                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.424388                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98907.875186                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108034.233948                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108017.708829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98907.875186                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108034.233948                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108017.708829                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              281125                       # number of writebacks
system.l2.writebacks::total                    281125                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        371003                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            371676                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       371003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           371676                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53105000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  32661041000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32714146000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53105000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  32661041000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32714146000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.900937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.423978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.424385                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.900937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.423978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.424385                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78907.875186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88034.439075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88017.913452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78907.875186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88034.439075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88017.913452                       # average overall mshr miss latency
system.l2.replacements                         392603                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       768549                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           768549                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       768549                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       768549                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1655                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1655                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            134121                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                134121                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          207184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              207184                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  22905556000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22905556000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        341305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            341305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.607035                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.607035                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110556.587381                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110556.587381                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       207184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         207184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  18761876000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18761876000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.607035                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.607035                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90556.587381                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90556.587381                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66565000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66565000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.900937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.900937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98907.875186                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98907.875186                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53105000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53105000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.900937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.900937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78907.875186                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78907.875186                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        369925                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            369925                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       163822                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          163822                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  17175793000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17175793000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       533747                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        533747                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.306928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.306928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104844.239479                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104844.239479                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       163819                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       163819                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13899165000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13899165000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.306923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.306923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84844.645615                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84844.645615                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 173792472000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4050.640669                       # Cycle average of tags in use
system.l2.tags.total_refs                     1748744                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    396699                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.408239                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     103.029027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        12.142389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3935.469253                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.025154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988926                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          413                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1990                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1584                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3897503                       # Number of tag accesses
system.l2.tags.data_accesses                  3897503                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 173792472000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       23744192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23787264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17991936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17991936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          371003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              371676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       281124                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             281124                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            247836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         136623823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             136871659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       247836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           247836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      103525405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            103525405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      103525405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           247836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        136623823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            240397064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    280707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    366310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.027758230500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16382                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16382                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1041377                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             264696                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      371676                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     281124                       # Number of write requests accepted
system.mem_ctrls.readBursts                    371676                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   281124                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4693                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   417                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             26610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             23454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             21734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             21514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             23019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16891                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6744167000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1834915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13625098250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18377.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37127.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   158335                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  124875                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                371676                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               281124                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  304025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       364436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    113.734889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.253786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   157.390935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       287479     78.88%     78.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        49345     13.54%     92.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6720      1.84%     94.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2623      0.72%     94.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9972      2.74%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          673      0.18%     97.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          635      0.17%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          567      0.16%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6422      1.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       364436                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16382                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.400195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.663217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.437953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         16334     99.71%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           30      0.18%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           11      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16382                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.133317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.097386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.112631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7636     46.61%     46.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              408      2.49%     49.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6927     42.28%     91.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1344      8.20%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      0.38%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16382                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               23486912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  300352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17963392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23787264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17991936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       135.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       103.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    136.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    103.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  173792431000                       # Total gap between requests
system.mem_ctrls.avgGap                     266226.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     23443840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     17963392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 247835.821105070645                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 134895601.231795579195                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 103361162.847145646811                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       371003                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       281124                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18551250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13606547000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4152325390250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27565.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36675.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14770440.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    43.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1233934800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            655825335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1262387700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          696128760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13718764800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      45787474710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      28178436000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        91532952105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        526.679614                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  72787213250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5803200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  95202058750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1368245340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            727209285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1357870920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          769010400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13718764800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      46961385720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      27189879360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        92092365825                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.898475                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  70213265750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5803200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  97776006250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    173792472000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 173792472000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662874                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662874                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662874                       # number of overall hits
system.cpu.icache.overall_hits::total         9662874                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71889000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71889000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71889000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71889000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663621                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663621                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663621                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663621                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 96236.947791                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96236.947791                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 96236.947791                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96236.947791                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70395000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70395000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70395000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70395000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 94236.947791                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94236.947791                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 94236.947791                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94236.947791                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662874                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662874                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71889000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71889000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 96236.947791                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96236.947791                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70395000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70395000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 94236.947791                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94236.947791                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 173792472000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           363.844241                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663621                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.574297                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   363.844241                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.710633                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.710633                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327989                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327989                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 173792472000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 173792472000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 173792472000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51161456                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51161456                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51161933                       # number of overall hits
system.cpu.dcache.overall_hits::total        51161933                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       919542                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         919542                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       927484                       # number of overall misses
system.cpu.dcache.overall_misses::total        927484                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  55905694000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  55905694000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  55905694000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  55905694000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52080998                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52080998                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52089417                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52089417                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017656                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017656                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017806                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017806                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60797.325190                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60797.325190                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60276.720677                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60276.720677                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        89409                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3380                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.452367                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       768549                       # number of writebacks
system.cpu.dcache.writebacks::total            768549                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52427                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52427                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52427                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52427                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       867115                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       867115                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       875052                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       875052                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  52538899000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  52538899000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  53318814999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  53318814999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016649                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016649                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016799                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60590.462626                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60590.462626                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60932.167459                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60932.167459                       # average overall mshr miss latency
system.cpu.dcache.replacements                 874539                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40605075                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40605075                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       525822                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        525822                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  26828478000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26828478000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41130897                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41130897                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012784                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012784                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51021.977019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51021.977019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       525810                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       525810                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  25775828000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25775828000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012784                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012784                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49021.182556                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49021.182556                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10556381                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10556381                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       393720                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       393720                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  29077216000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29077216000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035956                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035956                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73852.524637                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73852.524637                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       341305                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       341305                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  26763071000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26763071000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031169                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031169                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78413.943540                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78413.943540                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          477                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           477                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7942                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7942                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943342                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943342                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7937                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7937                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    779915999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    779915999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.942749                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.942749                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98263.323548                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98263.323548                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 173792472000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.739728                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52037060                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            875051                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.467460                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.739728                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991679                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991679                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105054037                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105054037                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 173792472000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 173792472000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
