//
// Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
//
// On Sun Jun  4 09:37:47 CST 2017
//
// BVI format method schedule info:
// schedule lookupPort_request_put  CF ( lookupPort_response_get,
// 				      add_entry_put,
// 				      delete_entry_put,
// 				      modify_entry_put );
// schedule lookupPort_request_put  C ( lookupPort_request_put );
//
// schedule lookupPort_response_get  CF ( lookupPort_request_put,
// 				       add_entry_put,
// 				       delete_entry_put,
// 				       modify_entry_put );
// schedule lookupPort_response_get  C ( lookupPort_response_get );
//
// schedule add_entry_put  CF ( lookupPort_request_put,
// 			     lookupPort_response_get,
// 			     delete_entry_put,
// 			     modify_entry_put );
// schedule add_entry_put  C ( add_entry_put );
//
// schedule delete_entry_put  CF ( lookupPort_request_put,
// 				lookupPort_response_get,
// 				add_entry_put,
// 				delete_entry_put,
// 				modify_entry_put );
//
// schedule modify_entry_put  CF ( lookupPort_request_put,
// 				lookupPort_response_get,
// 				add_entry_put,
// 				delete_entry_put,
// 				modify_entry_put );
//
//
// Ports:
// Name                         I/O  size props
// RDY_lookupPort_request_put     O     1 reg
// lookupPort_response_get        O    11 reg
// RDY_lookupPort_response_get    O     1 reg
// RDY_add_entry_put              O     1
// RDY_delete_entry_put           O     1 const
// RDY_modify_entry_put           O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// lookupPort_request_put         I    54 reg
// add_entry_put                  I    64 reg
// delete_entry_put               I     8 unused
// modify_entry_put               I    18 unused
// EN_lookupPort_request_put      I     1
// EN_add_entry_put               I     1
// EN_delete_entry_put            I     1 unused
// EN_modify_entry_put            I     1 unused
// EN_lookupPort_response_get     I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkMatchTable_ModuleL2SwitchDmac(CLK,
				       RST_N,

				       lookupPort_request_put,
				       EN_lookupPort_request_put,
				       RDY_lookupPort_request_put,

				       EN_lookupPort_response_get,
				       lookupPort_response_get,
				       RDY_lookupPort_response_get,

				       add_entry_put,
				       EN_add_entry_put,
				       RDY_add_entry_put,

				       delete_entry_put,
				       EN_delete_entry_put,
				       RDY_delete_entry_put,

				       modify_entry_put,
				       EN_modify_entry_put,
				       RDY_modify_entry_put);
  parameter param1 = "";
  input  CLK;
  input  RST_N;

  // action method lookupPort_request_put
  input  [53 : 0] lookupPort_request_put;
  input  EN_lookupPort_request_put;
  output RDY_lookupPort_request_put;

  // actionvalue method lookupPort_response_get
  input  EN_lookupPort_response_get;
  output [10 : 0] lookupPort_response_get;
  output RDY_lookupPort_response_get;

  // action method add_entry_put
  input  [63 : 0] add_entry_put;
  input  EN_add_entry_put;
  output RDY_add_entry_put;

  // action method delete_entry_put
  input  [7 : 0] delete_entry_put;
  input  EN_delete_entry_put;
  output RDY_delete_entry_put;

  // action method modify_entry_put
  input  [17 : 0] modify_entry_put;
  input  EN_modify_entry_put;
  output RDY_modify_entry_put;

  // signals for module outputs
  wire [10 : 0] lookupPort_response_get;
  wire RDY_add_entry_put,
       RDY_delete_entry_put,
       RDY_lookupPort_request_put,
       RDY_lookupPort_response_get,
       RDY_modify_entry_put;

  // inlined wires
  wire ret_ifc_dmhc_is_hit_wire_wget,
       ret_ifc_dmhc_ldvn_start_wire_whas,
       ret_ifc_dmhc_ldvn_state_set_pw_whas,
       ret_ifc_dmhc_mslot_replacement_start_wire_whas,
       ret_ifc_dmhc_mslot_replacement_state_set_pw_whas,
       ret_ifc_dmhc_rec_value_whas;

  // register ret_ifc_dmhc_evictee_gslots_0
  reg [27 : 0] ret_ifc_dmhc_evictee_gslots_0;
  wire [27 : 0] ret_ifc_dmhc_evictee_gslots_0_D_IN;
  wire ret_ifc_dmhc_evictee_gslots_0_EN;

  // register ret_ifc_dmhc_evictee_gslots_1
  reg [27 : 0] ret_ifc_dmhc_evictee_gslots_1;
  wire [27 : 0] ret_ifc_dmhc_evictee_gslots_1_D_IN;
  wire ret_ifc_dmhc_evictee_gslots_1_EN;

  // register ret_ifc_dmhc_evictee_gslots_2
  reg [27 : 0] ret_ifc_dmhc_evictee_gslots_2;
  wire [27 : 0] ret_ifc_dmhc_evictee_gslots_2_D_IN;
  wire ret_ifc_dmhc_evictee_gslots_2_EN;

  // register ret_ifc_dmhc_evictee_gslots_3
  reg [27 : 0] ret_ifc_dmhc_evictee_gslots_3;
  wire [27 : 0] ret_ifc_dmhc_evictee_gslots_3_D_IN;
  wire ret_ifc_dmhc_evictee_gslots_3_EN;

  // register ret_ifc_dmhc_evictee_hvals_0
  reg [8 : 0] ret_ifc_dmhc_evictee_hvals_0;
  wire [8 : 0] ret_ifc_dmhc_evictee_hvals_0_D_IN;
  wire ret_ifc_dmhc_evictee_hvals_0_EN;

  // register ret_ifc_dmhc_evictee_hvals_1
  reg [8 : 0] ret_ifc_dmhc_evictee_hvals_1;
  wire [8 : 0] ret_ifc_dmhc_evictee_hvals_1_D_IN;
  wire ret_ifc_dmhc_evictee_hvals_1_EN;

  // register ret_ifc_dmhc_evictee_hvals_2
  reg [8 : 0] ret_ifc_dmhc_evictee_hvals_2;
  wire [8 : 0] ret_ifc_dmhc_evictee_hvals_2_D_IN;
  wire ret_ifc_dmhc_evictee_hvals_2_EN;

  // register ret_ifc_dmhc_evictee_hvals_3
  reg [8 : 0] ret_ifc_dmhc_evictee_hvals_3;
  wire [8 : 0] ret_ifc_dmhc_evictee_hvals_3_D_IN;
  wire ret_ifc_dmhc_evictee_hvals_3_EN;

  // register ret_ifc_dmhc_evictee_mslot
  reg [64 : 0] ret_ifc_dmhc_evictee_mslot;
  wire [64 : 0] ret_ifc_dmhc_evictee_mslot_D_IN;
  wire ret_ifc_dmhc_evictee_mslot_EN;

  // register ret_ifc_dmhc_hash_units_0_gslot_counter
  reg [8 : 0] ret_ifc_dmhc_hash_units_0_gslot_counter;
  wire [8 : 0] ret_ifc_dmhc_hash_units_0_gslot_counter_D_IN;
  wire ret_ifc_dmhc_hash_units_0_gslot_counter_EN;

  // register ret_ifc_dmhc_hash_units_0_init
  reg ret_ifc_dmhc_hash_units_0_init;
  wire ret_ifc_dmhc_hash_units_0_init_D_IN, ret_ifc_dmhc_hash_units_0_init_EN;

  // register ret_ifc_dmhc_hash_units_0_is_miss
  reg ret_ifc_dmhc_hash_units_0_is_miss;
  wire ret_ifc_dmhc_hash_units_0_is_miss_D_IN,
       ret_ifc_dmhc_hash_units_0_is_miss_EN;

  // register ret_ifc_dmhc_hash_units_1_gslot_counter
  reg [8 : 0] ret_ifc_dmhc_hash_units_1_gslot_counter;
  wire [8 : 0] ret_ifc_dmhc_hash_units_1_gslot_counter_D_IN;
  wire ret_ifc_dmhc_hash_units_1_gslot_counter_EN;

  // register ret_ifc_dmhc_hash_units_1_init
  reg ret_ifc_dmhc_hash_units_1_init;
  wire ret_ifc_dmhc_hash_units_1_init_D_IN, ret_ifc_dmhc_hash_units_1_init_EN;

  // register ret_ifc_dmhc_hash_units_1_is_miss
  reg ret_ifc_dmhc_hash_units_1_is_miss;
  wire ret_ifc_dmhc_hash_units_1_is_miss_D_IN,
       ret_ifc_dmhc_hash_units_1_is_miss_EN;

  // register ret_ifc_dmhc_hash_units_2_gslot_counter
  reg [8 : 0] ret_ifc_dmhc_hash_units_2_gslot_counter;
  wire [8 : 0] ret_ifc_dmhc_hash_units_2_gslot_counter_D_IN;
  wire ret_ifc_dmhc_hash_units_2_gslot_counter_EN;

  // register ret_ifc_dmhc_hash_units_2_init
  reg ret_ifc_dmhc_hash_units_2_init;
  wire ret_ifc_dmhc_hash_units_2_init_D_IN, ret_ifc_dmhc_hash_units_2_init_EN;

  // register ret_ifc_dmhc_hash_units_2_is_miss
  reg ret_ifc_dmhc_hash_units_2_is_miss;
  wire ret_ifc_dmhc_hash_units_2_is_miss_D_IN,
       ret_ifc_dmhc_hash_units_2_is_miss_EN;

  // register ret_ifc_dmhc_hash_units_3_gslot_counter
  reg [8 : 0] ret_ifc_dmhc_hash_units_3_gslot_counter;
  wire [8 : 0] ret_ifc_dmhc_hash_units_3_gslot_counter_D_IN;
  wire ret_ifc_dmhc_hash_units_3_gslot_counter_EN;

  // register ret_ifc_dmhc_hash_units_3_init
  reg ret_ifc_dmhc_hash_units_3_init;
  wire ret_ifc_dmhc_hash_units_3_init_D_IN, ret_ifc_dmhc_hash_units_3_init_EN;

  // register ret_ifc_dmhc_hash_units_3_is_miss
  reg ret_ifc_dmhc_hash_units_3_is_miss;
  wire ret_ifc_dmhc_hash_units_3_is_miss_D_IN,
       ret_ifc_dmhc_hash_units_3_is_miss_EN;

  // register ret_ifc_dmhc_inited
  reg ret_ifc_dmhc_inited;
  wire ret_ifc_dmhc_inited_D_IN, ret_ifc_dmhc_inited_EN;

  // register ret_ifc_dmhc_ldvn_start_reg
  reg ret_ifc_dmhc_ldvn_start_reg;
  wire ret_ifc_dmhc_ldvn_start_reg_D_IN, ret_ifc_dmhc_ldvn_start_reg_EN;

  // register ret_ifc_dmhc_ldvn_start_reg_1
  reg ret_ifc_dmhc_ldvn_start_reg_1;
  wire ret_ifc_dmhc_ldvn_start_reg_1_D_IN, ret_ifc_dmhc_ldvn_start_reg_1_EN;

  // register ret_ifc_dmhc_ldvn_state_can_overlap
  reg ret_ifc_dmhc_ldvn_state_can_overlap;
  wire ret_ifc_dmhc_ldvn_state_can_overlap_D_IN,
       ret_ifc_dmhc_ldvn_state_can_overlap_EN;

  // register ret_ifc_dmhc_ldvn_state_fired
  reg ret_ifc_dmhc_ldvn_state_fired;
  wire ret_ifc_dmhc_ldvn_state_fired_D_IN, ret_ifc_dmhc_ldvn_state_fired_EN;

  // register ret_ifc_dmhc_ldvn_state_mkFSMstate
  reg [3 : 0] ret_ifc_dmhc_ldvn_state_mkFSMstate;
  reg [3 : 0] ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN;
  wire ret_ifc_dmhc_ldvn_state_mkFSMstate_EN;

  // register ret_ifc_dmhc_miss_service
  reg ret_ifc_dmhc_miss_service;
  wire ret_ifc_dmhc_miss_service_D_IN, ret_ifc_dmhc_miss_service_EN;

  // register ret_ifc_dmhc_mslot_counter
  reg [7 : 0] ret_ifc_dmhc_mslot_counter;
  wire [7 : 0] ret_ifc_dmhc_mslot_counter_D_IN;
  wire ret_ifc_dmhc_mslot_counter_EN;

  // register ret_ifc_dmhc_mslot_replacement_start_reg
  reg ret_ifc_dmhc_mslot_replacement_start_reg;
  wire ret_ifc_dmhc_mslot_replacement_start_reg_D_IN,
       ret_ifc_dmhc_mslot_replacement_start_reg_EN;

  // register ret_ifc_dmhc_mslot_replacement_start_reg_1
  reg ret_ifc_dmhc_mslot_replacement_start_reg_1;
  wire ret_ifc_dmhc_mslot_replacement_start_reg_1_D_IN,
       ret_ifc_dmhc_mslot_replacement_start_reg_1_EN;

  // register ret_ifc_dmhc_mslot_replacement_state_can_overlap
  reg ret_ifc_dmhc_mslot_replacement_state_can_overlap;
  wire ret_ifc_dmhc_mslot_replacement_state_can_overlap_D_IN,
       ret_ifc_dmhc_mslot_replacement_state_can_overlap_EN;

  // register ret_ifc_dmhc_mslot_replacement_state_fired
  reg ret_ifc_dmhc_mslot_replacement_state_fired;
  wire ret_ifc_dmhc_mslot_replacement_state_fired_D_IN,
       ret_ifc_dmhc_mslot_replacement_state_fired_EN;

  // register ret_ifc_dmhc_mslot_replacement_state_mkFSMstate
  reg [3 : 0] ret_ifc_dmhc_mslot_replacement_state_mkFSMstate;
  reg [3 : 0] ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN;
  wire ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_EN;

  // register ret_ifc_dmhc_mslot_to_repair
  reg [64 : 0] ret_ifc_dmhc_mslot_to_repair;
  wire [64 : 0] ret_ifc_dmhc_mslot_to_repair_D_IN;
  wire ret_ifc_dmhc_mslot_to_repair_EN;

  // register ret_ifc_dmhc_new_gslots_0
  reg [27 : 0] ret_ifc_dmhc_new_gslots_0;
  wire [27 : 0] ret_ifc_dmhc_new_gslots_0_D_IN;
  wire ret_ifc_dmhc_new_gslots_0_EN;

  // register ret_ifc_dmhc_new_gslots_1
  reg [27 : 0] ret_ifc_dmhc_new_gslots_1;
  wire [27 : 0] ret_ifc_dmhc_new_gslots_1_D_IN;
  wire ret_ifc_dmhc_new_gslots_1_EN;

  // register ret_ifc_dmhc_new_gslots_2
  reg [27 : 0] ret_ifc_dmhc_new_gslots_2;
  wire [27 : 0] ret_ifc_dmhc_new_gslots_2_D_IN;
  wire ret_ifc_dmhc_new_gslots_2_EN;

  // register ret_ifc_dmhc_new_gslots_3
  reg [27 : 0] ret_ifc_dmhc_new_gslots_3;
  wire [27 : 0] ret_ifc_dmhc_new_gslots_3_D_IN;
  wire ret_ifc_dmhc_new_gslots_3_EN;

  // register ret_ifc_dmhc_new_hvals_0
  reg [8 : 0] ret_ifc_dmhc_new_hvals_0;
  wire [8 : 0] ret_ifc_dmhc_new_hvals_0_D_IN;
  wire ret_ifc_dmhc_new_hvals_0_EN;

  // register ret_ifc_dmhc_new_hvals_1
  reg [8 : 0] ret_ifc_dmhc_new_hvals_1;
  wire [8 : 0] ret_ifc_dmhc_new_hvals_1_D_IN;
  wire ret_ifc_dmhc_new_hvals_1_EN;

  // register ret_ifc_dmhc_new_hvals_2
  reg [8 : 0] ret_ifc_dmhc_new_hvals_2;
  wire [8 : 0] ret_ifc_dmhc_new_hvals_2_D_IN;
  wire ret_ifc_dmhc_new_hvals_2_EN;

  // register ret_ifc_dmhc_new_hvals_3
  reg [8 : 0] ret_ifc_dmhc_new_hvals_3;
  wire [8 : 0] ret_ifc_dmhc_new_hvals_3_D_IN;
  wire ret_ifc_dmhc_new_hvals_3_EN;

  // register ret_ifc_dmhc_new_mslot
  reg [64 : 0] ret_ifc_dmhc_new_mslot;
  wire [64 : 0] ret_ifc_dmhc_new_mslot_D_IN;
  wire ret_ifc_dmhc_new_mslot_EN;

  // register ret_ifc_dmhc_repair_g_index
  reg [1 : 0] ret_ifc_dmhc_repair_g_index;
  wire [1 : 0] ret_ifc_dmhc_repair_g_index_D_IN;
  wire ret_ifc_dmhc_repair_g_index_EN;

  // register ret_ifc_dmhc_repair_gslot
  reg [27 : 0] ret_ifc_dmhc_repair_gslot;
  wire [27 : 0] ret_ifc_dmhc_repair_gslot_D_IN;
  wire ret_ifc_dmhc_repair_gslot_EN;

  // register ret_ifc_dmhc_repair_gslots_0
  reg [27 : 0] ret_ifc_dmhc_repair_gslots_0;
  wire [27 : 0] ret_ifc_dmhc_repair_gslots_0_D_IN;
  wire ret_ifc_dmhc_repair_gslots_0_EN;

  // register ret_ifc_dmhc_repair_gslots_1
  reg [27 : 0] ret_ifc_dmhc_repair_gslots_1;
  wire [27 : 0] ret_ifc_dmhc_repair_gslots_1_D_IN;
  wire ret_ifc_dmhc_repair_gslots_1_EN;

  // register ret_ifc_dmhc_repair_gslots_2
  reg [27 : 0] ret_ifc_dmhc_repair_gslots_2;
  wire [27 : 0] ret_ifc_dmhc_repair_gslots_2_D_IN;
  wire ret_ifc_dmhc_repair_gslots_2_EN;

  // register ret_ifc_dmhc_repair_gslots_3
  reg [27 : 0] ret_ifc_dmhc_repair_gslots_3;
  wire [27 : 0] ret_ifc_dmhc_repair_gslots_3_D_IN;
  wire ret_ifc_dmhc_repair_gslots_3_EN;

  // register ret_ifc_dmhc_repair_hvals_0
  reg [8 : 0] ret_ifc_dmhc_repair_hvals_0;
  wire [8 : 0] ret_ifc_dmhc_repair_hvals_0_D_IN;
  wire ret_ifc_dmhc_repair_hvals_0_EN;

  // register ret_ifc_dmhc_repair_hvals_1
  reg [8 : 0] ret_ifc_dmhc_repair_hvals_1;
  wire [8 : 0] ret_ifc_dmhc_repair_hvals_1_D_IN;
  wire ret_ifc_dmhc_repair_hvals_1_EN;

  // register ret_ifc_dmhc_repair_hvals_2
  reg [8 : 0] ret_ifc_dmhc_repair_hvals_2;
  wire [8 : 0] ret_ifc_dmhc_repair_hvals_2_D_IN;
  wire ret_ifc_dmhc_repair_hvals_2_EN;

  // register ret_ifc_dmhc_repair_hvals_3
  reg [8 : 0] ret_ifc_dmhc_repair_hvals_3;
  wire [8 : 0] ret_ifc_dmhc_repair_hvals_3_D_IN;
  wire ret_ifc_dmhc_repair_hvals_3_EN;

  // register ret_ifc_dmhc_repair_mslot
  reg [64 : 0] ret_ifc_dmhc_repair_mslot;
  wire [64 : 0] ret_ifc_dmhc_repair_mslot_D_IN;
  wire ret_ifc_dmhc_repair_mslot_EN;

  // register ret_ifc_dmhc_stage
  reg [1 : 0] ret_ifc_dmhc_stage;
  wire [1 : 0] ret_ifc_dmhc_stage_D_IN;
  wire ret_ifc_dmhc_stage_EN;

  // register ret_ifc_dmhc_victim_g_index
  reg [1 : 0] ret_ifc_dmhc_victim_g_index;
  wire [1 : 0] ret_ifc_dmhc_victim_g_index_D_IN;
  wire ret_ifc_dmhc_victim_g_index_EN;

  // register ret_ifc_dmhc_victim_gslot
  reg [27 : 0] ret_ifc_dmhc_victim_gslot;
  wire [27 : 0] ret_ifc_dmhc_victim_gslot_D_IN;
  wire ret_ifc_dmhc_victim_gslot_EN;

  // register ret_ifc_dmhc_victim_mslot
  reg [64 : 0] ret_ifc_dmhc_victim_mslot;
  wire [64 : 0] ret_ifc_dmhc_victim_mslot_D_IN;
  wire ret_ifc_dmhc_victim_mslot_EN;

  // register ret_ifc_dmhc_victim_mslot_addr
  reg [7 : 0] ret_ifc_dmhc_victim_mslot_addr;
  wire [7 : 0] ret_ifc_dmhc_victim_mslot_addr_D_IN;
  wire ret_ifc_dmhc_victim_mslot_addr_EN;

  // ports of submodule ret_ifc_delay2_ff
  wire [53 : 0] ret_ifc_delay2_ff_D_IN, ret_ifc_delay2_ff_D_OUT;
  wire ret_ifc_delay2_ff_CLR,
       ret_ifc_delay2_ff_DEQ,
       ret_ifc_delay2_ff_EMPTY_N,
       ret_ifc_delay2_ff_ENQ,
       ret_ifc_delay2_ff_FULL_N;

  // ports of submodule ret_ifc_delay_ff
  wire [53 : 0] ret_ifc_delay_ff_D_IN, ret_ifc_delay_ff_D_OUT;
  wire ret_ifc_delay_ff_CLR,
       ret_ifc_delay_ff_DEQ,
       ret_ifc_delay_ff_EMPTY_N,
       ret_ifc_delay_ff_ENQ,
       ret_ifc_delay_ff_FULL_N;

  // ports of submodule ret_ifc_dmhc_hash_units_0_g_table
  reg [27 : 0] ret_ifc_dmhc_hash_units_0_g_table_DIA,
	       ret_ifc_dmhc_hash_units_0_g_table_DIB;
  reg [8 : 0] ret_ifc_dmhc_hash_units_0_g_table_ADDRA,
	      ret_ifc_dmhc_hash_units_0_g_table_ADDRB;
  wire [27 : 0] ret_ifc_dmhc_hash_units_0_g_table_DOA;
  wire ret_ifc_dmhc_hash_units_0_g_table_ENA,
       ret_ifc_dmhc_hash_units_0_g_table_ENB,
       ret_ifc_dmhc_hash_units_0_g_table_WEA,
       ret_ifc_dmhc_hash_units_0_g_table_WEB;

  // ports of submodule ret_ifc_dmhc_hash_units_1_g_table
  reg [27 : 0] ret_ifc_dmhc_hash_units_1_g_table_DIA,
	       ret_ifc_dmhc_hash_units_1_g_table_DIB;
  reg [8 : 0] ret_ifc_dmhc_hash_units_1_g_table_ADDRA,
	      ret_ifc_dmhc_hash_units_1_g_table_ADDRB;
  wire [27 : 0] ret_ifc_dmhc_hash_units_1_g_table_DOA;
  wire ret_ifc_dmhc_hash_units_1_g_table_ENA,
       ret_ifc_dmhc_hash_units_1_g_table_ENB,
       ret_ifc_dmhc_hash_units_1_g_table_WEA,
       ret_ifc_dmhc_hash_units_1_g_table_WEB;

  // ports of submodule ret_ifc_dmhc_hash_units_2_g_table
  reg [27 : 0] ret_ifc_dmhc_hash_units_2_g_table_DIA,
	       ret_ifc_dmhc_hash_units_2_g_table_DIB;
  reg [8 : 0] ret_ifc_dmhc_hash_units_2_g_table_ADDRA,
	      ret_ifc_dmhc_hash_units_2_g_table_ADDRB;
  wire [27 : 0] ret_ifc_dmhc_hash_units_2_g_table_DOA;
  wire ret_ifc_dmhc_hash_units_2_g_table_ENA,
       ret_ifc_dmhc_hash_units_2_g_table_ENB,
       ret_ifc_dmhc_hash_units_2_g_table_WEA,
       ret_ifc_dmhc_hash_units_2_g_table_WEB;

  // ports of submodule ret_ifc_dmhc_hash_units_3_g_table
  reg [27 : 0] ret_ifc_dmhc_hash_units_3_g_table_DIA,
	       ret_ifc_dmhc_hash_units_3_g_table_DIB;
  reg [8 : 0] ret_ifc_dmhc_hash_units_3_g_table_ADDRA,
	      ret_ifc_dmhc_hash_units_3_g_table_ADDRB;
  wire [27 : 0] ret_ifc_dmhc_hash_units_3_g_table_DOA;
  wire ret_ifc_dmhc_hash_units_3_g_table_ENA,
       ret_ifc_dmhc_hash_units_3_g_table_ENB,
       ret_ifc_dmhc_hash_units_3_g_table_WEA,
       ret_ifc_dmhc_hash_units_3_g_table_WEB;

  // ports of submodule ret_ifc_dmhc_m_table
  reg [64 : 0] ret_ifc_dmhc_m_table_DIB;
  wire [64 : 0] ret_ifc_dmhc_m_table_DIA, ret_ifc_dmhc_m_table_DOA;
  wire [7 : 0] ret_ifc_dmhc_m_table_ADDRA, ret_ifc_dmhc_m_table_ADDRB;
  wire ret_ifc_dmhc_m_table_ENA,
       ret_ifc_dmhc_m_table_ENB,
       ret_ifc_dmhc_m_table_WEA,
       ret_ifc_dmhc_m_table_WEB;

  // ports of submodule ret_ifc_dmhc_stage1_ff
  wire [53 : 0] ret_ifc_dmhc_stage1_ff_D_IN, ret_ifc_dmhc_stage1_ff_D_OUT;
  wire ret_ifc_dmhc_stage1_ff_CLR,
       ret_ifc_dmhc_stage1_ff_DEQ,
       ret_ifc_dmhc_stage1_ff_EMPTY_N,
       ret_ifc_dmhc_stage1_ff_ENQ,
       ret_ifc_dmhc_stage1_ff_FULL_N;

  // ports of submodule ret_ifc_dmhc_stage2_ff
  wire [53 : 0] ret_ifc_dmhc_stage2_ff_D_IN, ret_ifc_dmhc_stage2_ff_D_OUT;
  wire ret_ifc_dmhc_stage2_ff_CLR,
       ret_ifc_dmhc_stage2_ff_DEQ,
       ret_ifc_dmhc_stage2_ff_EMPTY_N,
       ret_ifc_dmhc_stage2_ff_ENQ,
       ret_ifc_dmhc_stage2_ff_FULL_N;

  // ports of submodule ret_ifc_readDataFifo
  wire [10 : 0] ret_ifc_readDataFifo_D_IN, ret_ifc_readDataFifo_D_OUT;
  wire ret_ifc_readDataFifo_CLR,
       ret_ifc_readDataFifo_DEQ,
       ret_ifc_readDataFifo_EMPTY_N,
       ret_ifc_readDataFifo_ENQ,
       ret_ifc_readDataFifo_FULL_N;

  // ports of submodule ret_ifc_readReqFifo
  wire [53 : 0] ret_ifc_readReqFifo_D_IN, ret_ifc_readReqFifo_D_OUT;
  wire ret_ifc_readReqFifo_CLR,
       ret_ifc_readReqFifo_DEQ,
       ret_ifc_readReqFifo_EMPTY_N,
       ret_ifc_readReqFifo_ENQ,
       ret_ifc_readReqFifo_FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9,
       WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9,
       WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9,
       WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9,
       WILL_FIRE_RL_ret_ifc_dmhc_ldvn_fsm_start,
       WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1,
       WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables,
       WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_fsm_start,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1,
       WILL_FIRE_RL_ret_ifc_do_delay,
       WILL_FIRE_RL_ret_ifc_do_read,
       WILL_FIRE_RL_ret_ifc_do_resp;

  // inputs to muxes for submodule ports
  reg [27 : 0] MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__VAL_1,
	       MUX_ret_ifc_dmhc_evictee_gslots_1_write_1__VAL_1,
	       MUX_ret_ifc_dmhc_evictee_gslots_2_write_1__VAL_1,
	       MUX_ret_ifc_dmhc_evictee_gslots_3_write_1__VAL_1;
  wire [27 : 0] MUX_ret_ifc_dmhc_new_gslots_0_write_1__VAL_2,
		MUX_ret_ifc_dmhc_new_gslots_1_write_1__VAL_2,
		MUX_ret_ifc_dmhc_new_gslots_2_write_1__VAL_2,
		MUX_ret_ifc_dmhc_new_gslots_3_write_1__VAL_2,
		MUX_ret_ifc_dmhc_repair_gslots_0_write_1__VAL_2,
		MUX_ret_ifc_dmhc_repair_gslots_1_write_1__VAL_2,
		MUX_ret_ifc_dmhc_repair_gslots_2_write_1__VAL_2,
		MUX_ret_ifc_dmhc_repair_gslots_3_write_1__VAL_2;
  wire [8 : 0] MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_1,
	       MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_2,
	       MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_3,
	       MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_4,
	       MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_1,
	       MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_2,
	       MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_3,
	       MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_4,
	       MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_1,
	       MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_2,
	       MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_3,
	       MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_4,
	       MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_1,
	       MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_2,
	       MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_3,
	       MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_4;
  wire [7 : 0] MUX_ret_ifc_dmhc_mslot_counter_write_1__VAL_1;
  wire MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1,
       MUX_ret_ifc_dmhc_inited_write_1__SEL_1,
       MUX_ret_ifc_dmhc_ldvn_start_reg_write_1__SEL_1,
       MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_1,
       MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2;

  // remaining internal signals
  reg [63 : 0] v___1__h100806,
	       v___1__h116728,
	       v___1__h117497,
	       v__h100157,
	       v__h116638,
	       v__h116897,
	       v__h117027,
	       v__h117299,
	       v__h98751,
	       v__h99415,
	       v__h99978;
  wire [27 : 0] IF_ret_ifc_dmhc_new_gslots_2_52_BITS_1_TO_0_53_ETC___d864,
		IF_ret_ifc_dmhc_repair_gslots_2_72_BITS_1_TO_0_ETC___d284;
  wire [9 : 0] IF_ret_ifc_dmhc_rec_value_whas__209_THEN_ret_i_ETC___d1211,
	       _theResult_____2_fst_value__h36843,
	       _theResult_____2_fst_value__h36847,
	       _theResult_____2_fst_value__h36851,
	       _theResult_____2_fst_value__h36867,
	       _theResult_____2_fst_value__h36871,
	       _theResult_____2_fst_value__h36875,
	       _theResult_____2_fst_value__h36879,
	       _theResult_____2_fst_value__h96748,
	       _theResult_____2_fst_value__h96752,
	       _theResult_____2_fst_value__h96756,
	       _theResult_____2_fst_value__h96772,
	       _theResult_____2_fst_value__h96776,
	       _theResult_____2_fst_value__h96780,
	       _theResult_____2_fst_value__h96784,
	       n_value__h36806,
	       n_value__h96707,
	       re_value__h99690,
	       x_wget__h2155;
  wire [8 : 0] IF_ret_ifc_dmhc_evictee_mslot_00_BIT_11_12_THE_ETC___d504,
	       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_THE_ETC___d566,
	       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_20_13_THE_ETC___d506,
	       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_27_91_THE_ETC___d568,
	       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_29_15_THE_ETC___d509,
	       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_36_93_THE_ETC___d571,
	       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_38_17_THE_ETC___d512,
	       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_45_95_THE_ETC___d574,
	       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_47_19_THE_ETC___d515,
	       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_54_97_THE_ETC___d577,
	       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_56_21_THE_ETC___d518,
	       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_63_99_THE_ETC___d580,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_14_THEN_1_EL_ETC__q7,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_23_THEN_1_EL_ETC__q8,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_32_THEN_1_EL_ETC__q9,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_41_THEN_1_EL_ETC__q10,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_50_THEN_1_EL_ETC__q11,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_59_THEN_1_EL_ETC__q12,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_11_6_THE_ETC___d168,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_TH_ETC___d230,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_20_7_THE_ETC___d170,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_27_55_TH_ETC___d232,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_29_9_THE_ETC___d173,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_36_57_TH_ETC___d235,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_38_1_THE_ETC___d176,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_45_59_TH_ETC___d238,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_47_3_THE_ETC___d179,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_54_61_TH_ETC___d241,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_56_5_THE_ETC___d182,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_63_63_TH_ETC___d244,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_14_THEN_1__ETC__q1,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_23_THEN_1__ETC__q2,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_32_THEN_1__ETC__q3,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_41_THEN_1__ETC__q4,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_50_THEN_1__ETC__q5,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_59_THEN_1__ETC__q6,
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_11_60_THEN_1__ETC___d752,
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_18_38_THEN_1__ETC___d814,
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_20_61_THEN_1__ETC___d754,
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_27_39_THEN_1__ETC___d816,
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_29_63_THEN_1__ETC___d757,
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_36_41_THEN_1__ETC___d819,
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_38_65_THEN_1__ETC___d760,
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_45_43_THEN_1__ETC___d822,
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_47_67_THEN_1__ETC___d763,
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_54_45_THEN_1__ETC___d825,
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_56_69_THEN_1__ETC___d766,
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_63_47_THEN_1__ETC___d828,
	       IF_ret_ifc_dmhc_new_mslot_BIT_14_THEN_1_ELSE_0__q19,
	       IF_ret_ifc_dmhc_new_mslot_BIT_23_THEN_1_ELSE_0__q20,
	       IF_ret_ifc_dmhc_new_mslot_BIT_32_THEN_1_ELSE_0__q21,
	       IF_ret_ifc_dmhc_new_mslot_BIT_41_THEN_1_ELSE_0__q22,
	       IF_ret_ifc_dmhc_new_mslot_BIT_50_THEN_1_ELSE_0__q23,
	       IF_ret_ifc_dmhc_new_mslot_BIT_59_THEN_1_ELSE_0__q24,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_13_THEN_1_ELSE_0__q14,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_22_THEN_1_ELSE_0__q15,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_31_THEN_1_ELSE_0__q16,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_40_THEN_1_ELSE_0__q17,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_49_THEN_1_ELSE_0__q18,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_4_THEN_1_ELSE_0__q13,
	       IF_ret_ifc_readReqFifo_first__98_BIT_10_011_TH_ETC___d1104,
	       IF_ret_ifc_readReqFifo_first__98_BIT_17_089_TH_ETC___d1166,
	       IF_ret_ifc_readReqFifo_first__98_BIT_19_013_TH_ETC___d1107,
	       IF_ret_ifc_readReqFifo_first__98_BIT_1_010_THE_ETC___d1102,
	       IF_ret_ifc_readReqFifo_first__98_BIT_26_091_TH_ETC___d1169,
	       IF_ret_ifc_readReqFifo_first__98_BIT_28_015_TH_ETC___d1110,
	       IF_ret_ifc_readReqFifo_first__98_BIT_35_093_TH_ETC___d1172,
	       IF_ret_ifc_readReqFifo_first__98_BIT_37_017_TH_ETC___d1113,
	       IF_ret_ifc_readReqFifo_first__98_BIT_44_095_TH_ETC___d1175,
	       IF_ret_ifc_readReqFifo_first__98_BIT_46_019_TH_ETC___d1116,
	       IF_ret_ifc_readReqFifo_first__98_BIT_53_097_TH_ETC___d1178,
	       IF_ret_ifc_readReqFifo_first__98_BIT_8_088_THE_ETC___d1164;
  wire [7 : 0] _theResult_____2_fst_maddr__h36844,
	       _theResult_____2_fst_maddr__h36848,
	       _theResult_____2_fst_maddr__h36852,
	       _theResult_____2_fst_maddr__h36868,
	       _theResult_____2_fst_maddr__h36872,
	       _theResult_____2_fst_maddr__h36876,
	       _theResult_____2_fst_maddr__h96749,
	       _theResult_____2_fst_maddr__h96753,
	       _theResult_____2_fst_maddr__h96757,
	       _theResult_____2_fst_maddr__h96773,
	       _theResult_____2_fst_maddr__h96777,
	       _theResult_____2_fst_maddr__h96781,
	       _theResult_____3_fst_mslot__h95863,
	       _theResult_____3_fst_mslot__h95884,
	       mslot__h36828,
	       mslot__h37100,
	       mslot__h37225,
	       mslot__h37350,
	       n_maddr__h36807,
	       n_maddr__h96708,
	       re_maddr__h99689,
	       tmp_gslot_maddr__h36840,
	       tmp_gslot_maddr__h96745,
	       x__h98343;
  wire [4 : 0] ret_ifc_dmhc_evictee_mslot_00_BIT_14_45_XOR_re_ETC___d596,
	       ret_ifc_dmhc_evictee_mslot_00_BIT_15_56_XOR_re_ETC___d534,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_14_09_XOR_r_ETC___d260,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_15_20_XOR_r_ETC___d198,
	       ret_ifc_dmhc_new_mslot_48_BIT_14_93_XOR_ret_if_ETC___d844,
	       ret_ifc_dmhc_new_mslot_48_BIT_15_04_XOR_ret_if_ETC___d782,
	       ret_ifc_readReqFifo_first__98_BIT_4_043_XOR_re_ETC___d1194,
	       ret_ifc_readReqFifo_first__98_BIT_5_054_XOR_re_ETC___d1132;
  wire [1 : 0] _theResult_____3_fst_degree__h36080,
	       _theResult_____3_fst_degree__h36101,
	       _theResult_____3_fst_degree__h95864,
	       _theResult_____3_fst_degree__h95885,
	       n_degree__h96717,
	       n_degree__h97014,
	       n_degree__h97162,
	       n_degree__h97310,
	       x_degree__h76571,
	       x_degree__h76870,
	       x_degree__h77169,
	       x_degree__h77468;
  wire IF_ret_ifc_dmhc_evictee_mslot_00_BIT_11_12_THE_ETC___d514,
       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_11_12_THE_ETC___d529,
       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_THE_ETC___d576,
       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_THE_ETC___d591,
       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_11_6_THE_ETC___d178,
       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_11_6_THE_ETC___d193,
       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_TH_ETC___d240,
       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_TH_ETC___d255,
       IF_ret_ifc_dmhc_new_mslot_48_BIT_11_60_THEN_1__ETC___d762,
       IF_ret_ifc_dmhc_new_mslot_48_BIT_11_60_THEN_1__ETC___d777,
       IF_ret_ifc_dmhc_new_mslot_48_BIT_18_38_THEN_1__ETC___d824,
       IF_ret_ifc_dmhc_new_mslot_48_BIT_18_38_THEN_1__ETC___d839,
       IF_ret_ifc_readReqFifo_first__98_BIT_1_010_THE_ETC___d1112,
       IF_ret_ifc_readReqFifo_first__98_BIT_1_010_THE_ETC___d1127,
       IF_ret_ifc_readReqFifo_first__98_BIT_8_088_THE_ETC___d1174,
       IF_ret_ifc_readReqFifo_first__98_BIT_8_088_THE_ETC___d1189,
       ret_ifc_dmhc_evictee_mslot_00_BIT_10_01_XOR_re_ETC___d411,
       ret_ifc_dmhc_evictee_mslot_00_BIT_12_23_XOR_re_ETC___d433,
       ret_ifc_dmhc_evictee_mslot_00_BIT_13_34_XOR_re_ETC___d444,
       ret_ifc_dmhc_evictee_mslot_00_BIT_14_45_XOR_re_ETC___d455,
       ret_ifc_dmhc_evictee_mslot_00_BIT_15_56_XOR_re_ETC___d466,
       ret_ifc_dmhc_evictee_mslot_00_BIT_16_68_XOR_re_ETC___d478,
       ret_ifc_dmhc_evictee_mslot_00_BIT_17_79_XOR_re_ETC___d489,
       ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_XOR_re_ETC___d500,
       ret_ifc_dmhc_hash_units_0_init_AND_ret_ifc_dmh_ETC___d345,
       ret_ifc_dmhc_ldvn_abort_whas__8_AND_ret_ifc_dm_ETC___d359,
       ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d953,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_10_5_XOR_re_ETC___d75,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_12_7_XOR_re_ETC___d97,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_13_8_XOR_re_ETC___d108,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_14_09_XOR_r_ETC___d119,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_15_20_XOR_r_ETC___d130,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_16_32_XOR_r_ETC___d142,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_17_43_XOR_r_ETC___d153,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_XOR_r_ETC___d164,
       ret_ifc_dmhc_new_gslots_1_54_BITS_1_TO_0_55_UL_ETC___d858,
       ret_ifc_dmhc_new_gslots_2_52_BITS_1_TO_0_53_UL_ETC___d860,
       ret_ifc_dmhc_new_gslots_3_50_BITS_1_TO_0_51_UL_ETC___d862,
       ret_ifc_dmhc_new_mslot_48_BIT_10_49_XOR_ret_if_ETC___d659,
       ret_ifc_dmhc_new_mslot_48_BIT_12_71_XOR_ret_if_ETC___d681,
       ret_ifc_dmhc_new_mslot_48_BIT_13_82_XOR_ret_if_ETC___d692,
       ret_ifc_dmhc_new_mslot_48_BIT_14_93_XOR_ret_if_ETC___d703,
       ret_ifc_dmhc_new_mslot_48_BIT_15_04_XOR_ret_if_ETC___d714,
       ret_ifc_dmhc_new_mslot_48_BIT_16_16_XOR_ret_if_ETC___d726,
       ret_ifc_dmhc_new_mslot_48_BIT_17_27_XOR_ret_if_ETC___d737,
       ret_ifc_dmhc_new_mslot_48_BIT_18_38_XOR_ret_if_ETC___d748,
       ret_ifc_dmhc_repair_gslots_1_74_BITS_1_TO_0_75_ETC___d278,
       ret_ifc_dmhc_repair_gslots_2_72_BITS_1_TO_0_73_ETC___d280,
       ret_ifc_dmhc_repair_gslots_3_70_BITS_1_TO_0_71_ETC___d282,
       ret_ifc_readReqFifo_first__98_BIT_0_99_XOR_ret_ETC___d1009,
       ret_ifc_readReqFifo_first__98_BIT_2_021_XOR_re_ETC___d1031,
       ret_ifc_readReqFifo_first__98_BIT_3_032_XOR_re_ETC___d1042,
       ret_ifc_readReqFifo_first__98_BIT_4_043_XOR_re_ETC___d1053,
       ret_ifc_readReqFifo_first__98_BIT_5_054_XOR_re_ETC___d1064,
       ret_ifc_readReqFifo_first__98_BIT_6_066_XOR_re_ETC___d1076,
       ret_ifc_readReqFifo_first__98_BIT_7_077_XOR_re_ETC___d1087,
       ret_ifc_readReqFifo_first__98_BIT_8_088_XOR_re_ETC___d1098;

  // action method lookupPort_request_put
  assign RDY_lookupPort_request_put = ret_ifc_readReqFifo_FULL_N ;

  // actionvalue method lookupPort_response_get
  assign lookupPort_response_get = ret_ifc_readDataFifo_D_OUT ;
  assign RDY_lookupPort_response_get = ret_ifc_readDataFifo_EMPTY_N ;

  // action method add_entry_put
  assign RDY_add_entry_put =
	     ret_ifc_dmhc_inited &&
	     (ret_ifc_dmhc_miss_service ||
	      ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d953 &&
	      !ret_ifc_dmhc_mslot_replacement_start_reg) ;

  // action method delete_entry_put
  assign RDY_delete_entry_put = 1'd1 ;

  // action method modify_entry_put
  assign RDY_modify_entry_put = 1'd1 ;

  // submodule ret_ifc_delay2_ff
  FIFO2 #(.width(32'd54), .guarded(32'd1)) ret_ifc_delay2_ff(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(ret_ifc_delay2_ff_D_IN),
							     .ENQ(ret_ifc_delay2_ff_ENQ),
							     .DEQ(ret_ifc_delay2_ff_DEQ),
							     .CLR(ret_ifc_delay2_ff_CLR),
							     .D_OUT(ret_ifc_delay2_ff_D_OUT),
							     .FULL_N(ret_ifc_delay2_ff_FULL_N),
							     .EMPTY_N(ret_ifc_delay2_ff_EMPTY_N));

  // submodule ret_ifc_delay_ff
  FIFO2 #(.width(32'd54), .guarded(32'd1)) ret_ifc_delay_ff(.RST(RST_N),
							    .CLK(CLK),
							    .D_IN(ret_ifc_delay_ff_D_IN),
							    .ENQ(ret_ifc_delay_ff_ENQ),
							    .DEQ(ret_ifc_delay_ff_DEQ),
							    .CLR(ret_ifc_delay_ff_CLR),
							    .D_OUT(ret_ifc_delay_ff_D_OUT),
							    .FULL_N(ret_ifc_delay_ff_FULL_N),
							    .EMPTY_N(ret_ifc_delay_ff_EMPTY_N));

  // submodule ret_ifc_dmhc_hash_units_0_g_table
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd9),
	  .DATA_WIDTH(32'd28),
	  .MEMSIZE(10'd512)) ret_ifc_dmhc_hash_units_0_g_table(.CLKA(CLK),
							       .CLKB(CLK),
							       .ADDRA(ret_ifc_dmhc_hash_units_0_g_table_ADDRA),
							       .ADDRB(ret_ifc_dmhc_hash_units_0_g_table_ADDRB),
							       .DIA(ret_ifc_dmhc_hash_units_0_g_table_DIA),
							       .DIB(ret_ifc_dmhc_hash_units_0_g_table_DIB),
							       .WEA(ret_ifc_dmhc_hash_units_0_g_table_WEA),
							       .WEB(ret_ifc_dmhc_hash_units_0_g_table_WEB),
							       .ENA(ret_ifc_dmhc_hash_units_0_g_table_ENA),
							       .ENB(ret_ifc_dmhc_hash_units_0_g_table_ENB),
							       .DOA(ret_ifc_dmhc_hash_units_0_g_table_DOA),
							       .DOB());

  // submodule ret_ifc_dmhc_hash_units_1_g_table
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd9),
	  .DATA_WIDTH(32'd28),
	  .MEMSIZE(10'd512)) ret_ifc_dmhc_hash_units_1_g_table(.CLKA(CLK),
							       .CLKB(CLK),
							       .ADDRA(ret_ifc_dmhc_hash_units_1_g_table_ADDRA),
							       .ADDRB(ret_ifc_dmhc_hash_units_1_g_table_ADDRB),
							       .DIA(ret_ifc_dmhc_hash_units_1_g_table_DIA),
							       .DIB(ret_ifc_dmhc_hash_units_1_g_table_DIB),
							       .WEA(ret_ifc_dmhc_hash_units_1_g_table_WEA),
							       .WEB(ret_ifc_dmhc_hash_units_1_g_table_WEB),
							       .ENA(ret_ifc_dmhc_hash_units_1_g_table_ENA),
							       .ENB(ret_ifc_dmhc_hash_units_1_g_table_ENB),
							       .DOA(ret_ifc_dmhc_hash_units_1_g_table_DOA),
							       .DOB());

  // submodule ret_ifc_dmhc_hash_units_2_g_table
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd9),
	  .DATA_WIDTH(32'd28),
	  .MEMSIZE(10'd512)) ret_ifc_dmhc_hash_units_2_g_table(.CLKA(CLK),
							       .CLKB(CLK),
							       .ADDRA(ret_ifc_dmhc_hash_units_2_g_table_ADDRA),
							       .ADDRB(ret_ifc_dmhc_hash_units_2_g_table_ADDRB),
							       .DIA(ret_ifc_dmhc_hash_units_2_g_table_DIA),
							       .DIB(ret_ifc_dmhc_hash_units_2_g_table_DIB),
							       .WEA(ret_ifc_dmhc_hash_units_2_g_table_WEA),
							       .WEB(ret_ifc_dmhc_hash_units_2_g_table_WEB),
							       .ENA(ret_ifc_dmhc_hash_units_2_g_table_ENA),
							       .ENB(ret_ifc_dmhc_hash_units_2_g_table_ENB),
							       .DOA(ret_ifc_dmhc_hash_units_2_g_table_DOA),
							       .DOB());

  // submodule ret_ifc_dmhc_hash_units_3_g_table
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd9),
	  .DATA_WIDTH(32'd28),
	  .MEMSIZE(10'd512)) ret_ifc_dmhc_hash_units_3_g_table(.CLKA(CLK),
							       .CLKB(CLK),
							       .ADDRA(ret_ifc_dmhc_hash_units_3_g_table_ADDRA),
							       .ADDRB(ret_ifc_dmhc_hash_units_3_g_table_ADDRB),
							       .DIA(ret_ifc_dmhc_hash_units_3_g_table_DIA),
							       .DIB(ret_ifc_dmhc_hash_units_3_g_table_DIB),
							       .WEA(ret_ifc_dmhc_hash_units_3_g_table_WEA),
							       .WEB(ret_ifc_dmhc_hash_units_3_g_table_WEB),
							       .ENA(ret_ifc_dmhc_hash_units_3_g_table_ENA),
							       .ENB(ret_ifc_dmhc_hash_units_3_g_table_ENB),
							       .DOA(ret_ifc_dmhc_hash_units_3_g_table_DOA),
							       .DOB());

  // submodule ret_ifc_dmhc_m_table
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd8),
	  .DATA_WIDTH(32'd65),
	  .MEMSIZE(9'd256)) ret_ifc_dmhc_m_table(.CLKA(CLK),
						 .CLKB(CLK),
						 .ADDRA(ret_ifc_dmhc_m_table_ADDRA),
						 .ADDRB(ret_ifc_dmhc_m_table_ADDRB),
						 .DIA(ret_ifc_dmhc_m_table_DIA),
						 .DIB(ret_ifc_dmhc_m_table_DIB),
						 .WEA(ret_ifc_dmhc_m_table_WEA),
						 .WEB(ret_ifc_dmhc_m_table_WEB),
						 .ENA(ret_ifc_dmhc_m_table_ENA),
						 .ENB(ret_ifc_dmhc_m_table_ENB),
						 .DOA(ret_ifc_dmhc_m_table_DOA),
						 .DOB());

  // submodule ret_ifc_dmhc_stage1_ff
  FIFO2 #(.width(32'd54), .guarded(32'd1)) ret_ifc_dmhc_stage1_ff(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(ret_ifc_dmhc_stage1_ff_D_IN),
								  .ENQ(ret_ifc_dmhc_stage1_ff_ENQ),
								  .DEQ(ret_ifc_dmhc_stage1_ff_DEQ),
								  .CLR(ret_ifc_dmhc_stage1_ff_CLR),
								  .D_OUT(ret_ifc_dmhc_stage1_ff_D_OUT),
								  .FULL_N(ret_ifc_dmhc_stage1_ff_FULL_N),
								  .EMPTY_N(ret_ifc_dmhc_stage1_ff_EMPTY_N));

  // submodule ret_ifc_dmhc_stage2_ff
  FIFO2 #(.width(32'd54), .guarded(32'd1)) ret_ifc_dmhc_stage2_ff(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(ret_ifc_dmhc_stage2_ff_D_IN),
								  .ENQ(ret_ifc_dmhc_stage2_ff_ENQ),
								  .DEQ(ret_ifc_dmhc_stage2_ff_DEQ),
								  .CLR(ret_ifc_dmhc_stage2_ff_CLR),
								  .D_OUT(ret_ifc_dmhc_stage2_ff_D_OUT),
								  .FULL_N(ret_ifc_dmhc_stage2_ff_FULL_N),
								  .EMPTY_N(ret_ifc_dmhc_stage2_ff_EMPTY_N));

  // submodule ret_ifc_readDataFifo
  FIFO2 #(.width(32'd11), .guarded(32'd1)) ret_ifc_readDataFifo(.RST(RST_N),
								.CLK(CLK),
								.D_IN(ret_ifc_readDataFifo_D_IN),
								.ENQ(ret_ifc_readDataFifo_ENQ),
								.DEQ(ret_ifc_readDataFifo_DEQ),
								.CLR(ret_ifc_readDataFifo_CLR),
								.D_OUT(ret_ifc_readDataFifo_D_OUT),
								.FULL_N(ret_ifc_readDataFifo_FULL_N),
								.EMPTY_N(ret_ifc_readDataFifo_EMPTY_N));

  // submodule ret_ifc_readReqFifo
  FIFO2 #(.width(32'd54), .guarded(32'd1)) ret_ifc_readReqFifo(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(ret_ifc_readReqFifo_D_IN),
							       .ENQ(ret_ifc_readReqFifo_ENQ),
							       .DEQ(ret_ifc_readReqFifo_DEQ),
							       .CLR(ret_ifc_readReqFifo_CLR),
							       .D_OUT(ret_ifc_readReqFifo_D_OUT),
							       .FULL_N(ret_ifc_readReqFifo_FULL_N),
							       .EMPTY_N(ret_ifc_readReqFifo_EMPTY_N));

  // rule RL_ret_ifc_do_read
  assign WILL_FIRE_RL_ret_ifc_do_read =
	     ret_ifc_readReqFifo_EMPTY_N && ret_ifc_dmhc_stage1_ff_FULL_N &&
	     ret_ifc_delay_ff_FULL_N &&
	     ret_ifc_dmhc_inited ;

  // rule RL_ret_ifc_dmhc_lookup_gtables
  assign WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables =
	     ret_ifc_dmhc_stage1_ff_EMPTY_N &&
	     ret_ifc_dmhc_stage2_ff_FULL_N &&
	     ret_ifc_dmhc_inited ;

  // rule RL_ret_ifc_dmhc_lookup_mtable
  assign WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable =
	     ret_ifc_dmhc_stage2_ff_EMPTY_N && ret_ifc_dmhc_inited &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ;

  // rule RL_ret_ifc_do_delay
  assign WILL_FIRE_RL_ret_ifc_do_delay =
	     ret_ifc_delay_ff_EMPTY_N && ret_ifc_delay2_ff_FULL_N ;

  // rule RL_ret_ifc_do_resp
  assign WILL_FIRE_RL_ret_ifc_do_resp =
	     ret_ifc_delay2_ff_EMPTY_N && ret_ifc_readDataFifo_FULL_N ;

  // rule RL_ret_ifc_dmhc_ldvn_action_l30c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd1 &&
	     !WILL_FIRE_RL_ret_ifc_do_read ;

  // rule RL_ret_ifc_dmhc_ldvn_action_l99c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 =
	     ret_ifc_dmhc_hash_units_0_init_AND_ret_ifc_dmh_ETC___d345 &&
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd5 ;

  // rule RL_ret_ifc_dmhc_ldvn_fsm_start
  assign WILL_FIRE_RL_ret_ifc_dmhc_ldvn_fsm_start =
	     ret_ifc_dmhc_ldvn_abort_whas__8_AND_ret_ifc_dm_ETC___d359 &&
	     ret_ifc_dmhc_ldvn_start_reg ;

  // rule RL_ret_ifc_dmhc_ldvn_action_l22c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 =
	     ret_ifc_dmhc_ldvn_start_wire_whas &&
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd0 ||
	      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd7) ;

  // rule RL_ret_ifc_dmhc_ldvn_idle_l20c1
  assign WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1 =
	     !ret_ifc_dmhc_ldvn_start_wire_whas &&
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd7 ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l128c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd1 &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 &&
	     !WILL_FIRE_RL_ret_ifc_do_read ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l164c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 =
	     ret_ifc_dmhc_hash_units_0_init_AND_ret_ifc_dmh_ETC___d345 &&
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd4 &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l172c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd5 &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 &&
	     !WILL_FIRE_RL_ret_ifc_do_read ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l243c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 =
	     ret_ifc_dmhc_hash_units_0_init_AND_ret_ifc_dmh_ETC___d345 &&
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd9 &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l251c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd10 &&
	     !(!ret_ifc_dmhc_inited) &&
	     !EN_add_entry_put ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l258c9
  assign CAN_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 =
	     (ret_ifc_dmhc_victim_gslot[1:0] == 2'd0 ||
	      ret_ifc_dmhc_ldvn_abort_whas__8_AND_ret_ifc_dm_ETC___d359 &&
	      !ret_ifc_dmhc_ldvn_start_reg) &&
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd11 ;
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 =
	     CAN_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_ldvn_fsm_start &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables &&
	     !(!ret_ifc_dmhc_inited) ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_fsm_start
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_fsm_start =
	     ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d953 &&
	     ret_ifc_dmhc_mslot_replacement_start_reg &&
	     !EN_add_entry_put ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l121c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 =
	     ret_ifc_dmhc_mslot_replacement_start_wire_whas &&
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd0 ||
	      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd12) ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1 =
	     !ret_ifc_dmhc_mslot_replacement_start_wire_whas &&
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd12 ;

  // inputs to muxes for submodule ports
  assign MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1 =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	     ret_ifc_dmhc_evictee_mslot[64] ;
  assign MUX_ret_ifc_dmhc_inited_write_1__SEL_1 =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] == 2'd0 ;
  assign MUX_ret_ifc_dmhc_ldvn_start_reg_write_1__SEL_1 =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] != 2'd0 ;
  assign MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_1 =
	     !ret_ifc_dmhc_inited &&
	     (ret_ifc_dmhc_hash_units_0_init ||
	      ret_ifc_dmhc_mslot_counter != 8'd255) ;
  assign MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2 =
	     EN_add_entry_put && !ret_ifc_dmhc_miss_service ;
  always@(ret_ifc_dmhc_evictee_gslots_0 or x_degree__h76571)
  begin
    case (ret_ifc_dmhc_evictee_gslots_0[1:0])
      2'd0, 2'd1: MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__VAL_1 = 28'd0;
      default: MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__VAL_1 =
		   { ret_ifc_dmhc_evictee_gslots_0[27:2], x_degree__h76571 };
    endcase
  end
  always@(ret_ifc_dmhc_evictee_gslots_1 or x_degree__h76870)
  begin
    case (ret_ifc_dmhc_evictee_gslots_1[1:0])
      2'd0, 2'd1: MUX_ret_ifc_dmhc_evictee_gslots_1_write_1__VAL_1 = 28'd0;
      default: MUX_ret_ifc_dmhc_evictee_gslots_1_write_1__VAL_1 =
		   { ret_ifc_dmhc_evictee_gslots_1[27:2], x_degree__h76870 };
    endcase
  end
  always@(ret_ifc_dmhc_evictee_gslots_2 or x_degree__h77169)
  begin
    case (ret_ifc_dmhc_evictee_gslots_2[1:0])
      2'd0, 2'd1: MUX_ret_ifc_dmhc_evictee_gslots_2_write_1__VAL_1 = 28'd0;
      default: MUX_ret_ifc_dmhc_evictee_gslots_2_write_1__VAL_1 =
		   { ret_ifc_dmhc_evictee_gslots_2[27:2], x_degree__h77169 };
    endcase
  end
  always@(ret_ifc_dmhc_evictee_gslots_3 or x_degree__h77468)
  begin
    case (ret_ifc_dmhc_evictee_gslots_3[1:0])
      2'd0, 2'd1: MUX_ret_ifc_dmhc_evictee_gslots_3_write_1__VAL_1 = 28'd0;
      default: MUX_ret_ifc_dmhc_evictee_gslots_3_write_1__VAL_1 =
		   { ret_ifc_dmhc_evictee_gslots_3[27:2], x_degree__h77468 };
    endcase
  end
  assign MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_1 =
	     { ret_ifc_dmhc_mslot_to_repair_4_BIT_10_5_XOR_re_ETC___d75,
	       ret_ifc_dmhc_mslot_to_repair[11] ^
	       ret_ifc_dmhc_mslot_to_repair[20] ^
	       ret_ifc_dmhc_mslot_to_repair[29] ^
	       ret_ifc_dmhc_mslot_to_repair[38] ^
	       ret_ifc_dmhc_mslot_to_repair[47] ^
	       ret_ifc_dmhc_mslot_to_repair[56],
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_12_7_XOR_re_ETC___d97,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_13_8_XOR_re_ETC___d108,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_14_09_XOR_r_ETC___d119,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_15_20_XOR_r_ETC___d130,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_16_32_XOR_r_ETC___d142,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_17_43_XOR_r_ETC___d153,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_XOR_r_ETC___d164 } ;
  assign MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_2 =
	     { ret_ifc_dmhc_evictee_mslot_00_BIT_10_01_XOR_re_ETC___d411,
	       ret_ifc_dmhc_evictee_mslot[11] ^
	       ret_ifc_dmhc_evictee_mslot[20] ^
	       ret_ifc_dmhc_evictee_mslot[29] ^
	       ret_ifc_dmhc_evictee_mslot[38] ^
	       ret_ifc_dmhc_evictee_mslot[47] ^
	       ret_ifc_dmhc_evictee_mslot[56],
	       ret_ifc_dmhc_evictee_mslot_00_BIT_12_23_XOR_re_ETC___d433,
	       ret_ifc_dmhc_evictee_mslot_00_BIT_13_34_XOR_re_ETC___d444,
	       ret_ifc_dmhc_evictee_mslot_00_BIT_14_45_XOR_re_ETC___d455,
	       ret_ifc_dmhc_evictee_mslot_00_BIT_15_56_XOR_re_ETC___d466,
	       ret_ifc_dmhc_evictee_mslot_00_BIT_16_68_XOR_re_ETC___d478,
	       ret_ifc_dmhc_evictee_mslot_00_BIT_17_79_XOR_re_ETC___d489,
	       ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_XOR_re_ETC___d500 } ;
  assign MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_3 =
	     { ret_ifc_dmhc_new_mslot_48_BIT_10_49_XOR_ret_if_ETC___d659,
	       ret_ifc_dmhc_new_mslot[11] ^ ret_ifc_dmhc_new_mslot[20] ^
	       ret_ifc_dmhc_new_mslot[29] ^
	       ret_ifc_dmhc_new_mslot[38] ^
	       ret_ifc_dmhc_new_mslot[47] ^
	       ret_ifc_dmhc_new_mslot[56],
	       ret_ifc_dmhc_new_mslot_48_BIT_12_71_XOR_ret_if_ETC___d681,
	       ret_ifc_dmhc_new_mslot_48_BIT_13_82_XOR_ret_if_ETC___d692,
	       ret_ifc_dmhc_new_mslot_48_BIT_14_93_XOR_ret_if_ETC___d703,
	       ret_ifc_dmhc_new_mslot_48_BIT_15_04_XOR_ret_if_ETC___d714,
	       ret_ifc_dmhc_new_mslot_48_BIT_16_16_XOR_ret_if_ETC___d726,
	       ret_ifc_dmhc_new_mslot_48_BIT_17_27_XOR_ret_if_ETC___d737,
	       ret_ifc_dmhc_new_mslot_48_BIT_18_38_XOR_ret_if_ETC___d748 } ;
  assign MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_4 =
	     { ret_ifc_readReqFifo_first__98_BIT_0_99_XOR_ret_ETC___d1009,
	       ret_ifc_readReqFifo_D_OUT[1] ^ ret_ifc_readReqFifo_D_OUT[10] ^
	       ret_ifc_readReqFifo_D_OUT[19] ^
	       ret_ifc_readReqFifo_D_OUT[28] ^
	       ret_ifc_readReqFifo_D_OUT[37] ^
	       ret_ifc_readReqFifo_D_OUT[46],
	       ret_ifc_readReqFifo_first__98_BIT_2_021_XOR_re_ETC___d1031,
	       ret_ifc_readReqFifo_first__98_BIT_3_032_XOR_re_ETC___d1042,
	       ret_ifc_readReqFifo_first__98_BIT_4_043_XOR_re_ETC___d1053,
	       ret_ifc_readReqFifo_first__98_BIT_5_054_XOR_re_ETC___d1064,
	       ret_ifc_readReqFifo_first__98_BIT_6_066_XOR_re_ETC___d1076,
	       ret_ifc_readReqFifo_first__98_BIT_7_077_XOR_re_ETC___d1087,
	       ret_ifc_readReqFifo_first__98_BIT_8_088_XOR_re_ETC___d1098 } ;
  assign MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_1 =
	     { IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_11_6_THE_ETC___d178 ^
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_47_3_THE_ETC___d179[8] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_56_5_THE_ETC___d182[8],
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_16_32_XOR_r_ETC___d142,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_17_43_XOR_r_ETC___d153,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_14_09_XOR_r_ETC___d119,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_15_20_XOR_r_ETC___d198 } ;
  assign MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_2 =
	     { IF_ret_ifc_dmhc_evictee_mslot_00_BIT_11_12_THE_ETC___d514 ^
	       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_47_19_THE_ETC___d515[8] ^
	       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_56_21_THE_ETC___d518[8],
	       ret_ifc_dmhc_evictee_mslot_00_BIT_16_68_XOR_re_ETC___d478,
	       ret_ifc_dmhc_evictee_mslot_00_BIT_17_79_XOR_re_ETC___d489,
	       ret_ifc_dmhc_evictee_mslot_00_BIT_14_45_XOR_re_ETC___d455,
	       ret_ifc_dmhc_evictee_mslot_00_BIT_15_56_XOR_re_ETC___d534 } ;
  assign MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_3 =
	     { IF_ret_ifc_dmhc_new_mslot_48_BIT_11_60_THEN_1__ETC___d762 ^
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_47_67_THEN_1__ETC___d763[8] ^
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_56_69_THEN_1__ETC___d766[8],
	       ret_ifc_dmhc_new_mslot_48_BIT_16_16_XOR_ret_if_ETC___d726,
	       ret_ifc_dmhc_new_mslot_48_BIT_17_27_XOR_ret_if_ETC___d737,
	       ret_ifc_dmhc_new_mslot_48_BIT_14_93_XOR_ret_if_ETC___d703,
	       ret_ifc_dmhc_new_mslot_48_BIT_15_04_XOR_ret_if_ETC___d782 } ;
  assign MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_4 =
	     { IF_ret_ifc_readReqFifo_first__98_BIT_1_010_THE_ETC___d1112 ^
	       IF_ret_ifc_readReqFifo_first__98_BIT_37_017_TH_ETC___d1113[8] ^
	       IF_ret_ifc_readReqFifo_first__98_BIT_46_019_TH_ETC___d1116[8],
	       ret_ifc_readReqFifo_first__98_BIT_6_066_XOR_re_ETC___d1076,
	       ret_ifc_readReqFifo_first__98_BIT_7_077_XOR_re_ETC___d1087,
	       ret_ifc_readReqFifo_first__98_BIT_4_043_XOR_re_ETC___d1053,
	       ret_ifc_readReqFifo_first__98_BIT_5_054_XOR_re_ETC___d1132 } ;
  assign MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_1 =
	     { IF_ret_ifc_dmhc_mslot_to_repair_BIT_14_THEN_1__ETC__q1[8:5] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_23_THEN_1__ETC__q2[8:5] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_32_THEN_1__ETC__q3[8:5] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_41_THEN_1__ETC__q4[8:5] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_50_THEN_1__ETC__q5[8:5] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_59_THEN_1__ETC__q6[8:5],
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_XOR_r_ETC___d164,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_16_32_XOR_r_ETC___d142,
	       ret_ifc_dmhc_mslot_to_repair[15:13] ^
	       ret_ifc_dmhc_mslot_to_repair[24:22] ^
	       ret_ifc_dmhc_mslot_to_repair[33:31] ^
	       ret_ifc_dmhc_mslot_to_repair[42:40] ^
	       ret_ifc_dmhc_mslot_to_repair[51:49] ^
	       ret_ifc_dmhc_mslot_to_repair[60:58] } ;
  assign MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_2 =
	     { IF_ret_ifc_dmhc_evictee_mslot_BIT_14_THEN_1_EL_ETC__q7[8:5] ^
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_23_THEN_1_EL_ETC__q8[8:5] ^
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_32_THEN_1_EL_ETC__q9[8:5] ^
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_41_THEN_1_EL_ETC__q10[8:5] ^
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_50_THEN_1_EL_ETC__q11[8:5] ^
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_59_THEN_1_EL_ETC__q12[8:5],
	       ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_XOR_re_ETC___d500,
	       ret_ifc_dmhc_evictee_mslot_00_BIT_16_68_XOR_re_ETC___d478,
	       ret_ifc_dmhc_evictee_mslot[15:13] ^
	       ret_ifc_dmhc_evictee_mslot[24:22] ^
	       ret_ifc_dmhc_evictee_mslot[33:31] ^
	       ret_ifc_dmhc_evictee_mslot[42:40] ^
	       ret_ifc_dmhc_evictee_mslot[51:49] ^
	       ret_ifc_dmhc_evictee_mslot[60:58] } ;
  assign MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_3 =
	     { IF_ret_ifc_dmhc_new_mslot_BIT_14_THEN_1_ELSE_0__q19[8:5] ^
	       IF_ret_ifc_dmhc_new_mslot_BIT_23_THEN_1_ELSE_0__q20[8:5] ^
	       IF_ret_ifc_dmhc_new_mslot_BIT_32_THEN_1_ELSE_0__q21[8:5] ^
	       IF_ret_ifc_dmhc_new_mslot_BIT_41_THEN_1_ELSE_0__q22[8:5] ^
	       IF_ret_ifc_dmhc_new_mslot_BIT_50_THEN_1_ELSE_0__q23[8:5] ^
	       IF_ret_ifc_dmhc_new_mslot_BIT_59_THEN_1_ELSE_0__q24[8:5],
	       ret_ifc_dmhc_new_mslot_48_BIT_18_38_XOR_ret_if_ETC___d748,
	       ret_ifc_dmhc_new_mslot_48_BIT_16_16_XOR_ret_if_ETC___d726,
	       ret_ifc_dmhc_new_mslot[15:13] ^ ret_ifc_dmhc_new_mslot[24:22] ^
	       ret_ifc_dmhc_new_mslot[33:31] ^
	       ret_ifc_dmhc_new_mslot[42:40] ^
	       ret_ifc_dmhc_new_mslot[51:49] ^
	       ret_ifc_dmhc_new_mslot[60:58] } ;
  assign MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_4 =
	     { IF_ret_ifc_readReqFifoD_OUT_BIT_4_THEN_1_ELSE_0__q13[8:5] ^
	       IF_ret_ifc_readReqFifoD_OUT_BIT_13_THEN_1_ELSE_0__q14[8:5] ^
	       IF_ret_ifc_readReqFifoD_OUT_BIT_22_THEN_1_ELSE_0__q15[8:5] ^
	       IF_ret_ifc_readReqFifoD_OUT_BIT_31_THEN_1_ELSE_0__q16[8:5] ^
	       IF_ret_ifc_readReqFifoD_OUT_BIT_40_THEN_1_ELSE_0__q17[8:5] ^
	       IF_ret_ifc_readReqFifoD_OUT_BIT_49_THEN_1_ELSE_0__q18[8:5],
	       ret_ifc_readReqFifo_first__98_BIT_8_088_XOR_re_ETC___d1098,
	       ret_ifc_readReqFifo_first__98_BIT_6_066_XOR_re_ETC___d1076,
	       ret_ifc_readReqFifo_D_OUT[5:3] ^
	       ret_ifc_readReqFifo_D_OUT[14:12] ^
	       ret_ifc_readReqFifo_D_OUT[23:21] ^
	       ret_ifc_readReqFifo_D_OUT[32:30] ^
	       ret_ifc_readReqFifo_D_OUT[41:39] ^
	       ret_ifc_readReqFifo_D_OUT[50:48] } ;
  assign MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_1 =
	     { IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_TH_ETC___d240 ^
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_54_61_TH_ETC___d241[8] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_63_63_TH_ETC___d244[8],
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_16_32_XOR_r_ETC___d142,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_12_7_XOR_re_ETC___d97,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_14_09_XOR_r_ETC___d119,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_14_09_XOR_r_ETC___d260 } ;
  assign MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_2 =
	     { IF_ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_THE_ETC___d576 ^
	       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_54_97_THE_ETC___d577[8] ^
	       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_63_99_THE_ETC___d580[8],
	       ret_ifc_dmhc_evictee_mslot_00_BIT_16_68_XOR_re_ETC___d478,
	       ret_ifc_dmhc_evictee_mslot_00_BIT_12_23_XOR_re_ETC___d433,
	       ret_ifc_dmhc_evictee_mslot_00_BIT_14_45_XOR_re_ETC___d455,
	       ret_ifc_dmhc_evictee_mslot_00_BIT_14_45_XOR_re_ETC___d596 } ;
  assign MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_3 =
	     { IF_ret_ifc_dmhc_new_mslot_48_BIT_18_38_THEN_1__ETC___d824 ^
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_54_45_THEN_1__ETC___d825[8] ^
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_63_47_THEN_1__ETC___d828[8],
	       ret_ifc_dmhc_new_mslot_48_BIT_16_16_XOR_ret_if_ETC___d726,
	       ret_ifc_dmhc_new_mslot_48_BIT_12_71_XOR_ret_if_ETC___d681,
	       ret_ifc_dmhc_new_mslot_48_BIT_14_93_XOR_ret_if_ETC___d703,
	       ret_ifc_dmhc_new_mslot_48_BIT_14_93_XOR_ret_if_ETC___d844 } ;
  assign MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_4 =
	     { IF_ret_ifc_readReqFifo_first__98_BIT_8_088_THE_ETC___d1174 ^
	       IF_ret_ifc_readReqFifo_first__98_BIT_44_095_TH_ETC___d1175[8] ^
	       IF_ret_ifc_readReqFifo_first__98_BIT_53_097_TH_ETC___d1178[8],
	       ret_ifc_readReqFifo_first__98_BIT_6_066_XOR_re_ETC___d1076,
	       ret_ifc_readReqFifo_first__98_BIT_2_021_XOR_re_ETC___d1031,
	       ret_ifc_readReqFifo_first__98_BIT_4_043_XOR_re_ETC___d1053,
	       ret_ifc_readReqFifo_first__98_BIT_4_043_XOR_re_ETC___d1194 } ;
  assign MUX_ret_ifc_dmhc_mslot_counter_write_1__VAL_1 =
	     (ret_ifc_dmhc_mslot_counter == 8'd255) ? 8'd0 : x__h98343 ;
  assign MUX_ret_ifc_dmhc_new_gslots_0_write_1__VAL_2 =
	     (ret_ifc_dmhc_victim_g_index == 2'd0) ?
	       { n_value__h96707,
		 n_maddr__h96708,
		 ret_ifc_dmhc_mslot_counter,
		 2'd1 } :
	       { ret_ifc_dmhc_new_gslots_0[27:10],
		 ret_ifc_dmhc_mslot_counter,
		 n_degree__h96717 } ;
  assign MUX_ret_ifc_dmhc_new_gslots_1_write_1__VAL_2 =
	     (ret_ifc_dmhc_victim_g_index == 2'd1) ?
	       { n_value__h96707,
		 n_maddr__h96708,
		 ret_ifc_dmhc_mslot_counter,
		 2'd1 } :
	       { ret_ifc_dmhc_new_gslots_1[27:10],
		 ret_ifc_dmhc_mslot_counter,
		 n_degree__h97014 } ;
  assign MUX_ret_ifc_dmhc_new_gslots_2_write_1__VAL_2 =
	     (ret_ifc_dmhc_victim_g_index == 2'd2) ?
	       { n_value__h96707,
		 n_maddr__h96708,
		 ret_ifc_dmhc_mslot_counter,
		 2'd1 } :
	       { ret_ifc_dmhc_new_gslots_2[27:10],
		 ret_ifc_dmhc_mslot_counter,
		 n_degree__h97162 } ;
  assign MUX_ret_ifc_dmhc_new_gslots_3_write_1__VAL_2 =
	     (ret_ifc_dmhc_victim_g_index == 2'd3) ?
	       { n_value__h96707,
		 n_maddr__h96708,
		 ret_ifc_dmhc_mslot_counter,
		 2'd1 } :
	       { ret_ifc_dmhc_new_gslots_3[27:10],
		 ret_ifc_dmhc_mslot_counter,
		 n_degree__h97310 } ;
  assign MUX_ret_ifc_dmhc_repair_gslots_0_write_1__VAL_2 =
	     (ret_ifc_dmhc_repair_g_index == 2'd0) ?
	       { n_value__h36806, n_maddr__h36807, 10'd1 } :
	       { ret_ifc_dmhc_repair_gslots_0[27:10],
		 mslot__h36828,
		 ret_ifc_dmhc_repair_gslots_0[1:0] } ;
  assign MUX_ret_ifc_dmhc_repair_gslots_1_write_1__VAL_2 =
	     (ret_ifc_dmhc_repair_g_index == 2'd1) ?
	       { n_value__h36806, n_maddr__h36807, 10'd1 } :
	       { ret_ifc_dmhc_repair_gslots_1[27:10],
		 mslot__h37100,
		 ret_ifc_dmhc_repair_gslots_1[1:0] } ;
  assign MUX_ret_ifc_dmhc_repair_gslots_2_write_1__VAL_2 =
	     (ret_ifc_dmhc_repair_g_index == 2'd2) ?
	       { n_value__h36806, n_maddr__h36807, 10'd1 } :
	       { ret_ifc_dmhc_repair_gslots_2[27:10],
		 mslot__h37225,
		 ret_ifc_dmhc_repair_gslots_2[1:0] } ;
  assign MUX_ret_ifc_dmhc_repair_gslots_3_write_1__VAL_2 =
	     (ret_ifc_dmhc_repair_g_index == 2'd3) ?
	       { n_value__h36806, n_maddr__h36807, 10'd1 } :
	       { ret_ifc_dmhc_repair_gslots_3[27:10],
		 mslot__h37350,
		 ret_ifc_dmhc_repair_gslots_3[1:0] } ;

  // inlined wires
  assign ret_ifc_dmhc_is_hit_wire_wget =
	     ret_ifc_dmhc_stage2_ff_D_OUT == ret_ifc_dmhc_m_table_DOA[63:10] ;
  assign ret_ifc_dmhc_rec_value_whas =
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ||
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ;
  assign ret_ifc_dmhc_ldvn_start_wire_whas =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_fsm_start ||
	     ret_ifc_dmhc_ldvn_start_reg_1 && !ret_ifc_dmhc_ldvn_state_fired ;
  assign ret_ifc_dmhc_mslot_replacement_start_wire_whas =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_fsm_start ||
	     ret_ifc_dmhc_mslot_replacement_start_reg_1 &&
	     !ret_ifc_dmhc_mslot_replacement_state_fired ;
  assign ret_ifc_dmhc_ldvn_state_set_pw_whas =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 ;
  assign ret_ifc_dmhc_mslot_replacement_state_set_pw_whas =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 ;

  // register ret_ifc_dmhc_evictee_gslots_0
  assign ret_ifc_dmhc_evictee_gslots_0_D_IN =
	     MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1 ?
	       MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__VAL_1 :
	       ret_ifc_dmhc_hash_units_0_g_table_DOA ;
  assign ret_ifc_dmhc_evictee_gslots_0_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	     ret_ifc_dmhc_evictee_mslot[64] ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ;

  // register ret_ifc_dmhc_evictee_gslots_1
  assign ret_ifc_dmhc_evictee_gslots_1_D_IN =
	     MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1 ?
	       MUX_ret_ifc_dmhc_evictee_gslots_1_write_1__VAL_1 :
	       ret_ifc_dmhc_hash_units_1_g_table_DOA ;
  assign ret_ifc_dmhc_evictee_gslots_1_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	     ret_ifc_dmhc_evictee_mslot[64] ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ;

  // register ret_ifc_dmhc_evictee_gslots_2
  assign ret_ifc_dmhc_evictee_gslots_2_D_IN =
	     MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1 ?
	       MUX_ret_ifc_dmhc_evictee_gslots_2_write_1__VAL_1 :
	       ret_ifc_dmhc_hash_units_2_g_table_DOA ;
  assign ret_ifc_dmhc_evictee_gslots_2_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	     ret_ifc_dmhc_evictee_mslot[64] ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ;

  // register ret_ifc_dmhc_evictee_gslots_3
  assign ret_ifc_dmhc_evictee_gslots_3_D_IN =
	     MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1 ?
	       MUX_ret_ifc_dmhc_evictee_gslots_3_write_1__VAL_1 :
	       ret_ifc_dmhc_hash_units_3_g_table_DOA ;
  assign ret_ifc_dmhc_evictee_gslots_3_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	     ret_ifc_dmhc_evictee_mslot[64] ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ;

  // register ret_ifc_dmhc_evictee_hvals_0
  assign ret_ifc_dmhc_evictee_hvals_0_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_2 ;
  assign ret_ifc_dmhc_evictee_hvals_0_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ;

  // register ret_ifc_dmhc_evictee_hvals_1
  assign ret_ifc_dmhc_evictee_hvals_1_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_2 ;
  assign ret_ifc_dmhc_evictee_hvals_1_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ;

  // register ret_ifc_dmhc_evictee_hvals_2
  assign ret_ifc_dmhc_evictee_hvals_2_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_2 ;
  assign ret_ifc_dmhc_evictee_hvals_2_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ;

  // register ret_ifc_dmhc_evictee_hvals_3
  assign ret_ifc_dmhc_evictee_hvals_3_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_2 ;
  assign ret_ifc_dmhc_evictee_hvals_3_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ;

  // register ret_ifc_dmhc_evictee_mslot
  assign ret_ifc_dmhc_evictee_mslot_D_IN = ret_ifc_dmhc_m_table_DOA ;
  assign ret_ifc_dmhc_evictee_mslot_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 ;

  // register ret_ifc_dmhc_hash_units_0_gslot_counter
  assign ret_ifc_dmhc_hash_units_0_gslot_counter_D_IN =
	     ret_ifc_dmhc_hash_units_0_gslot_counter + 9'd1 ;
  assign ret_ifc_dmhc_hash_units_0_gslot_counter_EN =
	     !ret_ifc_dmhc_hash_units_0_init &&
	     ret_ifc_dmhc_hash_units_0_gslot_counter != 9'd511 ;

  // register ret_ifc_dmhc_hash_units_0_init
  assign ret_ifc_dmhc_hash_units_0_init_D_IN = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_0_init_EN =
	     !ret_ifc_dmhc_hash_units_0_init &&
	     ret_ifc_dmhc_hash_units_0_gslot_counter == 9'd511 ;

  // register ret_ifc_dmhc_hash_units_0_is_miss
  assign ret_ifc_dmhc_hash_units_0_is_miss_D_IN = 1'b0 ;
  assign ret_ifc_dmhc_hash_units_0_is_miss_EN = 1'b0 ;

  // register ret_ifc_dmhc_hash_units_1_gslot_counter
  assign ret_ifc_dmhc_hash_units_1_gslot_counter_D_IN =
	     ret_ifc_dmhc_hash_units_1_gslot_counter + 9'd1 ;
  assign ret_ifc_dmhc_hash_units_1_gslot_counter_EN =
	     !ret_ifc_dmhc_hash_units_1_init &&
	     ret_ifc_dmhc_hash_units_1_gslot_counter != 9'd511 ;

  // register ret_ifc_dmhc_hash_units_1_init
  assign ret_ifc_dmhc_hash_units_1_init_D_IN = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_1_init_EN =
	     !ret_ifc_dmhc_hash_units_1_init &&
	     ret_ifc_dmhc_hash_units_1_gslot_counter == 9'd511 ;

  // register ret_ifc_dmhc_hash_units_1_is_miss
  assign ret_ifc_dmhc_hash_units_1_is_miss_D_IN = 1'b0 ;
  assign ret_ifc_dmhc_hash_units_1_is_miss_EN = 1'b0 ;

  // register ret_ifc_dmhc_hash_units_2_gslot_counter
  assign ret_ifc_dmhc_hash_units_2_gslot_counter_D_IN =
	     ret_ifc_dmhc_hash_units_2_gslot_counter + 9'd1 ;
  assign ret_ifc_dmhc_hash_units_2_gslot_counter_EN =
	     !ret_ifc_dmhc_hash_units_2_init &&
	     ret_ifc_dmhc_hash_units_2_gslot_counter != 9'd511 ;

  // register ret_ifc_dmhc_hash_units_2_init
  assign ret_ifc_dmhc_hash_units_2_init_D_IN = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_2_init_EN =
	     !ret_ifc_dmhc_hash_units_2_init &&
	     ret_ifc_dmhc_hash_units_2_gslot_counter == 9'd511 ;

  // register ret_ifc_dmhc_hash_units_2_is_miss
  assign ret_ifc_dmhc_hash_units_2_is_miss_D_IN = 1'b0 ;
  assign ret_ifc_dmhc_hash_units_2_is_miss_EN = 1'b0 ;

  // register ret_ifc_dmhc_hash_units_3_gslot_counter
  assign ret_ifc_dmhc_hash_units_3_gslot_counter_D_IN =
	     ret_ifc_dmhc_hash_units_3_gslot_counter + 9'd1 ;
  assign ret_ifc_dmhc_hash_units_3_gslot_counter_EN =
	     !ret_ifc_dmhc_hash_units_3_init &&
	     ret_ifc_dmhc_hash_units_3_gslot_counter != 9'd511 ;

  // register ret_ifc_dmhc_hash_units_3_init
  assign ret_ifc_dmhc_hash_units_3_init_D_IN = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_3_init_EN =
	     !ret_ifc_dmhc_hash_units_3_init &&
	     ret_ifc_dmhc_hash_units_3_gslot_counter == 9'd511 ;

  // register ret_ifc_dmhc_hash_units_3_is_miss
  assign ret_ifc_dmhc_hash_units_3_is_miss_D_IN = 1'b0 ;
  assign ret_ifc_dmhc_hash_units_3_is_miss_EN = 1'b0 ;

  // register ret_ifc_dmhc_inited
  assign ret_ifc_dmhc_inited_D_IN = 1'd1 ;
  assign ret_ifc_dmhc_inited_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] == 2'd0 ||
	     !ret_ifc_dmhc_inited && ret_ifc_dmhc_mslot_counter == 8'd255 &&
	     ret_ifc_dmhc_hash_units_0_init ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6 ;

  // register ret_ifc_dmhc_ldvn_start_reg
  assign ret_ifc_dmhc_ldvn_start_reg_D_IN =
	     MUX_ret_ifc_dmhc_ldvn_start_reg_write_1__SEL_1 ;
  assign ret_ifc_dmhc_ldvn_start_reg_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] != 2'd0 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_fsm_start ;

  // register ret_ifc_dmhc_ldvn_start_reg_1
  assign ret_ifc_dmhc_ldvn_start_reg_1_D_IN =
	     ret_ifc_dmhc_ldvn_start_wire_whas ;
  assign ret_ifc_dmhc_ldvn_start_reg_1_EN = 1'd1 ;

  // register ret_ifc_dmhc_ldvn_state_can_overlap
  assign ret_ifc_dmhc_ldvn_state_can_overlap_D_IN =
	     ret_ifc_dmhc_ldvn_state_set_pw_whas ||
	     ret_ifc_dmhc_ldvn_state_can_overlap ;
  assign ret_ifc_dmhc_ldvn_state_can_overlap_EN = 1'd1 ;

  // register ret_ifc_dmhc_ldvn_state_fired
  assign ret_ifc_dmhc_ldvn_state_fired_D_IN =
	     ret_ifc_dmhc_ldvn_state_set_pw_whas ;
  assign ret_ifc_dmhc_ldvn_state_fired_EN = 1'd1 ;

  // register ret_ifc_dmhc_ldvn_state_mkFSMstate
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  ret_ifc_dmhc_ldvn_state_mkFSMstate or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd1;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd2;
      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd3;
      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd4;
      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd5;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd6;
      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd7;
      default: ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN =
		   4'b1010 /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_ldvn_state_mkFSMstate_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6 ;

  // register ret_ifc_dmhc_miss_service
  assign ret_ifc_dmhc_miss_service_D_IN =
	     !MUX_ret_ifc_dmhc_inited_write_1__SEL_1 &&
	     ret_ifc_dmhc_ldvn_state_mkFSMstate != 4'd6 ;
  assign ret_ifc_dmhc_miss_service_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] == 2'd0 ||
	     EN_add_entry_put && !ret_ifc_dmhc_miss_service ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6 ;

  // register ret_ifc_dmhc_mslot_counter
  assign ret_ifc_dmhc_mslot_counter_D_IN =
	     MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_1 ?
	       MUX_ret_ifc_dmhc_mslot_counter_write_1__VAL_1 :
	       x__h98343 ;
  assign ret_ifc_dmhc_mslot_counter_EN =
	     !ret_ifc_dmhc_inited &&
	     (ret_ifc_dmhc_hash_units_0_init ||
	      ret_ifc_dmhc_mslot_counter != 8'd255) ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ;

  // register ret_ifc_dmhc_mslot_replacement_start_reg
  assign ret_ifc_dmhc_mslot_replacement_start_reg_D_IN =
	     MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2 ;
  assign ret_ifc_dmhc_mslot_replacement_start_reg_EN =
	     EN_add_entry_put && !ret_ifc_dmhc_miss_service ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_fsm_start ;

  // register ret_ifc_dmhc_mslot_replacement_start_reg_1
  assign ret_ifc_dmhc_mslot_replacement_start_reg_1_D_IN =
	     ret_ifc_dmhc_mslot_replacement_start_wire_whas ;
  assign ret_ifc_dmhc_mslot_replacement_start_reg_1_EN = 1'd1 ;

  // register ret_ifc_dmhc_mslot_replacement_state_can_overlap
  assign ret_ifc_dmhc_mslot_replacement_state_can_overlap_D_IN =
	     ret_ifc_dmhc_mslot_replacement_state_set_pw_whas ||
	     ret_ifc_dmhc_mslot_replacement_state_can_overlap ;
  assign ret_ifc_dmhc_mslot_replacement_state_can_overlap_EN = 1'd1 ;

  // register ret_ifc_dmhc_mslot_replacement_state_fired
  assign ret_ifc_dmhc_mslot_replacement_state_fired_D_IN =
	     ret_ifc_dmhc_mslot_replacement_state_set_pw_whas ;
  assign ret_ifc_dmhc_mslot_replacement_state_fired_EN = 1'd1 ;

  // register ret_ifc_dmhc_mslot_replacement_state_mkFSMstate
  always@(WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd2;
      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd3;
      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd4;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd5;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd6;
      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd7;
      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd8;
      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd9;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd10;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd11;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd12;
      default: ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN =
		   4'b1010 /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 ;

  // register ret_ifc_dmhc_mslot_to_repair
  assign ret_ifc_dmhc_mslot_to_repair_D_IN = ret_ifc_dmhc_m_table_DOA ;
  assign ret_ifc_dmhc_mslot_to_repair_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 ;

  // register ret_ifc_dmhc_new_gslots_0
  assign ret_ifc_dmhc_new_gslots_0_D_IN =
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6) ?
	       ret_ifc_dmhc_hash_units_0_g_table_DOA :
	       MUX_ret_ifc_dmhc_new_gslots_0_write_1__VAL_2 ;
  assign ret_ifc_dmhc_new_gslots_0_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ;

  // register ret_ifc_dmhc_new_gslots_1
  assign ret_ifc_dmhc_new_gslots_1_D_IN =
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6) ?
	       ret_ifc_dmhc_hash_units_1_g_table_DOA :
	       MUX_ret_ifc_dmhc_new_gslots_1_write_1__VAL_2 ;
  assign ret_ifc_dmhc_new_gslots_1_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ;

  // register ret_ifc_dmhc_new_gslots_2
  assign ret_ifc_dmhc_new_gslots_2_D_IN =
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6) ?
	       ret_ifc_dmhc_hash_units_2_g_table_DOA :
	       MUX_ret_ifc_dmhc_new_gslots_2_write_1__VAL_2 ;
  assign ret_ifc_dmhc_new_gslots_2_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ;

  // register ret_ifc_dmhc_new_gslots_3
  assign ret_ifc_dmhc_new_gslots_3_D_IN =
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6) ?
	       ret_ifc_dmhc_hash_units_3_g_table_DOA :
	       MUX_ret_ifc_dmhc_new_gslots_3_write_1__VAL_2 ;
  assign ret_ifc_dmhc_new_gslots_3_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ;

  // register ret_ifc_dmhc_new_hvals_0
  assign ret_ifc_dmhc_new_hvals_0_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_3 ;
  assign ret_ifc_dmhc_new_hvals_0_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ;

  // register ret_ifc_dmhc_new_hvals_1
  assign ret_ifc_dmhc_new_hvals_1_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_3 ;
  assign ret_ifc_dmhc_new_hvals_1_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ;

  // register ret_ifc_dmhc_new_hvals_2
  assign ret_ifc_dmhc_new_hvals_2_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_3 ;
  assign ret_ifc_dmhc_new_hvals_2_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ;

  // register ret_ifc_dmhc_new_hvals_3
  assign ret_ifc_dmhc_new_hvals_3_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_3 ;
  assign ret_ifc_dmhc_new_hvals_3_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ;

  // register ret_ifc_dmhc_new_mslot
  assign ret_ifc_dmhc_new_mslot_D_IN = { 1'd1, add_entry_put } ;
  assign ret_ifc_dmhc_new_mslot_EN = MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2 ;

  // register ret_ifc_dmhc_repair_g_index
  assign ret_ifc_dmhc_repair_g_index_D_IN =
	     ret_ifc_dmhc_repair_gslots_3_70_BITS_1_TO_0_71_ETC___d282 ?
	       2'd3 :
	       (ret_ifc_dmhc_repair_gslots_2_72_BITS_1_TO_0_73_ETC___d280 ?
		  2'd2 :
		  (ret_ifc_dmhc_repair_gslots_1_74_BITS_1_TO_0_75_ETC___d278 ?
		     2'd1 :
		     2'd0)) ;
  assign ret_ifc_dmhc_repair_g_index_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ;

  // register ret_ifc_dmhc_repair_gslot
  assign ret_ifc_dmhc_repair_gslot_D_IN =
	     ret_ifc_dmhc_repair_gslots_3_70_BITS_1_TO_0_71_ETC___d282 ?
	       ret_ifc_dmhc_repair_gslots_3 :
	       IF_ret_ifc_dmhc_repair_gslots_2_72_BITS_1_TO_0_ETC___d284 ;
  assign ret_ifc_dmhc_repair_gslot_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ;

  // register ret_ifc_dmhc_repair_gslots_0
  assign ret_ifc_dmhc_repair_gslots_0_D_IN =
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2) ?
	       ret_ifc_dmhc_hash_units_0_g_table_DOA :
	       MUX_ret_ifc_dmhc_repair_gslots_0_write_1__VAL_2 ;
  assign ret_ifc_dmhc_repair_gslots_0_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ;

  // register ret_ifc_dmhc_repair_gslots_1
  assign ret_ifc_dmhc_repair_gslots_1_D_IN =
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2) ?
	       ret_ifc_dmhc_hash_units_1_g_table_DOA :
	       MUX_ret_ifc_dmhc_repair_gslots_1_write_1__VAL_2 ;
  assign ret_ifc_dmhc_repair_gslots_1_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ;

  // register ret_ifc_dmhc_repair_gslots_2
  assign ret_ifc_dmhc_repair_gslots_2_D_IN =
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2) ?
	       ret_ifc_dmhc_hash_units_2_g_table_DOA :
	       MUX_ret_ifc_dmhc_repair_gslots_2_write_1__VAL_2 ;
  assign ret_ifc_dmhc_repair_gslots_2_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ;

  // register ret_ifc_dmhc_repair_gslots_3
  assign ret_ifc_dmhc_repair_gslots_3_D_IN =
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2) ?
	       ret_ifc_dmhc_hash_units_3_g_table_DOA :
	       MUX_ret_ifc_dmhc_repair_gslots_3_write_1__VAL_2 ;
  assign ret_ifc_dmhc_repair_gslots_3_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ;

  // register ret_ifc_dmhc_repair_hvals_0
  assign ret_ifc_dmhc_repair_hvals_0_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_1 ;
  assign ret_ifc_dmhc_repair_hvals_0_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ;

  // register ret_ifc_dmhc_repair_hvals_1
  assign ret_ifc_dmhc_repair_hvals_1_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_1 ;
  assign ret_ifc_dmhc_repair_hvals_1_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ;

  // register ret_ifc_dmhc_repair_hvals_2
  assign ret_ifc_dmhc_repair_hvals_2_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_1 ;
  assign ret_ifc_dmhc_repair_hvals_2_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ;

  // register ret_ifc_dmhc_repair_hvals_3
  assign ret_ifc_dmhc_repair_hvals_3_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_1 ;
  assign ret_ifc_dmhc_repair_hvals_3_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ;

  // register ret_ifc_dmhc_repair_mslot
  assign ret_ifc_dmhc_repair_mslot_D_IN = 65'h0 ;
  assign ret_ifc_dmhc_repair_mslot_EN = 1'b0 ;

  // register ret_ifc_dmhc_stage
  assign ret_ifc_dmhc_stage_D_IN = 2'd0 ;
  assign ret_ifc_dmhc_stage_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] == 2'd0 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6 ;

  // register ret_ifc_dmhc_victim_g_index
  assign ret_ifc_dmhc_victim_g_index_D_IN =
	     ret_ifc_dmhc_new_gslots_3_50_BITS_1_TO_0_51_UL_ETC___d862 ?
	       2'd3 :
	       (ret_ifc_dmhc_new_gslots_2_52_BITS_1_TO_0_53_UL_ETC___d860 ?
		  2'd2 :
		  (ret_ifc_dmhc_new_gslots_1_54_BITS_1_TO_0_55_UL_ETC___d858 ?
		     2'd1 :
		     2'd0)) ;
  assign ret_ifc_dmhc_victim_g_index_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ;

  // register ret_ifc_dmhc_victim_gslot
  assign ret_ifc_dmhc_victim_gslot_D_IN =
	     ret_ifc_dmhc_new_gslots_3_50_BITS_1_TO_0_51_UL_ETC___d862 ?
	       ret_ifc_dmhc_new_gslots_3 :
	       IF_ret_ifc_dmhc_new_gslots_2_52_BITS_1_TO_0_53_ETC___d864 ;
  assign ret_ifc_dmhc_victim_gslot_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ;

  // register ret_ifc_dmhc_victim_mslot
  assign ret_ifc_dmhc_victim_mslot_D_IN = 65'h0 ;
  assign ret_ifc_dmhc_victim_mslot_EN = 1'b0 ;

  // register ret_ifc_dmhc_victim_mslot_addr
  assign ret_ifc_dmhc_victim_mslot_addr_D_IN =
	     ret_ifc_dmhc_new_gslots_3_50_BITS_1_TO_0_51_UL_ETC___d862 ?
	       ret_ifc_dmhc_new_gslots_3[9:2] :
	       _theResult_____3_fst_mslot__h95884 ;
  assign ret_ifc_dmhc_victim_mslot_addr_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ;

  // submodule ret_ifc_delay2_ff
  assign ret_ifc_delay2_ff_D_IN = ret_ifc_delay_ff_D_OUT ;
  assign ret_ifc_delay2_ff_ENQ = WILL_FIRE_RL_ret_ifc_do_delay ;
  assign ret_ifc_delay2_ff_DEQ = WILL_FIRE_RL_ret_ifc_do_resp ;
  assign ret_ifc_delay2_ff_CLR = 1'b0 ;

  // submodule ret_ifc_delay_ff
  assign ret_ifc_delay_ff_D_IN = ret_ifc_readReqFifo_D_OUT ;
  assign ret_ifc_delay_ff_ENQ = WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_delay_ff_DEQ = WILL_FIRE_RL_ret_ifc_do_delay ;
  assign ret_ifc_delay_ff_CLR = 1'b0 ;

  // submodule ret_ifc_dmhc_hash_units_0_g_table
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_3 or
	  WILL_FIRE_RL_ret_ifc_do_read or
	  MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_3;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_4;
      default: ret_ifc_dmhc_hash_units_0_g_table_ADDRA =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_0_init or
	  ret_ifc_dmhc_hash_units_0_gslot_counter or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_hvals_0 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_hvals_0 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_hvals_0)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_0_init:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRB =
	      ret_ifc_dmhc_hash_units_0_gslot_counter;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRB =
	      ret_ifc_dmhc_repair_hvals_0;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRB =
	      ret_ifc_dmhc_evictee_hvals_0;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRB = ret_ifc_dmhc_new_hvals_0;
      default: ret_ifc_dmhc_hash_units_0_g_table_ADDRB =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  WILL_FIRE_RL_ret_ifc_do_read)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIA =
	      28'b1010101010101010101010101010 /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIA =
	      28'b1010101010101010101010101010 /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIA =
	      28'b1010101010101010101010101010 /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_0_g_table_DIA =
	      28'b1010101010101010101010101010 /* unspecified value */ ;
      default: ret_ifc_dmhc_hash_units_0_g_table_DIA =
		   28'b1010101010101010101010101010 /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_0_init or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_gslots_0 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_gslots_0 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_gslots_0)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_0_init:
	  ret_ifc_dmhc_hash_units_0_g_table_DIB = 28'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIB =
	      ret_ifc_dmhc_repair_gslots_0;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIB =
	      ret_ifc_dmhc_evictee_gslots_0;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIB = ret_ifc_dmhc_new_gslots_0;
      default: ret_ifc_dmhc_hash_units_0_g_table_DIB =
		   28'b1010101010101010101010101010 /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_hash_units_0_g_table_WEA = 1'd0 ;
  assign ret_ifc_dmhc_hash_units_0_g_table_WEB = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_0_g_table_ENA =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_dmhc_hash_units_0_g_table_ENB =
	     !ret_ifc_dmhc_hash_units_0_init ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ;

  // submodule ret_ifc_dmhc_hash_units_1_g_table
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_3 or
	  WILL_FIRE_RL_ret_ifc_do_read or
	  MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_3;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_4;
      default: ret_ifc_dmhc_hash_units_1_g_table_ADDRA =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_1_init or
	  ret_ifc_dmhc_hash_units_1_gslot_counter or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_hvals_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_hvals_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_hvals_1)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_1_init:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRB =
	      ret_ifc_dmhc_hash_units_1_gslot_counter;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRB =
	      ret_ifc_dmhc_repair_hvals_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRB =
	      ret_ifc_dmhc_evictee_hvals_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRB = ret_ifc_dmhc_new_hvals_1;
      default: ret_ifc_dmhc_hash_units_1_g_table_ADDRB =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  WILL_FIRE_RL_ret_ifc_do_read)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIA =
	      28'b1010101010101010101010101010 /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIA =
	      28'b1010101010101010101010101010 /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIA =
	      28'b1010101010101010101010101010 /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_1_g_table_DIA =
	      28'b1010101010101010101010101010 /* unspecified value */ ;
      default: ret_ifc_dmhc_hash_units_1_g_table_DIA =
		   28'b1010101010101010101010101010 /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_1_init or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_gslots_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_gslots_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_gslots_1)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_1_init:
	  ret_ifc_dmhc_hash_units_1_g_table_DIB = 28'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIB =
	      ret_ifc_dmhc_repair_gslots_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIB =
	      ret_ifc_dmhc_evictee_gslots_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIB = ret_ifc_dmhc_new_gslots_1;
      default: ret_ifc_dmhc_hash_units_1_g_table_DIB =
		   28'b1010101010101010101010101010 /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_hash_units_1_g_table_WEA = 1'd0 ;
  assign ret_ifc_dmhc_hash_units_1_g_table_WEB = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_1_g_table_ENA =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_dmhc_hash_units_1_g_table_ENB =
	     !ret_ifc_dmhc_hash_units_1_init ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ;

  // submodule ret_ifc_dmhc_hash_units_2_g_table
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_3 or
	  WILL_FIRE_RL_ret_ifc_do_read or
	  MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_3;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_4;
      default: ret_ifc_dmhc_hash_units_2_g_table_ADDRA =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_2_init or
	  ret_ifc_dmhc_hash_units_2_gslot_counter or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_hvals_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_hvals_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_hvals_2)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_2_init:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRB =
	      ret_ifc_dmhc_hash_units_2_gslot_counter;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRB =
	      ret_ifc_dmhc_repair_hvals_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRB =
	      ret_ifc_dmhc_evictee_hvals_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRB = ret_ifc_dmhc_new_hvals_2;
      default: ret_ifc_dmhc_hash_units_2_g_table_ADDRB =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  WILL_FIRE_RL_ret_ifc_do_read)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIA =
	      28'b1010101010101010101010101010 /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIA =
	      28'b1010101010101010101010101010 /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIA =
	      28'b1010101010101010101010101010 /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_2_g_table_DIA =
	      28'b1010101010101010101010101010 /* unspecified value */ ;
      default: ret_ifc_dmhc_hash_units_2_g_table_DIA =
		   28'b1010101010101010101010101010 /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_2_init or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_gslots_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_gslots_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_gslots_2)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_2_init:
	  ret_ifc_dmhc_hash_units_2_g_table_DIB = 28'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIB =
	      ret_ifc_dmhc_repair_gslots_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIB =
	      ret_ifc_dmhc_evictee_gslots_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIB = ret_ifc_dmhc_new_gslots_2;
      default: ret_ifc_dmhc_hash_units_2_g_table_DIB =
		   28'b1010101010101010101010101010 /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_hash_units_2_g_table_WEA = 1'd0 ;
  assign ret_ifc_dmhc_hash_units_2_g_table_WEB = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_2_g_table_ENA =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_dmhc_hash_units_2_g_table_ENB =
	     !ret_ifc_dmhc_hash_units_2_init ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ;

  // submodule ret_ifc_dmhc_hash_units_3_g_table
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_3 or
	  WILL_FIRE_RL_ret_ifc_do_read or
	  MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_3;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_4;
      default: ret_ifc_dmhc_hash_units_3_g_table_ADDRA =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_3_init or
	  ret_ifc_dmhc_hash_units_3_gslot_counter or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_hvals_3 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_hvals_3 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_hvals_3)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_3_init:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRB =
	      ret_ifc_dmhc_hash_units_3_gslot_counter;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRB =
	      ret_ifc_dmhc_repair_hvals_3;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRB =
	      ret_ifc_dmhc_evictee_hvals_3;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRB = ret_ifc_dmhc_new_hvals_3;
      default: ret_ifc_dmhc_hash_units_3_g_table_ADDRB =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  WILL_FIRE_RL_ret_ifc_do_read)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIA =
	      28'b1010101010101010101010101010 /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIA =
	      28'b1010101010101010101010101010 /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIA =
	      28'b1010101010101010101010101010 /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_3_g_table_DIA =
	      28'b1010101010101010101010101010 /* unspecified value */ ;
      default: ret_ifc_dmhc_hash_units_3_g_table_DIA =
		   28'b1010101010101010101010101010 /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_3_init or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_gslots_3 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_gslots_3 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_gslots_3)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_3_init:
	  ret_ifc_dmhc_hash_units_3_g_table_DIB = 28'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIB =
	      ret_ifc_dmhc_repair_gslots_3;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIB =
	      ret_ifc_dmhc_evictee_gslots_3;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIB = ret_ifc_dmhc_new_gslots_3;
      default: ret_ifc_dmhc_hash_units_3_g_table_DIB =
		   28'b1010101010101010101010101010 /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_hash_units_3_g_table_WEA = 1'd0 ;
  assign ret_ifc_dmhc_hash_units_3_g_table_WEB = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_3_g_table_ENA =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_dmhc_hash_units_3_g_table_ENB =
	     !ret_ifc_dmhc_hash_units_3_init ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ;

  // submodule ret_ifc_dmhc_m_table
  assign ret_ifc_dmhc_m_table_ADDRA =
	     MUX_ret_ifc_dmhc_ldvn_start_reg_write_1__SEL_1 ?
	       ret_ifc_dmhc_victim_mslot_addr :
	       re_maddr__h99689 ;
  assign ret_ifc_dmhc_m_table_ADDRB = ret_ifc_dmhc_mslot_counter ;
  assign ret_ifc_dmhc_m_table_DIA =
	     MUX_ret_ifc_dmhc_ldvn_start_reg_write_1__SEL_1 ?
	       65'h0AAAAAAAAAAAAAAAA /* unspecified value */  :
	       65'h0AAAAAAAAAAAAAAAA /* unspecified value */  ;
  always@(MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_1 or
	  MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 or
	  ret_ifc_dmhc_new_mslot)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_1:
	  ret_ifc_dmhc_m_table_DIB = 65'd0;
      MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2:
	  ret_ifc_dmhc_m_table_DIB =
	      65'h0AAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9:
	  ret_ifc_dmhc_m_table_DIB = ret_ifc_dmhc_new_mslot;
      default: ret_ifc_dmhc_m_table_DIB =
		   65'h0AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_m_table_WEA = 1'd0 ;
  assign ret_ifc_dmhc_m_table_WEB = !MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2 ;
  assign ret_ifc_dmhc_m_table_ENA =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] != 2'd0 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ;
  assign ret_ifc_dmhc_m_table_ENB =
	     !ret_ifc_dmhc_inited &&
	     (ret_ifc_dmhc_hash_units_0_init ||
	      ret_ifc_dmhc_mslot_counter != 8'd255) ||
	     EN_add_entry_put && !ret_ifc_dmhc_miss_service ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ;

  // submodule ret_ifc_dmhc_stage1_ff
  assign ret_ifc_dmhc_stage1_ff_D_IN = ret_ifc_readReqFifo_D_OUT ;
  assign ret_ifc_dmhc_stage1_ff_ENQ = WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_dmhc_stage1_ff_DEQ =
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ;
  assign ret_ifc_dmhc_stage1_ff_CLR = 1'b0 ;

  // submodule ret_ifc_dmhc_stage2_ff
  assign ret_ifc_dmhc_stage2_ff_D_IN = ret_ifc_dmhc_stage1_ff_D_OUT ;
  assign ret_ifc_dmhc_stage2_ff_ENQ =
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ;
  assign ret_ifc_dmhc_stage2_ff_DEQ =
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ;
  assign ret_ifc_dmhc_stage2_ff_CLR = 1'b0 ;

  // submodule ret_ifc_readDataFifo
  assign ret_ifc_readDataFifo_D_IN =
	     { WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	       ret_ifc_dmhc_is_hit_wire_wget,
	       IF_ret_ifc_dmhc_rec_value_whas__209_THEN_ret_i_ETC___d1211 } ;
  assign ret_ifc_readDataFifo_ENQ = WILL_FIRE_RL_ret_ifc_do_resp ;
  assign ret_ifc_readDataFifo_DEQ = EN_lookupPort_response_get ;
  assign ret_ifc_readDataFifo_CLR = 1'b0 ;

  // submodule ret_ifc_readReqFifo
  assign ret_ifc_readReqFifo_D_IN = lookupPort_request_put ;
  assign ret_ifc_readReqFifo_ENQ = EN_lookupPort_request_put ;
  assign ret_ifc_readReqFifo_DEQ = WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_readReqFifo_CLR = 1'b0 ;

  // remaining internal signals
  assign IF_ret_ifc_dmhc_evictee_mslot_00_BIT_11_12_THE_ETC___d504 =
	     ret_ifc_dmhc_evictee_mslot[11] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_00_BIT_11_12_THE_ETC___d514 =
	     IF_ret_ifc_dmhc_evictee_mslot_00_BIT_11_12_THE_ETC___d504[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_00_BIT_20_13_THE_ETC___d506[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_00_BIT_29_15_THE_ETC___d509[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_00_BIT_38_17_THE_ETC___d512[8] ;
  assign IF_ret_ifc_dmhc_evictee_mslot_00_BIT_11_12_THE_ETC___d529 =
	     IF_ret_ifc_dmhc_evictee_mslot_00_BIT_11_12_THE_ETC___d504[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_00_BIT_20_13_THE_ETC___d506[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_00_BIT_29_15_THE_ETC___d509[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_00_BIT_38_17_THE_ETC___d512[0] ;
  assign IF_ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_THE_ETC___d566 =
	     ret_ifc_dmhc_evictee_mslot[18] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_THE_ETC___d576 =
	     IF_ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_THE_ETC___d566[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_00_BIT_27_91_THE_ETC___d568[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_00_BIT_36_93_THE_ETC___d571[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_00_BIT_45_95_THE_ETC___d574[8] ;
  assign IF_ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_THE_ETC___d591 =
	     IF_ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_THE_ETC___d566[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_00_BIT_27_91_THE_ETC___d568[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_00_BIT_36_93_THE_ETC___d571[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_00_BIT_45_95_THE_ETC___d574[0] ;
  assign IF_ret_ifc_dmhc_evictee_mslot_00_BIT_20_13_THE_ETC___d506 =
	     ret_ifc_dmhc_evictee_mslot[20] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_00_BIT_27_91_THE_ETC___d568 =
	     ret_ifc_dmhc_evictee_mslot[27] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_00_BIT_29_15_THE_ETC___d509 =
	     ret_ifc_dmhc_evictee_mslot[29] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_00_BIT_36_93_THE_ETC___d571 =
	     ret_ifc_dmhc_evictee_mslot[36] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_00_BIT_38_17_THE_ETC___d512 =
	     ret_ifc_dmhc_evictee_mslot[38] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_00_BIT_45_95_THE_ETC___d574 =
	     ret_ifc_dmhc_evictee_mslot[45] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_00_BIT_47_19_THE_ETC___d515 =
	     ret_ifc_dmhc_evictee_mslot[47] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_00_BIT_54_97_THE_ETC___d577 =
	     ret_ifc_dmhc_evictee_mslot[54] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_00_BIT_56_21_THE_ETC___d518 =
	     ret_ifc_dmhc_evictee_mslot[56] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_00_BIT_63_99_THE_ETC___d580 =
	     ret_ifc_dmhc_evictee_mslot[63] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_14_THEN_1_EL_ETC__q7 =
	     ret_ifc_dmhc_evictee_mslot[14] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_23_THEN_1_EL_ETC__q8 =
	     ret_ifc_dmhc_evictee_mslot[23] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_32_THEN_1_EL_ETC__q9 =
	     ret_ifc_dmhc_evictee_mslot[32] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_41_THEN_1_EL_ETC__q10 =
	     ret_ifc_dmhc_evictee_mslot[41] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_50_THEN_1_EL_ETC__q11 =
	     ret_ifc_dmhc_evictee_mslot[50] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_59_THEN_1_EL_ETC__q12 =
	     ret_ifc_dmhc_evictee_mslot[59] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_11_6_THE_ETC___d168 =
	     ret_ifc_dmhc_mslot_to_repair[11] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_11_6_THE_ETC___d178 =
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_11_6_THE_ETC___d168[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_20_7_THE_ETC___d170[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_29_9_THE_ETC___d173[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_38_1_THE_ETC___d176[8] ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_11_6_THE_ETC___d193 =
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_11_6_THE_ETC___d168[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_20_7_THE_ETC___d170[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_29_9_THE_ETC___d173[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_38_1_THE_ETC___d176[0] ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_TH_ETC___d230 =
	     ret_ifc_dmhc_mslot_to_repair[18] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_TH_ETC___d240 =
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_TH_ETC___d230[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_27_55_TH_ETC___d232[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_36_57_TH_ETC___d235[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_45_59_TH_ETC___d238[8] ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_TH_ETC___d255 =
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_TH_ETC___d230[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_27_55_TH_ETC___d232[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_36_57_TH_ETC___d235[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_45_59_TH_ETC___d238[0] ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_20_7_THE_ETC___d170 =
	     ret_ifc_dmhc_mslot_to_repair[20] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_27_55_TH_ETC___d232 =
	     ret_ifc_dmhc_mslot_to_repair[27] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_29_9_THE_ETC___d173 =
	     ret_ifc_dmhc_mslot_to_repair[29] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_36_57_TH_ETC___d235 =
	     ret_ifc_dmhc_mslot_to_repair[36] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_38_1_THE_ETC___d176 =
	     ret_ifc_dmhc_mslot_to_repair[38] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_45_59_TH_ETC___d238 =
	     ret_ifc_dmhc_mslot_to_repair[45] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_47_3_THE_ETC___d179 =
	     ret_ifc_dmhc_mslot_to_repair[47] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_54_61_TH_ETC___d241 =
	     ret_ifc_dmhc_mslot_to_repair[54] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_56_5_THE_ETC___d182 =
	     ret_ifc_dmhc_mslot_to_repair[56] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_63_63_TH_ETC___d244 =
	     ret_ifc_dmhc_mslot_to_repair[63] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_14_THEN_1__ETC__q1 =
	     ret_ifc_dmhc_mslot_to_repair[14] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_23_THEN_1__ETC__q2 =
	     ret_ifc_dmhc_mslot_to_repair[23] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_32_THEN_1__ETC__q3 =
	     ret_ifc_dmhc_mslot_to_repair[32] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_41_THEN_1__ETC__q4 =
	     ret_ifc_dmhc_mslot_to_repair[41] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_50_THEN_1__ETC__q5 =
	     ret_ifc_dmhc_mslot_to_repair[50] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_59_THEN_1__ETC__q6 =
	     ret_ifc_dmhc_mslot_to_repair[59] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_gslots_2_52_BITS_1_TO_0_53_ETC___d864 =
	     ret_ifc_dmhc_new_gslots_2_52_BITS_1_TO_0_53_UL_ETC___d860 ?
	       ret_ifc_dmhc_new_gslots_2 :
	       (ret_ifc_dmhc_new_gslots_1_54_BITS_1_TO_0_55_UL_ETC___d858 ?
		  ret_ifc_dmhc_new_gslots_1 :
		  ret_ifc_dmhc_new_gslots_0) ;
  assign IF_ret_ifc_dmhc_new_mslot_48_BIT_11_60_THEN_1__ETC___d752 =
	     ret_ifc_dmhc_new_mslot[11] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_48_BIT_11_60_THEN_1__ETC___d762 =
	     IF_ret_ifc_dmhc_new_mslot_48_BIT_11_60_THEN_1__ETC___d752[8] ^
	     IF_ret_ifc_dmhc_new_mslot_48_BIT_20_61_THEN_1__ETC___d754[8] ^
	     IF_ret_ifc_dmhc_new_mslot_48_BIT_29_63_THEN_1__ETC___d757[8] ^
	     IF_ret_ifc_dmhc_new_mslot_48_BIT_38_65_THEN_1__ETC___d760[8] ;
  assign IF_ret_ifc_dmhc_new_mslot_48_BIT_11_60_THEN_1__ETC___d777 =
	     IF_ret_ifc_dmhc_new_mslot_48_BIT_11_60_THEN_1__ETC___d752[0] ^
	     IF_ret_ifc_dmhc_new_mslot_48_BIT_20_61_THEN_1__ETC___d754[0] ^
	     IF_ret_ifc_dmhc_new_mslot_48_BIT_29_63_THEN_1__ETC___d757[0] ^
	     IF_ret_ifc_dmhc_new_mslot_48_BIT_38_65_THEN_1__ETC___d760[0] ;
  assign IF_ret_ifc_dmhc_new_mslot_48_BIT_18_38_THEN_1__ETC___d814 =
	     ret_ifc_dmhc_new_mslot[18] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_48_BIT_18_38_THEN_1__ETC___d824 =
	     IF_ret_ifc_dmhc_new_mslot_48_BIT_18_38_THEN_1__ETC___d814[8] ^
	     IF_ret_ifc_dmhc_new_mslot_48_BIT_27_39_THEN_1__ETC___d816[8] ^
	     IF_ret_ifc_dmhc_new_mslot_48_BIT_36_41_THEN_1__ETC___d819[8] ^
	     IF_ret_ifc_dmhc_new_mslot_48_BIT_45_43_THEN_1__ETC___d822[8] ;
  assign IF_ret_ifc_dmhc_new_mslot_48_BIT_18_38_THEN_1__ETC___d839 =
	     IF_ret_ifc_dmhc_new_mslot_48_BIT_18_38_THEN_1__ETC___d814[0] ^
	     IF_ret_ifc_dmhc_new_mslot_48_BIT_27_39_THEN_1__ETC___d816[0] ^
	     IF_ret_ifc_dmhc_new_mslot_48_BIT_36_41_THEN_1__ETC___d819[0] ^
	     IF_ret_ifc_dmhc_new_mslot_48_BIT_45_43_THEN_1__ETC___d822[0] ;
  assign IF_ret_ifc_dmhc_new_mslot_48_BIT_20_61_THEN_1__ETC___d754 =
	     ret_ifc_dmhc_new_mslot[20] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_48_BIT_27_39_THEN_1__ETC___d816 =
	     ret_ifc_dmhc_new_mslot[27] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_48_BIT_29_63_THEN_1__ETC___d757 =
	     ret_ifc_dmhc_new_mslot[29] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_48_BIT_36_41_THEN_1__ETC___d819 =
	     ret_ifc_dmhc_new_mslot[36] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_48_BIT_38_65_THEN_1__ETC___d760 =
	     ret_ifc_dmhc_new_mslot[38] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_48_BIT_45_43_THEN_1__ETC___d822 =
	     ret_ifc_dmhc_new_mslot[45] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_48_BIT_47_67_THEN_1__ETC___d763 =
	     ret_ifc_dmhc_new_mslot[47] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_48_BIT_54_45_THEN_1__ETC___d825 =
	     ret_ifc_dmhc_new_mslot[54] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_48_BIT_56_69_THEN_1__ETC___d766 =
	     ret_ifc_dmhc_new_mslot[56] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_48_BIT_63_47_THEN_1__ETC___d828 =
	     ret_ifc_dmhc_new_mslot[63] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_14_THEN_1_ELSE_0__q19 =
	     ret_ifc_dmhc_new_mslot[14] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_23_THEN_1_ELSE_0__q20 =
	     ret_ifc_dmhc_new_mslot[23] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_32_THEN_1_ELSE_0__q21 =
	     ret_ifc_dmhc_new_mslot[32] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_41_THEN_1_ELSE_0__q22 =
	     ret_ifc_dmhc_new_mslot[41] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_50_THEN_1_ELSE_0__q23 =
	     ret_ifc_dmhc_new_mslot[50] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_59_THEN_1_ELSE_0__q24 =
	     ret_ifc_dmhc_new_mslot[59] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_rec_value_whas__209_THEN_ret_i_ETC___d1211 =
	     ret_ifc_dmhc_rec_value_whas ? x_wget__h2155 : 10'd0 ;
  assign IF_ret_ifc_dmhc_repair_gslots_2_72_BITS_1_TO_0_ETC___d284 =
	     ret_ifc_dmhc_repair_gslots_2_72_BITS_1_TO_0_73_ETC___d280 ?
	       ret_ifc_dmhc_repair_gslots_2 :
	       (ret_ifc_dmhc_repair_gslots_1_74_BITS_1_TO_0_75_ETC___d278 ?
		  ret_ifc_dmhc_repair_gslots_1 :
		  ret_ifc_dmhc_repair_gslots_0) ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_13_THEN_1_ELSE_0__q14 =
	     ret_ifc_readReqFifo_D_OUT[13] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_22_THEN_1_ELSE_0__q15 =
	     ret_ifc_readReqFifo_D_OUT[22] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_31_THEN_1_ELSE_0__q16 =
	     ret_ifc_readReqFifo_D_OUT[31] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_40_THEN_1_ELSE_0__q17 =
	     ret_ifc_readReqFifo_D_OUT[40] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_49_THEN_1_ELSE_0__q18 =
	     ret_ifc_readReqFifo_D_OUT[49] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_4_THEN_1_ELSE_0__q13 =
	     ret_ifc_readReqFifo_D_OUT[4] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__98_BIT_10_011_TH_ETC___d1104 =
	     ret_ifc_readReqFifo_D_OUT[10] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__98_BIT_17_089_TH_ETC___d1166 =
	     ret_ifc_readReqFifo_D_OUT[17] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__98_BIT_19_013_TH_ETC___d1107 =
	     ret_ifc_readReqFifo_D_OUT[19] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__98_BIT_1_010_THE_ETC___d1102 =
	     ret_ifc_readReqFifo_D_OUT[1] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__98_BIT_1_010_THE_ETC___d1112 =
	     IF_ret_ifc_readReqFifo_first__98_BIT_1_010_THE_ETC___d1102[8] ^
	     IF_ret_ifc_readReqFifo_first__98_BIT_10_011_TH_ETC___d1104[8] ^
	     IF_ret_ifc_readReqFifo_first__98_BIT_19_013_TH_ETC___d1107[8] ^
	     IF_ret_ifc_readReqFifo_first__98_BIT_28_015_TH_ETC___d1110[8] ;
  assign IF_ret_ifc_readReqFifo_first__98_BIT_1_010_THE_ETC___d1127 =
	     IF_ret_ifc_readReqFifo_first__98_BIT_1_010_THE_ETC___d1102[0] ^
	     IF_ret_ifc_readReqFifo_first__98_BIT_10_011_TH_ETC___d1104[0] ^
	     IF_ret_ifc_readReqFifo_first__98_BIT_19_013_TH_ETC___d1107[0] ^
	     IF_ret_ifc_readReqFifo_first__98_BIT_28_015_TH_ETC___d1110[0] ;
  assign IF_ret_ifc_readReqFifo_first__98_BIT_26_091_TH_ETC___d1169 =
	     ret_ifc_readReqFifo_D_OUT[26] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__98_BIT_28_015_TH_ETC___d1110 =
	     ret_ifc_readReqFifo_D_OUT[28] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__98_BIT_35_093_TH_ETC___d1172 =
	     ret_ifc_readReqFifo_D_OUT[35] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__98_BIT_37_017_TH_ETC___d1113 =
	     ret_ifc_readReqFifo_D_OUT[37] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__98_BIT_44_095_TH_ETC___d1175 =
	     ret_ifc_readReqFifo_D_OUT[44] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__98_BIT_46_019_TH_ETC___d1116 =
	     ret_ifc_readReqFifo_D_OUT[46] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__98_BIT_53_097_TH_ETC___d1178 =
	     ret_ifc_readReqFifo_D_OUT[53] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__98_BIT_8_088_THE_ETC___d1164 =
	     ret_ifc_readReqFifo_D_OUT[8] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__98_BIT_8_088_THE_ETC___d1174 =
	     IF_ret_ifc_readReqFifo_first__98_BIT_8_088_THE_ETC___d1164[8] ^
	     IF_ret_ifc_readReqFifo_first__98_BIT_17_089_TH_ETC___d1166[8] ^
	     IF_ret_ifc_readReqFifo_first__98_BIT_26_091_TH_ETC___d1169[8] ^
	     IF_ret_ifc_readReqFifo_first__98_BIT_35_093_TH_ETC___d1172[8] ;
  assign IF_ret_ifc_readReqFifo_first__98_BIT_8_088_THE_ETC___d1189 =
	     IF_ret_ifc_readReqFifo_first__98_BIT_8_088_THE_ETC___d1164[0] ^
	     IF_ret_ifc_readReqFifo_first__98_BIT_17_089_TH_ETC___d1166[0] ^
	     IF_ret_ifc_readReqFifo_first__98_BIT_26_091_TH_ETC___d1169[0] ^
	     IF_ret_ifc_readReqFifo_first__98_BIT_35_093_TH_ETC___d1172[0] ;
  assign _theResult_____2_fst_maddr__h36844 =
	     _theResult_____2_fst_maddr__h36876 ^
	     ret_ifc_dmhc_repair_gslots_3[17:10] ;
  assign _theResult_____2_fst_maddr__h36848 =
	     _theResult_____2_fst_maddr__h36872 ^
	     ret_ifc_dmhc_repair_gslots_2[17:10] ;
  assign _theResult_____2_fst_maddr__h36852 =
	     _theResult_____2_fst_maddr__h36868 ^
	     ret_ifc_dmhc_repair_gslots_1[17:10] ;
  assign _theResult_____2_fst_maddr__h36868 =
	     (ret_ifc_dmhc_repair_g_index == 2'd0) ?
	       8'd0 :
	       ret_ifc_dmhc_repair_gslots_0[17:10] ;
  assign _theResult_____2_fst_maddr__h36872 =
	     (ret_ifc_dmhc_repair_g_index == 2'd1) ?
	       _theResult_____2_fst_maddr__h36868 :
	       _theResult_____2_fst_maddr__h36852 ;
  assign _theResult_____2_fst_maddr__h36876 =
	     (ret_ifc_dmhc_repair_g_index == 2'd2) ?
	       _theResult_____2_fst_maddr__h36872 :
	       _theResult_____2_fst_maddr__h36848 ;
  assign _theResult_____2_fst_maddr__h96749 =
	     _theResult_____2_fst_maddr__h96781 ^
	     ret_ifc_dmhc_new_gslots_3[17:10] ;
  assign _theResult_____2_fst_maddr__h96753 =
	     _theResult_____2_fst_maddr__h96777 ^
	     ret_ifc_dmhc_new_gslots_2[17:10] ;
  assign _theResult_____2_fst_maddr__h96757 =
	     _theResult_____2_fst_maddr__h96773 ^
	     ret_ifc_dmhc_new_gslots_1[17:10] ;
  assign _theResult_____2_fst_maddr__h96773 =
	     (ret_ifc_dmhc_victim_g_index == 2'd0) ?
	       8'd0 :
	       ret_ifc_dmhc_new_gslots_0[17:10] ;
  assign _theResult_____2_fst_maddr__h96777 =
	     (ret_ifc_dmhc_victim_g_index == 2'd1) ?
	       _theResult_____2_fst_maddr__h96773 :
	       _theResult_____2_fst_maddr__h96757 ;
  assign _theResult_____2_fst_maddr__h96781 =
	     (ret_ifc_dmhc_victim_g_index == 2'd2) ?
	       _theResult_____2_fst_maddr__h96777 :
	       _theResult_____2_fst_maddr__h96753 ;
  assign _theResult_____2_fst_value__h36843 =
	     _theResult_____2_fst_value__h36875 ^
	     ret_ifc_dmhc_repair_gslots_3[27:18] ;
  assign _theResult_____2_fst_value__h36847 =
	     _theResult_____2_fst_value__h36871 ^
	     ret_ifc_dmhc_repair_gslots_2[27:18] ;
  assign _theResult_____2_fst_value__h36851 =
	     _theResult_____2_fst_value__h36867 ^
	     ret_ifc_dmhc_repair_gslots_1[27:18] ;
  assign _theResult_____2_fst_value__h36867 =
	     (ret_ifc_dmhc_repair_g_index == 2'd0) ?
	       10'd0 :
	       ret_ifc_dmhc_repair_gslots_0[27:18] ;
  assign _theResult_____2_fst_value__h36871 =
	     (ret_ifc_dmhc_repair_g_index == 2'd1) ?
	       _theResult_____2_fst_value__h36867 :
	       _theResult_____2_fst_value__h36851 ;
  assign _theResult_____2_fst_value__h36875 =
	     (ret_ifc_dmhc_repair_g_index == 2'd2) ?
	       _theResult_____2_fst_value__h36871 :
	       _theResult_____2_fst_value__h36847 ;
  assign _theResult_____2_fst_value__h36879 =
	     (ret_ifc_dmhc_repair_g_index == 2'd3) ?
	       _theResult_____2_fst_value__h36875 :
	       _theResult_____2_fst_value__h36843 ;
  assign _theResult_____2_fst_value__h96748 =
	     _theResult_____2_fst_value__h96780 ^
	     ret_ifc_dmhc_new_gslots_3[27:18] ;
  assign _theResult_____2_fst_value__h96752 =
	     _theResult_____2_fst_value__h96776 ^
	     ret_ifc_dmhc_new_gslots_2[27:18] ;
  assign _theResult_____2_fst_value__h96756 =
	     _theResult_____2_fst_value__h96772 ^
	     ret_ifc_dmhc_new_gslots_1[27:18] ;
  assign _theResult_____2_fst_value__h96772 =
	     (ret_ifc_dmhc_victim_g_index == 2'd0) ?
	       10'd0 :
	       ret_ifc_dmhc_new_gslots_0[27:18] ;
  assign _theResult_____2_fst_value__h96776 =
	     (ret_ifc_dmhc_victim_g_index == 2'd1) ?
	       _theResult_____2_fst_value__h96772 :
	       _theResult_____2_fst_value__h96756 ;
  assign _theResult_____2_fst_value__h96780 =
	     (ret_ifc_dmhc_victim_g_index == 2'd2) ?
	       _theResult_____2_fst_value__h96776 :
	       _theResult_____2_fst_value__h96752 ;
  assign _theResult_____2_fst_value__h96784 =
	     (ret_ifc_dmhc_victim_g_index == 2'd3) ?
	       _theResult_____2_fst_value__h96780 :
	       _theResult_____2_fst_value__h96748 ;
  assign _theResult_____3_fst_degree__h36080 =
	     ret_ifc_dmhc_repair_gslots_1_74_BITS_1_TO_0_75_ETC___d278 ?
	       ret_ifc_dmhc_repair_gslots_1[1:0] :
	       ret_ifc_dmhc_repair_gslots_0[1:0] ;
  assign _theResult_____3_fst_degree__h36101 =
	     ret_ifc_dmhc_repair_gslots_2_72_BITS_1_TO_0_73_ETC___d280 ?
	       ret_ifc_dmhc_repair_gslots_2[1:0] :
	       _theResult_____3_fst_degree__h36080 ;
  assign _theResult_____3_fst_degree__h95864 =
	     ret_ifc_dmhc_new_gslots_1_54_BITS_1_TO_0_55_UL_ETC___d858 ?
	       ret_ifc_dmhc_new_gslots_1[1:0] :
	       ret_ifc_dmhc_new_gslots_0[1:0] ;
  assign _theResult_____3_fst_degree__h95885 =
	     ret_ifc_dmhc_new_gslots_2_52_BITS_1_TO_0_53_UL_ETC___d860 ?
	       ret_ifc_dmhc_new_gslots_2[1:0] :
	       _theResult_____3_fst_degree__h95864 ;
  assign _theResult_____3_fst_mslot__h95863 =
	     ret_ifc_dmhc_new_gslots_1_54_BITS_1_TO_0_55_UL_ETC___d858 ?
	       ret_ifc_dmhc_new_gslots_1[9:2] :
	       ret_ifc_dmhc_new_gslots_0[9:2] ;
  assign _theResult_____3_fst_mslot__h95884 =
	     ret_ifc_dmhc_new_gslots_2_52_BITS_1_TO_0_53_UL_ETC___d860 ?
	       ret_ifc_dmhc_new_gslots_2[9:2] :
	       _theResult_____3_fst_mslot__h95863 ;
  assign mslot__h36828 =
	     (ret_ifc_dmhc_repair_g_index == 2'd0) ?
	       ret_ifc_dmhc_repair_gslots_0[9:2] :
	       ret_ifc_dmhc_victim_mslot_addr ;
  assign mslot__h37100 =
	     (ret_ifc_dmhc_repair_g_index == 2'd1) ?
	       ret_ifc_dmhc_repair_gslots_1[9:2] :
	       ret_ifc_dmhc_victim_mslot_addr ;
  assign mslot__h37225 =
	     (ret_ifc_dmhc_repair_g_index == 2'd2) ?
	       ret_ifc_dmhc_repair_gslots_2[9:2] :
	       ret_ifc_dmhc_victim_mslot_addr ;
  assign mslot__h37350 =
	     (ret_ifc_dmhc_repair_g_index == 2'd3) ?
	       ret_ifc_dmhc_repair_gslots_3[9:2] :
	       ret_ifc_dmhc_victim_mslot_addr ;
  assign n_degree__h96717 = ret_ifc_dmhc_new_gslots_0[1:0] + 2'd1 ;
  assign n_degree__h97014 = ret_ifc_dmhc_new_gslots_1[1:0] + 2'd1 ;
  assign n_degree__h97162 = ret_ifc_dmhc_new_gslots_2[1:0] + 2'd1 ;
  assign n_degree__h97310 = ret_ifc_dmhc_new_gslots_3[1:0] + 2'd1 ;
  assign n_maddr__h36807 =
	     tmp_gslot_maddr__h36840 ^ ret_ifc_dmhc_victim_mslot_addr ;
  assign n_maddr__h96708 =
	     tmp_gslot_maddr__h96745 ^ ret_ifc_dmhc_mslot_counter ;
  assign n_value__h36806 =
	     _theResult_____2_fst_value__h36879 ^
	     ret_ifc_dmhc_mslot_to_repair[9:0] ;
  assign n_value__h96707 =
	     _theResult_____2_fst_value__h96784 ^
	     ret_ifc_dmhc_new_mslot[9:0] ;
  assign re_maddr__h99689 =
	     ret_ifc_dmhc_hash_units_0_g_table_DOA[17:10] ^
	     ret_ifc_dmhc_hash_units_1_g_table_DOA[17:10] ^
	     ret_ifc_dmhc_hash_units_2_g_table_DOA[17:10] ^
	     ret_ifc_dmhc_hash_units_3_g_table_DOA[17:10] ;
  assign re_value__h99690 =
	     ret_ifc_dmhc_hash_units_0_g_table_DOA[27:18] ^
	     ret_ifc_dmhc_hash_units_1_g_table_DOA[27:18] ^
	     ret_ifc_dmhc_hash_units_2_g_table_DOA[27:18] ^
	     ret_ifc_dmhc_hash_units_3_g_table_DOA[27:18] ;
  assign ret_ifc_dmhc_evictee_mslot_00_BIT_10_01_XOR_re_ETC___d411 =
	     ret_ifc_dmhc_evictee_mslot[10] ^ ret_ifc_dmhc_evictee_mslot[19] ^
	     ret_ifc_dmhc_evictee_mslot[28] ^
	     ret_ifc_dmhc_evictee_mslot[37] ^
	     ret_ifc_dmhc_evictee_mslot[46] ^
	     ret_ifc_dmhc_evictee_mslot[55] ;
  assign ret_ifc_dmhc_evictee_mslot_00_BIT_12_23_XOR_re_ETC___d433 =
	     ret_ifc_dmhc_evictee_mslot[12] ^ ret_ifc_dmhc_evictee_mslot[21] ^
	     ret_ifc_dmhc_evictee_mslot[30] ^
	     ret_ifc_dmhc_evictee_mslot[39] ^
	     ret_ifc_dmhc_evictee_mslot[48] ^
	     ret_ifc_dmhc_evictee_mslot[57] ;
  assign ret_ifc_dmhc_evictee_mslot_00_BIT_13_34_XOR_re_ETC___d444 =
	     ret_ifc_dmhc_evictee_mslot[13] ^ ret_ifc_dmhc_evictee_mslot[22] ^
	     ret_ifc_dmhc_evictee_mslot[31] ^
	     ret_ifc_dmhc_evictee_mslot[40] ^
	     ret_ifc_dmhc_evictee_mslot[49] ^
	     ret_ifc_dmhc_evictee_mslot[58] ;
  assign ret_ifc_dmhc_evictee_mslot_00_BIT_14_45_XOR_re_ETC___d455 =
	     ret_ifc_dmhc_evictee_mslot[14] ^ ret_ifc_dmhc_evictee_mslot[23] ^
	     ret_ifc_dmhc_evictee_mslot[32] ^
	     ret_ifc_dmhc_evictee_mslot[41] ^
	     ret_ifc_dmhc_evictee_mslot[50] ^
	     ret_ifc_dmhc_evictee_mslot[59] ;
  assign ret_ifc_dmhc_evictee_mslot_00_BIT_14_45_XOR_re_ETC___d596 =
	     { ret_ifc_dmhc_evictee_mslot_00_BIT_14_45_XOR_re_ETC___d455,
	       ret_ifc_dmhc_evictee_mslot_00_BIT_12_23_XOR_re_ETC___d433,
	       ret_ifc_dmhc_evictee_mslot_00_BIT_16_68_XOR_re_ETC___d478,
	       ret_ifc_dmhc_evictee_mslot_00_BIT_10_01_XOR_re_ETC___d411,
	       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_THE_ETC___d591 ^
	       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_54_97_THE_ETC___d577[0] ^
	       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_63_99_THE_ETC___d580[0] } ;
  assign ret_ifc_dmhc_evictee_mslot_00_BIT_15_56_XOR_re_ETC___d466 =
	     ret_ifc_dmhc_evictee_mslot[15] ^ ret_ifc_dmhc_evictee_mslot[24] ^
	     ret_ifc_dmhc_evictee_mslot[33] ^
	     ret_ifc_dmhc_evictee_mslot[42] ^
	     ret_ifc_dmhc_evictee_mslot[51] ^
	     ret_ifc_dmhc_evictee_mslot[60] ;
  assign ret_ifc_dmhc_evictee_mslot_00_BIT_15_56_XOR_re_ETC___d534 =
	     { ret_ifc_dmhc_evictee_mslot_00_BIT_15_56_XOR_re_ETC___d466,
	       ret_ifc_dmhc_evictee_mslot_00_BIT_12_23_XOR_re_ETC___d433,
	       ret_ifc_dmhc_evictee_mslot_00_BIT_13_34_XOR_re_ETC___d444,
	       ret_ifc_dmhc_evictee_mslot_00_BIT_10_01_XOR_re_ETC___d411,
	       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_11_12_THE_ETC___d529 ^
	       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_47_19_THE_ETC___d515[0] ^
	       IF_ret_ifc_dmhc_evictee_mslot_00_BIT_56_21_THE_ETC___d518[0] } ;
  assign ret_ifc_dmhc_evictee_mslot_00_BIT_16_68_XOR_re_ETC___d478 =
	     ret_ifc_dmhc_evictee_mslot[16] ^ ret_ifc_dmhc_evictee_mslot[25] ^
	     ret_ifc_dmhc_evictee_mslot[34] ^
	     ret_ifc_dmhc_evictee_mslot[43] ^
	     ret_ifc_dmhc_evictee_mslot[52] ^
	     ret_ifc_dmhc_evictee_mslot[61] ;
  assign ret_ifc_dmhc_evictee_mslot_00_BIT_17_79_XOR_re_ETC___d489 =
	     ret_ifc_dmhc_evictee_mslot[17] ^ ret_ifc_dmhc_evictee_mslot[26] ^
	     ret_ifc_dmhc_evictee_mslot[35] ^
	     ret_ifc_dmhc_evictee_mslot[44] ^
	     ret_ifc_dmhc_evictee_mslot[53] ^
	     ret_ifc_dmhc_evictee_mslot[62] ;
  assign ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_XOR_re_ETC___d500 =
	     ret_ifc_dmhc_evictee_mslot[18] ^ ret_ifc_dmhc_evictee_mslot[27] ^
	     ret_ifc_dmhc_evictee_mslot[36] ^
	     ret_ifc_dmhc_evictee_mslot[45] ^
	     ret_ifc_dmhc_evictee_mslot[54] ^
	     ret_ifc_dmhc_evictee_mslot[63] ;
  assign ret_ifc_dmhc_hash_units_0_init_AND_ret_ifc_dmh_ETC___d345 =
	     ret_ifc_dmhc_hash_units_0_init &&
	     ret_ifc_dmhc_hash_units_1_init &&
	     ret_ifc_dmhc_hash_units_2_init &&
	     ret_ifc_dmhc_hash_units_3_init ;
  assign ret_ifc_dmhc_ldvn_abort_whas__8_AND_ret_ifc_dm_ETC___d359 =
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd0 ||
	      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd7) &&
	     (!ret_ifc_dmhc_ldvn_start_reg_1 ||
	      ret_ifc_dmhc_ldvn_state_fired) ;
  assign ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d953 =
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd0 ||
	      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd12) &&
	     (!ret_ifc_dmhc_mslot_replacement_start_reg_1 ||
	      ret_ifc_dmhc_mslot_replacement_state_fired) ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_10_5_XOR_re_ETC___d75 =
	     ret_ifc_dmhc_mslot_to_repair[10] ^
	     ret_ifc_dmhc_mslot_to_repair[19] ^
	     ret_ifc_dmhc_mslot_to_repair[28] ^
	     ret_ifc_dmhc_mslot_to_repair[37] ^
	     ret_ifc_dmhc_mslot_to_repair[46] ^
	     ret_ifc_dmhc_mslot_to_repair[55] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_12_7_XOR_re_ETC___d97 =
	     ret_ifc_dmhc_mslot_to_repair[12] ^
	     ret_ifc_dmhc_mslot_to_repair[21] ^
	     ret_ifc_dmhc_mslot_to_repair[30] ^
	     ret_ifc_dmhc_mslot_to_repair[39] ^
	     ret_ifc_dmhc_mslot_to_repair[48] ^
	     ret_ifc_dmhc_mslot_to_repair[57] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_13_8_XOR_re_ETC___d108 =
	     ret_ifc_dmhc_mslot_to_repair[13] ^
	     ret_ifc_dmhc_mslot_to_repair[22] ^
	     ret_ifc_dmhc_mslot_to_repair[31] ^
	     ret_ifc_dmhc_mslot_to_repair[40] ^
	     ret_ifc_dmhc_mslot_to_repair[49] ^
	     ret_ifc_dmhc_mslot_to_repair[58] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_14_09_XOR_r_ETC___d119 =
	     ret_ifc_dmhc_mslot_to_repair[14] ^
	     ret_ifc_dmhc_mslot_to_repair[23] ^
	     ret_ifc_dmhc_mslot_to_repair[32] ^
	     ret_ifc_dmhc_mslot_to_repair[41] ^
	     ret_ifc_dmhc_mslot_to_repair[50] ^
	     ret_ifc_dmhc_mslot_to_repair[59] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_14_09_XOR_r_ETC___d260 =
	     { ret_ifc_dmhc_mslot_to_repair_4_BIT_14_09_XOR_r_ETC___d119,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_12_7_XOR_re_ETC___d97,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_16_32_XOR_r_ETC___d142,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_10_5_XOR_re_ETC___d75,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_TH_ETC___d255 ^
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_54_61_TH_ETC___d241[0] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_63_63_TH_ETC___d244[0] } ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_15_20_XOR_r_ETC___d130 =
	     ret_ifc_dmhc_mslot_to_repair[15] ^
	     ret_ifc_dmhc_mslot_to_repair[24] ^
	     ret_ifc_dmhc_mslot_to_repair[33] ^
	     ret_ifc_dmhc_mslot_to_repair[42] ^
	     ret_ifc_dmhc_mslot_to_repair[51] ^
	     ret_ifc_dmhc_mslot_to_repair[60] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_15_20_XOR_r_ETC___d198 =
	     { ret_ifc_dmhc_mslot_to_repair_4_BIT_15_20_XOR_r_ETC___d130,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_12_7_XOR_re_ETC___d97,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_13_8_XOR_re_ETC___d108,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_10_5_XOR_re_ETC___d75,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_11_6_THE_ETC___d193 ^
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_47_3_THE_ETC___d179[0] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_56_5_THE_ETC___d182[0] } ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_16_32_XOR_r_ETC___d142 =
	     ret_ifc_dmhc_mslot_to_repair[16] ^
	     ret_ifc_dmhc_mslot_to_repair[25] ^
	     ret_ifc_dmhc_mslot_to_repair[34] ^
	     ret_ifc_dmhc_mslot_to_repair[43] ^
	     ret_ifc_dmhc_mslot_to_repair[52] ^
	     ret_ifc_dmhc_mslot_to_repair[61] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_17_43_XOR_r_ETC___d153 =
	     ret_ifc_dmhc_mslot_to_repair[17] ^
	     ret_ifc_dmhc_mslot_to_repair[26] ^
	     ret_ifc_dmhc_mslot_to_repair[35] ^
	     ret_ifc_dmhc_mslot_to_repair[44] ^
	     ret_ifc_dmhc_mslot_to_repair[53] ^
	     ret_ifc_dmhc_mslot_to_repair[62] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_XOR_r_ETC___d164 =
	     ret_ifc_dmhc_mslot_to_repair[18] ^
	     ret_ifc_dmhc_mslot_to_repair[27] ^
	     ret_ifc_dmhc_mslot_to_repair[36] ^
	     ret_ifc_dmhc_mslot_to_repair[45] ^
	     ret_ifc_dmhc_mslot_to_repair[54] ^
	     ret_ifc_dmhc_mslot_to_repair[63] ;
  assign ret_ifc_dmhc_new_gslots_1_54_BITS_1_TO_0_55_UL_ETC___d858 =
	     ret_ifc_dmhc_new_gslots_1[1:0] < ret_ifc_dmhc_new_gslots_0[1:0] ;
  assign ret_ifc_dmhc_new_gslots_2_52_BITS_1_TO_0_53_UL_ETC___d860 =
	     ret_ifc_dmhc_new_gslots_2[1:0] <
	     _theResult_____3_fst_degree__h95864 ;
  assign ret_ifc_dmhc_new_gslots_3_50_BITS_1_TO_0_51_UL_ETC___d862 =
	     ret_ifc_dmhc_new_gslots_3[1:0] <
	     _theResult_____3_fst_degree__h95885 ;
  assign ret_ifc_dmhc_new_mslot_48_BIT_10_49_XOR_ret_if_ETC___d659 =
	     ret_ifc_dmhc_new_mslot[10] ^ ret_ifc_dmhc_new_mslot[19] ^
	     ret_ifc_dmhc_new_mslot[28] ^
	     ret_ifc_dmhc_new_mslot[37] ^
	     ret_ifc_dmhc_new_mslot[46] ^
	     ret_ifc_dmhc_new_mslot[55] ;
  assign ret_ifc_dmhc_new_mslot_48_BIT_12_71_XOR_ret_if_ETC___d681 =
	     ret_ifc_dmhc_new_mslot[12] ^ ret_ifc_dmhc_new_mslot[21] ^
	     ret_ifc_dmhc_new_mslot[30] ^
	     ret_ifc_dmhc_new_mslot[39] ^
	     ret_ifc_dmhc_new_mslot[48] ^
	     ret_ifc_dmhc_new_mslot[57] ;
  assign ret_ifc_dmhc_new_mslot_48_BIT_13_82_XOR_ret_if_ETC___d692 =
	     ret_ifc_dmhc_new_mslot[13] ^ ret_ifc_dmhc_new_mslot[22] ^
	     ret_ifc_dmhc_new_mslot[31] ^
	     ret_ifc_dmhc_new_mslot[40] ^
	     ret_ifc_dmhc_new_mslot[49] ^
	     ret_ifc_dmhc_new_mslot[58] ;
  assign ret_ifc_dmhc_new_mslot_48_BIT_14_93_XOR_ret_if_ETC___d703 =
	     ret_ifc_dmhc_new_mslot[14] ^ ret_ifc_dmhc_new_mslot[23] ^
	     ret_ifc_dmhc_new_mslot[32] ^
	     ret_ifc_dmhc_new_mslot[41] ^
	     ret_ifc_dmhc_new_mslot[50] ^
	     ret_ifc_dmhc_new_mslot[59] ;
  assign ret_ifc_dmhc_new_mslot_48_BIT_14_93_XOR_ret_if_ETC___d844 =
	     { ret_ifc_dmhc_new_mslot_48_BIT_14_93_XOR_ret_if_ETC___d703,
	       ret_ifc_dmhc_new_mslot_48_BIT_12_71_XOR_ret_if_ETC___d681,
	       ret_ifc_dmhc_new_mslot_48_BIT_16_16_XOR_ret_if_ETC___d726,
	       ret_ifc_dmhc_new_mslot_48_BIT_10_49_XOR_ret_if_ETC___d659,
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_18_38_THEN_1__ETC___d839 ^
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_54_45_THEN_1__ETC___d825[0] ^
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_63_47_THEN_1__ETC___d828[0] } ;
  assign ret_ifc_dmhc_new_mslot_48_BIT_15_04_XOR_ret_if_ETC___d714 =
	     ret_ifc_dmhc_new_mslot[15] ^ ret_ifc_dmhc_new_mslot[24] ^
	     ret_ifc_dmhc_new_mslot[33] ^
	     ret_ifc_dmhc_new_mslot[42] ^
	     ret_ifc_dmhc_new_mslot[51] ^
	     ret_ifc_dmhc_new_mslot[60] ;
  assign ret_ifc_dmhc_new_mslot_48_BIT_15_04_XOR_ret_if_ETC___d782 =
	     { ret_ifc_dmhc_new_mslot_48_BIT_15_04_XOR_ret_if_ETC___d714,
	       ret_ifc_dmhc_new_mslot_48_BIT_12_71_XOR_ret_if_ETC___d681,
	       ret_ifc_dmhc_new_mslot_48_BIT_13_82_XOR_ret_if_ETC___d692,
	       ret_ifc_dmhc_new_mslot_48_BIT_10_49_XOR_ret_if_ETC___d659,
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_11_60_THEN_1__ETC___d777 ^
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_47_67_THEN_1__ETC___d763[0] ^
	       IF_ret_ifc_dmhc_new_mslot_48_BIT_56_69_THEN_1__ETC___d766[0] } ;
  assign ret_ifc_dmhc_new_mslot_48_BIT_16_16_XOR_ret_if_ETC___d726 =
	     ret_ifc_dmhc_new_mslot[16] ^ ret_ifc_dmhc_new_mslot[25] ^
	     ret_ifc_dmhc_new_mslot[34] ^
	     ret_ifc_dmhc_new_mslot[43] ^
	     ret_ifc_dmhc_new_mslot[52] ^
	     ret_ifc_dmhc_new_mslot[61] ;
  assign ret_ifc_dmhc_new_mslot_48_BIT_17_27_XOR_ret_if_ETC___d737 =
	     ret_ifc_dmhc_new_mslot[17] ^ ret_ifc_dmhc_new_mslot[26] ^
	     ret_ifc_dmhc_new_mslot[35] ^
	     ret_ifc_dmhc_new_mslot[44] ^
	     ret_ifc_dmhc_new_mslot[53] ^
	     ret_ifc_dmhc_new_mslot[62] ;
  assign ret_ifc_dmhc_new_mslot_48_BIT_18_38_XOR_ret_if_ETC___d748 =
	     ret_ifc_dmhc_new_mslot[18] ^ ret_ifc_dmhc_new_mslot[27] ^
	     ret_ifc_dmhc_new_mslot[36] ^
	     ret_ifc_dmhc_new_mslot[45] ^
	     ret_ifc_dmhc_new_mslot[54] ^
	     ret_ifc_dmhc_new_mslot[63] ;
  assign ret_ifc_dmhc_repair_gslots_1_74_BITS_1_TO_0_75_ETC___d278 =
	     ret_ifc_dmhc_repair_gslots_1[1:0] <
	     ret_ifc_dmhc_repair_gslots_0[1:0] ;
  assign ret_ifc_dmhc_repair_gslots_2_72_BITS_1_TO_0_73_ETC___d280 =
	     ret_ifc_dmhc_repair_gslots_2[1:0] <
	     _theResult_____3_fst_degree__h36080 ;
  assign ret_ifc_dmhc_repair_gslots_3_70_BITS_1_TO_0_71_ETC___d282 =
	     ret_ifc_dmhc_repair_gslots_3[1:0] <
	     _theResult_____3_fst_degree__h36101 ;
  assign ret_ifc_readReqFifo_first__98_BIT_0_99_XOR_ret_ETC___d1009 =
	     ret_ifc_readReqFifo_D_OUT[0] ^ ret_ifc_readReqFifo_D_OUT[9] ^
	     ret_ifc_readReqFifo_D_OUT[18] ^
	     ret_ifc_readReqFifo_D_OUT[27] ^
	     ret_ifc_readReqFifo_D_OUT[36] ^
	     ret_ifc_readReqFifo_D_OUT[45] ;
  assign ret_ifc_readReqFifo_first__98_BIT_2_021_XOR_re_ETC___d1031 =
	     ret_ifc_readReqFifo_D_OUT[2] ^ ret_ifc_readReqFifo_D_OUT[11] ^
	     ret_ifc_readReqFifo_D_OUT[20] ^
	     ret_ifc_readReqFifo_D_OUT[29] ^
	     ret_ifc_readReqFifo_D_OUT[38] ^
	     ret_ifc_readReqFifo_D_OUT[47] ;
  assign ret_ifc_readReqFifo_first__98_BIT_3_032_XOR_re_ETC___d1042 =
	     ret_ifc_readReqFifo_D_OUT[3] ^ ret_ifc_readReqFifo_D_OUT[12] ^
	     ret_ifc_readReqFifo_D_OUT[21] ^
	     ret_ifc_readReqFifo_D_OUT[30] ^
	     ret_ifc_readReqFifo_D_OUT[39] ^
	     ret_ifc_readReqFifo_D_OUT[48] ;
  assign ret_ifc_readReqFifo_first__98_BIT_4_043_XOR_re_ETC___d1053 =
	     ret_ifc_readReqFifo_D_OUT[4] ^ ret_ifc_readReqFifo_D_OUT[13] ^
	     ret_ifc_readReqFifo_D_OUT[22] ^
	     ret_ifc_readReqFifo_D_OUT[31] ^
	     ret_ifc_readReqFifo_D_OUT[40] ^
	     ret_ifc_readReqFifo_D_OUT[49] ;
  assign ret_ifc_readReqFifo_first__98_BIT_4_043_XOR_re_ETC___d1194 =
	     { ret_ifc_readReqFifo_first__98_BIT_4_043_XOR_re_ETC___d1053,
	       ret_ifc_readReqFifo_first__98_BIT_2_021_XOR_re_ETC___d1031,
	       ret_ifc_readReqFifo_first__98_BIT_6_066_XOR_re_ETC___d1076,
	       ret_ifc_readReqFifo_first__98_BIT_0_99_XOR_ret_ETC___d1009,
	       IF_ret_ifc_readReqFifo_first__98_BIT_8_088_THE_ETC___d1189 ^
	       IF_ret_ifc_readReqFifo_first__98_BIT_44_095_TH_ETC___d1175[0] ^
	       IF_ret_ifc_readReqFifo_first__98_BIT_53_097_TH_ETC___d1178[0] } ;
  assign ret_ifc_readReqFifo_first__98_BIT_5_054_XOR_re_ETC___d1064 =
	     ret_ifc_readReqFifo_D_OUT[5] ^ ret_ifc_readReqFifo_D_OUT[14] ^
	     ret_ifc_readReqFifo_D_OUT[23] ^
	     ret_ifc_readReqFifo_D_OUT[32] ^
	     ret_ifc_readReqFifo_D_OUT[41] ^
	     ret_ifc_readReqFifo_D_OUT[50] ;
  assign ret_ifc_readReqFifo_first__98_BIT_5_054_XOR_re_ETC___d1132 =
	     { ret_ifc_readReqFifo_first__98_BIT_5_054_XOR_re_ETC___d1064,
	       ret_ifc_readReqFifo_first__98_BIT_2_021_XOR_re_ETC___d1031,
	       ret_ifc_readReqFifo_first__98_BIT_3_032_XOR_re_ETC___d1042,
	       ret_ifc_readReqFifo_first__98_BIT_0_99_XOR_ret_ETC___d1009,
	       IF_ret_ifc_readReqFifo_first__98_BIT_1_010_THE_ETC___d1127 ^
	       IF_ret_ifc_readReqFifo_first__98_BIT_37_017_TH_ETC___d1113[0] ^
	       IF_ret_ifc_readReqFifo_first__98_BIT_46_019_TH_ETC___d1116[0] } ;
  assign ret_ifc_readReqFifo_first__98_BIT_6_066_XOR_re_ETC___d1076 =
	     ret_ifc_readReqFifo_D_OUT[6] ^ ret_ifc_readReqFifo_D_OUT[15] ^
	     ret_ifc_readReqFifo_D_OUT[24] ^
	     ret_ifc_readReqFifo_D_OUT[33] ^
	     ret_ifc_readReqFifo_D_OUT[42] ^
	     ret_ifc_readReqFifo_D_OUT[51] ;
  assign ret_ifc_readReqFifo_first__98_BIT_7_077_XOR_re_ETC___d1087 =
	     ret_ifc_readReqFifo_D_OUT[7] ^ ret_ifc_readReqFifo_D_OUT[16] ^
	     ret_ifc_readReqFifo_D_OUT[25] ^
	     ret_ifc_readReqFifo_D_OUT[34] ^
	     ret_ifc_readReqFifo_D_OUT[43] ^
	     ret_ifc_readReqFifo_D_OUT[52] ;
  assign ret_ifc_readReqFifo_first__98_BIT_8_088_XOR_re_ETC___d1098 =
	     ret_ifc_readReqFifo_D_OUT[8] ^ ret_ifc_readReqFifo_D_OUT[17] ^
	     ret_ifc_readReqFifo_D_OUT[26] ^
	     ret_ifc_readReqFifo_D_OUT[35] ^
	     ret_ifc_readReqFifo_D_OUT[44] ^
	     ret_ifc_readReqFifo_D_OUT[53] ;
  assign tmp_gslot_maddr__h36840 =
	     (ret_ifc_dmhc_repair_g_index == 2'd3) ?
	       _theResult_____2_fst_maddr__h36876 :
	       _theResult_____2_fst_maddr__h36844 ;
  assign tmp_gslot_maddr__h96745 =
	     (ret_ifc_dmhc_victim_g_index == 2'd3) ?
	       _theResult_____2_fst_maddr__h96781 :
	       _theResult_____2_fst_maddr__h96749 ;
  assign x__h98343 = ret_ifc_dmhc_mslot_counter + 8'd1 ;
  assign x_degree__h76571 = ret_ifc_dmhc_evictee_gslots_0[1:0] - 2'd1 ;
  assign x_degree__h76870 = ret_ifc_dmhc_evictee_gslots_1[1:0] - 2'd1 ;
  assign x_degree__h77169 = ret_ifc_dmhc_evictee_gslots_2[1:0] - 2'd1 ;
  assign x_degree__h77468 = ret_ifc_dmhc_evictee_gslots_3[1:0] - 2'd1 ;
  assign x_wget__h2155 =
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ?
	       re_value__h99690 :
	       ret_ifc_dmhc_m_table_DOA[9:0] ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        ret_ifc_dmhc_hash_units_0_gslot_counter <= `BSV_ASSIGNMENT_DELAY 9'd0;
	ret_ifc_dmhc_hash_units_0_init <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_0_is_miss <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_1_gslot_counter <= `BSV_ASSIGNMENT_DELAY 9'd0;
	ret_ifc_dmhc_hash_units_1_init <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_1_is_miss <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_2_gslot_counter <= `BSV_ASSIGNMENT_DELAY 9'd0;
	ret_ifc_dmhc_hash_units_2_init <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_2_is_miss <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_3_gslot_counter <= `BSV_ASSIGNMENT_DELAY 9'd0;
	ret_ifc_dmhc_hash_units_3_init <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_3_is_miss <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_inited <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_ldvn_start_reg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_ldvn_start_reg_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_ldvn_state_can_overlap <= `BSV_ASSIGNMENT_DELAY 1'd1;
	ret_ifc_dmhc_ldvn_state_fired <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_ldvn_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY 4'd0;
	ret_ifc_dmhc_miss_service <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_mslot_counter <= `BSV_ASSIGNMENT_DELAY 8'd0;
	ret_ifc_dmhc_mslot_replacement_start_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	ret_ifc_dmhc_mslot_replacement_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	ret_ifc_dmhc_mslot_replacement_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	ret_ifc_dmhc_mslot_replacement_state_fired <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	ret_ifc_dmhc_mslot_replacement_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	ret_ifc_dmhc_stage <= `BSV_ASSIGNMENT_DELAY 2'd0;
      end
    else
      begin
        if (ret_ifc_dmhc_hash_units_0_gslot_counter_EN)
	  ret_ifc_dmhc_hash_units_0_gslot_counter <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_0_gslot_counter_D_IN;
	if (ret_ifc_dmhc_hash_units_0_init_EN)
	  ret_ifc_dmhc_hash_units_0_init <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_0_init_D_IN;
	if (ret_ifc_dmhc_hash_units_0_is_miss_EN)
	  ret_ifc_dmhc_hash_units_0_is_miss <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_0_is_miss_D_IN;
	if (ret_ifc_dmhc_hash_units_1_gslot_counter_EN)
	  ret_ifc_dmhc_hash_units_1_gslot_counter <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_1_gslot_counter_D_IN;
	if (ret_ifc_dmhc_hash_units_1_init_EN)
	  ret_ifc_dmhc_hash_units_1_init <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_1_init_D_IN;
	if (ret_ifc_dmhc_hash_units_1_is_miss_EN)
	  ret_ifc_dmhc_hash_units_1_is_miss <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_1_is_miss_D_IN;
	if (ret_ifc_dmhc_hash_units_2_gslot_counter_EN)
	  ret_ifc_dmhc_hash_units_2_gslot_counter <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_2_gslot_counter_D_IN;
	if (ret_ifc_dmhc_hash_units_2_init_EN)
	  ret_ifc_dmhc_hash_units_2_init <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_2_init_D_IN;
	if (ret_ifc_dmhc_hash_units_2_is_miss_EN)
	  ret_ifc_dmhc_hash_units_2_is_miss <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_2_is_miss_D_IN;
	if (ret_ifc_dmhc_hash_units_3_gslot_counter_EN)
	  ret_ifc_dmhc_hash_units_3_gslot_counter <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_3_gslot_counter_D_IN;
	if (ret_ifc_dmhc_hash_units_3_init_EN)
	  ret_ifc_dmhc_hash_units_3_init <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_3_init_D_IN;
	if (ret_ifc_dmhc_hash_units_3_is_miss_EN)
	  ret_ifc_dmhc_hash_units_3_is_miss <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_3_is_miss_D_IN;
	if (ret_ifc_dmhc_inited_EN)
	  ret_ifc_dmhc_inited <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_inited_D_IN;
	if (ret_ifc_dmhc_ldvn_start_reg_EN)
	  ret_ifc_dmhc_ldvn_start_reg <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_ldvn_start_reg_D_IN;
	if (ret_ifc_dmhc_ldvn_start_reg_1_EN)
	  ret_ifc_dmhc_ldvn_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_ldvn_start_reg_1_D_IN;
	if (ret_ifc_dmhc_ldvn_state_can_overlap_EN)
	  ret_ifc_dmhc_ldvn_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_ldvn_state_can_overlap_D_IN;
	if (ret_ifc_dmhc_ldvn_state_fired_EN)
	  ret_ifc_dmhc_ldvn_state_fired <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_ldvn_state_fired_D_IN;
	if (ret_ifc_dmhc_ldvn_state_mkFSMstate_EN)
	  ret_ifc_dmhc_ldvn_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN;
	if (ret_ifc_dmhc_miss_service_EN)
	  ret_ifc_dmhc_miss_service <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_miss_service_D_IN;
	if (ret_ifc_dmhc_mslot_counter_EN)
	  ret_ifc_dmhc_mslot_counter <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_counter_D_IN;
	if (ret_ifc_dmhc_mslot_replacement_start_reg_EN)
	  ret_ifc_dmhc_mslot_replacement_start_reg <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_replacement_start_reg_D_IN;
	if (ret_ifc_dmhc_mslot_replacement_start_reg_1_EN)
	  ret_ifc_dmhc_mslot_replacement_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_replacement_start_reg_1_D_IN;
	if (ret_ifc_dmhc_mslot_replacement_state_can_overlap_EN)
	  ret_ifc_dmhc_mslot_replacement_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_replacement_state_can_overlap_D_IN;
	if (ret_ifc_dmhc_mslot_replacement_state_fired_EN)
	  ret_ifc_dmhc_mslot_replacement_state_fired <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_replacement_state_fired_D_IN;
	if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_EN)
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN;
	if (ret_ifc_dmhc_stage_EN)
	  ret_ifc_dmhc_stage <= `BSV_ASSIGNMENT_DELAY ret_ifc_dmhc_stage_D_IN;
      end
    if (ret_ifc_dmhc_evictee_gslots_0_EN)
      ret_ifc_dmhc_evictee_gslots_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_gslots_0_D_IN;
    if (ret_ifc_dmhc_evictee_gslots_1_EN)
      ret_ifc_dmhc_evictee_gslots_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_gslots_1_D_IN;
    if (ret_ifc_dmhc_evictee_gslots_2_EN)
      ret_ifc_dmhc_evictee_gslots_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_gslots_2_D_IN;
    if (ret_ifc_dmhc_evictee_gslots_3_EN)
      ret_ifc_dmhc_evictee_gslots_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_gslots_3_D_IN;
    if (ret_ifc_dmhc_evictee_hvals_0_EN)
      ret_ifc_dmhc_evictee_hvals_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_hvals_0_D_IN;
    if (ret_ifc_dmhc_evictee_hvals_1_EN)
      ret_ifc_dmhc_evictee_hvals_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_hvals_1_D_IN;
    if (ret_ifc_dmhc_evictee_hvals_2_EN)
      ret_ifc_dmhc_evictee_hvals_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_hvals_2_D_IN;
    if (ret_ifc_dmhc_evictee_hvals_3_EN)
      ret_ifc_dmhc_evictee_hvals_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_hvals_3_D_IN;
    if (ret_ifc_dmhc_evictee_mslot_EN)
      ret_ifc_dmhc_evictee_mslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_mslot_D_IN;
    if (ret_ifc_dmhc_mslot_to_repair_EN)
      ret_ifc_dmhc_mslot_to_repair <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_mslot_to_repair_D_IN;
    if (ret_ifc_dmhc_new_gslots_0_EN)
      ret_ifc_dmhc_new_gslots_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_gslots_0_D_IN;
    if (ret_ifc_dmhc_new_gslots_1_EN)
      ret_ifc_dmhc_new_gslots_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_gslots_1_D_IN;
    if (ret_ifc_dmhc_new_gslots_2_EN)
      ret_ifc_dmhc_new_gslots_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_gslots_2_D_IN;
    if (ret_ifc_dmhc_new_gslots_3_EN)
      ret_ifc_dmhc_new_gslots_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_gslots_3_D_IN;
    if (ret_ifc_dmhc_new_hvals_0_EN)
      ret_ifc_dmhc_new_hvals_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_hvals_0_D_IN;
    if (ret_ifc_dmhc_new_hvals_1_EN)
      ret_ifc_dmhc_new_hvals_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_hvals_1_D_IN;
    if (ret_ifc_dmhc_new_hvals_2_EN)
      ret_ifc_dmhc_new_hvals_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_hvals_2_D_IN;
    if (ret_ifc_dmhc_new_hvals_3_EN)
      ret_ifc_dmhc_new_hvals_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_hvals_3_D_IN;
    if (ret_ifc_dmhc_new_mslot_EN)
      ret_ifc_dmhc_new_mslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_mslot_D_IN;
    if (ret_ifc_dmhc_repair_g_index_EN)
      ret_ifc_dmhc_repair_g_index <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_g_index_D_IN;
    if (ret_ifc_dmhc_repair_gslot_EN)
      ret_ifc_dmhc_repair_gslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_gslot_D_IN;
    if (ret_ifc_dmhc_repair_gslots_0_EN)
      ret_ifc_dmhc_repair_gslots_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_gslots_0_D_IN;
    if (ret_ifc_dmhc_repair_gslots_1_EN)
      ret_ifc_dmhc_repair_gslots_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_gslots_1_D_IN;
    if (ret_ifc_dmhc_repair_gslots_2_EN)
      ret_ifc_dmhc_repair_gslots_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_gslots_2_D_IN;
    if (ret_ifc_dmhc_repair_gslots_3_EN)
      ret_ifc_dmhc_repair_gslots_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_gslots_3_D_IN;
    if (ret_ifc_dmhc_repair_hvals_0_EN)
      ret_ifc_dmhc_repair_hvals_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_hvals_0_D_IN;
    if (ret_ifc_dmhc_repair_hvals_1_EN)
      ret_ifc_dmhc_repair_hvals_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_hvals_1_D_IN;
    if (ret_ifc_dmhc_repair_hvals_2_EN)
      ret_ifc_dmhc_repair_hvals_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_hvals_2_D_IN;
    if (ret_ifc_dmhc_repair_hvals_3_EN)
      ret_ifc_dmhc_repair_hvals_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_hvals_3_D_IN;
    if (ret_ifc_dmhc_repair_mslot_EN)
      ret_ifc_dmhc_repair_mslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_mslot_D_IN;
    if (ret_ifc_dmhc_victim_g_index_EN)
      ret_ifc_dmhc_victim_g_index <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_victim_g_index_D_IN;
    if (ret_ifc_dmhc_victim_gslot_EN)
      ret_ifc_dmhc_victim_gslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_victim_gslot_D_IN;
    if (ret_ifc_dmhc_victim_mslot_EN)
      ret_ifc_dmhc_victim_mslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_victim_mslot_D_IN;
    if (ret_ifc_dmhc_victim_mslot_addr_EN)
      ret_ifc_dmhc_victim_mslot_addr <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_victim_mslot_addr_D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    ret_ifc_dmhc_evictee_gslots_0 = 28'hAAAAAAA;
    ret_ifc_dmhc_evictee_gslots_1 = 28'hAAAAAAA;
    ret_ifc_dmhc_evictee_gslots_2 = 28'hAAAAAAA;
    ret_ifc_dmhc_evictee_gslots_3 = 28'hAAAAAAA;
    ret_ifc_dmhc_evictee_hvals_0 = 9'h0AA;
    ret_ifc_dmhc_evictee_hvals_1 = 9'h0AA;
    ret_ifc_dmhc_evictee_hvals_2 = 9'h0AA;
    ret_ifc_dmhc_evictee_hvals_3 = 9'h0AA;
    ret_ifc_dmhc_evictee_mslot = 65'h0AAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_hash_units_0_gslot_counter = 9'h0AA;
    ret_ifc_dmhc_hash_units_0_init = 1'h0;
    ret_ifc_dmhc_hash_units_0_is_miss = 1'h0;
    ret_ifc_dmhc_hash_units_1_gslot_counter = 9'h0AA;
    ret_ifc_dmhc_hash_units_1_init = 1'h0;
    ret_ifc_dmhc_hash_units_1_is_miss = 1'h0;
    ret_ifc_dmhc_hash_units_2_gslot_counter = 9'h0AA;
    ret_ifc_dmhc_hash_units_2_init = 1'h0;
    ret_ifc_dmhc_hash_units_2_is_miss = 1'h0;
    ret_ifc_dmhc_hash_units_3_gslot_counter = 9'h0AA;
    ret_ifc_dmhc_hash_units_3_init = 1'h0;
    ret_ifc_dmhc_hash_units_3_is_miss = 1'h0;
    ret_ifc_dmhc_inited = 1'h0;
    ret_ifc_dmhc_ldvn_start_reg = 1'h0;
    ret_ifc_dmhc_ldvn_start_reg_1 = 1'h0;
    ret_ifc_dmhc_ldvn_state_can_overlap = 1'h0;
    ret_ifc_dmhc_ldvn_state_fired = 1'h0;
    ret_ifc_dmhc_ldvn_state_mkFSMstate = 4'hA;
    ret_ifc_dmhc_miss_service = 1'h0;
    ret_ifc_dmhc_mslot_counter = 8'hAA;
    ret_ifc_dmhc_mslot_replacement_start_reg = 1'h0;
    ret_ifc_dmhc_mslot_replacement_start_reg_1 = 1'h0;
    ret_ifc_dmhc_mslot_replacement_state_can_overlap = 1'h0;
    ret_ifc_dmhc_mslot_replacement_state_fired = 1'h0;
    ret_ifc_dmhc_mslot_replacement_state_mkFSMstate = 4'hA;
    ret_ifc_dmhc_mslot_to_repair = 65'h0AAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_new_gslots_0 = 28'hAAAAAAA;
    ret_ifc_dmhc_new_gslots_1 = 28'hAAAAAAA;
    ret_ifc_dmhc_new_gslots_2 = 28'hAAAAAAA;
    ret_ifc_dmhc_new_gslots_3 = 28'hAAAAAAA;
    ret_ifc_dmhc_new_hvals_0 = 9'h0AA;
    ret_ifc_dmhc_new_hvals_1 = 9'h0AA;
    ret_ifc_dmhc_new_hvals_2 = 9'h0AA;
    ret_ifc_dmhc_new_hvals_3 = 9'h0AA;
    ret_ifc_dmhc_new_mslot = 65'h0AAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_repair_g_index = 2'h2;
    ret_ifc_dmhc_repair_gslot = 28'hAAAAAAA;
    ret_ifc_dmhc_repair_gslots_0 = 28'hAAAAAAA;
    ret_ifc_dmhc_repair_gslots_1 = 28'hAAAAAAA;
    ret_ifc_dmhc_repair_gslots_2 = 28'hAAAAAAA;
    ret_ifc_dmhc_repair_gslots_3 = 28'hAAAAAAA;
    ret_ifc_dmhc_repair_hvals_0 = 9'h0AA;
    ret_ifc_dmhc_repair_hvals_1 = 9'h0AA;
    ret_ifc_dmhc_repair_hvals_2 = 9'h0AA;
    ret_ifc_dmhc_repair_hvals_3 = 9'h0AA;
    ret_ifc_dmhc_repair_mslot = 65'h0AAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_stage = 2'h2;
    ret_ifc_dmhc_victim_g_index = 2'h2;
    ret_ifc_dmhc_victim_gslot = 28'hAAAAAAA;
    ret_ifc_dmhc_victim_mslot = 65'h0AAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_victim_mslot_addr = 8'hAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get)
	begin
	  v__h117299 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get)
	$fwrite(32'h80000001, "(%0d) ", v__h117299);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get) $fwrite(32'h80000001, param1);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get) $fwrite(32'h80000001, ".deq = ");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get && ret_ifc_readDataFifo_D_OUT[10])
	$fwrite(32'h80000001,
		"tagged Valid ",
		"'h%h",
		ret_ifc_readDataFifo_D_OUT[9:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get && !ret_ifc_readDataFifo_D_OUT[10])
	$fwrite(32'h80000001, "tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get) $fwrite(32'h80000001, "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get) $fflush(32'h80000001);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_read)
	begin
	  v___1__h100806 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_read)
	$display("(%0d) MatchTable:do_read %s key: %h",
		 v___1__h100806,
		 param1,
		 ret_ifc_readReqFifo_D_OUT);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables)
	begin
	  v__h99978 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables)
	$display("[%0d]: mslot addr: %d rec_value %h",
		 v__h99978,
		 re_maddr__h99689,
		 re_value__h99690);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable)
	begin
	  v__h100157 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable)
	$display("[%0d]: mslot.key: %d, mslot.value: %d",
		 v__h100157,
		 ret_ifc_dmhc_m_table_DOA[63:10],
		 ret_ifc_dmhc_m_table_DOA[9:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_delay)
	begin
	  v__h116638 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_delay)
	$display("(%0d) dmhc %d",
		 v__h116638,
		 WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
		 ret_ifc_dmhc_is_hit_wire_wget);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp)
	begin
	  v___1__h116728 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp)
	$display("(%0d) MatchTable:do_resp %s key: %h, ishit: %d",
		 v___1__h116728,
		 param1,
		 ret_ifc_delay2_ff_D_OUT,
		 WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
		 ret_ifc_dmhc_is_hit_wire_wget);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	begin
	  v__h116897 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001, "(%0d) ", v__h116897);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001, param1, ".enq");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001, "(");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001,
		"tagged Valid ",
		"'h%h",
		IF_ret_ifc_dmhc_rec_value_whas__209_THEN_ret_i_ETC___d1211);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001, ")");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001, "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fflush(32'h80000001);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	begin
	  v__h117027 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, "(%0d) ", v__h117027);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, param1, ".enq");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, "(");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, "tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, ")");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fflush(32'h80000001);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_add_entry_put)
	begin
	  v___1__h117497 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_add_entry_put)
	$display("(%0d) add entry %h %h",
		 v___1__h117497,
		 add_entry_put[63:10],
		 add_entry_put[9:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (!ret_ifc_dmhc_inited && ret_ifc_dmhc_mslot_counter == 8'd255 &&
	  ret_ifc_dmhc_hash_units_0_init)
	begin
	  v__h99415 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (!ret_ifc_dmhc_inited && ret_ifc_dmhc_mslot_counter == 8'd255 &&
	  ret_ifc_dmhc_hash_units_0_init)
	$display("(%0d) match table inited", v__h99415);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 22, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l22c9] and [RL_ret_ifc_dmhc_ldvn_action_l30c9,\n  RL_ret_ifc_dmhc_ldvn_action_l41c9, RL_ret_ifc_dmhc_ldvn_action_l52c9,\n  RL_ret_ifc_dmhc_ldvn_action_l60c9, RL_ret_ifc_dmhc_ldvn_action_l99c9,\n  RL_ret_ifc_dmhc_ldvn_action_l107c9] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 &&
	  (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 30, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l30c9] and [RL_ret_ifc_dmhc_ldvn_action_l41c9,\n  RL_ret_ifc_dmhc_ldvn_action_l52c9, RL_ret_ifc_dmhc_ldvn_action_l60c9,\n  RL_ret_ifc_dmhc_ldvn_action_l99c9, RL_ret_ifc_dmhc_ldvn_action_l107c9] )\n  fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 &&
	  (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 41, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l41c9] and [RL_ret_ifc_dmhc_ldvn_action_l52c9,\n  RL_ret_ifc_dmhc_ldvn_action_l60c9, RL_ret_ifc_dmhc_ldvn_action_l99c9,\n  RL_ret_ifc_dmhc_ldvn_action_l107c9] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 &&
	  (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 52, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l52c9] and [RL_ret_ifc_dmhc_ldvn_action_l60c9,\n  RL_ret_ifc_dmhc_ldvn_action_l99c9, RL_ret_ifc_dmhc_ldvn_action_l107c9] )\n  fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 60, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l60c9] and [RL_ret_ifc_dmhc_ldvn_action_l99c9,\n  RL_ret_ifc_dmhc_ldvn_action_l107c9] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 &&
	  ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6)
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 99, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l99c9] and [RL_ret_ifc_dmhc_ldvn_action_l107c9]\n  ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	  ret_ifc_dmhc_victim_gslot[1:0] == 2'd0)
	begin
	  v__h98751 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	  ret_ifc_dmhc_victim_gslot[1:0] == 2'd0)
	$display("[%d]: new (key,value) inserted at slot %d\n",
		 v__h98751,
		 ret_ifc_dmhc_mslot_counter - 8'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 &&
	  (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 128, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l128c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l138c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 &&
	  (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 138, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l138c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 149, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l149c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 164, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l164c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 &&
	  (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 172, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l172c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 &&
	  (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 192, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l192c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 &&
	  (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 182, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l182c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 201, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l201c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 243, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l243c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 &&
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9)
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 251, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l251c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 121, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l121c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l128c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l138c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
  end
  // synopsys translate_on
endmodule  // mkMatchTable_ModuleL2SwitchDmac

