idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command
rd hqm_pf_cfg_i.device_status
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Enable memory operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command
###################################
# Test hqm_system LUTs
rd hqm_system_csr.vf_dir_vpp_v[0]
wr hqm_system_csr.vf_dir_vpp_v[0] 0x1
rd hqm_system_csr.vf_dir_vpp_v[0] 0x1
wr hqm_system_csr.vf_dir_vpp_v[0] 0x0
rd hqm_system_csr.vf_dir_vpp_v[0] 0x0
###################################
# Test hqm_core registers
rd credit_hist_pipe.cfg_dir_pp_dir_credit_count[0]
wr credit_hist_pipe.cfg_dir_pp_dir_credit_count[0] 0x1234
rd credit_hist_pipe.cfg_dir_pp_dir_credit_count[0] 0x1234
###################################
# Setup LUTs used by HCWs
# lut_dir_pp_v
wr hqm_system_csr.dir_pp_v[0] 0x1
# lut_dir_qid_v
wr hqm_system_csr.dir_qid_v[0] 0x1
# lut_dir_vasqid_v
wr hqm_system_csr.dir_vasqid_v[0] 0x1
# lut_dir_pool_enabled
wr hqm_system_csr.dir_pool_enabled[0] 0x1
# lut_dir_cq_addr_l
wr hqm_system_csr.dir_cq_addr_l[0] 0x765432c0
# lut_dir_cq_addr_u
wr hqm_system_csr.dir_cq_addr_u[0] 0xfedcba98
# lut_dir_cq2vf_pf
wr hqm_system_csr.dir_cq2vf_pf[0] 0x10
# lut_dir_pp_addr_l
wr hqm_system_csr.dir_pp_addr_l[0] 0x89abcd80
# lut_dir_pp_addr_u
wr hqm_system_csr.dir_pp_addr_u[0] 0x01234567
# CHP pp2pool LUTs
wr credit_hist_pipe.cfg_dir_dir_pp2pool[0] 0x00
wr credit_hist_pipe.cfg_dir_ldb_pp2pool[0] 0x00
wr credit_hist_pipe.cfg_ldb_dir_pp2pool[0] 0x00
wr credit_hist_pipe.cfg_ldb_ldb_pp2pool[0] 0x00
# CHP push_ptr thresholds
wr credit_hist_pipe.cfg_dir_pp_dir_credit_count[0] 0x10
wr credit_hist_pipe.cfg_ldb_pp_dir_credit_count[0] 0x10
wr credit_hist_pipe.cfg_ldb_pp_dir_credit_lwm[0]   0x10

###################################
# Wait for reset to be done (including hardware memory init)
poll config_master.cfg_diagnostic_reset_status 0x000001ff 0x000081ff 1000
