 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sfp_custom_div
Version: K-2015.06-SP2
Date   : Fri Mar 21 00:20:07 2025
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  U276/Z (CKAN2D1)                                  0.153     0.130      0.730 r
  n286 (net)                    21        0.017               0.000      0.730 r
  U353/Z (AO22D0)                                   0.040     0.095      0.825 r
  N41 (net)                      1        0.001               0.000      0.825 r
  acc_reg_1_/D (EDFKCNQD1)                          0.040     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_1_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.173      0.827
  data required time                                                     0.827
  -------------------------------------------------------------------------------
  data required time                                                     0.827
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  U276/Z (CKAN2D1)                                  0.153     0.130      0.730 r
  n286 (net)                    21        0.017               0.000      0.730 r
  U349/Z (AO22D0)                                   0.040     0.095      0.825 r
  N42 (net)                      1        0.001               0.000      0.825 r
  acc_reg_2_/D (EDFKCNQD1)                          0.040     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_2_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.173      0.827
  data required time                                                     0.827
  -------------------------------------------------------------------------------
  data required time                                                     0.827
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  U276/Z (CKAN2D1)                                  0.153     0.130      0.730 r
  n286 (net)                    21        0.017               0.000      0.730 r
  U324/Z (AO22D0)                                   0.040     0.095      0.825 r
  N43 (net)                      1        0.001               0.000      0.825 r
  acc_reg_3_/D (EDFKCNQD1)                          0.040     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_3_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.173      0.827
  data required time                                                     0.827
  -------------------------------------------------------------------------------
  data required time                                                     0.827
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  U276/Z (CKAN2D1)                                  0.153     0.130      0.730 r
  n286 (net)                    21        0.017               0.000      0.730 r
  U315/Z (AO22D0)                                   0.040     0.095      0.825 r
  N44 (net)                      1        0.001               0.000      0.825 r
  acc_reg_4_/D (EDFKCNQD1)                          0.040     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_4_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.173      0.827
  data required time                                                     0.827
  -------------------------------------------------------------------------------
  data required time                                                     0.827
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  U276/Z (CKAN2D1)                                  0.153     0.130      0.730 r
  n286 (net)                    21        0.017               0.000      0.730 r
  U328/Z (AO22D0)                                   0.040     0.095      0.825 r
  N45 (net)                      1        0.001               0.000      0.825 r
  acc_reg_5_/D (EDFKCNQD1)                          0.040     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_5_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.173      0.827
  data required time                                                     0.827
  -------------------------------------------------------------------------------
  data required time                                                     0.827
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  U276/Z (CKAN2D1)                                  0.153     0.130      0.730 r
  n286 (net)                    21        0.017               0.000      0.730 r
  U341/Z (AO22D0)                                   0.040     0.095      0.825 r
  N46 (net)                      1        0.001               0.000      0.825 r
  acc_reg_6_/D (EDFKCNQD1)                          0.040     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_6_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.173      0.827
  data required time                                                     0.827
  -------------------------------------------------------------------------------
  data required time                                                     0.827
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  U276/Z (CKAN2D1)                                  0.153     0.130      0.730 r
  n286 (net)                    21        0.017               0.000      0.730 r
  U337/Z (AO22D0)                                   0.040     0.095      0.825 r
  N47 (net)                      1        0.001               0.000      0.825 r
  acc_reg_7_/D (EDFKCNQD1)                          0.040     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_7_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.173      0.827
  data required time                                                     0.827
  -------------------------------------------------------------------------------
  data required time                                                     0.827
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  U276/Z (CKAN2D1)                                  0.153     0.130      0.730 r
  n286 (net)                    21        0.017               0.000      0.730 r
  U355/Z (AO22D0)                                   0.040     0.095      0.825 r
  N48 (net)                      1        0.001               0.000      0.825 r
  acc_reg_8_/D (EDFKCNQD1)                          0.040     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_8_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.173      0.827
  data required time                                                     0.827
  -------------------------------------------------------------------------------
  data required time                                                     0.827
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  U276/Z (CKAN2D1)                                  0.153     0.130      0.730 r
  n286 (net)                    21        0.017               0.000      0.730 r
  U343/Z (AO22D0)                                   0.040     0.095      0.825 r
  N49 (net)                      1        0.001               0.000      0.825 r
  acc_reg_9_/D (EDFKCNQD1)                          0.040     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_9_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.173      0.827
  data required time                                                     0.827
  -------------------------------------------------------------------------------
  data required time                                                     0.827
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  U276/Z (CKAN2D1)                                  0.153     0.130      0.730 r
  n286 (net)                    21        0.017               0.000      0.730 r
  U351/Z (AO22D0)                                   0.040     0.095      0.825 r
  N50 (net)                      1        0.001               0.000      0.825 r
  acc_reg_10_/D (EDFKCNQD1)                         0.040     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_10_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.173      0.827
  data required time                                                     0.827
  -------------------------------------------------------------------------------
  data required time                                                     0.827
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  U276/Z (CKAN2D1)                                  0.153     0.130      0.730 r
  n286 (net)                    21        0.017               0.000      0.730 r
  U356/Z (AO22D0)                                   0.040     0.095      0.825 r
  N51 (net)                      1        0.001               0.000      0.825 r
  acc_reg_11_/D (EDFKCNQD1)                         0.040     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_11_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.173      0.827
  data required time                                                     0.827
  -------------------------------------------------------------------------------
  data required time                                                     0.827
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  U276/Z (CKAN2D1)                                  0.153     0.130      0.730 r
  n286 (net)                    21        0.017               0.000      0.730 r
  U333/Z (AO22D0)                                   0.040     0.095      0.825 r
  N52 (net)                      1        0.001               0.000      0.825 r
  acc_reg_12_/D (EDFKCNQD1)                         0.040     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_12_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.173      0.827
  data required time                                                     0.827
  -------------------------------------------------------------------------------
  data required time                                                     0.827
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  U276/Z (CKAN2D1)                                  0.153     0.130      0.730 r
  n286 (net)                    21        0.017               0.000      0.730 r
  U316/Z (AO22D0)                                   0.040     0.095      0.825 r
  N53 (net)                      1        0.001               0.000      0.825 r
  acc_reg_13_/D (EDFKCNQD1)                         0.040     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_13_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.173      0.827
  data required time                                                     0.827
  -------------------------------------------------------------------------------
  data required time                                                     0.827
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  U276/Z (CKAN2D1)                                  0.153     0.130      0.730 r
  n286 (net)                    21        0.017               0.000      0.730 r
  U327/Z (AO22D0)                                   0.040     0.095      0.825 r
  N54 (net)                      1        0.001               0.000      0.825 r
  acc_reg_14_/D (EDFKCNQD1)                         0.040     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_14_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.173      0.827
  data required time                                                     0.827
  -------------------------------------------------------------------------------
  data required time                                                     0.827
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  U276/Z (CKAN2D1)                                  0.153     0.130      0.730 r
  n286 (net)                    21        0.017               0.000      0.730 r
  U320/Z (AO22D0)                                   0.040     0.095      0.825 r
  N56 (net)                      1        0.001               0.000      0.825 r
  acc_reg_16_/D (EDFKCNQD1)                         0.040     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_16_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.173      0.827
  data required time                                                     0.827
  -------------------------------------------------------------------------------
  data required time                                                     0.827
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  U276/Z (CKAN2D1)                                  0.153     0.130      0.730 r
  n286 (net)                    21        0.017               0.000      0.730 r
  U335/Z (AO22D0)                                   0.040     0.095      0.825 r
  N57 (net)                      1        0.001               0.000      0.825 r
  acc_reg_17_/D (EDFKCNQD1)                         0.040     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_17_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.173      0.827
  data required time                                                     0.827
  -------------------------------------------------------------------------------
  data required time                                                     0.827
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  U276/Z (CKAN2D1)                                  0.153     0.130      0.730 r
  n286 (net)                    21        0.017               0.000      0.730 r
  U339/Z (AO22D0)                                   0.040     0.093      0.823 r
  N55 (net)                      1        0.001               0.000      0.823 r
  acc_reg_15_/D (EDFKCNQD1)                         0.040     0.000      0.823 r
  data arrival time                                                      0.823

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_15_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.173      0.827
  data required time                                                     0.827
  -------------------------------------------------------------------------------
  data required time                                                     0.827
  data arrival time                                                     -0.823
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  U276/Z (CKAN2D1)                                  0.153     0.130      0.730 r
  n286 (net)                    21        0.017               0.000      0.730 r
  U347/Z (AO22D0)                                   0.040     0.093      0.823 r
  N58 (net)                      1        0.001               0.000      0.823 r
  acc_reg_18_/D (EDFKCNQD1)                         0.040     0.000      0.823 r
  data arrival time                                                      0.823

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_18_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.173      0.827
  data required time                                                     0.827
  -------------------------------------------------------------------------------
  data required time                                                     0.827
  data arrival time                                                     -0.823
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  U276/Z (CKAN2D1)                                  0.153     0.130      0.730 r
  n286 (net)                    21        0.017               0.000      0.730 r
  U322/Z (AO22D0)                                   0.040     0.093      0.823 r
  N59 (net)                      1        0.001               0.000      0.823 r
  acc_reg_19_/D (EDFKCNQD1)                         0.040     0.000      0.823 r
  data arrival time                                                      0.823

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_19_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.173      0.827
  data required time                                                     0.827
  -------------------------------------------------------------------------------
  data required time                                                     0.827
  data arrival time                                                     -0.823
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  U276/Z (CKAN2D1)                                  0.153     0.130      0.730 r
  n286 (net)                    21        0.017               0.000      0.730 r
  U282/Z (AO22D0)                                   0.040     0.093      0.823 r
  n21 (net)                      1        0.001               0.000      0.823 r
  acc_reg_20_/D (EDFKCNQD1)                         0.040     0.000      0.823 r
  data arrival time                                                      0.823

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_20_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.173      0.827
  data required time                                                     0.827
  -------------------------------------------------------------------------------
  data required time                                                     0.827
  data arrival time                                                     -0.823
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  quo_reg_0_/E (EDFKCNQD1)                          0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_0_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  quo_reg_1_/E (EDFKCNQD1)                          0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_1_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  quo_reg_2_/E (EDFKCNQD1)                          0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_2_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  quo_reg_3_/E (EDFKCNQD1)                          0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_3_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  quo_reg_4_/E (EDFKCNQD1)                          0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_4_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  quo_reg_5_/E (EDFKCNQD1)                          0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_5_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  quo_reg_6_/E (EDFKCNQD1)                          0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_6_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  quo_reg_7_/E (EDFKCNQD1)                          0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_7_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  quo_reg_8_/E (EDFKCNQD1)                          0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_8_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  quo_reg_9_/E (EDFKCNQD1)                          0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_9_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  quo_reg_10_/E (EDFKCNQD1)                         0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_10_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  quo_reg_11_/E (EDFKCNQD1)                         0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_11_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  quo_reg_12_/E (EDFKCNQD1)                         0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_12_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  quo_reg_13_/E (EDFKCNQD1)                         0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_13_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  quo_reg_14_/E (EDFKCNQD1)                         0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_14_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  quo_reg_15_/E (EDFKCNQD1)                         0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_15_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  quo_reg_16_/E (EDFKCNQD1)                         0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_16_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  quo_reg_17_/E (EDFKCNQD1)                         0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_17_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  quo_reg_18_/E (EDFKCNQD1)                         0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_18_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  quo_reg_19_/E (EDFKCNQD1)                         0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_19_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  acc_reg_0_/E (EDFKCNQD1)                          0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_0_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  acc_reg_1_/E (EDFKCNQD1)                          0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_1_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  acc_reg_2_/E (EDFKCNQD1)                          0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_2_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  acc_reg_3_/E (EDFKCNQD1)                          0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_3_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  acc_reg_4_/E (EDFKCNQD1)                          0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_4_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  acc_reg_5_/E (EDFKCNQD1)                          0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_5_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  acc_reg_6_/E (EDFKCNQD1)                          0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_6_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  acc_reg_7_/E (EDFKCNQD1)                          0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_7_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  acc_reg_8_/E (EDFKCNQD1)                          0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_8_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  acc_reg_9_/E (EDFKCNQD1)                          0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_9_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  acc_reg_10_/E (EDFKCNQD1)                         0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_10_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  acc_reg_11_/E (EDFKCNQD1)                         0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_11_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  acc_reg_12_/E (EDFKCNQD1)                         0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_12_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  acc_reg_13_/E (EDFKCNQD1)                         0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_13_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  acc_reg_14_/E (EDFKCNQD1)                         0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_14_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  acc_reg_15_/E (EDFKCNQD1)                         0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_15_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  acc_reg_16_/E (EDFKCNQD1)                         0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_16_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  acc_reg_17_/E (EDFKCNQD1)                         0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_17_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  acc_reg_18_/E (EDFKCNQD1)                         0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_18_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  acc_reg_19_/E (EDFKCNQD1)                         0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_19_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U313/ZN (INVD1)                                   0.030     0.032      0.497 f
  n274 (net)                     2        0.003               0.000      0.497 f
  U71/ZN (OAI21D0)                                  0.078     0.059      0.556 r
  n275 (net)                     1        0.001               0.000      0.556 r
  U72/Z (BUFFD2)                                    0.330     0.213      0.769 r
  n288 (net)                    41        0.078               0.000      0.769 r
  acc_reg_20_/E (EDFKCNQD1)                         0.330     0.000      0.769 r
  data arrival time                                                      0.769

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  acc_reg_20_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.226      0.774
  data required time                                                     0.774
  -------------------------------------------------------------------------------
  data required time                                                     0.774
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  U276/Z (CKAN2D1)                                  0.153     0.130      0.730 r
  n286 (net)                    21        0.017               0.000      0.730 r
  quo_reg_0_/D (EDFKCNQD1)                          0.153     0.000      0.730 r
  data arrival time                                                      0.730

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_0_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.198      0.802
  data required time                                                     0.802
  -------------------------------------------------------------------------------
  data required time                                                     0.802
  data arrival time                                                     -0.730
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.072


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U281/Z (CKAN2D1)                                  0.334     0.233      0.698 r
  n20 (net)                     20        0.038               0.000      0.698 r
  val_reg_0_/E (EDFKCNQD1)                          0.334     0.000      0.698 r
  data arrival time                                                      0.698

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_0_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.227      0.773
  data required time                                                     0.773
  -------------------------------------------------------------------------------
  data required time                                                     0.773
  data arrival time                                                     -0.698
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.075


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U281/Z (CKAN2D1)                                  0.334     0.233      0.698 r
  n20 (net)                     20        0.038               0.000      0.698 r
  val_reg_1_/E (EDFKCNQD1)                          0.334     0.000      0.698 r
  data arrival time                                                      0.698

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_1_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.227      0.773
  data required time                                                     0.773
  -------------------------------------------------------------------------------
  data required time                                                     0.773
  data arrival time                                                     -0.698
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.075


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U281/Z (CKAN2D1)                                  0.334     0.233      0.698 r
  n20 (net)                     20        0.038               0.000      0.698 r
  val_reg_2_/E (EDFKCNQD1)                          0.334     0.000      0.698 r
  data arrival time                                                      0.698

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_2_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.227      0.773
  data required time                                                     0.773
  -------------------------------------------------------------------------------
  data required time                                                     0.773
  data arrival time                                                     -0.698
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.075


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U281/Z (CKAN2D1)                                  0.334     0.233      0.698 r
  n20 (net)                     20        0.038               0.000      0.698 r
  val_reg_3_/E (EDFKCNQD1)                          0.334     0.000      0.698 r
  data arrival time                                                      0.698

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_3_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.227      0.773
  data required time                                                     0.773
  -------------------------------------------------------------------------------
  data required time                                                     0.773
  data arrival time                                                     -0.698
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.075


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U281/Z (CKAN2D1)                                  0.334     0.233      0.698 r
  n20 (net)                     20        0.038               0.000      0.698 r
  val_reg_4_/E (EDFKCNQD1)                          0.334     0.000      0.698 r
  data arrival time                                                      0.698

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_4_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.227      0.773
  data required time                                                     0.773
  -------------------------------------------------------------------------------
  data required time                                                     0.773
  data arrival time                                                     -0.698
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.075


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U281/Z (CKAN2D1)                                  0.334     0.233      0.698 r
  n20 (net)                     20        0.038               0.000      0.698 r
  val_reg_5_/E (EDFKCNQD1)                          0.334     0.000      0.698 r
  data arrival time                                                      0.698

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_5_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.227      0.773
  data required time                                                     0.773
  -------------------------------------------------------------------------------
  data required time                                                     0.773
  data arrival time                                                     -0.698
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.075


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U281/Z (CKAN2D1)                                  0.334     0.233      0.698 r
  n20 (net)                     20        0.038               0.000      0.698 r
  val_reg_6_/E (EDFKCNQD1)                          0.334     0.000      0.698 r
  data arrival time                                                      0.698

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_6_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.227      0.773
  data required time                                                     0.773
  -------------------------------------------------------------------------------
  data required time                                                     0.773
  data arrival time                                                     -0.698
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.075


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U281/Z (CKAN2D1)                                  0.334     0.233      0.698 r
  n20 (net)                     20        0.038               0.000      0.698 r
  val_reg_7_/E (EDFKCNQD1)                          0.334     0.000      0.698 r
  data arrival time                                                      0.698

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_7_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.227      0.773
  data required time                                                     0.773
  -------------------------------------------------------------------------------
  data required time                                                     0.773
  data arrival time                                                     -0.698
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.075


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U281/Z (CKAN2D1)                                  0.334     0.233      0.698 r
  n20 (net)                     20        0.038               0.000      0.698 r
  val_reg_8_/E (EDFKCNQD1)                          0.334     0.000      0.698 r
  data arrival time                                                      0.698

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_8_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.227      0.773
  data required time                                                     0.773
  -------------------------------------------------------------------------------
  data required time                                                     0.773
  data arrival time                                                     -0.698
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.075


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U281/Z (CKAN2D1)                                  0.334     0.233      0.698 r
  n20 (net)                     20        0.038               0.000      0.698 r
  val_reg_9_/E (EDFKCNQD1)                          0.334     0.000      0.698 r
  data arrival time                                                      0.698

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_9_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.227      0.773
  data required time                                                     0.773
  -------------------------------------------------------------------------------
  data required time                                                     0.773
  data arrival time                                                     -0.698
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.075


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U281/Z (CKAN2D1)                                  0.334     0.233      0.698 r
  n20 (net)                     20        0.038               0.000      0.698 r
  val_reg_10_/E (EDFKCNQD1)                         0.334     0.000      0.698 r
  data arrival time                                                      0.698

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_10_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.227      0.773
  data required time                                                     0.773
  -------------------------------------------------------------------------------
  data required time                                                     0.773
  data arrival time                                                     -0.698
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.075


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U281/Z (CKAN2D1)                                  0.334     0.233      0.698 r
  n20 (net)                     20        0.038               0.000      0.698 r
  val_reg_11_/E (EDFKCNQD1)                         0.334     0.000      0.698 r
  data arrival time                                                      0.698

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_11_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.227      0.773
  data required time                                                     0.773
  -------------------------------------------------------------------------------
  data required time                                                     0.773
  data arrival time                                                     -0.698
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.075


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U281/Z (CKAN2D1)                                  0.334     0.233      0.698 r
  n20 (net)                     20        0.038               0.000      0.698 r
  val_reg_12_/E (EDFKCNQD1)                         0.334     0.000      0.698 r
  data arrival time                                                      0.698

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_12_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.227      0.773
  data required time                                                     0.773
  -------------------------------------------------------------------------------
  data required time                                                     0.773
  data arrival time                                                     -0.698
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.075


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U281/Z (CKAN2D1)                                  0.334     0.233      0.698 r
  n20 (net)                     20        0.038               0.000      0.698 r
  val_reg_13_/E (EDFKCNQD1)                         0.334     0.000      0.698 r
  data arrival time                                                      0.698

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_13_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.227      0.773
  data required time                                                     0.773
  -------------------------------------------------------------------------------
  data required time                                                     0.773
  data arrival time                                                     -0.698
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.075


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U281/Z (CKAN2D1)                                  0.334     0.233      0.698 r
  n20 (net)                     20        0.038               0.000      0.698 r
  val_reg_14_/E (EDFKCNQD1)                         0.334     0.000      0.698 r
  data arrival time                                                      0.698

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_14_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.227      0.773
  data required time                                                     0.773
  -------------------------------------------------------------------------------
  data required time                                                     0.773
  data arrival time                                                     -0.698
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.075


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U281/Z (CKAN2D1)                                  0.334     0.233      0.698 r
  n20 (net)                     20        0.038               0.000      0.698 r
  val_reg_15_/E (EDFKCNQD1)                         0.334     0.000      0.698 r
  data arrival time                                                      0.698

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_15_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.227      0.773
  data required time                                                     0.773
  -------------------------------------------------------------------------------
  data required time                                                     0.773
  data arrival time                                                     -0.698
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.075


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U281/Z (CKAN2D1)                                  0.334     0.233      0.698 r
  n20 (net)                     20        0.038               0.000      0.698 r
  val_reg_16_/E (EDFKCNQD1)                         0.334     0.000      0.698 r
  data arrival time                                                      0.698

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_16_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.227      0.773
  data required time                                                     0.773
  -------------------------------------------------------------------------------
  data required time                                                     0.773
  data arrival time                                                     -0.698
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.075


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U281/Z (CKAN2D1)                                  0.334     0.233      0.698 r
  n20 (net)                     20        0.038               0.000      0.698 r
  val_reg_17_/E (EDFKCNQD1)                         0.334     0.000      0.698 r
  data arrival time                                                      0.698

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_17_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.227      0.773
  data required time                                                     0.773
  -------------------------------------------------------------------------------
  data required time                                                     0.773
  data arrival time                                                     -0.698
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.075


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U281/Z (CKAN2D1)                                  0.334     0.233      0.698 r
  n20 (net)                     20        0.038               0.000      0.698 r
  val_reg_18_/E (EDFKCNQD1)                         0.334     0.000      0.698 r
  data arrival time                                                      0.698

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_18_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.227      0.773
  data required time                                                     0.773
  -------------------------------------------------------------------------------
  data required time                                                     0.773
  data arrival time                                                     -0.698
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.075


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U281/Z (CKAN2D1)                                  0.334     0.233      0.698 r
  n20 (net)                     20        0.038               0.000      0.698 r
  val_reg_19_/E (EDFKCNQD1)                         0.334     0.000      0.698 r
  data arrival time                                                      0.698

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_19_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.227      0.773
  data required time                                                     0.773
  -------------------------------------------------------------------------------
  data required time                                                     0.773
  data arrival time                                                     -0.698
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.075


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: val_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  acc_reg_7_/CP (EDFKCNQD1)                         0.000     0.000      0.000 r
  acc_reg_7_/Q (EDFKCNQD1)                          0.037     0.111      0.111 r
  acc[7] (net)                   4        0.003               0.000      0.111 r
  U122/ZN (INVD0)                                   0.025     0.027      0.138 f
  n45 (net)                      2        0.002               0.000      0.138 f
  U126/ZN (NR2D0)                                   0.081     0.057      0.196 r
  n48 (net)                      2        0.002               0.000      0.196 r
  U231/ZN (OAI21D0)                                 0.042     0.044      0.239 f
  n49 (net)                      1        0.001               0.000      0.239 f
  U230/ZN (AOI21D0)                                 0.087     0.076      0.316 r
  n52 (net)                      1        0.001               0.000      0.316 r
  U304/ZN (OAI21D1)                                 0.037     0.048      0.363 f
  n91 (net)                      1        0.001               0.000      0.363 f
  U308/ZN (AOI21D1)                                 0.096     0.060      0.423 r
  n221 (net)                     3        0.004               0.000      0.423 r
  U99/ZN (OAI21D1)                                  0.042     0.041      0.464 f
  n153 (net)                     2        0.002               0.000      0.464 f
  U296/ZN (AOI21D0)                                 0.072     0.051      0.515 r
  n104 (net)                     1        0.001               0.000      0.515 r
  U70/ZN (OAI21D0)                                  0.048     0.047      0.562 f
  n106 (net)                     1        0.001               0.000      0.562 f
  U309/ZN (ND2D1)                                   0.044     0.038      0.599 r
  N5 (net)                       3        0.004               0.000      0.599 r
  val_reg_0_/D (EDFKCNQD1)                          0.044     0.000      0.599 r
  data arrival time                                                      0.599

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  val_reg_0_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.174      0.826
  data required time                                                     0.826
  -------------------------------------------------------------------------------
  data required time                                                     0.826
  data arrival time                                                     -0.599
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.227


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U366/Z (AO22D0)                                   0.038     0.089      0.554 r
  N64 (net)                      1        0.001               0.000      0.554 r
  quo_reg_2_/D (EDFKCNQD1)                          0.038     0.000      0.554 r
  data arrival time                                                      0.554

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_2_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.172      0.828
  data required time                                                     0.828
  -------------------------------------------------------------------------------
  data required time                                                     0.828
  data arrival time                                                     -0.554
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.274


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U360/Z (AO22D0)                                   0.038     0.089      0.554 r
  N65 (net)                      1        0.001               0.000      0.554 r
  quo_reg_3_/D (EDFKCNQD1)                          0.038     0.000      0.554 r
  data arrival time                                                      0.554

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_3_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.172      0.828
  data required time                                                     0.828
  -------------------------------------------------------------------------------
  data required time                                                     0.828
  data arrival time                                                     -0.554
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.274


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U361/Z (AO22D0)                                   0.038     0.089      0.554 r
  N66 (net)                      1        0.001               0.000      0.554 r
  quo_reg_4_/D (EDFKCNQD1)                          0.038     0.000      0.554 r
  data arrival time                                                      0.554

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_4_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.172      0.828
  data required time                                                     0.828
  -------------------------------------------------------------------------------
  data required time                                                     0.828
  data arrival time                                                     -0.554
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.274


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U364/Z (AO22D0)                                   0.038     0.089      0.554 r
  N67 (net)                      1        0.001               0.000      0.554 r
  quo_reg_5_/D (EDFKCNQD1)                          0.038     0.000      0.554 r
  data arrival time                                                      0.554

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_5_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.172      0.828
  data required time                                                     0.828
  -------------------------------------------------------------------------------
  data required time                                                     0.828
  data arrival time                                                     -0.554
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.274


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U362/Z (AO22D0)                                   0.038     0.089      0.554 r
  N68 (net)                      1        0.001               0.000      0.554 r
  quo_reg_6_/D (EDFKCNQD1)                          0.038     0.000      0.554 r
  data arrival time                                                      0.554

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_6_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.172      0.828
  data required time                                                     0.828
  -------------------------------------------------------------------------------
  data required time                                                     0.828
  data arrival time                                                     -0.554
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.274


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U363/Z (AO22D0)                                   0.038     0.089      0.554 r
  N69 (net)                      1        0.001               0.000      0.554 r
  quo_reg_7_/D (EDFKCNQD1)                          0.038     0.000      0.554 r
  data arrival time                                                      0.554

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_7_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.172      0.828
  data required time                                                     0.828
  -------------------------------------------------------------------------------
  data required time                                                     0.828
  data arrival time                                                     -0.554
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.274


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U369/Z (AO22D0)                                   0.038     0.089      0.554 r
  N70 (net)                      1        0.001               0.000      0.554 r
  quo_reg_8_/D (EDFKCNQD1)                          0.038     0.000      0.554 r
  data arrival time                                                      0.554

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_8_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.172      0.828
  data required time                                                     0.828
  -------------------------------------------------------------------------------
  data required time                                                     0.828
  data arrival time                                                     -0.554
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.274


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U365/Z (AO22D0)                                   0.038     0.089      0.554 r
  N71 (net)                      1        0.001               0.000      0.554 r
  quo_reg_9_/D (EDFKCNQD1)                          0.038     0.000      0.554 r
  data arrival time                                                      0.554

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_9_/CP (EDFKCNQD1)                                   0.000      1.000 r
  library setup time                                         -0.172      0.828
  data required time                                                     0.828
  -------------------------------------------------------------------------------
  data required time                                                     0.828
  data arrival time                                                     -0.554
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.274


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U367/Z (AO22D0)                                   0.038     0.089      0.554 r
  N72 (net)                      1        0.001               0.000      0.554 r
  quo_reg_10_/D (EDFKCNQD1)                         0.038     0.000      0.554 r
  data arrival time                                                      0.554

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_10_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.172      0.828
  data required time                                                     0.828
  -------------------------------------------------------------------------------
  data required time                                                     0.828
  data arrival time                                                     -0.554
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.274


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U372/Z (AO22D0)                                   0.038     0.089      0.554 r
  N73 (net)                      1        0.001               0.000      0.554 r
  quo_reg_11_/D (EDFKCNQD1)                         0.038     0.000      0.554 r
  data arrival time                                                      0.554

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_11_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.172      0.828
  data required time                                                     0.828
  -------------------------------------------------------------------------------
  data required time                                                     0.828
  data arrival time                                                     -0.554
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.274


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U373/Z (AO22D0)                                   0.038     0.089      0.554 r
  N74 (net)                      1        0.001               0.000      0.554 r
  quo_reg_12_/D (EDFKCNQD1)                         0.038     0.000      0.554 r
  data arrival time                                                      0.554

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_12_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.172      0.828
  data required time                                                     0.828
  -------------------------------------------------------------------------------
  data required time                                                     0.828
  data arrival time                                                     -0.554
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.274


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U371/Z (AO22D0)                                   0.038     0.089      0.554 r
  N75 (net)                      1        0.001               0.000      0.554 r
  quo_reg_13_/D (EDFKCNQD1)                         0.038     0.000      0.554 r
  data arrival time                                                      0.554

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_13_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.172      0.828
  data required time                                                     0.828
  -------------------------------------------------------------------------------
  data required time                                                     0.828
  data arrival time                                                     -0.554
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.274


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U375/Z (AO22D0)                                   0.038     0.089      0.554 r
  N76 (net)                      1        0.001               0.000      0.554 r
  quo_reg_14_/D (EDFKCNQD1)                         0.038     0.000      0.554 r
  data arrival time                                                      0.554

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_14_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.172      0.828
  data required time                                                     0.828
  -------------------------------------------------------------------------------
  data required time                                                     0.828
  data arrival time                                                     -0.554
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.274


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U370/Z (AO22D0)                                   0.038     0.089      0.554 r
  N77 (net)                      1        0.001               0.000      0.554 r
  quo_reg_15_/D (EDFKCNQD1)                         0.038     0.000      0.554 r
  data arrival time                                                      0.554

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_15_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.172      0.828
  data required time                                                     0.828
  -------------------------------------------------------------------------------
  data required time                                                     0.828
  data arrival time                                                     -0.554
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.274


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U374/Z (AO22D0)                                   0.038     0.089      0.554 r
  N78 (net)                      1        0.001               0.000      0.554 r
  quo_reg_16_/D (EDFKCNQD1)                         0.038     0.000      0.554 r
  data arrival time                                                      0.554

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_16_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.172      0.828
  data required time                                                     0.828
  -------------------------------------------------------------------------------
  data required time                                                     0.828
  data arrival time                                                     -0.554
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.274


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U368/Z (AO22D0)                                   0.038     0.089      0.554 r
  N79 (net)                      1        0.001               0.000      0.554 r
  quo_reg_17_/D (EDFKCNQD1)                         0.038     0.000      0.554 r
  data arrival time                                                      0.554

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_17_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.172      0.828
  data required time                                                     0.828
  -------------------------------------------------------------------------------
  data required time                                                     0.828
  data arrival time                                                     -0.554
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.274


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quo_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sfp_custom_div     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  busy_reg/CP (EDFKCNQD1)                           0.000     0.000      0.000 r
  busy_reg/Q (EDFKCNQD1)                            0.462     0.334      0.334 r
  busy (net)                     4        0.054               0.000      0.334 r
  U310/Z (AN2D4)                                    0.068     0.131      0.465 r
  n272 (net)                    23        0.022               0.000      0.465 r
  U376/Z (AO22D0)                                   0.038     0.089      0.554 r
  N80 (net)                      1        0.001               0.000      0.554 r
  quo_reg_18_/D (EDFKCNQD1)                         0.038     0.000      0.554 r
  data arrival time                                                      0.554

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  quo_reg_18_/CP (EDFKCNQD1)                                  0.000      1.000 r
  library setup time                                         -0.172      0.828
  data required time                                                     0.828
  -------------------------------------------------------------------------------
  data required time                                                     0.828
  data arrival time                                                     -0.554
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.274


1
