ncverilog(64): 15.20-s058: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s058: Started on Mar 17, 2022 at 21:26:20 CET
ncverilog
	+sv
	-f files_verilog.f
		../RTL/alu.v
		../RTL/alu_control.v
		../RTL/branch_unit.v
		../RTL/control_unit.v
		../RTL/cpu.v
		../RTL/immediate_extend_unit.v
		../RTL/mux_2.v
		../RTL/mux_3.v
		../RTL/pc.v
		../RTL/reg_arstn.v
		../RTL/reg_arstn_en.v
		../RTL/register_file.v
		../RTL/sram.v
		../RTL/cpu_tb.v
		../RTL/saed32sram_mod.v
		../RTL/forward_unit.v
		../RTL/hazard_detection.v
	+nc64bit
	+nctimescale+1ns/10ps
	+access+rwc
	-ALLOWREDEFINITION
	-linedebug
	+gui
ncverilog: *W,BADPRF: The -linedebug option may have an adverse performance impact.
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
ncsim> 
ncsim> source /esat/micas-data/software/Cadence/incisiv_15.20.058/tools/inca/files/ncsimrc
ncsim> database -open waves -into waves.shm -default
Created default SHM database waves
ncsim> probe -create -shm cpu_tb.dut.instruction
Created probe 1
ncsim> run
[1;31m
Error in Mult3 function
[0m
Debug info, reg_array[          0]: 0000000000000000
Debug info, reg_array[          1]: 0000000000000000
Debug info, reg_array[          2]: 0000000000000000
Debug info, reg_array[          3]: 0000000000000000
Debug info, reg_array[          4]: 0000000000000000
Debug info, reg_array[          5]: 0000000000000000
Debug info, reg_array[          6]: 0000000000000000
Debug info, reg_array[          7]: 0000000000000000
Debug info, reg_array[          8]: 0000000000000001
Debug info, reg_array[          9]: 0000000000000001
Debug info, reg_array[         10]: 0000000000000003
Debug info, reg_array[         11]: 0000000000000004
Debug info, reg_array[         12]: 0000000000000005
Debug info, reg_array[         13]: 0000000000000006
Debug info, reg_array[         14]: 0000000000000007
Debug info, reg_array[         15]: 0000000000000008
Debug info, reg_array[         16]: 0000000000000009
Debug info, reg_array[         17]: 000000000000000a
Debug info, reg_array[         18]: 0000000000000001
Debug info, reg_array[         19]: 000000000000000c
Debug info, reg_array[         20]: 000000000000001e
Debug info, reg_array[         21]: 0000000000000038
Debug info, reg_array[         22]: 000000000000005a
Debug info, reg_array[         23]: 00000000000000bd
Debug info, reg_array[         24]: 0000000000000000
Debug info, reg_array[         25]: 0000000000000000
Debug info, reg_array[         26]: 0000000000000000
Debug info, reg_array[         27]: 0000000000000000
Debug info, reg_array[         28]: 0000000000000000
Debug info, reg_array[         29]: 0000000000000000
Debug info, reg_array[         30]: 0000000000000000
Debug info, reg_array[         31]: 0000000000000000
         26 cycles
Simulation complete via $finish(1) at time 159050 NS + 7
../RTL/cpu_tb.v:319    $finish;
ncsim> ^C
ncsim> exit
TOOL:	ncverilog	15.20-s058: Exiting on Mar 17, 2022 at 21:29:53 CET  (total: 00:03:33)
