// Seed: 448446463
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  supply0 id_7 = id_2 == 1 < id_4++;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input tri id_2,
    input tri1 id_3,
    input wand id_4,
    input supply1 id_5,
    output tri0 id_6
);
  assign id_6 = id_4;
  nand (id_6, id_1, id_3, id_5, id_8, id_2, id_0);
  wire id_8;
  always @(posedge 1)
    if (1 | id_1) begin
      id_6 = 1;
    end
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8
  );
  wire id_9;
endmodule
