// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : top.v
// Device     : xc7a100t-CSG324-1
// LiteX sha1 : c24bbedb
// Date       : 2022-10-04 09:34:17
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module top (
	input  wire user_sw0,
	output wire rgb_led0,
	input  wire user_sw1,
	output wire rgb_led1,
	input  wire user_sw2,
	output wire rgb_led2,
	input  wire user_sw3,
	output wire rgb_led3,
	input  wire user_sw4,
	output wire rgb_led4,
	input  wire user_sw5,
	output wire rgb_led5,
	(* dont_touch = "true" *)	input  wire clk100
);


//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

wire sys_clk;
wire sys_rst;
wire por_clk;
reg  int_rst = 1'd1;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign rgb_led0 = user_sw0;
assign rgb_led1 = user_sw1;
assign rgb_led2 = user_sw2;
assign rgb_led3 = user_sw3;
assign rgb_led4 = user_sw4;
assign rgb_led5 = user_sw5;
assign sys_clk = clk100;
assign por_clk = clk100;
assign sys_rst = int_rst;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge por_clk) begin
	int_rst <= 1'd0;
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2022-10-04 09:34:17.
//------------------------------------------------------------------------------
