***************************************************************************
                               Status Report
                          Thu Feb 04 12:00:48 2016 ***************************************************************************

Product: Designer
Release: v11.6
Version: 11.6.0.34
File Name: C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\designer\impl1\spi_test.adb
Design Name: spi_test  Design State: compile
Last Saved: Wed Feb 03 21:34:28 2016

***** Device Data **************************************************

Family: ProASIC3L  Die: M1A3P1000L  Package: 484 FBGA
Speed: STD  Voltage: 1.5

Restrict JTAG Pins: YES
Restrict Probe Pins: YES

Junction Temperature Range:   COM
Voltage Range:   COM

***** Import Variables *********************************************

Source File(s) Imported on Thu Feb 04 12:00:38 2016:
        C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\spi_test.edn


***** CAE Variables ************************************************

Back Annotation File: N/A


***** Bitstream Variables ******************************************

Bitstream File: N/A
     Lock Mode: OFF


***** Compile Variables ********************************************

Netlist PIN properties overwrite existing properties: 0

Compile Output:
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3L
Device      : M1A3P1000L
Package     : 484 FBGA
Source      :
C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\spi_test.edn
Format      : EDIF
Topcell     : spi_test
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : Yes
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Info: BLK007: No CoreConsole Database file imported for an M1 device.
Warning: CMP201: Net CLK_26MHZ_0/Core_GLB drives no load.
Warning: CMP201: Net CLK_26MHZ_0/Core_GLC drives no load.
Warning: CMP201: Net CLK_26MHZ_0/LOCK drives no load.
Warning: CMP201: Net CLK_26MHZ_0/Core_YB drives no load.
Warning: CMP201: Net CLK_26MHZ_0/Core_YC drives no load.

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                1
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        8

    Total macros optimized  9

There were 0 error(s) and 5 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    CORE                       Used:    233  Total:  24576   (0.95%)
    IO (W/ clocks)             Used:      5  Total:    300   (1.67%)
    Differential IO            Used:      0  Total:     74   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      3  Total:     18   (16.67%)
    PLL                        Used:      1  Total:      1   (100.00%)
    RAM/FIFO                   Used:      0  Total:     32   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 3      | 6  (50.00%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 172          | 172
    SEQ     | 61           | 61

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 2             | 0            | 0
    Output I/O                            | 3             | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVCMOS33                        | 3.30v | N/A   | 2     | 3      | 0

I/O Placement:

    Locked  :   4 ( 80.00% )
    Placed  :   0
    UnPlaced:   1 ( 20.00% )

Warning: Only some I/Os are locked

Net information report:
=======================

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    34      CLK_NET       Net   : GLA
                          Driver: CLK_26MHZ_0/Core
                          Source: ESSENTIAL
    18      CLK_NET       Net   : clock_div_26MHZ_1MHZ_0_CLK_1MHZ_OUT
                          Driver: clock_div_26MHZ_1MHZ_0/clk_out_RNIH497
                          Source: NETLIST
    9       CLK_NET       Net   : clock_div_1MHZ_1KHZ_0_CLK_1KHZ_OUT
                          Driver: clock_div_1MHZ_1KHZ_0/clk_out_RNIODC3
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    21      INT_NET       Net   : RESET_c
                          Driver: RESET_pad
    19      SET/RESET_NET Net   : RESET_c_0
                          Driver: RESET_pad_RNIN4HC
    19      SET/RESET_NET Net   : RESET_c_1
                          Driver: RESET_pad_RNIN4HC_0
    14      INT_NET       Net   : spi_master_0/state_q[1]
                          Driver: spi_master_0/state_q[1]
    8       INT_NET       Net   : spi_master_0/un1_data_d_0_sqmuxa
                          Driver: spi_master_0/sck_q_RNIFNQT1[1]
    7       INT_NET       Net   : clock_div_1MHZ_1KHZ_0/DWACT_FINC_E[0]
                          Driver: clock_div_1MHZ_1KHZ_0/un5_counter_I_10
    7       INT_NET       Net   : clock_div_1MHZ_1KHZ_0/clk_out5_13
                          Driver: clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2[13]
    7       INT_NET       Net   : clock_div_1MHZ_1KHZ_0/clk_out5_12
                          Driver: clock_div_1MHZ_1KHZ_0/counter_RNIBE332[10]
    7       INT_NET       Net   : clock_div_26MHZ_1MHZ_0/DWACT_FINC_E[0]
                          Driver: clock_div_26MHZ_1MHZ_0/un5_counter_I_10
    6       INT_NET       Net   : spi_master_0/un1_ctr_q4_i
                          Driver: spi_master_0/state_q_RNIIMVB1[0]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    57      SET/RESET_NET Net   : RESET_c
                          Driver: RESET_pad
    14      INT_NET       Net   : spi_master_0/state_q[1]
                          Driver: spi_master_0/state_q[1]
    8       INT_NET       Net   : spi_master_0/un1_data_d_0_sqmuxa
                          Driver: spi_master_0/sck_q_RNIFNQT1[1]
    7       INT_NET       Net   : clock_div_1MHZ_1KHZ_0/DWACT_FINC_E[0]
                          Driver: clock_div_1MHZ_1KHZ_0/un5_counter_I_10
    7       INT_NET       Net   : clock_div_1MHZ_1KHZ_0/clk_out5_13
                          Driver: clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2[13]
    7       INT_NET       Net   : clock_div_1MHZ_1KHZ_0/clk_out5_12
                          Driver: clock_div_1MHZ_1KHZ_0/counter_RNIBE332[10]
    7       INT_NET       Net   : clock_div_26MHZ_1MHZ_0/DWACT_FINC_E[0]
                          Driver: clock_div_26MHZ_1MHZ_0/un5_counter_I_10
    6       INT_NET       Net   : spi_master_0/un1_ctr_q4_i
                          Driver: spi_master_0/state_q_RNIIMVB1[0]
    6       INT_NET       Net   : spi_master_0/sck_q[0]
                          Driver: spi_master_0/sck_q[0]
    6       INT_NET       Net   : clock_div_1MHZ_1KHZ_0/counter[3]
                          Driver: clock_div_1MHZ_1KHZ_0/counter[3]
====================
Flash*Freeze report:
====================

The design does not use the Flash*Freeze feature.

====================


