INFO: [VRFC 10-163] Analyzing VHDL file "D:/CSL/AN 3 - SEM 1/ssc lab/project_3/project_3.srcs/sources_1/new/divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divider
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CSL/AN 3 - SEM 1/ssc lab/project_3/project_3.srcs/sim_1/new/test_bench_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench_divider
