[TriLoop] Verilator: /opt/verilator/bin/verilator
[TriLoop] Icarus Verilog: /opt/iverilog/bin/iverilog
[TriLoop] VVP: /opt/iverilog/bin/vvp
[TriLoop] CXXRTL vlog: /opt/yosys/yosys
[TriLoop] CXXRTL vsim: /opt/yosys/yosys-config
[TriLoop] Three-way comparison ENABLED
[TriLoop] Output: large_test_100m  (Ctrl+C to stop)
[TriLoop] Will run 50 cycle(s).
[TriLoop] Mut/Cycle: 100 | Check every: 10 | TB cycles: 200
[TriLoop] RTL sources: 18 file(s)
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=3579293690
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_19
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_logic_wrapper via const_logic_wrapper_input_4
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_24
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_2
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_23
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_shift_wrapper via const_shift_wrapper_input_2
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_13
[Shift] Skipped depth shift: 'const_shift_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_16
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Skipped depth shift: 'const_shift_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_nested_wrapper via const_nested_wrapper_input_10
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_nested_wrapper via const_nested_wrapper_input_9
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_1
[Shift] Skipped depth shift: 'const_concat_repl_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_compare_wrapper via const_compare_wrapper_input_13
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_shift_wrapper via const_shift_wrapper_input_3
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_3
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_19
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_compare_wrapper via const_compare_wrapper_input_2
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 19 mutation(s).
[Run] Both strategies exhausted after 19 mutation(s). Returning early.
[Run] Completed 19/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0000/tb_top.sv
[TB] N inputs=139, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0000/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 341.853 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0000/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 0] ✓ Match | mu=19 (lin=19, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=2521962529
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_reduce_wrapper → const_compare_wrapper via const_compare_wrapper_input_17
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_shift_wrapper via const_shift_wrapper_input_1
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_7
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_logic_wrapper via const_logic_wrapper_input_3
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_2
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_22
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_24
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_3
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_5
[Shift] Skipped depth shift: 'const_concat_repl_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_compare_wrapper via const_compare_wrapper_input_16
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_16
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_nested_wrapper via const_nested_wrapper_input_18
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_3
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_10
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_3
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_16
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_compare_wrapper via const_compare_wrapper_input_11
[Shift] Skipped depth shift: 'const_concat_repl_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_16
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_nested_wrapper via const_nested_wrapper_input_3
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_nested_wrapper via const_nested_wrapper_input_10
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_compare_wrapper via const_compare_wrapper_input_13
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 24 mutation(s).
[Run] Both strategies exhausted after 24 mutation(s). Returning early.
[Run] Completed 24/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0001/tb_top.sv
[TB] N inputs=136, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0001/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 249.607 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0001/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 1] ✓ Match | mu=24 (lin=24, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=706474000
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_compare_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_6
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_7
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_20
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_shift_wrapper via const_shift_wrapper_input_1
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_logic_wrapper via const_logic_wrapper_input_3
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_8
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_20
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_0
[Shift] Skipped depth shift: 'const_arith_wrapper' and 'const_shift_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_8
[Shift] Skipped depth shift: 'const_arith_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_18
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_22
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_19
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_nested_wrapper via const_nested_wrapper_input_13
[Shift] Skipped depth shift: 'const_concat_repl_wrapper' and 'const_shift_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_shift_wrapper via const_shift_wrapper_input_3
[Shift] Skipped depth shift: 'const_logic_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_11
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_11
[Shift] Skipped depth shift: 'const_shift_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_4
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_nested_wrapper via const_nested_wrapper_input_25
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_1
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_shift_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_shift_wrapper via const_shift_wrapper_input_4
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_19
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_compare_wrapper via const_compare_wrapper_input_7
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_nested_wrapper via const_nested_wrapper_input_26
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 26 mutation(s).
[Run] Both strategies exhausted after 26 mutation(s). Returning early.
[Run] Completed 26/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0002/tb_top.sv
[TB] N inputs=130, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0002/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 378.188 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0002/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 2] ✓ Match | mu=26 (lin=26, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=3086634282
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_4
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 1 mutation(s).
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_12
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_logic_wrapper via const_logic_wrapper_input_2
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_7
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_compare_wrapper via const_compare_wrapper_input_14
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_18
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_1
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_16
[Shift] Skipped depth shift: 'const_concat_repl_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_logic_wrapper via const_logic_wrapper_input_5
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_17
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_1
[Shift] Skipped depth shift: 'const_logic_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_19
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_nested_wrapper via const_nested_wrapper_input_2
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_0
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_logic_wrapper via const_logic_wrapper_input_6
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 17 mutation(s).
[Run] Both strategies exhausted after 17 mutation(s). Returning early.
[Run] Completed 17/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0003/tb_top.sv
[TB] N inputs=140, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0003/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 391.582 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0003/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 3] ✓ Match | mu=17 (lin=17, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=659127171
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_6
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_shift_wrapper via const_shift_wrapper_input_10
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_shift_wrapper via const_shift_wrapper_input_2
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 3 mutation(s).
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_arith_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_arith_wrapper via const_arith_wrapper_input_10
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_9
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_18
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_compare_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_logic_wrapper via const_logic_wrapper_input_3
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_8
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_22
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_5
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_concat_repl_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_4
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_nested_wrapper via const_nested_wrapper_input_13
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_nested_wrapper via const_nested_wrapper_input_22
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_compare_wrapper via const_compare_wrapper_input_4
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_2
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_concat_repl_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_5
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_16
[Shift] Skipped depth shift: 'const_reduce_wrapper' and 'const_concat_repl_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_8
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 20 mutation(s).
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Run] Both strategies exhausted after 20 mutation(s). Returning early.
[Run] Completed 20/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0004/tb_top.sv
[TB] N inputs=137, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0004/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 396.516 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0004/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 4] ✓ Match | mu=20 (lin=20, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=4294560424
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_11
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_compare_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_5
[Hardware] Marked wire 154 as registered to break combinational loop
[Hardware] Marked wire 155 as registered to break combinational loop
[Hardware] Marked wire 156 as registered to break combinational loop
[Hardware] Marked wire 157 as registered to break combinational loop
[Hardware] Marked wire 158 as registered to break combinational loop
[Hardware] Marked wire 159 as registered to break combinational loop
[Hardware] Marked wire 160 as registered to break combinational loop
[Hardware] Marked wire 161 as registered to break combinational loop
[Hardware] Marked wire 162 as registered to break combinational loop
[Hardware] Marked wire 163 as registered to break combinational loop
[Hardware] Marked wire 164 as registered to break combinational loop
[Hardware] Marked wire 165 as registered to break combinational loop
[Hardware] Marked wire 166 as registered to break combinational loop
[Hardware] Marked wire 167 as registered to break combinational loop
[Hardware] Marked wire 168 as registered to break combinational loop
[Hardware] Marked wire 169 as registered to break combinational loop
[Hardware] Marked wire 170 as registered to break combinational loop
[Hardware] Marked wire 171 as registered to break combinational loop
[Hardware] Marked wire 172 as registered to break combinational loop
[Hardware] Marked wire 173 as registered to break combinational loop
[Hardware] Marked wire 174 as registered to break combinational loop
[Hardware] Marked wire 175 as registered to break combinational loop
[Hardware] Marked wire 176 as registered to break combinational loop
[Hardware] Marked wire 177 as registered to break combinational loop
[Cyclical-Rewire] const_conditional_wrapper → const_arith_wrapper | Cycle: ['const_arith_wrapper', 'const_conditional_wrapper', 'const_arith_wrapper'] | All outputs of const_conditional_wrapper marked reg=True
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_6
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 4 mutation(s).
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_compare_wrapper via const_compare_wrapper_input_6
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_shift_wrapper via const_shift_wrapper_input_9
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_20
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_compare_wrapper via const_compare_wrapper_input_15
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_5
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_nested_wrapper via const_nested_wrapper_input_7
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Loop-Error] Loop 'loop_0' missing forward edge const_arith_wrapper -> const_conditional_wrapper
[Comprehensive-Check] Result: FAILED ❌ (1 errors)
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=3660025080
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_logic_wrapper via const_logic_wrapper_input_1
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_compare_wrapper via const_compare_wrapper_input_11
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_22
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 3 mutation(s).
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Skipped depth shift: 'const_shift_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_compare_wrapper via const_compare_wrapper_input_1
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_1
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_compare_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_19
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_8
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_10
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_arith_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_arith_wrapper via const_arith_wrapper_input_14
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_logic_wrapper via const_logic_wrapper_input_4
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_arith_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_arith_wrapper via const_arith_wrapper_input_3
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_shift_wrapper via const_shift_wrapper_input_6
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_4
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Skipped depth shift: 'const_logic_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_compare_wrapper via const_compare_wrapper_input_18
[Shift] Skipped depth shift: 'const_logic_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_16
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_logic_wrapper via const_logic_wrapper_input_3
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_16
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 24 mutation(s).
[Run] Both strategies exhausted after 24 mutation(s). Returning early.
[Run] Completed 24/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0006/tb_top.sv
[TB] N inputs=136, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0006/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 421.859 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0006/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 6] ✓ Match | mu=24 (lin=24, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=1472493963
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_13
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 2 mutation(s).
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_10
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_18
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_compare_wrapper via const_compare_wrapper_input_8
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_5
[Shift] Skipped depth shift: 'const_logic_wrapper' and 'const_shift_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_shift_wrapper via const_shift_wrapper_input_9
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_compare_wrapper via const_compare_wrapper_input_14
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_0
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_7
[Shift] Skipped depth shift: 'const_logic_wrapper' and 'const_conditional_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_28
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_arith_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_arith_wrapper via const_arith_wrapper_input_6
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_concat_repl_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_4
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_shift_wrapper via const_shift_wrapper_input_8
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_4
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_shift_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_shift_wrapper via const_shift_wrapper_input_1
[Shift] Skipped depth shift: 'const_concat_repl_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Skipped depth shift: 'const_concat_repl_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_compare_wrapper via const_compare_wrapper_input_13
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_0
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_conditional_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_3
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_nested_wrapper via const_nested_wrapper_input_9
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 23 mutation(s).
[Run] Both strategies exhausted after 23 mutation(s). Returning early.
[Run] Completed 23/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0007/tb_top.sv
[TB] N inputs=136, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0007/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 405.826 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0007/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 7] ✓ Match | mu=23 (lin=23, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=1096556468
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_compare_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 1 mutation(s).
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_logic_wrapper via const_logic_wrapper_input_7
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_23
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_13
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_2
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_nested_wrapper → const_logic_wrapper via const_logic_wrapper_input_4
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_arith_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_arith_wrapper via const_arith_wrapper_input_0
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_compare_wrapper via const_compare_wrapper_input_8
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_9
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_arith_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_arith_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_arith_wrapper via const_arith_wrapper_input_11
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_3
[Shift] Skipped depth shift: 'const_shift_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_0
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_19
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_shift_wrapper via const_shift_wrapper_input_1
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_0
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_4
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_21
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_nested_wrapper via const_nested_wrapper_input_13
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_13
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_logic_wrapper via const_logic_wrapper_input_2
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 22 mutation(s).
[Run] Both strategies exhausted after 22 mutation(s). Returning early.
[Run] Completed 22/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0008/tb_top.sv
[TB] N inputs=135, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0008/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 386.218 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0008/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 8] ✓ Match | mu=22 (lin=22, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=1076683774
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_2
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_arith_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_arith_wrapper via const_arith_wrapper_input_10
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 2 mutation(s).
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_16
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_compare_wrapper via const_compare_wrapper_input_12
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_0
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_4
[Shift] Skipped depth shift: 'const_shift_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_6
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_1
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_reduce_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_6
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Skipped depth shift: 'const_arith_wrapper' and 'const_concat_repl_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_8
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_32
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_20
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_21
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_concat_repl_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_9
[Shift] Skipped depth shift: 'const_arith_wrapper' and 'const_conditional_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_22
[Shift] Skipped depth shift: 'const_arith_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_logic_wrapper via const_logic_wrapper_input_6
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_nested_wrapper via const_nested_wrapper_input_23
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_compare_wrapper via const_compare_wrapper_input_8
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_conditional_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_6
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_10
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_compare_wrapper via const_compare_wrapper_input_1
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_compare_wrapper via const_compare_wrapper_input_21
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 26 mutation(s).
[Run] Both strategies exhausted after 26 mutation(s). Returning early.
[Run] Completed 26/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0009/tb_top.sv
[TB] N inputs=131, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0009/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 385.037 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0009/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 9] ✓ Match | mu=26 (lin=26, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=3935504937
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_logic_wrapper via const_logic_wrapper_input_0
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_7
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_6
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_25
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_compare_wrapper via const_compare_wrapper_input_19
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_9
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_9
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_compare_wrapper via const_compare_wrapper_input_13
[Shift] Skipped depth shift: 'const_shift_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_18
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Skipped depth shift: 'const_shift_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_nested_wrapper via const_nested_wrapper_input_7
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_9
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_compare_wrapper via const_compare_wrapper_input_9
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_12
[Shift] Skipped depth shift: 'const_reduce_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_compare_wrapper via const_compare_wrapper_input_1
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_logic_wrapper via const_logic_wrapper_input_0
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_4
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_1
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_logic_wrapper via const_logic_wrapper_input_9
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_concat_repl_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_6
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_nested_wrapper via const_nested_wrapper_input_20
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_19
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 25 mutation(s).
[Run] Both strategies exhausted after 25 mutation(s). Returning early.
[Run] Completed 25/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0010/tb_top.sv
[TB] N inputs=134, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0010/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 381.778 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0010/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 10] ✓ Match | mu=25 (lin=25, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=3586112616
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_21
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_nested_wrapper via const_nested_wrapper_input_2
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_arith_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_arith_wrapper via const_arith_wrapper_input_1
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 3 mutation(s).
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_nested_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_11
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_9
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_25
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_2
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_11
[Shift] Skipped depth shift: 'const_logic_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_17
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_nested_wrapper via const_nested_wrapper_input_23
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_shift_wrapper via const_shift_wrapper_input_3
[Shift] Skipped depth shift: 'const_logic_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_logic_wrapper via const_logic_wrapper_input_8
[Shift] Skipped depth shift: 'const_logic_wrapper' and 'const_conditional_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_25
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_18
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_arith_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_arith_wrapper via const_arith_wrapper_input_0
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_compare_wrapper via const_compare_wrapper_input_11
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_compare_wrapper via const_compare_wrapper_input_9
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_17
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 22 mutation(s).
[Run] Both strategies exhausted after 22 mutation(s). Returning early.
[Run] Completed 22/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0011/tb_top.sv
[TB] N inputs=138, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0011/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 297.514 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0011/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 11] ✓ Match | mu=22 (lin=22, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=1822129476
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_2
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_9
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_6
[Hardware] Marked wire 188 as registered to break combinational loop
[Hardware] Marked wire 189 as registered to break combinational loop
[Hardware] Marked wire 190 as registered to break combinational loop
[Hardware] Marked wire 191 as registered to break combinational loop
[Hardware] Marked wire 192 as registered to break combinational loop
[Hardware] Marked wire 193 as registered to break combinational loop
[Hardware] Marked wire 194 as registered to break combinational loop
[Hardware] Marked wire 195 as registered to break combinational loop
[Hardware] Marked wire 196 as registered to break combinational loop
[Hardware] Marked wire 197 as registered to break combinational loop
[Hardware] Marked wire 198 as registered to break combinational loop
[Hardware] Marked wire 199 as registered to break combinational loop
[Hardware] Marked wire 200 as registered to break combinational loop
[Hardware] Marked wire 201 as registered to break combinational loop
[Hardware] Marked wire 202 as registered to break combinational loop
[Hardware] Marked wire 203 as registered to break combinational loop
[Hardware] Marked wire 204 as registered to break combinational loop
[Hardware] Marked wire 205 as registered to break combinational loop
[Hardware] Marked wire 206 as registered to break combinational loop
[Cyclical-Rewire] const_logic_wrapper → const_arith_wrapper | Cycle: ['const_arith_wrapper', 'const_logic_wrapper', 'const_arith_wrapper'] | All outputs of const_logic_wrapper marked reg=True
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_nested_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_logic_wrapper via const_logic_wrapper_input_5
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 6 mutation(s).
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_23
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_nested_wrapper via const_nested_wrapper_input_24
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_3
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_logic_wrapper via const_logic_wrapper_input_1
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Loop-Error] Loop 'loop_0' missing forward edge const_arith_wrapper -> const_logic_wrapper
[Comprehensive-Check] Result: FAILED ❌ (1 errors)
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=724161538
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_4
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_7
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 2 mutation(s).
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_1
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_32
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_nested_wrapper via const_nested_wrapper_input_6
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_reduce_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_33
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_compare_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_17
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_logic_wrapper via const_logic_wrapper_input_4
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Tree-Warning] Back-edge const_conditional_wrapper(d=2) -> const_nested_wrapper(d=0) detected - potential combinational loop that may need registration
[Tree-Warning] Back-edge const_partselect_wrapper(d=3) -> const_conditional_wrapper(d=2) detected - potential combinational loop that may need registration
[Comprehensive-Check] Result: OK ✅
[Shift] Skipped depth shift: 'const_shift_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_8
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_8
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_9
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_10
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_shift_wrapper via const_shift_wrapper_input_8
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_shift_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_shift_wrapper via const_shift_wrapper_input_9
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_2
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 17 mutation(s).
[Run] Both strategies exhausted after 17 mutation(s). Returning early.
[Run] Completed 17/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0013/tb_top.sv
[TB] N inputs=140, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Verilator simulation failed: build_ok=False, run_ok=False
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=3597353296
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_21
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_10
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_nested_wrapper via const_nested_wrapper_input_0
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 4 mutation(s).
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_2
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_compare_wrapper via const_compare_wrapper_input_16
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_nested_wrapper via const_nested_wrapper_input_2
[Shift] Skipped depth shift: 'const_logic_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_19
[Shift] Skipped depth shift: 'const_concat_repl_wrapper' and 'const_conditional_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_8
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_logic_wrapper via const_logic_wrapper_input_9
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_10
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_nested_wrapper via const_nested_wrapper_input_6
[Shift] Skipped depth shift: 'const_arith_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_22
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_11
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_9
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_arith_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_arith_wrapper via const_arith_wrapper_input_5
[Shift] Skipped depth shift: 'const_shift_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_2
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_7
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_logic_wrapper via const_logic_wrapper_input_1
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Tree-Warning] Back-edge const_partselect_wrapper(d=7) -> const_nested_wrapper(d=6) detected - potential combinational loop that may need registration
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_compare_wrapper via const_compare_wrapper_input_7
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 21 mutation(s).
[Run] Both strategies exhausted after 21 mutation(s). Returning early.
[Run] Completed 21/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0014/tb_top.sv
[TB] N inputs=135, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Verilator simulation failed: build_ok=False, run_ok=False
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=3313293386
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_7
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_10
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_nested_wrapper via const_nested_wrapper_input_9
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 3 mutation(s).
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_13
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_arith_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_arith_wrapper via const_arith_wrapper_input_2
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_7
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_shift_wrapper via const_shift_wrapper_input_1
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_logic_wrapper via const_logic_wrapper_input_5
[Shift] Skipped depth shift: 'const_logic_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_13
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_nested_wrapper via const_nested_wrapper_input_1
[Shift] Skipped depth shift: 'const_logic_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_26
[Shift] Skipped depth shift: 'const_logic_wrapper' and 'const_conditional_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_21
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_arith_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_arith_wrapper via const_arith_wrapper_input_15
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_shift_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_shift_wrapper via const_shift_wrapper_input_1
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_0
[Shift] Skipped depth shift: 'const_shift_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_nested_wrapper via const_nested_wrapper_input_10
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 20 mutation(s).
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Run] Both strategies exhausted after 20 mutation(s). Returning early.
[Run] Completed 20/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0015/tb_top.sv
[TB] N inputs=139, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0015/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 360.058 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0015/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 15] ✓ Match | mu=20 (lin=20, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=939043473
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_shift_wrapper via const_shift_wrapper_input_5
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_compare_wrapper → const_nested_wrapper via const_nested_wrapper_input_20
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_nested_wrapper via const_nested_wrapper_input_11
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_19
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_0
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_arith_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_arith_wrapper via const_arith_wrapper_input_13
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_nested_wrapper → const_logic_wrapper via const_logic_wrapper_input_5
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Shift] Skipped depth shift: 'const_reduce_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_10
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_5
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_19
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_compare_wrapper via const_compare_wrapper_input_1
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_12
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_compare_wrapper via const_compare_wrapper_input_19
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_nested_wrapper via const_nested_wrapper_input_20
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_compare_wrapper via const_compare_wrapper_input_23
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_19
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 19 mutation(s).
[Run] Both strategies exhausted after 19 mutation(s). Returning early.
[Run] Completed 19/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0016/tb_top.sv
[TB] N inputs=141, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0016/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 371.722 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0016/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 16] ✓ Match | mu=19 (lin=19, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=157884542
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_26
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_nested_wrapper → const_compare_wrapper via const_compare_wrapper_input_20
[Hardware] Marked wire 80 as registered to break combinational loop
[Hardware] Marked wire 81 as registered to break combinational loop
[Hardware] Marked wire 82 as registered to break combinational loop
[Hardware] Marked wire 83 as registered to break combinational loop
[Hardware] Marked wire 84 as registered to break combinational loop
[Hardware] Marked wire 85 as registered to break combinational loop
[Hardware] Marked wire 86 as registered to break combinational loop
[Hardware] Marked wire 87 as registered to break combinational loop
[Cyclical-Rewire] const_compare_wrapper → const_conditional_wrapper | Cycle: ['const_conditional_wrapper', 'const_compare_wrapper', 'const_conditional_wrapper'] | All outputs of const_compare_wrapper marked reg=True
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 4 mutation(s).
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_logic_wrapper via const_logic_wrapper_input_8
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_shift_wrapper via const_shift_wrapper_input_7
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_4
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_shift_wrapper via const_shift_wrapper_input_9
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_5
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Loop-Error] Loop 'loop_0' missing forward edge const_conditional_wrapper -> const_compare_wrapper
[Comprehensive-Check] Result: FAILED ❌ (1 errors)
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=2276019852
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_11
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_compare_wrapper via const_compare_wrapper_input_14
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_22
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_13
[Hardware] Marked wire 234 as registered to break combinational loop
[Hardware] Marked wire 235 as registered to break combinational loop
[Hardware] Marked wire 236 as registered to break combinational loop
[Hardware] Marked wire 237 as registered to break combinational loop
[Hardware] Marked wire 238 as registered to break combinational loop
[Hardware] Marked wire 239 as registered to break combinational loop
[Hardware] Marked wire 240 as registered to break combinational loop
[Hardware] Marked wire 241 as registered to break combinational loop
[Cyclical-Rewire] const_nested_wrapper → const_arith_wrapper | Cycle: ['const_arith_wrapper', 'const_nested_wrapper', 'const_arith_wrapper'] | All outputs of const_nested_wrapper marked reg=True
[Hardware] Marked wire 80 as registered to break combinational loop
[Hardware] Marked wire 81 as registered to break combinational loop
[Hardware] Marked wire 82 as registered to break combinational loop
[Hardware] Marked wire 83 as registered to break combinational loop
[Hardware] Marked wire 84 as registered to break combinational loop
[Hardware] Marked wire 85 as registered to break combinational loop
[Hardware] Marked wire 86 as registered to break combinational loop
[Hardware] Marked wire 87 as registered to break combinational loop
[Cyclical-Rewire] const_compare_wrapper → const_concat_repl_wrapper | Cycle: ['const_concat_repl_wrapper', 'const_compare_wrapper', 'const_concat_repl_wrapper'] | All outputs of const_compare_wrapper marked reg=True
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_logic_wrapper via const_logic_wrapper_input_9
[Hardware] Marked wire 188 as registered to break combinational loop
[Hardware] Marked wire 189 as registered to break combinational loop
[Hardware] Marked wire 190 as registered to break combinational loop
[Hardware] Marked wire 191 as registered to break combinational loop
[Hardware] Marked wire 192 as registered to break combinational loop
[Hardware] Marked wire 193 as registered to break combinational loop
[Hardware] Marked wire 194 as registered to break combinational loop
[Hardware] Marked wire 195 as registered to break combinational loop
[Hardware] Marked wire 196 as registered to break combinational loop
[Hardware] Marked wire 197 as registered to break combinational loop
[Hardware] Marked wire 198 as registered to break combinational loop
[Hardware] Marked wire 199 as registered to break combinational loop
[Hardware] Marked wire 200 as registered to break combinational loop
[Hardware] Marked wire 201 as registered to break combinational loop
[Hardware] Marked wire 202 as registered to break combinational loop
[Hardware] Marked wire 203 as registered to break combinational loop
[Hardware] Marked wire 204 as registered to break combinational loop
[Hardware] Marked wire 205 as registered to break combinational loop
[Hardware] Marked wire 206 as registered to break combinational loop
[Cyclical-Rewire] const_logic_wrapper → const_concat_repl_wrapper | Cycle: ['const_concat_repl_wrapper', 'const_logic_wrapper', 'const_concat_repl_wrapper'] | All outputs of const_logic_wrapper marked reg=True
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 9 mutation(s).
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_0
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Tree-Warning] Back-edge const_logic_wrapper(d=2) -> const_concat_repl_wrapper(d=0) detected - potential combinational loop that may need registration
[Loop-Error] Loop 'loop_0' missing forward edge const_arith_wrapper -> const_nested_wrapper
[Loop-Error] Loop 'loop_1' missing forward edge const_concat_repl_wrapper -> const_compare_wrapper
[Loop-Error] Loop 'loop_2' missing forward edge const_concat_repl_wrapper -> const_logic_wrapper
[Comprehensive-Check] Result: FAILED ❌ (3 errors)
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=3615526839
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_5
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 1 mutation(s).
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_1
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_10
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_shift_wrapper via const_shift_wrapper_input_5
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_17
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_shift_wrapper via const_shift_wrapper_input_9
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_8
[Shift] Skipped depth shift: 'const_reduce_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_14
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_9
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_6
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_20
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_16
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_23
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_logic_wrapper via const_logic_wrapper_input_1
[Shift] Skipped depth shift: 'const_concat_repl_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_compare_wrapper via const_compare_wrapper_input_5
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_1
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_0
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_compare_wrapper via const_compare_wrapper_input_20
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_nested_wrapper via const_nested_wrapper_input_15
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_compare_wrapper via const_compare_wrapper_input_7
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Skipped depth shift: 'const_reduce_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_compare_wrapper via const_compare_wrapper_input_15
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_shift_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_shift_wrapper via const_shift_wrapper_input_4
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 26 mutation(s).
[Run] Both strategies exhausted after 26 mutation(s). Returning early.
[Run] Completed 26/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0019/tb_top.sv
[TB] N inputs=132, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0019/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 360.434 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0019/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 19] ✓ Match | mu=26 (lin=26, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=4265137368
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_15
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_7
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_shift_wrapper via const_shift_wrapper_input_0
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_compare_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_nested_wrapper → const_shift_wrapper via const_shift_wrapper_input_2
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_logic_wrapper via const_logic_wrapper_input_8
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_18
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_17
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_1
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_21
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_concat_repl_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_0
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_shift_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_shift_wrapper via const_shift_wrapper_input_3
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_8
[Shift] Skipped depth shift: 'const_shift_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_3
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_0
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_conditional_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_9
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_shift_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_shift_wrapper via const_shift_wrapper_input_2
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_1
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_conditional_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_23
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_compare_wrapper via const_compare_wrapper_input_15
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_compare_wrapper via const_compare_wrapper_input_5
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 25 mutation(s).
[Run] Both strategies exhausted after 25 mutation(s). Returning early.
[Run] Completed 25/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0020/tb_top.sv
[TB] N inputs=135, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0020/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 367.008 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0020/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 20] ✓ Match | mu=25 (lin=25, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=1436819726
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_shift_wrapper via const_shift_wrapper_input_3
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_3
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_0
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_arith_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_arith_wrapper via const_arith_wrapper_input_10
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_arith_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_arith_wrapper via const_arith_wrapper_input_10
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_nested_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_5
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_9
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_arith_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_arith_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_arith_wrapper via const_arith_wrapper_input_1
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_logic_wrapper via const_logic_wrapper_input_0
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_7
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_10
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_logic_wrapper via const_logic_wrapper_input_8
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_8
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_nested_wrapper via const_nested_wrapper_input_23
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_nested_wrapper via const_nested_wrapper_input_14
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_7
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_23
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_14
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_nested_wrapper via const_nested_wrapper_input_3
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_23
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 26 mutation(s).
[Run] Both strategies exhausted after 26 mutation(s). Returning early.
[Run] Completed 26/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0021/tb_top.sv
[TB] N inputs=136, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0021/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 391.394 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0021/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 21] ✓ Match | mu=26 (lin=26, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=3262218142
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_logic_wrapper via const_logic_wrapper_input_7
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_arith_wrapper'. Tree merged: True
[Rewire] const_nested_wrapper → const_arith_wrapper via const_arith_wrapper_input_12
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_logic_wrapper via const_logic_wrapper_input_3
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_15
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_0
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_2
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_19
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_compare_wrapper via const_compare_wrapper_input_23
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_14
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Tree-Warning] Back-edge const_logic_wrapper(d=2) -> const_compare_wrapper(d=1) detected - potential combinational loop that may need registration
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_nested_wrapper via const_nested_wrapper_input_1
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_17
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_concat_repl_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_8
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_30
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_22
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_concat_repl_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_4
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_logic_wrapper via const_logic_wrapper_input_4
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 18 mutation(s).
[Run] Both strategies exhausted after 18 mutation(s). Returning early.
[Run] Completed 18/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0022/tb_top.sv
[TB] N inputs=138, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Verilator simulation failed: build_ok=False, run_ok=False
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=4077570080
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_8
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_reduce_wrapper → const_nested_wrapper via const_nested_wrapper_input_13
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_21
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_arith_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_arith_wrapper via const_arith_wrapper_input_12
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_7
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_arith_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_arith_wrapper via const_arith_wrapper_input_6
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_6
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Skipped depth shift: 'const_arith_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_logic_wrapper via const_logic_wrapper_input_3
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_logic_wrapper via const_logic_wrapper_input_2
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Tree-Warning] Back-edge const_concat_repl_wrapper(d=2) -> const_arith_wrapper(d=1) detected - potential combinational loop that may need registration
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_14
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_19
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_compare_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_6
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_13
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 15 mutation(s).
[Run] Both strategies exhausted after 15 mutation(s). Returning early.
[Run] Completed 15/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0023/tb_top.sv
[TB] N inputs=141, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Verilator simulation failed: build_ok=False, run_ok=False
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=2248936421
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_12
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_17
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_21
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_5
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_21
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_logic_wrapper via const_logic_wrapper_input_5
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_5
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_9
[Shift] Skipped depth shift: 'const_logic_wrapper' and 'const_concat_repl_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_8
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_2
[Shift] Skipped depth shift: 'const_shift_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_0
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_14
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Skipped depth shift: 'const_concat_repl_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_compare_wrapper via const_compare_wrapper_input_6
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_4
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_5
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_1
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_nested_wrapper via const_nested_wrapper_input_7
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_compare_wrapper via const_compare_wrapper_input_21
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_0
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_17
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_nested_wrapper via const_nested_wrapper_input_0
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_7
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_nested_wrapper via const_nested_wrapper_input_13
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 25 mutation(s).
[Run] Both strategies exhausted after 25 mutation(s). Returning early.
[Run] Completed 25/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0024/tb_top.sv
[TB] N inputs=134, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0024/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 384.335 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0024/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 24] ✓ Match | mu=25 (lin=25, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=1053874332
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 1 mutation(s).
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_arith_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_arith_wrapper via const_arith_wrapper_input_14
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_22
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_compare_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_7
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_7
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_reduce_wrapper → const_logic_wrapper via const_logic_wrapper_input_2
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_12
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_logic_wrapper via const_logic_wrapper_input_2
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_18
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_compare_wrapper via const_compare_wrapper_input_19
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_23
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_compare_wrapper via const_compare_wrapper_input_21
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_nested_wrapper via const_nested_wrapper_input_0
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_nested_wrapper via const_nested_wrapper_input_26
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_concat_repl_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_4
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 16 mutation(s).
[Run] Both strategies exhausted after 16 mutation(s). Returning early.
[Run] Completed 16/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0025/tb_top.sv
[TB] N inputs=142, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0025/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 390.119 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0025/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 25] ✓ Match | mu=16 (lin=16, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=535744686
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_compare_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_29
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_0
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_compare_wrapper via const_compare_wrapper_input_15
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_0
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_arith_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_arith_wrapper via const_arith_wrapper_input_4
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_conditional_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_9
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_21
[Shift] Skipped depth shift: 'const_arith_wrapper' and 'const_conditional_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_11
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Tree-Warning] Back-edge const_conditional_wrapper(d=2) -> const_concat_repl_wrapper(d=1) detected - potential combinational loop that may need registration
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Skipped depth shift: 'const_concat_repl_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_nested_wrapper via const_nested_wrapper_input_12
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_16
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_5
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_logic_wrapper via const_logic_wrapper_input_7
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_14
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_nested_wrapper via const_nested_wrapper_input_20
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_logic_wrapper via const_logic_wrapper_input_3
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_logic_wrapper via const_logic_wrapper_input_1
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 19 mutation(s).
[Run] Both strategies exhausted after 19 mutation(s). Returning early.
[Run] Completed 19/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0026/tb_top.sv
[TB] N inputs=138, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0026/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 408.665 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0026/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 26] ✓ Match | mu=19 (lin=19, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=3112859962
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_13
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_6
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 2 mutation(s).
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_14
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_compare_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_2
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_16
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_logic_wrapper via const_logic_wrapper_input_1
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_logic_wrapper via const_logic_wrapper_input_3
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_19
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_16
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_3
[Shift] Skipped depth shift: 'const_shift_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Skipped depth shift: 'const_arith_wrapper' and 'const_concat_repl_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_5
[Shift] Skipped depth shift: 'const_reduce_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_4
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_10
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Skipped depth shift: 'const_shift_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_compare_wrapper via const_compare_wrapper_input_8
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_compare_wrapper via const_compare_wrapper_input_12
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_7
[Shift] Skipped depth shift: 'const_reduce_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_logic_wrapper via const_logic_wrapper_input_8
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Skipped depth shift: 'const_reduce_wrapper' and 'const_conditional_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_0
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 21 mutation(s).
[Run] Both strategies exhausted after 21 mutation(s). Returning early.
[Run] Completed 21/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0027/tb_top.sv
[TB] N inputs=136, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0027/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 373.368 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0027/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 27] ✓ Match | mu=21 (lin=21, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=3086942734
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_17
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_4
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_arith_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_arith_wrapper via const_arith_wrapper_input_2
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_logic_wrapper via const_logic_wrapper_input_9
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_compare_wrapper via const_compare_wrapper_input_15
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_1
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_nested_wrapper via const_nested_wrapper_input_11
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_15
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_nested_wrapper via const_nested_wrapper_input_3
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_10
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_13
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_26
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_15
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_nested_wrapper via const_nested_wrapper_input_12
[Shift] Skipped depth shift: 'const_logic_wrapper' and 'const_arith_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_arith_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_arith_wrapper via const_arith_wrapper_input_15
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_shift_wrapper via const_shift_wrapper_input_10
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_2
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 20 mutation(s).
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Run] Both strategies exhausted after 20 mutation(s). Returning early.
[Run] Completed 20/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0028/tb_top.sv
[TB] N inputs=138, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0028/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 382.651 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0028/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 28] ✓ Match | mu=20 (lin=20, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=3643230274
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_14
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_logic_wrapper via const_logic_wrapper_input_1
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_30
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_19
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_7
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_2
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_compare_wrapper via const_compare_wrapper_input_8
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Shift] Skipped depth shift: 'const_concat_repl_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_logic_wrapper via const_logic_wrapper_input_1
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_1
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_nested_wrapper via const_nested_wrapper_input_2
[Shift] Skipped depth shift: 'const_arith_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_14
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_nested_wrapper via const_nested_wrapper_input_17
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_17
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_14
[Shift] Skipped depth shift: 'const_arith_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_6
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_6
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_compare_wrapper via const_compare_wrapper_input_6
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_logic_wrapper via const_logic_wrapper_input_4
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 19 mutation(s).
[Run] Both strategies exhausted after 19 mutation(s). Returning early.
[Run] Completed 19/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0029/tb_top.sv
[TB] N inputs=139, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0029/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 369.948 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0029/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 29] ✓ Match | mu=19 (lin=19, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=2568738682
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_18
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_nested_wrapper via const_nested_wrapper_input_26
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_4
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_4
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 4 mutation(s).
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_7
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_0
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_31
[Shift] Skipped depth shift: 'const_arith_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_logic_wrapper via const_logic_wrapper_input_0
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_15
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_22
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_nested_wrapper via const_nested_wrapper_input_4
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_logic_wrapper via const_logic_wrapper_input_5
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_9
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_logic_wrapper via const_logic_wrapper_input_0
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_shift_wrapper via const_shift_wrapper_input_1
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_6
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_logic_wrapper via const_logic_wrapper_input_3
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_9
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_nested_wrapper via const_nested_wrapper_input_2
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_conditional_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_31
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_3
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_logic_wrapper via const_logic_wrapper_input_6
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_compare_wrapper via const_compare_wrapper_input_13
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 24 mutation(s).
[Run] Both strategies exhausted after 24 mutation(s). Returning early.
[Run] Completed 24/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0030/tb_top.sv
[TB] N inputs=136, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0030/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 368.739 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0030/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 30] ✓ Match | mu=24 (lin=24, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=3281446742
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_21
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 1 mutation(s).
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_7
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_14
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_8
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_2
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_nested_wrapper via const_nested_wrapper_input_1
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_logic_wrapper via const_logic_wrapper_input_5
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_2
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_shift_wrapper via const_shift_wrapper_input_8
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_compare_wrapper via const_compare_wrapper_input_19
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Skipped depth shift: 'const_shift_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_1
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_logic_wrapper via const_logic_wrapper_input_9
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_3
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_15
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_6
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Skipped depth shift: 'const_logic_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_2
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_logic_wrapper via const_logic_wrapper_input_7
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_4
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 23 mutation(s).
[Run] Both strategies exhausted after 23 mutation(s). Returning early.
[Run] Completed 23/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0031/tb_top.sv
[TB] N inputs=137, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0031/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 347.278 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0031/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 31] ✓ Match | mu=23 (lin=23, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=1481432775
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_23
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_logic_wrapper via const_logic_wrapper_input_3
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 2 mutation(s).
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_reduce_wrapper → const_shift_wrapper via const_shift_wrapper_input_5
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_1
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_compare_wrapper via const_compare_wrapper_input_9
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_5
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_13
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_28
[Shift] Skipped depth shift: 'const_reduce_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_nested_wrapper via const_nested_wrapper_input_16
[Shift] Skipped depth shift: 'const_concat_repl_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_logic_wrapper via const_logic_wrapper_input_5
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_6
[Shift] Skipped depth shift: 'const_arith_wrapper' and 'const_shift_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_6
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_compare_wrapper via const_compare_wrapper_input_21
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_shift_wrapper via const_shift_wrapper_input_4
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_8
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_shift_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_shift_wrapper via const_shift_wrapper_input_10
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_4
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 22 mutation(s).
[Run] Both strategies exhausted after 22 mutation(s). Returning early.
[Run] Completed 22/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0032/tb_top.sv
[TB] N inputs=136, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0032/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 373.368 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0032/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 32] ✓ Match | mu=22 (lin=22, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=4020672968
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_15
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_1
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_12
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_14
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_3
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_logic_wrapper via const_logic_wrapper_input_9
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_2
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_nested_wrapper via const_nested_wrapper_input_0
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_14
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_logic_wrapper via const_logic_wrapper_input_2
[Shift] Skipped depth shift: 'const_shift_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_2
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_14
[Shift] Skipped depth shift: 'const_concat_repl_wrapper' and 'const_conditional_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_31
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_9
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_8
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_14
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_nested_wrapper via const_nested_wrapper_input_22
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Skipped depth shift: 'const_reduce_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_nested_wrapper via const_nested_wrapper_input_21
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_5
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 24 mutation(s).
[Run] Both strategies exhausted after 24 mutation(s). Returning early.
[Run] Completed 24/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0033/tb_top.sv
[TB] N inputs=136, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0033/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 197.704 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0033/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 33] ✓ Match | mu=24 (lin=24, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=15450513
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_12
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_compare_wrapper via const_compare_wrapper_input_17
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_arith_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_arith_wrapper via const_arith_wrapper_input_1
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_6
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_5
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_nested_wrapper via const_nested_wrapper_input_17
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_2
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Skipped depth shift: 'const_concat_repl_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_compare_wrapper via const_compare_wrapper_input_1
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_logic_wrapper via const_logic_wrapper_input_8
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_nested_wrapper via const_nested_wrapper_input_19
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_14
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_shift_wrapper via const_shift_wrapper_input_8
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_0
[Shift] Skipped depth shift: 'const_reduce_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_compare_wrapper via const_compare_wrapper_input_3
[Shift] Skipped depth shift: 'const_logic_wrapper' and 'const_arith_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_arith_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_arith_wrapper via const_arith_wrapper_input_15
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_2
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 20 mutation(s).
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Run] Both strategies exhausted after 20 mutation(s). Returning early.
[Run] Completed 20/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0034/tb_top.sv
[TB] N inputs=137, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0034/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 344.919 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0034/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 34] ✓ Match | mu=20 (lin=20, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=166782784
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_logic_wrapper via const_logic_wrapper_input_1
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_7
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_4
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_22
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_3
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_15
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_13
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_compare_wrapper → const_nested_wrapper via const_nested_wrapper_input_13
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_2
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_logic_wrapper via const_logic_wrapper_input_1
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Skipped depth shift: 'const_arith_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_arith_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_arith_wrapper via const_arith_wrapper_input_8
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_19
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_14
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_nested_wrapper via const_nested_wrapper_input_15
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_shift_wrapper via const_shift_wrapper_input_6
[Shift] Skipped depth shift: 'const_reduce_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_logic_wrapper via const_logic_wrapper_input_9
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_8
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_shift_wrapper via const_shift_wrapper_input_4
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 21 mutation(s).
[Run] Both strategies exhausted after 21 mutation(s). Returning early.
[Run] Completed 21/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0035/tb_top.sv
[TB] N inputs=137, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0035/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 368.179 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0035/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 35] ✓ Match | mu=21 (lin=21, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=943902590
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_6
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_logic_wrapper via const_logic_wrapper_input_6
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_3
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 3 mutation(s).
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_1
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_15
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_19
[Shift] Skipped depth shift: 'const_arith_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_nested_wrapper via const_nested_wrapper_input_13
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_19
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_logic_wrapper via const_logic_wrapper_input_2
[Shift] Skipped depth shift: 'const_arith_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_2
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_nested_wrapper via const_nested_wrapper_input_22
[Shift] Skipped depth shift: 'const_concat_repl_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_compare_wrapper via const_compare_wrapper_input_14
[Shift] Skipped depth shift: 'const_concat_repl_wrapper' and 'const_shift_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_shift_wrapper via const_shift_wrapper_input_6
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_3
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_compare_wrapper via const_compare_wrapper_input_5
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_compare_wrapper via const_compare_wrapper_input_7
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_12
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_compare_wrapper via const_compare_wrapper_input_16
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_26
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Skipped depth shift: 'const_reduce_wrapper' and 'const_conditional_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_22
[Shift] Skipped depth shift: 'const_reduce_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_compare_wrapper via const_compare_wrapper_input_3
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_15
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 27 mutation(s).
[Run] Both strategies exhausted after 27 mutation(s). Returning early.
[Run] Completed 27/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0036/tb_top.sv
[TB] N inputs=133, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0036/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 385.696 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0036/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 36] ✓ Match | mu=27 (lin=27, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=3401872632
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_12
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_8
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_10
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_compare_wrapper via const_compare_wrapper_input_20
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_4
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_shift_wrapper via const_shift_wrapper_input_3
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_0
[Shift] Skipped depth shift: 'const_reduce_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_compare_wrapper via const_compare_wrapper_input_15
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_21
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_concat_repl_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_7
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_logic_wrapper via const_logic_wrapper_input_5
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_nested_wrapper via const_nested_wrapper_input_25
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_shift_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_shift_wrapper via const_shift_wrapper_input_5
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_9
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_nested_wrapper via const_nested_wrapper_input_17
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_5
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_13
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 21 mutation(s).
[Run] Both strategies exhausted after 21 mutation(s). Returning early.
[Run] Completed 21/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0037/tb_top.sv
[TB] N inputs=136, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0037/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 402.674 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0037/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 37] ✓ Match | mu=21 (lin=21, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=1956613773
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_nested_wrapper → const_compare_wrapper via const_compare_wrapper_input_13
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 1 mutation(s).
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_12
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_2
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_0
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_14
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_0
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_compare_wrapper via const_compare_wrapper_input_22
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_2
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_logic_wrapper via const_logic_wrapper_input_7
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_2
[Shift] Skipped depth shift: 'const_shift_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_nested_wrapper via const_nested_wrapper_input_6
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_1
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_arith_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_arith_wrapper via const_arith_wrapper_input_12
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_21
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_5
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_concat_repl_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_8
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_23
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_compare_wrapper via const_compare_wrapper_input_8
[Shift] Skipped depth shift: 'const_reduce_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_compare_wrapper via const_compare_wrapper_input_11
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 26 mutation(s).
[Run] Both strategies exhausted after 26 mutation(s). Returning early.
[Run] Completed 26/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0038/tb_top.sv
[TB] N inputs=134, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0038/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 393.459 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0038/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 38] ✓ Match | mu=26 (lin=26, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=3094698759
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_nested_wrapper → const_shift_wrapper via const_shift_wrapper_input_7
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_compare_wrapper via const_compare_wrapper_input_16
[Hardware] Marked wire 80 as registered to break combinational loop
[Hardware] Marked wire 81 as registered to break combinational loop
[Hardware] Marked wire 82 as registered to break combinational loop
[Hardware] Marked wire 83 as registered to break combinational loop
[Hardware] Marked wire 84 as registered to break combinational loop
[Hardware] Marked wire 85 as registered to break combinational loop
[Hardware] Marked wire 86 as registered to break combinational loop
[Hardware] Marked wire 87 as registered to break combinational loop
[Cyclical-Rewire] const_compare_wrapper → const_nested_wrapper | Cycle: ['const_nested_wrapper', 'const_compare_wrapper', 'const_nested_wrapper'] | All outputs of const_compare_wrapper marked reg=True
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 3 mutation(s).
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_compare_wrapper via const_compare_wrapper_input_12
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_nested_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_28
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_2
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_4
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_2
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_logic_wrapper via const_logic_wrapper_input_3
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Loop-Error] Loop 'loop_0' missing forward edge const_nested_wrapper -> const_compare_wrapper
[Comprehensive-Check] Result: FAILED ❌ (1 errors)
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=2606879837
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_16
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_5
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_nested_wrapper via const_nested_wrapper_input_14
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_7
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_compare_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_compare_wrapper via const_compare_wrapper_input_20
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_nested_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_4
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_concat_repl_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_8
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_29
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_15
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Skipped depth shift: 'const_arith_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Skipped depth shift: 'const_arith_wrapper' and 'const_conditional_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_29
[Shift] Skipped depth shift: 'const_arith_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_8
[Shift] Skipped depth shift: 'const_arith_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_14
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_23
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_1
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_arith_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_arith_wrapper via const_arith_wrapper_input_8
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_logic_wrapper via const_logic_wrapper_input_0
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_18
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_17
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_26
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_concat_repl_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_5
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_11
[Shift] Skipped depth shift: 'const_reduce_wrapper' and 'const_concat_repl_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_4
[Shift] Skipped depth shift: 'const_nested_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_compare_wrapper via const_compare_wrapper_input_6
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 26 mutation(s).
[Run] Both strategies exhausted after 26 mutation(s). Returning early.
[Run] Completed 26/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0040/tb_top.sv
[TB] N inputs=133, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0040/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 400.695 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0040/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 40] ✓ Match | mu=26 (lin=26, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=3928981322
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_nested_wrapper via const_nested_wrapper_input_8
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 3 mutation(s).
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_0
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_compare_wrapper → const_shift_wrapper via const_shift_wrapper_input_2
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_8
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_arith_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_arith_wrapper via const_arith_wrapper_input_10
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_logic_wrapper via const_logic_wrapper_input_0
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_17
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_25
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Skipped depth shift: 'const_reduce_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_logic_wrapper via const_logic_wrapper_input_3
[Shift] Skipped depth shift: 'const_reduce_wrapper' and 'const_concat_repl_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_4
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 14 mutation(s).
[Run] Both strategies exhausted after 14 mutation(s). Returning early.
[Run] Completed 14/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0041/tb_top.sv
[TB] N inputs=143, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0041/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 342.143 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0041/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 41] ✓ Match | mu=14 (lin=14, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=2203623876
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_10
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 1 mutation(s).
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_arith_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_arith_wrapper via const_arith_wrapper_input_0
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_arith_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_arith_wrapper via const_arith_wrapper_input_5
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_logic_wrapper via const_logic_wrapper_input_6
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_20
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_shift_wrapper via const_shift_wrapper_input_4
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_5
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_13
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_1
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Skipped depth shift: 'const_conditional_wrapper' and 'const_shift_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_shift_wrapper via const_shift_wrapper_input_6
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_2
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_9
[Shift] Skipped depth shift: 'const_logic_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_2
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_arith_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_arith_wrapper via const_arith_wrapper_input_14
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_nested_wrapper via const_nested_wrapper_input_5
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_logic_wrapper via const_logic_wrapper_input_4
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_compare_wrapper via const_compare_wrapper_input_21
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 21 mutation(s).
[Run] Both strategies exhausted after 21 mutation(s). Returning early.
[Run] Completed 21/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0042/tb_top.sv
[TB] N inputs=138, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0042/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 394.869 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0042/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 42] ✓ Match | mu=21 (lin=21, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=2831158939
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_logic_wrapper via const_logic_wrapper_input_5
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_compare_wrapper via const_compare_wrapper_input_15
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_reduce_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_6
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_1
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_1
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_partselect_wrapper → const_shift_wrapper via const_shift_wrapper_input_10
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_9
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_14
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_9
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_logic_wrapper via const_logic_wrapper_input_8
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_shift_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_shift_wrapper via const_shift_wrapper_input_3
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_logic_wrapper via const_logic_wrapper_input_5
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_12
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_8
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_22
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_nested_wrapper via const_nested_wrapper_input_23
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_10
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_nested_wrapper via const_nested_wrapper_input_1
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_5
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 20 mutation(s).
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Run] Both strategies exhausted after 20 mutation(s). Returning early.
[Run] Completed 20/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0043/tb_top.sv
[TB] N inputs=137, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0043/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 375.480 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0043/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 43] ✓ Match | mu=20 (lin=20, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=2516955749
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_27
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_arith_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_arith_wrapper via const_arith_wrapper_input_13
[Hardware] Marked wire 154 as registered to break combinational loop
[Hardware] Marked wire 155 as registered to break combinational loop
[Hardware] Marked wire 156 as registered to break combinational loop
[Hardware] Marked wire 157 as registered to break combinational loop
[Hardware] Marked wire 158 as registered to break combinational loop
[Hardware] Marked wire 159 as registered to break combinational loop
[Hardware] Marked wire 160 as registered to break combinational loop
[Hardware] Marked wire 161 as registered to break combinational loop
[Hardware] Marked wire 162 as registered to break combinational loop
[Hardware] Marked wire 163 as registered to break combinational loop
[Hardware] Marked wire 164 as registered to break combinational loop
[Hardware] Marked wire 165 as registered to break combinational loop
[Hardware] Marked wire 166 as registered to break combinational loop
[Hardware] Marked wire 167 as registered to break combinational loop
[Hardware] Marked wire 168 as registered to break combinational loop
[Hardware] Marked wire 169 as registered to break combinational loop
[Hardware] Marked wire 170 as registered to break combinational loop
[Hardware] Marked wire 171 as registered to break combinational loop
[Hardware] Marked wire 172 as registered to break combinational loop
[Hardware] Marked wire 173 as registered to break combinational loop
[Hardware] Marked wire 174 as registered to break combinational loop
[Hardware] Marked wire 175 as registered to break combinational loop
[Hardware] Marked wire 176 as registered to break combinational loop
[Hardware] Marked wire 177 as registered to break combinational loop
[Cyclical-Rewire] const_conditional_wrapper → const_shift_wrapper | Cycle: ['const_shift_wrapper', 'const_conditional_wrapper', 'const_shift_wrapper'] | All outputs of const_conditional_wrapper marked reg=True
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_11
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_5
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Hardware] Marked wire 274 as registered to break combinational loop
[Hardware] Marked wire 275 as registered to break combinational loop
[Hardware] Marked wire 276 as registered to break combinational loop
[Hardware] Marked wire 277 as registered to break combinational loop
[Hardware] Marked wire 278 as registered to break combinational loop
[Hardware] Marked wire 279 as registered to break combinational loop
[Cyclical-Rewire] const_reduce_wrapper → const_shift_wrapper | Cycle: ['const_shift_wrapper', 'const_reduce_wrapper', 'const_shift_wrapper'] | All outputs of const_reduce_wrapper marked reg=True
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_nested_wrapper via const_nested_wrapper_input_15
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_compare_wrapper via const_compare_wrapper_input_10
[Hardware] Marked wire 262 as registered to break combinational loop
[Hardware] Marked wire 263 as registered to break combinational loop
[Hardware] Marked wire 264 as registered to break combinational loop
[Hardware] Marked wire 265 as registered to break combinational loop
[Hardware] Marked wire 266 as registered to break combinational loop
[Hardware] Marked wire 267 as registered to break combinational loop
[Hardware] Marked wire 268 as registered to break combinational loop
[Hardware] Marked wire 269 as registered to break combinational loop
[Cyclical-Rewire] const_partselect_wrapper → const_shift_wrapper | Cycle: ['const_shift_wrapper', 'const_partselect_wrapper', 'const_shift_wrapper'] | All outputs of const_partselect_wrapper marked reg=True
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Tree-Warning] Back-edge const_partselect_wrapper(d=2) -> const_shift_wrapper(d=0) detected - potential combinational loop that may need registration
[Tree-Warning] Back-edge const_reduce_wrapper(d=2) -> const_shift_wrapper(d=0) detected - potential combinational loop that may need registration
[Loop-Error] Loop 'loop_0' missing forward edge const_shift_wrapper -> const_conditional_wrapper
[Loop-Error] Loop 'loop_1' missing forward edge const_shift_wrapper -> const_reduce_wrapper
[Loop-Error] Loop 'loop_2' missing forward edge const_shift_wrapper -> const_partselect_wrapper
[Comprehensive-Check] Result: FAILED ❌ (3 errors)
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=1791895503
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_arith_wrapper'. Tree merged: True
[Rewire] const_nested_wrapper → const_arith_wrapper via const_arith_wrapper_input_9
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_17
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_15
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_1
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_arith_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_arith_wrapper via const_arith_wrapper_input_2
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_6
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_6
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_compare_wrapper via const_compare_wrapper_input_9
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_2
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_9
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_logic_wrapper via const_logic_wrapper_input_7
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_9
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_4
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_6
[Shift] Skipped depth shift: 'const_concat_repl_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_compare_wrapper via const_compare_wrapper_input_20
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_arith_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_arith_wrapper via const_arith_wrapper_input_2
[Shift] Skipped depth shift: 'const_partselect_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_logic_wrapper via const_logic_wrapper_input_0
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 18 mutation(s).
[Run] Both strategies exhausted after 18 mutation(s). Returning early.
[Run] Completed 18/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0045/tb_top.sv
[TB] N inputs=140, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0045/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 386.096 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0045/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 45] ✓ Match | mu=18 (lin=18, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=984448744
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_19
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_6
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_logic_wrapper via const_logic_wrapper_input_4
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_nested_wrapper via const_nested_wrapper_input_4
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_logic_wrapper via const_logic_wrapper_input_2
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_4
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_5
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_17
[Shift] Skipped depth shift: 'const_concat_repl_wrapper' and 'const_shift_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_shift_wrapper via const_shift_wrapper_input_0
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Skipped depth shift: 'const_concat_repl_wrapper' and 'const_nested_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_nested_wrapper via const_nested_wrapper_input_19
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_6
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_9
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_compare_wrapper via const_compare_wrapper_input_4
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_6
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_nested_wrapper via const_nested_wrapper_input_17
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_compare_wrapper via const_compare_wrapper_input_17
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_reduce_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_partselect_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_partselect_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_logic_wrapper via const_logic_wrapper_input_2
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_compare_wrapper via const_compare_wrapper_input_1
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 23 mutation(s).
[Run] Both strategies exhausted after 23 mutation(s). Returning early.
[Run] Completed 23/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0046/tb_top.sv
[TB] N inputs=138, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0046/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 396.824 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0046/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 46] ✓ Match | mu=23 (lin=23, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=2788511631
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 0 mutation(s).
[Consistency] Checking consistency after 0 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_logic_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_logic_wrapper via const_logic_wrapper_input_1
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_3
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_7
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_compare_wrapper via const_compare_wrapper_input_0
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_20
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_compare_wrapper → const_nested_wrapper via const_nested_wrapper_input_18
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_compare_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_22
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_logic_wrapper via const_logic_wrapper_input_1
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_0
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_logic_wrapper via const_logic_wrapper_input_8
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_16
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_nested_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_nested_wrapper via const_nested_wrapper_input_14
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_shift_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_14
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_10
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_0
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_partselect_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_16
[Shift] Skipped depth shift: 'const_reduce_wrapper' and 'const_logic_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_logic_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_logic_wrapper via const_logic_wrapper_input_6
[Shift] Skipped depth shift: 'const_compare_wrapper' and 'const_conditional_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_compare_wrapper' → 'const_conditional_wrapper'. Tree merged: False
[Rewire] const_compare_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_29
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_3
[Consistency] Checking consistency after 20 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Comprehensive-Check] Result: OK ✅
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_conditional_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_5
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_nested_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_10
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_reduce_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_0
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_partselect_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_9
[Rewire] No valid rewiring opportunity found.
[Run] Linear rewiring exhausted after 24 mutation(s).
[Run] Both strategies exhausted after 24 mutation(s). Returning early.
[Run] Completed 24/100 mutation(s).
[TB] Wrote SystemVerilog testbench: large_test_100m/cycle_0047/tb_top.sv
[TB] N inputs=135, M outputs=159, clk_period=2, cycles(default)=200
[TB] Inputs randomized: in_flat (exact width; no truncation)
[TriSim] Running Verilator simulation...
[TriSim] Running Icarus Verilog simulation...
[TriSim] Running CXXRTL simulation...
[Debug] Unrecognized log format at line 202: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 203: - /opt/module-fuzz/rewiring/large_test_100m/cycle_0047/tb_top.sv:82: Verilog $finish
[Debug] Unrecognized log format at line 206: - Verilator: $finish at 404ns; walltime 0.001 s; speed 396.792 us/s
[Debug] Unrecognized log format at line 1: VCD info: dumpfile tb_top.vcd opened for output.
[Debug] Unrecognized log format at line 203: TB_SIM_OK cycles=200
[Debug] Unrecognized log format at line 204: /opt/module-fuzz/rewiring/large_test_100m/cycle_0047/tb_top.sv:82: $finish called at 403000 (1ps)
[TriCompare] Parsed 202 Verilator, 202 Icarus, 202 CXXRTL cycles
[TriSim] All three simulators agree - no bug found
[Cycle 47] ✓ Match | mu=24 (lin=24, cyc=0) | bugs_total=0
------------------------------------------------------------
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=4195796334
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_10
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_concat_repl_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_1
[Shift] Parent/child set: 'const_nested_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_nested_wrapper → const_shift_wrapper via const_shift_wrapper_input_4
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_shift_wrapper via const_shift_wrapper_input_7
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_compare_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_compare_wrapper via const_compare_wrapper_input_1
[Shift] Skipped depth shift: 'const_arith_wrapper' and 'const_compare_wrapper' are not at the same depth.
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_compare_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_compare_wrapper via const_compare_wrapper_input_10
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_23
[Shift] Parent/child set: 'const_shift_wrapper' → 'const_reduce_wrapper'. Tree merged: True
[Rewire] const_shift_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_reduce_wrapper'. Tree merged: False
[Rewire] const_concat_repl_wrapper → const_reduce_wrapper via const_reduce_wrapper_input_2
[Hardware] Marked wire 291 as registered to break combinational loop
[Hardware] Marked wire 292 as registered to break combinational loop
[Hardware] Marked wire 293 as registered to break combinational loop
[Hardware] Marked wire 294 as registered to break combinational loop
[Hardware] Marked wire 295 as registered to break combinational loop
[Hardware] Marked wire 296 as registered to break combinational loop
[Hardware] Marked wire 297 as registered to break combinational loop
[Hardware] Marked wire 298 as registered to break combinational loop
[Hardware] Marked wire 299 as registered to break combinational loop
[Hardware] Marked wire 300 as registered to break combinational loop
[Hardware] Marked wire 301 as registered to break combinational loop
[Hardware] Marked wire 302 as registered to break combinational loop
[Hardware] Marked wire 303 as registered to break combinational loop
[Hardware] Marked wire 304 as registered to break combinational loop
[Hardware] Marked wire 305 as registered to break combinational loop
[Hardware] Marked wire 306 as registered to break combinational loop
[Hardware] Marked wire 307 as registered to break combinational loop
[Hardware] Marked wire 308 as registered to break combinational loop
[Hardware] Marked wire 309 as registered to break combinational loop
[Hardware] Marked wire 310 as registered to break combinational loop
[Hardware] Marked wire 311 as registered to break combinational loop
[Hardware] Marked wire 312 as registered to break combinational loop
[Hardware] Marked wire 313 as registered to break combinational loop
[Hardware] Marked wire 314 as registered to break combinational loop
[Cyclical-Rewire] const_shift_wrapper → const_logic_wrapper | Cycle: ['const_logic_wrapper', 'const_shift_wrapper', 'const_logic_wrapper'] | All outputs of const_shift_wrapper marked reg=True
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Loop-Error] Loop 'loop_0' missing forward edge const_logic_wrapper -> const_shift_wrapper
[Comprehensive-Check] Result: FAILED ❌ (1 errors)
[Reset] Reloading state from ../test_libraries/const_tests/flattened/ with seed=4147421404
[Shift] Parent/child set: 'const_conditional_wrapper' → 'const_shift_wrapper'. Tree merged: True
[Rewire] const_conditional_wrapper → const_shift_wrapper via const_shift_wrapper_input_9
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_18
[Hardware] Marked wire 291 as registered to break combinational loop
[Hardware] Marked wire 292 as registered to break combinational loop
[Hardware] Marked wire 293 as registered to break combinational loop
[Hardware] Marked wire 294 as registered to break combinational loop
[Hardware] Marked wire 295 as registered to break combinational loop
[Hardware] Marked wire 296 as registered to break combinational loop
[Hardware] Marked wire 297 as registered to break combinational loop
[Hardware] Marked wire 298 as registered to break combinational loop
[Hardware] Marked wire 299 as registered to break combinational loop
[Hardware] Marked wire 300 as registered to break combinational loop
[Hardware] Marked wire 301 as registered to break combinational loop
[Hardware] Marked wire 302 as registered to break combinational loop
[Hardware] Marked wire 303 as registered to break combinational loop
[Hardware] Marked wire 304 as registered to break combinational loop
[Hardware] Marked wire 305 as registered to break combinational loop
[Hardware] Marked wire 306 as registered to break combinational loop
[Hardware] Marked wire 307 as registered to break combinational loop
[Hardware] Marked wire 308 as registered to break combinational loop
[Hardware] Marked wire 309 as registered to break combinational loop
[Hardware] Marked wire 310 as registered to break combinational loop
[Hardware] Marked wire 311 as registered to break combinational loop
[Hardware] Marked wire 312 as registered to break combinational loop
[Hardware] Marked wire 313 as registered to break combinational loop
[Hardware] Marked wire 314 as registered to break combinational loop
[Cyclical-Rewire] const_shift_wrapper → const_logic_wrapper | Cycle: ['const_logic_wrapper', 'const_shift_wrapper', 'const_logic_wrapper'] | All outputs of const_shift_wrapper marked reg=True
[Cyclical-Rewire] No valid cyclical rewiring opportunity found.
[Run] Cyclical rewiring exhausted after 3 mutation(s).
[Shift] Parent/child set: 'const_reduce_wrapper' → 'const_arith_wrapper'. Tree merged: True
[Rewire] const_reduce_wrapper → const_arith_wrapper via const_arith_wrapper_input_14
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_0
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_arith_wrapper'. Tree merged: False
[Rewire] const_logic_wrapper → const_arith_wrapper via const_arith_wrapper_input_5
[Shift] Parent/child set: 'const_concat_repl_wrapper' → 'const_conditional_wrapper'. Tree merged: True
[Rewire] const_concat_repl_wrapper → const_conditional_wrapper via const_conditional_wrapper_input_15
[Shift] Parent/child set: 'const_logic_wrapper' → 'const_nested_wrapper'. Tree merged: True
[Rewire] const_logic_wrapper → const_nested_wrapper via const_nested_wrapper_input_4
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_partselect_wrapper'. Tree merged: True
[Rewire] const_arith_wrapper → const_partselect_wrapper via const_partselect_wrapper_input_7
[Shift] Parent/child set: 'const_arith_wrapper' → 'const_concat_repl_wrapper'. Tree merged: False
[Rewire] const_arith_wrapper → const_concat_repl_wrapper via const_concat_repl_wrapper_input_2
[Consistency] Checking consistency after 10 mutations...
[Consistency] mod_IO and all_wires are consistent ✅
[Loop-Error] Loop 'loop_0' missing forward edge const_logic_wrapper -> const_shift_wrapper
[Comprehensive-Check] Result: FAILED ❌ (1 errors)

[Summary] Total cycles: 50
[Summary] Bugs found: 0
