<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1543pt" height="684pt"
 viewBox="0.00 0.00 1543.16 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 1539.16,-680 1539.16,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1515,-8 1515,-8 1521,-8 1527,-14 1527,-20 1527,-20 1527,-656 1527,-656 1527,-662 1521,-668 1515,-668 1515,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="767.5" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="767.5" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;kvm_vm=Null&#10;m5ops_base=4294901760&#10;mem_mode=timing&#10;mem_ranges=0:8589934592&#10;memories=system.mem_ctrls&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1507,-16 1507,-16 1513,-16 1519,-22 1519,-28 1519,-28 1519,-610 1519,-610 1519,-616 1513,-622 1507,-622 1507,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="767.5" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="767.5" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 901,-24 901,-24 907,-24 913,-30 913,-36 913,-36 913,-380 913,-380 913,-386 907,-392 901,-392 901,-392 36,-392 36,-392 30,-392 24,-386 24,-380 24,-380 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="468.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="468.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust65" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust65"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M559,-147C559,-147 893,-147 893,-147 899,-147 905,-153 905,-159 905,-159 905,-334 905,-334 905,-340 899,-346 893,-346 893,-346 559,-346 559,-346 553,-346 547,-340 547,-334 547,-334 547,-159 547,-159 547,-153 553,-147 559,-147"/>
<text text-anchor="middle" x="726" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="726" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust66" class="cluster">
<title>cluster_system_cpu_mmu_itb</title>
<g id="a_clust66"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M567,-155C567,-155 710,-155 710,-155 716,-155 722,-161 722,-167 722,-167 722,-288 722,-288 722,-294 716,-300 710,-300 710,-300 567,-300 567,-300 561,-300 555,-294 555,-288 555,-288 555,-167 555,-167 555,-161 561,-155 567,-155"/>
<text text-anchor="middle" x="638.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="638.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust67" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust67"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M575,-163C575,-163 702,-163 702,-163 708,-163 714,-169 714,-175 714,-175 714,-242 714,-242 714,-248 708,-254 702,-254 702,-254 575,-254 575,-254 569,-254 563,-248 563,-242 563,-242 563,-175 563,-175 563,-169 569,-163 575,-163"/>
<text text-anchor="middle" x="638.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="638.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust69" class="cluster">
<title>cluster_system_cpu_mmu_dtb</title>
<g id="a_clust69"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M742,-155C742,-155 885,-155 885,-155 891,-155 897,-161 897,-167 897,-167 897,-288 897,-288 897,-294 891,-300 885,-300 885,-300 742,-300 742,-300 736,-300 730,-294 730,-288 730,-288 730,-167 730,-167 730,-161 736,-155 742,-155"/>
<text text-anchor="middle" x="813.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="813.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust70" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust70"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M750,-163C750,-163 877,-163 877,-163 883,-163 889,-169 889,-175 889,-175 889,-242 889,-242 889,-248 883,-254 877,-254 877,-254 750,-254 750,-254 744,-254 738,-248 738,-242 738,-242 738,-175 738,-175 738,-169 744,-163 750,-163"/>
<text text-anchor="middle" x="813.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="813.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M292,-32C292,-32 454,-32 454,-32 460,-32 466,-38 466,-44 466,-44 466,-111 466,-111 466,-117 460,-123 454,-123 454,-123 292,-123 292,-123 286,-123 280,-117 280,-111 280,-111 280,-44 280,-44 280,-38 286,-32 292,-32"/>
<text text-anchor="middle" x="373" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="373" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M72,-32C72,-32 234,-32 234,-32 240,-32 246,-38 246,-44 246,-44 246,-111 246,-111 246,-117 240,-123 234,-123 234,-123 72,-123 72,-123 66,-123 60,-117 60,-111 60,-111 60,-44 60,-44 60,-38 66,-32 72,-32"/>
<text text-anchor="middle" x="153" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="153" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M537,-32C537,-32 699,-32 699,-32 705,-32 711,-38 711,-44 711,-44 711,-111 711,-111 711,-117 705,-123 699,-123 699,-123 537,-123 537,-123 531,-123 525,-117 525,-111 525,-111 525,-44 525,-44 525,-38 531,-32 537,-32"/>
<text text-anchor="middle" x="618" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="618" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M731,-32C731,-32 893,-32 893,-32 899,-32 905,-38 905,-44 905,-44 905,-111 905,-111 905,-117 899,-123 893,-123 893,-123 731,-123 731,-123 725,-123 719,-117 719,-111 719,-111 719,-44 719,-44 719,-38 725,-32 731,-32"/>
<text text-anchor="middle" x="812" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="812" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M250,-163C250,-163 527,-163 527,-163 533,-163 539,-169 539,-175 539,-175 539,-242 539,-242 539,-248 533,-254 527,-254 527,-254 250,-254 250,-254 244,-254 238,-248 238,-242 238,-242 238,-175 238,-175 238,-169 244,-163 250,-163"/>
<text text-anchor="middle" x="388.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="388.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust107" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust107"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M313,-400C313,-400 549,-400 549,-400 555,-400 561,-406 561,-412 561,-412 561,-479 561,-479 561,-485 555,-491 549,-491 549,-491 313,-491 313,-491 307,-491 301,-485 301,-479 301,-479 301,-412 301,-412 301,-406 307,-400 313,-400"/>
<text text-anchor="middle" x="431" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="431" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust110" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust110"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=131072&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1337,-32C1337,-32 1499,-32 1499,-32 1505,-32 1511,-38 1511,-44 1511,-44 1511,-111 1511,-111 1511,-117 1505,-123 1499,-123 1499,-123 1337,-123 1337,-123 1331,-123 1325,-117 1325,-111 1325,-111 1325,-44 1325,-44 1325,-38 1331,-32 1337,-32"/>
<text text-anchor="middle" x="1418" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="1418" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust116" class="cluster">
<title>cluster_system_l3</title>
<g id="a_clust116"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=32&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=32&#10;power_model=&#10;power_state=system.l3.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l3.replacement_policy&#10;&#13;esponse_latency=32&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=32&#10;tags=system.l3.tags&#10;tgts_per_mshr=24&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1057,-163C1057,-163 1219,-163 1219,-163 1225,-163 1231,-169 1231,-175 1231,-175 1231,-242 1231,-242 1231,-248 1225,-254 1219,-254 1219,-254 1057,-254 1057,-254 1051,-254 1045,-248 1045,-242 1045,-242 1045,-175 1045,-175 1045,-169 1051,-163 1057,-163"/>
<text text-anchor="middle" x="1138" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">l3 </text>
<text text-anchor="middle" x="1138" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<g id="clust122" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust122"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1251,-163C1251,-163 1487,-163 1487,-163 1493,-163 1499,-169 1499,-175 1499,-175 1499,-242 1499,-242 1499,-248 1493,-254 1487,-254 1487,-254 1251,-254 1251,-254 1245,-254 1239,-248 1239,-242 1239,-242 1239,-175 1239,-175 1239,-169 1245,-163 1251,-163"/>
<text text-anchor="middle" x="1369" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="1369" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust125" class="cluster">
<title>cluster_system_tol3bus</title>
<g id="a_clust125"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=false&#10;power_model=&#10;power_state=system.tol3bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol3bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1197,-400C1197,-400 1433,-400 1433,-400 1439,-400 1445,-406 1445,-412 1445,-412 1445,-479 1445,-479 1445,-485 1439,-491 1433,-491 1433,-491 1197,-491 1197,-491 1191,-491 1185,-485 1185,-479 1185,-479 1185,-412 1185,-412 1185,-406 1191,-400 1197,-400"/>
<text text-anchor="middle" x="1315" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">tol3bus </text>
<text text-anchor="middle" x="1315" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: L3XBar</text>
</a>
</g>
</g>
<g id="clust128" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust128"><a xlink:title="bandwidth=73.000000&#10;clk_domain=system.clk_domain&#10;conf_table_reported=true&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;&#13;ange=0:8589934592">
<path fill="#5e5958" stroke="#000000" d="M933,-163C933,-163 1025,-163 1025,-163 1031,-163 1037,-169 1037,-175 1037,-175 1037,-242 1037,-242 1037,-248 1031,-254 1025,-254 1025,-254 933,-254 933,-254 927,-254 921,-248 921,-242 921,-242 921,-175 921,-175 921,-169 927,-163 933,-163"/>
<text text-anchor="middle" x="979" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="979" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleMemory</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M465.5,-539.5C465.5,-539.5 532.5,-539.5 532.5,-539.5 538.5,-539.5 544.5,-545.5 544.5,-551.5 544.5,-551.5 544.5,-563.5 544.5,-563.5 544.5,-569.5 538.5,-575.5 532.5,-575.5 532.5,-575.5 465.5,-575.5 465.5,-575.5 459.5,-575.5 453.5,-569.5 453.5,-563.5 453.5,-563.5 453.5,-551.5 453.5,-551.5 453.5,-545.5 459.5,-539.5 465.5,-539.5"/>
<text text-anchor="middle" x="499" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node17" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M457,-408.5C457,-408.5 541,-408.5 541,-408.5 547,-408.5 553,-414.5 553,-420.5 553,-420.5 553,-432.5 553,-432.5 553,-438.5 547,-444.5 541,-444.5 541,-444.5 457,-444.5 457,-444.5 451,-444.5 445,-438.5 445,-432.5 445,-432.5 445,-420.5 445,-420.5 445,-414.5 451,-408.5 457,-408.5"/>
<text text-anchor="middle" x="499" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M499,-539.37C499,-517.78 499,-480.41 499,-454.85"/>
<polygon fill="black" stroke="black" points="502.5,-454.7 499,-444.7 495.5,-454.7 502.5,-454.7"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M154,-171.5C154,-171.5 216,-171.5 216,-171.5 222,-171.5 228,-177.5 228,-183.5 228,-183.5 228,-195.5 228,-195.5 228,-201.5 222,-207.5 216,-207.5 216,-207.5 154,-207.5 154,-207.5 148,-207.5 142,-201.5 142,-195.5 142,-195.5 142,-183.5 142,-183.5 142,-177.5 148,-171.5 154,-171.5"/>
<text text-anchor="middle" x="185" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M300.5,-40.5C300.5,-40.5 347.5,-40.5 347.5,-40.5 353.5,-40.5 359.5,-46.5 359.5,-52.5 359.5,-52.5 359.5,-64.5 359.5,-64.5 359.5,-70.5 353.5,-76.5 347.5,-76.5 347.5,-76.5 300.5,-76.5 300.5,-76.5 294.5,-76.5 288.5,-70.5 288.5,-64.5 288.5,-64.5 288.5,-52.5 288.5,-52.5 288.5,-46.5 294.5,-40.5 300.5,-40.5"/>
<text text-anchor="middle" x="324" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M203.46,-171.37C227.66,-148.91 270.25,-109.38 297.78,-83.83"/>
<polygon fill="black" stroke="black" points="300.52,-86.07 305.47,-76.7 295.75,-80.94 300.52,-86.07"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44.5,-171.5C44.5,-171.5 111.5,-171.5 111.5,-171.5 117.5,-171.5 123.5,-177.5 123.5,-183.5 123.5,-183.5 123.5,-195.5 123.5,-195.5 123.5,-201.5 117.5,-207.5 111.5,-207.5 111.5,-207.5 44.5,-207.5 44.5,-207.5 38.5,-207.5 32.5,-201.5 32.5,-195.5 32.5,-195.5 32.5,-183.5 32.5,-183.5 32.5,-177.5 38.5,-171.5 44.5,-171.5"/>
<text text-anchor="middle" x="78" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M80.5,-40.5C80.5,-40.5 127.5,-40.5 127.5,-40.5 133.5,-40.5 139.5,-46.5 139.5,-52.5 139.5,-52.5 139.5,-64.5 139.5,-64.5 139.5,-70.5 133.5,-76.5 127.5,-76.5 127.5,-76.5 80.5,-76.5 80.5,-76.5 74.5,-76.5 68.5,-70.5 68.5,-64.5 68.5,-64.5 68.5,-52.5 68.5,-52.5 68.5,-46.5 74.5,-40.5 80.5,-40.5"/>
<text text-anchor="middle" x="104" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M81.45,-171.37C85.82,-149.68 93.4,-112.08 98.56,-86.51"/>
<polygon fill="black" stroke="black" points="101.99,-87.2 100.53,-76.7 95.13,-85.81 101.99,-87.2"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M583,-171.5C583,-171.5 613,-171.5 613,-171.5 619,-171.5 625,-177.5 625,-183.5 625,-183.5 625,-195.5 625,-195.5 625,-201.5 619,-207.5 613,-207.5 613,-207.5 583,-207.5 583,-207.5 577,-207.5 571,-201.5 571,-195.5 571,-195.5 571,-183.5 571,-183.5 571,-177.5 577,-171.5 583,-171.5"/>
<text text-anchor="middle" x="598" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M545.5,-40.5C545.5,-40.5 592.5,-40.5 592.5,-40.5 598.5,-40.5 604.5,-46.5 604.5,-52.5 604.5,-52.5 604.5,-64.5 604.5,-64.5 604.5,-70.5 598.5,-76.5 592.5,-76.5 592.5,-76.5 545.5,-76.5 545.5,-76.5 539.5,-76.5 533.5,-70.5 533.5,-64.5 533.5,-64.5 533.5,-52.5 533.5,-52.5 533.5,-46.5 539.5,-40.5 545.5,-40.5"/>
<text text-anchor="middle" x="569" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M594.15,-171.37C589.27,-149.68 580.82,-112.08 575.07,-86.51"/>
<polygon fill="black" stroke="black" points="578.48,-85.69 572.87,-76.7 571.65,-87.23 578.48,-85.69"/>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M758,-171.5C758,-171.5 788,-171.5 788,-171.5 794,-171.5 800,-177.5 800,-183.5 800,-183.5 800,-195.5 800,-195.5 800,-201.5 794,-207.5 788,-207.5 788,-207.5 758,-207.5 758,-207.5 752,-207.5 746,-201.5 746,-195.5 746,-195.5 746,-183.5 746,-183.5 746,-177.5 752,-171.5 758,-171.5"/>
<text text-anchor="middle" x="773" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M739.5,-40.5C739.5,-40.5 786.5,-40.5 786.5,-40.5 792.5,-40.5 798.5,-46.5 798.5,-52.5 798.5,-52.5 798.5,-64.5 798.5,-64.5 798.5,-70.5 792.5,-76.5 786.5,-76.5 786.5,-76.5 739.5,-76.5 739.5,-76.5 733.5,-76.5 727.5,-70.5 727.5,-64.5 727.5,-64.5 727.5,-52.5 727.5,-52.5 727.5,-46.5 733.5,-40.5 739.5,-40.5"/>
<text text-anchor="middle" x="763" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M771.67,-171.37C770,-149.78 767.1,-112.41 765.12,-86.85"/>
<polygon fill="black" stroke="black" points="768.6,-86.4 764.33,-76.7 761.62,-86.94 768.6,-86.4"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M390,-40.5C390,-40.5 446,-40.5 446,-40.5 452,-40.5 458,-46.5 458,-52.5 458,-52.5 458,-64.5 458,-64.5 458,-70.5 452,-76.5 446,-76.5 446,-76.5 390,-76.5 390,-76.5 384,-76.5 378,-70.5 378,-64.5 378,-64.5 378,-52.5 378,-52.5 378,-46.5 384,-40.5 390,-40.5"/>
<text text-anchor="middle" x="418" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M170,-40.5C170,-40.5 226,-40.5 226,-40.5 232,-40.5 238,-46.5 238,-52.5 238,-52.5 238,-64.5 238,-64.5 238,-70.5 232,-76.5 226,-76.5 226,-76.5 170,-76.5 170,-76.5 164,-76.5 158,-70.5 158,-64.5 158,-64.5 158,-52.5 158,-52.5 158,-46.5 164,-40.5 170,-40.5"/>
<text text-anchor="middle" x="198" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M635,-40.5C635,-40.5 691,-40.5 691,-40.5 697,-40.5 703,-46.5 703,-52.5 703,-52.5 703,-64.5 703,-64.5 703,-70.5 697,-76.5 691,-76.5 691,-76.5 635,-76.5 635,-76.5 629,-76.5 623,-70.5 623,-64.5 623,-64.5 623,-52.5 623,-52.5 623,-46.5 629,-40.5 635,-40.5"/>
<text text-anchor="middle" x="663" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M829,-40.5C829,-40.5 885,-40.5 885,-40.5 891,-40.5 897,-46.5 897,-52.5 897,-52.5 897,-64.5 897,-64.5 897,-70.5 891,-76.5 885,-76.5 885,-76.5 829,-76.5 829,-76.5 823,-76.5 817,-70.5 817,-64.5 817,-64.5 817,-52.5 817,-52.5 817,-46.5 823,-40.5 829,-40.5"/>
<text text-anchor="middle" x="857" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M447.5,-171.5C447.5,-171.5 518.5,-171.5 518.5,-171.5 524.5,-171.5 530.5,-177.5 530.5,-183.5 530.5,-183.5 530.5,-195.5 530.5,-195.5 530.5,-201.5 524.5,-207.5 518.5,-207.5 518.5,-207.5 447.5,-207.5 447.5,-207.5 441.5,-207.5 435.5,-201.5 435.5,-195.5 435.5,-195.5 435.5,-183.5 435.5,-183.5 435.5,-177.5 441.5,-171.5 447.5,-171.5"/>
<text text-anchor="middle" x="483" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M330.5,-171.5C330.5,-171.5 405.5,-171.5 405.5,-171.5 411.5,-171.5 417.5,-177.5 417.5,-183.5 417.5,-183.5 417.5,-195.5 417.5,-195.5 417.5,-201.5 411.5,-207.5 405.5,-207.5 405.5,-207.5 330.5,-207.5 330.5,-207.5 324.5,-207.5 318.5,-201.5 318.5,-195.5 318.5,-195.5 318.5,-183.5 318.5,-183.5 318.5,-177.5 324.5,-171.5 330.5,-171.5"/>
<text text-anchor="middle" x="368" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M258,-171.5C258,-171.5 288,-171.5 288,-171.5 294,-171.5 300,-177.5 300,-183.5 300,-183.5 300,-195.5 300,-195.5 300,-201.5 294,-207.5 288,-207.5 288,-207.5 258,-207.5 258,-207.5 252,-207.5 246,-201.5 246,-195.5 246,-195.5 246,-183.5 246,-183.5 246,-177.5 252,-171.5 258,-171.5"/>
<text text-anchor="middle" x="273" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor -->
<g id="edge7" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M497.13,-398.06C493.8,-349.15 486.93,-248.23 484.18,-207.81"/>
<polygon fill="black" stroke="black" points="493.65,-398.48 497.82,-408.22 500.64,-398.01 493.65,-398.48"/>
</g>
<!-- system_l3_mem_side -->
<g id="node22" class="node">
<title>system_l3_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1065,-171.5C1065,-171.5 1121,-171.5 1121,-171.5 1127,-171.5 1133,-177.5 1133,-183.5 1133,-183.5 1133,-195.5 1133,-195.5 1133,-201.5 1127,-207.5 1121,-207.5 1121,-207.5 1065,-207.5 1065,-207.5 1059,-207.5 1053,-201.5 1053,-195.5 1053,-195.5 1053,-183.5 1053,-183.5 1053,-177.5 1059,-171.5 1065,-171.5"/>
<text text-anchor="middle" x="1093" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side -->
<g id="edge6" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side</title>
<path fill="none" stroke="black" d="M563.63,-425.7C699.44,-425.51 1004.95,-421.75 1041,-392 1097.15,-345.66 1097.12,-247.43 1094.57,-207.71"/>
<polygon fill="black" stroke="black" points="563.37,-422.2 553.37,-425.7 563.37,-429.2 563.37,-422.2"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node18" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M321,-408.5C321,-408.5 415,-408.5 415,-408.5 421,-408.5 427,-414.5 427,-420.5 427,-420.5 427,-432.5 427,-432.5 427,-438.5 421,-444.5 415,-444.5 415,-444.5 321,-444.5 321,-444.5 315,-444.5 309,-438.5 309,-432.5 309,-432.5 309,-420.5 309,-420.5 309,-414.5 315,-408.5 321,-408.5"/>
<text text-anchor="middle" x="368" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder -->
<g id="edge9" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M368,-408.22C368,-367.82 368,-266.9 368,-217.97"/>
<polygon fill="black" stroke="black" points="371.5,-217.81 368,-207.81 364.5,-217.81 371.5,-217.81"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio -->
<g id="edge8" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio</title>
<path fill="none" stroke="black" d="M327.77,-408.48C320.97,-404.01 314.62,-398.56 310,-392 272.64,-339.04 269.72,-259.38 271.14,-217.87"/>
<polygon fill="black" stroke="black" points="274.64,-217.85 271.6,-207.7 267.65,-217.53 274.64,-217.85"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node27" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M941,-171.5C941,-171.5 971,-171.5 971,-171.5 977,-171.5 983,-177.5 983,-183.5 983,-183.5 983,-195.5 983,-195.5 983,-201.5 977,-207.5 971,-207.5 971,-207.5 941,-207.5 941,-207.5 935,-207.5 929,-201.5 929,-195.5 929,-195.5 929,-183.5 929,-183.5 929,-177.5 935,-171.5 941,-171.5"/>
<text text-anchor="middle" x="956" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge10" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M406.54,-408.46C415.99,-405 426.22,-401.86 436,-400 448.47,-397.63 882.84,-399.61 893,-392 947.75,-351.01 956.16,-262.71 956.69,-217.85"/>
<polygon fill="black" stroke="black" points="960.19,-217.69 956.68,-207.69 953.19,-217.69 960.19,-217.69"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node19" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1345.5,-40.5C1345.5,-40.5 1392.5,-40.5 1392.5,-40.5 1398.5,-40.5 1404.5,-46.5 1404.5,-52.5 1404.5,-52.5 1404.5,-64.5 1404.5,-64.5 1404.5,-70.5 1398.5,-76.5 1392.5,-76.5 1392.5,-76.5 1345.5,-76.5 1345.5,-76.5 1339.5,-76.5 1333.5,-70.5 1333.5,-64.5 1333.5,-64.5 1333.5,-52.5 1333.5,-52.5 1333.5,-46.5 1339.5,-40.5 1345.5,-40.5"/>
<text text-anchor="middle" x="1369" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_l2_mem_side -->
<g id="node20" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1435,-40.5C1435,-40.5 1491,-40.5 1491,-40.5 1497,-40.5 1503,-46.5 1503,-52.5 1503,-52.5 1503,-64.5 1503,-64.5 1503,-70.5 1497,-76.5 1491,-76.5 1491,-76.5 1435,-76.5 1435,-76.5 1429,-76.5 1423,-70.5 1423,-64.5 1423,-64.5 1423,-52.5 1423,-52.5 1423,-46.5 1429,-40.5 1435,-40.5"/>
<text text-anchor="middle" x="1463" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l3_cpu_side -->
<g id="node21" class="node">
<title>system_l3_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1163.5,-171.5C1163.5,-171.5 1210.5,-171.5 1210.5,-171.5 1216.5,-171.5 1222.5,-177.5 1222.5,-183.5 1222.5,-183.5 1222.5,-195.5 1222.5,-195.5 1222.5,-201.5 1216.5,-207.5 1210.5,-207.5 1210.5,-207.5 1163.5,-207.5 1163.5,-207.5 1157.5,-207.5 1151.5,-201.5 1151.5,-195.5 1151.5,-195.5 1151.5,-183.5 1151.5,-183.5 1151.5,-177.5 1157.5,-171.5 1163.5,-171.5"/>
<text text-anchor="middle" x="1187" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node23" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1259,-171.5C1259,-171.5 1343,-171.5 1343,-171.5 1349,-171.5 1355,-177.5 1355,-183.5 1355,-183.5 1355,-195.5 1355,-195.5 1355,-201.5 1349,-207.5 1343,-207.5 1343,-207.5 1259,-207.5 1259,-207.5 1253,-207.5 1247,-201.5 1247,-195.5 1247,-195.5 1247,-183.5 1247,-183.5 1247,-177.5 1253,-171.5 1259,-171.5"/>
<text text-anchor="middle" x="1301" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge11" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M1271.83,-165.52C1260.9,-158.2 1247.97,-150.98 1235,-147 1083.22,-100.47 672.99,-168.86 521,-123 489.63,-113.53 458.24,-92.02 438.51,-76.66"/>
<polygon fill="black" stroke="black" points="1269.94,-168.46 1280.13,-171.34 1273.96,-162.73 1269.94,-168.46"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge12" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1271.85,-165.45C1260.92,-158.13 1247.99,-150.92 1235,-147 1132.96,-116.2 375.97,-159.96 276,-123 250.45,-113.55 227.07,-92.04 212.71,-76.67"/>
<polygon fill="black" stroke="black" points="1269.96,-168.4 1280.15,-171.29 1273.98,-162.68 1269.96,-168.4"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side -->
<g id="edge13" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1271.8,-165.61C1260.87,-158.3 1247.94,-151.06 1235,-147 1124.62,-112.4 818.38,-174.91 715,-123 695.26,-113.09 680.36,-91.9 671.68,-76.72"/>
<polygon fill="black" stroke="black" points="1269.91,-168.55 1280.11,-171.42 1273.93,-162.82 1269.91,-168.55"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side -->
<g id="edge14" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1269.45,-165.66C1258.9,-158.86 1246.81,-151.92 1235,-147 1117.62,-98.15 967.84,-73.77 897.25,-64.33"/>
<polygon fill="black" stroke="black" points="1267.65,-168.67 1277.91,-171.3 1271.53,-162.84 1267.65,-168.67"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node24" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1385,-171.5C1385,-171.5 1479,-171.5 1479,-171.5 1485,-171.5 1491,-177.5 1491,-183.5 1491,-183.5 1491,-195.5 1491,-195.5 1491,-201.5 1485,-207.5 1479,-207.5 1479,-207.5 1385,-207.5 1385,-207.5 1379,-207.5 1373,-201.5 1373,-195.5 1373,-195.5 1373,-183.5 1373,-183.5 1373,-177.5 1379,-171.5 1385,-171.5"/>
<text text-anchor="middle" x="1432" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge15" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M1423.63,-171.37C1412.95,-149.49 1394.35,-111.41 1381.86,-85.83"/>
<polygon fill="black" stroke="black" points="1384.93,-84.15 1377.4,-76.7 1378.64,-87.22 1384.93,-84.15"/>
</g>
<!-- system_tol3bus_cpu_side_ports -->
<g id="node25" class="node">
<title>system_tol3bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1341,-408.5C1341,-408.5 1425,-408.5 1425,-408.5 1431,-408.5 1437,-414.5 1437,-420.5 1437,-420.5 1437,-432.5 1437,-432.5 1437,-438.5 1431,-444.5 1425,-444.5 1425,-444.5 1341,-444.5 1341,-444.5 1335,-444.5 1329,-438.5 1329,-432.5 1329,-432.5 1329,-420.5 1329,-420.5 1329,-414.5 1335,-408.5 1341,-408.5"/>
<text text-anchor="middle" x="1383" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge16" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M1446.87,-414.87C1471.55,-409.34 1495.64,-401.7 1503,-392 1577.7,-293.59 1500.83,-129.45 1472.54,-76.51"/>
<polygon fill="black" stroke="black" points="1446.1,-411.45 1437.05,-416.95 1447.56,-418.3 1446.1,-411.45"/>
</g>
<!-- system_tol3bus_mem_side_ports -->
<g id="node26" class="node">
<title>system_tol3bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1205,-408.5C1205,-408.5 1299,-408.5 1299,-408.5 1305,-408.5 1311,-414.5 1311,-420.5 1311,-420.5 1311,-432.5 1311,-432.5 1311,-438.5 1305,-444.5 1299,-444.5 1299,-444.5 1205,-444.5 1205,-444.5 1199,-444.5 1193,-438.5 1193,-432.5 1193,-432.5 1193,-420.5 1193,-420.5 1193,-414.5 1199,-408.5 1205,-408.5"/>
<text text-anchor="middle" x="1252" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side -->
<g id="edge17" class="edge">
<title>system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side</title>
<path fill="none" stroke="black" d="M1242.38,-408.46C1239.72,-403.29 1237.02,-397.51 1235,-392 1212.8,-331.52 1198.17,-257 1191.38,-217.72"/>
<polygon fill="black" stroke="black" points="1194.79,-216.89 1189.67,-207.61 1187.89,-218.06 1194.79,-216.89"/>
</g>
</g>
</svg>
