{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495984338812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495984338813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 22:12:18 2017 " "Processing started: Sun May 28 22:12:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495984338813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495984338813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Oscilloscope -c Oscilloscope " "Command: quartus_map --read_settings_files=on --write_settings_files=off Oscilloscope -c Oscilloscope" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495984338813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1495984340048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd16x2_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd16x2_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd16x2_ctrl-rtl " "Found design unit 1: lcd16x2_ctrl-rtl" {  } { { "lcd16x2_ctrl.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/lcd16x2_ctrl.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984340866 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd16x2_ctrl " "Found entity 1: lcd16x2_ctrl" {  } { { "lcd16x2_ctrl.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/lcd16x2_ctrl.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984340866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984340866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Control-behavior " "Found design unit 1: LCD_Control-behavior" {  } { { "LCD_Control.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/LCD_Control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984340871 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Control " "Found entity 1: LCD_Control" {  } { { "LCD_Control.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/LCD_Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984340871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984340871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_master-behave " "Found design unit 1: SPI_master-behave" {  } { { "SPI_master.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/SPI_master.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984340876 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_master " "Found entity 1: SPI_master" {  } { { "SPI_master.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/SPI_master.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984340876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984340876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232_tx-behave " "Found design unit 1: rs232_tx-behave" {  } { { "rs232_tx.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/rs232_tx.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984340880 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs232_tx " "Found entity 1: rs232_tx" {  } { { "rs232_tx.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/rs232_tx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984340880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984340880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232_rx-behave " "Found design unit 1: rs232_rx-behave" {  } { { "rs232_rx.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/rs232_rx.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984340885 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs232_rx " "Found entity 1: rs232_rx" {  } { { "rs232_rx.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/rs232_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984340885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984340885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd16x2_ctrl_demo3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd16x2_ctrl_demo3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd16x2_ctrl_demo3-behavior " "Found design unit 1: lcd16x2_ctrl_demo3-behavior" {  } { { "lcd16x2_ctrl_demo3.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/lcd16x2_ctrl_demo3.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984340890 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd16x2_ctrl_demo3 " "Found entity 1: lcd16x2_ctrl_demo3" {  } { { "lcd16x2_ctrl_demo3.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/lcd16x2_ctrl_demo3.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984340890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984340890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_spi_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl_spi_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_spi_tx-behave " "Found design unit 1: ctrl_spi_tx-behave" {  } { { "ctrl_spi_tx.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/ctrl_spi_tx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984340893 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_spi_tx " "Found entity 1: ctrl_spi_tx" {  } { { "ctrl_spi_tx.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/ctrl_spi_tx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984340893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984340893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-behave " "Found design unit 1: Control-behave" {  } { { "Control.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/Control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984340898 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984340898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984340898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_oscilloscope.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_oscilloscope.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDL_Oscilloscope-behave " "Found design unit 1: VHDL_Oscilloscope-behave" {  } { { "VHDL_Oscilloscope.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/VHDL_Oscilloscope.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984340903 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDL_Oscilloscope " "Found entity 1: VHDL_Oscilloscope" {  } { { "VHDL_Oscilloscope.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/VHDL_Oscilloscope.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984340903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984340903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "send_voltage_value.vhd 2 1 " "Found 2 design units, including 1 entities, in source file send_voltage_value.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 send_voltage_value-behave " "Found design unit 1: send_voltage_value-behave" {  } { { "send_voltage_value.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984340908 ""} { "Info" "ISGN_ENTITY_NAME" "1 send_voltage_value " "Found entity 1: send_voltage_value" {  } { { "send_voltage_value.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984340908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984340908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VHDL_Oscilloscope " "Elaborating entity \"VHDL_Oscilloscope\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1495984341100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Control LCD_Control:CtrlLcdRx " "Elaborating entity \"LCD_Control\" for hierarchy \"LCD_Control:CtrlLcdRx\"" {  } { { "VHDL_Oscilloscope.vhd" "CtrlLcdRx" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/VHDL_Oscilloscope.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984341104 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "signal_data LCD_Control.vhd(53) " "VHDL Signal Declaration warning at LCD_Control.vhd(53): used implicit default value for signal \"signal_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LCD_Control.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/LCD_Control.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1495984341106 "|VHDL_Oscilloscope|LCD_Control:CtrlLcdRx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control LCD_Control:CtrlLcdRx\|Control:U0 " "Elaborating entity \"Control\" for hierarchy \"LCD_Control:CtrlLcdRx\|Control:U0\"" {  } { { "LCD_Control.vhd" "U0" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/LCD_Control.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984341107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd16x2_ctrl_demo3 LCD_Control:CtrlLcdRx\|lcd16x2_ctrl_demo3:U1 " "Elaborating entity \"lcd16x2_ctrl_demo3\" for hierarchy \"LCD_Control:CtrlLcdRx\|lcd16x2_ctrl_demo3:U1\"" {  } { { "LCD_Control.vhd" "U1" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/LCD_Control.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984341439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd16x2_ctrl LCD_Control:CtrlLcdRx\|lcd16x2_ctrl_demo3:U1\|lcd16x2_ctrl:DUT " "Elaborating entity \"lcd16x2_ctrl\" for hierarchy \"LCD_Control:CtrlLcdRx\|lcd16x2_ctrl_demo3:U1\|lcd16x2_ctrl:DUT\"" {  } { { "lcd16x2_ctrl_demo3.vhd" "DUT" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/lcd16x2_ctrl_demo3.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984341446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_rx LCD_Control:CtrlLcdRx\|rs232_rx:U2 " "Elaborating entity \"rs232_rx\" for hierarchy \"LCD_Control:CtrlLcdRx\|rs232_rx:U2\"" {  } { { "LCD_Control.vhd" "U2" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/LCD_Control.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984341453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_spi_tx ctrl_spi_tx:CtrlSpiTx " "Elaborating entity \"ctrl_spi_tx\" for hierarchy \"ctrl_spi_tx:CtrlSpiTx\"" {  } { { "VHDL_Oscilloscope.vhd" "CtrlSpiTx" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/VHDL_Oscilloscope.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984341457 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HOLD_SS_N ctrl_spi_tx.vhd(70) " "VHDL Signal Declaration warning at ctrl_spi_tx.vhd(70): used explicit default value for signal \"HOLD_SS_N\" because signal was never assigned a value" {  } { { "ctrl_spi_tx.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/ctrl_spi_tx.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1495984341458 "|VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_master ctrl_spi_tx:CtrlSpiTx\|SPI_master:SPI " "Elaborating entity \"SPI_master\" for hierarchy \"ctrl_spi_tx:CtrlSpiTx\|SPI_master:SPI\"" {  } { { "ctrl_spi_tx.vhd" "SPI" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/ctrl_spi_tx.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984341459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_tx ctrl_spi_tx:CtrlSpiTx\|rs232_tx:rsTX " "Elaborating entity \"rs232_tx\" for hierarchy \"ctrl_spi_tx:CtrlSpiTx\|rs232_tx:rsTX\"" {  } { { "ctrl_spi_tx.vhd" "rsTX" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/ctrl_spi_tx.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984341463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "send_voltage_value ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl " "Elaborating entity \"send_voltage_value\" for hierarchy \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\"" {  } { { "ctrl_spi_tx.vhd" "Ctrl" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/ctrl_spi_tx.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984341468 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MAX_COUNTER send_voltage_value.vhd(27) " "VHDL Signal Declaration warning at send_voltage_value.vhd(27): used explicit default value for signal \"MAX_COUNTER\" because signal was never assigned a value" {  } { { "send_voltage_value.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1495984341470 "|VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|send_voltage_value:Ctrl"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|Mod1\"" {  } { { "send_voltage_value.vhd" "Mod1" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 226 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495984343823 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|Div2\"" {  } { { "send_voltage_value.vhd" "Div2" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 215 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495984343823 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|Mod0\"" {  } { { "send_voltage_value.vhd" "Mod0" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495984343823 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|Div0\"" {  } { { "send_voltage_value.vhd" "Div0" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495984343823 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|Mult0\"" {  } { { "send_voltage_value.vhd" "Mult0" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495984343823 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|Div1\"" {  } { { "send_voltage_value.vhd" "Div1" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 174 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495984343823 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1495984343823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_divide:Mod1\"" {  } { { "send_voltage_value.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 226 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495984343895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_divide:Mod1 " "Instantiated megafunction \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984343895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984343895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984343895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984343895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984343895 ""}  } { { "send_voltage_value.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 226 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495984343895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3po.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3po.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3po " "Found entity 1: lpm_divide_3po" {  } { { "db/lpm_divide_3po.tdf" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/db/lpm_divide_3po.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984344030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984344030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984344052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984344052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984344212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984344212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984344366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984344366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984344472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984344472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_9v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9v9 " "Found entity 1: lpm_abs_9v9" {  } { { "db/lpm_abs_9v9.tdf" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/db/lpm_abs_9v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984344488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984344488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_divide:Div2\"" {  } { { "send_voltage_value.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 215 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495984344503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_divide:Div2 " "Instantiated megafunction \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984344503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984344503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984344503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984344503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984344503 ""}  } { { "send_voltage_value.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 215 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495984344503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jvo " "Found entity 1: lpm_divide_jvo" {  } { { "db/lpm_divide_jvo.tdf" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/db/lpm_divide_jvo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984344617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984344617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/db/abs_divider_nbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984344644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984344644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_36f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_36f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_36f " "Found entity 1: alt_u_div_36f" {  } { { "db/alt_u_div_36f.tdf" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/db/alt_u_div_36f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984344730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984344730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_st9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_st9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_st9 " "Found entity 1: lpm_abs_st9" {  } { { "db/lpm_abs_st9.tdf" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/db/lpm_abs_st9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984344772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984344772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0\"" {  } { { "send_voltage_value.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 174 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495984344892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0 " "Instantiated megafunction \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984344892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984344892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984344892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984344892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984344892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984344892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984344892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984344892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984344892 ""}  } { { "send_voltage_value.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 174 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495984344892 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0\|multcore:mult_core ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "send_voltage_value.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 174 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984344939 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "send_voltage_value.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 174 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984344965 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "send_voltage_value.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 174 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984345016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gfh " "Found entity 1: add_sub_gfh" {  } { { "db/add_sub_gfh.tdf" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/db/add_sub_gfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984345135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984345135 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "send_voltage_value.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 174 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984345142 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "send_voltage_value.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 174 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984345150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984345274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984345274 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0\|altshift:external_latency_ffs ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "send_voltage_value.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 174 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984345303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_divide:Div1\"" {  } { { "send_voltage_value.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 174 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495984345319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_divide:Div1 " "Instantiated megafunction \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984345319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984345319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984345319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495984345319 ""}  } { { "send_voltage_value.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/send_voltage_value.vhd" 174 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495984345319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7jm " "Found entity 1: lpm_divide_7jm" {  } { { "db/lpm_divide_7jm.tdf" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/db/lpm_divide_7jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984345468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984345468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/db/sign_div_unsign_8nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984345501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984345501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s8f " "Found entity 1: alt_u_div_s8f" {  } { { "db/alt_u_div_s8f.tdf" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/db/alt_u_div_s8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495984345597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495984345597 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_master.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/SPI_master.vhd" 19 -1 0 } } { "SPI_master.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/SPI_master.vhd" 21 -1 0 } } { "SPI_master.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/SPI_master.vhd" 16 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1495984347834 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1495984347835 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "VHDL_Oscilloscope.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/VHDL_Oscilloscope.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495984351184 "|VHDL_Oscilloscope|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1495984351184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1495984351553 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_divide:Div0\|lpm_divide_jvo:auto_generated\|abs_divider_nbg:divider\|alt_u_div_36f:divider\|add_sub_25_result_int\[1\]~16 " "Logic cell \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_divide:Div0\|lpm_divide_jvo:auto_generated\|abs_divider_nbg:divider\|alt_u_div_36f:divider\|add_sub_25_result_int\[1\]~16\"" {  } { { "db/alt_u_div_36f.tdf" "add_sub_25_result_int\[1\]~16" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/db/alt_u_div_36f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495984354379 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_divide:Div2\|lpm_divide_jvo:auto_generated\|abs_divider_nbg:divider\|alt_u_div_36f:divider\|add_sub_25_result_int\[1\]~16 " "Logic cell \"ctrl_spi_tx:CtrlSpiTx\|send_voltage_value:Ctrl\|lpm_divide:Div2\|lpm_divide_jvo:auto_generated\|abs_divider_nbg:divider\|alt_u_div_36f:divider\|add_sub_25_result_int\[1\]~16\"" {  } { { "db/alt_u_div_36f.tdf" "add_sub_25_result_int\[1\]~16" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/db/alt_u_div_36f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495984354379 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1495984354379 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1495984355426 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495984355426 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2478 " "Implemented 2478 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1495984356788 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1495984356788 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2463 " "Implemented 2463 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1495984356788 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1495984356788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495984356904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 28 22:12:36 2017 " "Processing ended: Sun May 28 22:12:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495984356904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495984356904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495984356904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495984356904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495984360235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495984360236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 22:12:39 2017 " "Processing started: Sun May 28 22:12:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495984360236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1495984360236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Oscilloscope -c Oscilloscope " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Oscilloscope -c Oscilloscope" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1495984360237 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1495984360412 ""}
{ "Info" "0" "" "Project  = Oscilloscope" {  } {  } 0 0 "Project  = Oscilloscope" 0 0 "Fitter" 0 0 1495984360414 ""}
{ "Info" "0" "" "Revision = Oscilloscope" {  } {  } 0 0 "Revision = Oscilloscope" 0 0 "Fitter" 0 0 1495984360414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1495984360946 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Oscilloscope EP3C10E144C8 " "Selected device EP3C10E144C8 for design \"Oscilloscope\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1495984360998 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495984361085 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495984361086 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495984361086 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1495984361401 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1495984361418 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C8 " "Device EP3C5E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495984361747 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495984361747 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Device EP3C25E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495984361747 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1495984361747 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/hl_MiniProject/Oscilloscope/" { { 0 { 0 ""} 0 5034 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495984361753 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/hl_MiniProject/Oscilloscope/" { { 0 { 0 ""} 0 5036 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495984361753 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/hl_MiniProject/Oscilloscope/" { { 0 { 0 ""} 0 5038 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495984361753 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/hl_MiniProject/Oscilloscope/" { { 0 { 0 ""} 0 5040 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495984361753 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/hl_MiniProject/Oscilloscope/" { { 0 { 0 ""} 0 5042 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495984361753 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1495984361753 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1495984361756 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Oscilloscope.sdc " "Synopsys Design Constraints File file not found: 'Oscilloscope.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1495984364241 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1495984364242 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1495984364275 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1495984364275 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1495984364276 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Automatically promoted node CLK~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495984364500 ""}  } { { "VHDL_Oscilloscope.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/VHDL_Oscilloscope.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/hl_MiniProject/Oscilloscope/" { { 0 { 0 ""} 0 5028 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495984364500 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST_N~input (placed in PIN 89 (CLK6, DIFFCLK_3p)) " "Automatically promoted node RST_N~input (placed in PIN 89 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495984364500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_spi_tx:CtrlSpiTx\|rs232_tx:rsTX\|tx " "Destination node ctrl_spi_tx:CtrlSpiTx\|rs232_tx:rsTX\|tx" {  } { { "rs232_tx.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/rs232_tx.vhd" 14 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|tx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/hl_MiniProject/Oscilloscope/" { { 0 { 0 ""} 0 230 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495984364500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Control:CtrlLcdRx\|rs232_rx:U2\|req_o " "Destination node LCD_Control:CtrlLcdRx\|rs232_rx:U2\|req_o" {  } { { "rs232_rx.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/rs232_rx.vhd" 11 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Control:CtrlLcdRx|rs232_rx:U2|req_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/hl_MiniProject/Oscilloscope/" { { 0 { 0 ""} 0 366 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495984364500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Control:CtrlLcdRx\|Control:U0\|sleep " "Destination node LCD_Control:CtrlLcdRx\|Control:U0\|sleep" {  } { { "Control.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/Control.vhd" 11 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Control:CtrlLcdRx|Control:U0|sleep } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/hl_MiniProject/Oscilloscope/" { { 0 { 0 ""} 0 551 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495984364500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_spi_tx:CtrlSpiTx\|SPI_master:SPI\|index_send\[1\] " "Destination node ctrl_spi_tx:CtrlSpiTx\|SPI_master:SPI\|index_send\[1\]" {  } { { "SPI_master.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/SPI_master.vhd" 40 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|index_send[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/hl_MiniProject/Oscilloscope/" { { 0 { 0 ""} 0 275 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495984364500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_spi_tx:CtrlSpiTx\|SPI_master:SPI\|index_send\[0\] " "Destination node ctrl_spi_tx:CtrlSpiTx\|SPI_master:SPI\|index_send\[0\]" {  } { { "SPI_master.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/SPI_master.vhd" 40 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|index_send[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/hl_MiniProject/Oscilloscope/" { { 0 { 0 ""} 0 276 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495984364500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_spi_tx:CtrlSpiTx\|rs232_tx:rsTX\|baudrate_counter\[0\]~12 " "Destination node ctrl_spi_tx:CtrlSpiTx\|rs232_tx:rsTX\|baudrate_counter\[0\]~12" {  } { { "rs232_tx.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/rs232_tx.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|baudrate_counter[0]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/hl_MiniProject/Oscilloscope/" { { 0 { 0 ""} 0 1915 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495984364500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_spi_tx:CtrlSpiTx\|rs232_tx:rsTX\|state~16 " "Destination node ctrl_spi_tx:CtrlSpiTx\|rs232_tx:rsTX\|state~16" {  } { { "rs232_tx.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/rs232_tx.vhd" 24 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|state~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/hl_MiniProject/Oscilloscope/" { { 0 { 0 ""} 0 1933 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495984364500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_spi_tx:CtrlSpiTx\|rs232_tx:rsTX\|state~18 " "Destination node ctrl_spi_tx:CtrlSpiTx\|rs232_tx:rsTX\|state~18" {  } { { "rs232_tx.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/rs232_tx.vhd" 24 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|state~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/hl_MiniProject/Oscilloscope/" { { 0 { 0 ""} 0 1941 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495984364500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_spi_tx:CtrlSpiTx\|rs232_tx:rsTX\|state~20 " "Destination node ctrl_spi_tx:CtrlSpiTx\|rs232_tx:rsTX\|state~20" {  } { { "rs232_tx.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/rs232_tx.vhd" 24 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|state~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/hl_MiniProject/Oscilloscope/" { { 0 { 0 ""} 0 1943 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495984364500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_spi_tx:CtrlSpiTx\|rs232_tx:rsTX\|state~21 " "Destination node ctrl_spi_tx:CtrlSpiTx\|rs232_tx:rsTX\|state~21" {  } { { "rs232_tx.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/rs232_tx.vhd" 24 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|state~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/hl_MiniProject/Oscilloscope/" { { 0 { 0 ""} 0 1951 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495984364500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1495984364500 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1495984364500 ""}  } { { "VHDL_Oscilloscope.vhd" "" { Text "C:/altera/13.1/hl_MiniProject/Oscilloscope/VHDL_Oscilloscope.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST_N~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/hl_MiniProject/Oscilloscope/" { { 0 { 0 ""} 0 5029 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495984364500 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1495984366100 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1495984366102 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1495984366102 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495984366107 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495984366114 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1495984366118 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1495984366118 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1495984366121 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1495984367517 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1495984367520 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1495984367520 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495984367718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1495984369462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495984370872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1495984370900 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1495984378860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495984378860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1495984380045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/altera/13.1/hl_MiniProject/Oscilloscope/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1495984382541 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1495984382541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495984387259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1495984387261 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1495984387261 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.69 " "Total time spent on timing analysis during the Fitter is 2.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1495984387341 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495984387412 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495984388591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495984388903 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495984389784 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495984390842 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/hl_MiniProject/Oscilloscope/output_files/Oscilloscope.fit.smsg " "Generated suppressed messages file C:/altera/13.1/hl_MiniProject/Oscilloscope/output_files/Oscilloscope.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1495984392093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1065 " "Peak virtual memory: 1065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495984394791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 28 22:13:14 2017 " "Processing ended: Sun May 28 22:13:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495984394791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495984394791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495984394791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1495984394791 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1495984398356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495984398356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 22:13:18 2017 " "Processing started: Sun May 28 22:13:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495984398356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1495984398356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Oscilloscope -c Oscilloscope " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Oscilloscope -c Oscilloscope" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1495984398357 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1495984399766 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1495984399799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495984401610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 28 22:13:21 2017 " "Processing ended: Sun May 28 22:13:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495984401610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495984401610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495984401610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1495984401610 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1495984402533 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1495984405080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495984405081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 22:13:24 2017 " "Processing started: Sun May 28 22:13:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495984405081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495984405081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Oscilloscope -c Oscilloscope " "Command: quartus_sta Oscilloscope -c Oscilloscope" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495984405082 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1495984405225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1495984406259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1495984406260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1495984406351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1495984406351 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Oscilloscope.sdc " "Synopsys Design Constraints File file not found: 'Oscilloscope.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1495984407084 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1495984407085 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495984407100 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495984407100 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1495984407281 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1495984407282 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1495984407285 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1495984407683 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1495984408220 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1495984408220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -52.249 " "Worst-case setup slack is -52.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984408230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984408230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -52.249           -2244.450 CLK  " "  -52.249           -2244.450 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984408230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495984408230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984408252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984408252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 CLK  " "    0.433               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984408252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495984408252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495984408261 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495984408270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984408288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984408288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -477.353 CLK  " "   -3.000            -477.353 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984408288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495984408288 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1495984409021 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1495984409071 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1495984410452 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1495984411102 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1495984411146 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1495984411146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -47.676 " "Worst-case setup slack is -47.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984411156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984411156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.676           -2057.969 CLK  " "  -47.676           -2057.969 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984411156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495984411156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984411189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984411189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 CLK  " "    0.382               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984411189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495984411189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495984411201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495984411213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984411224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984411224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -477.353 CLK  " "   -3.000            -477.353 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984411224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495984411224 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1495984412743 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1495984413028 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1495984413045 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1495984413045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.314 " "Worst-case setup slack is -22.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984413386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984413386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.314            -796.204 CLK  " "  -22.314            -796.204 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984413386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495984413386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984413404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984413404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CLK  " "    0.178               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984413404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495984413404 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495984413414 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495984413425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984413439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984413439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -342.089 CLK  " "   -3.000            -342.089 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495984413439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495984413439 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1495984415018 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1495984415019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "587 " "Peak virtual memory: 587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495984415347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 28 22:13:35 2017 " "Processing ended: Sun May 28 22:13:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495984415347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495984415347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495984415347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495984415347 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495984418331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495984418332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 22:13:38 2017 " "Processing started: Sun May 28 22:13:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495984418332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495984418332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Oscilloscope -c Oscilloscope " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Oscilloscope -c Oscilloscope" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495984418332 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Oscilloscope_8_1200mv_85c_slow.vho C:/altera/13.1/hl_MiniProject/Oscilloscope/simulation/modelsim/ simulation " "Generated file Oscilloscope_8_1200mv_85c_slow.vho in folder \"C:/altera/13.1/hl_MiniProject/Oscilloscope/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1495984420219 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Oscilloscope_8_1200mv_0c_slow.vho C:/altera/13.1/hl_MiniProject/Oscilloscope/simulation/modelsim/ simulation " "Generated file Oscilloscope_8_1200mv_0c_slow.vho in folder \"C:/altera/13.1/hl_MiniProject/Oscilloscope/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1495984420958 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Oscilloscope_min_1200mv_0c_fast.vho C:/altera/13.1/hl_MiniProject/Oscilloscope/simulation/modelsim/ simulation " "Generated file Oscilloscope_min_1200mv_0c_fast.vho in folder \"C:/altera/13.1/hl_MiniProject/Oscilloscope/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1495984421631 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Oscilloscope.vho C:/altera/13.1/hl_MiniProject/Oscilloscope/simulation/modelsim/ simulation " "Generated file Oscilloscope.vho in folder \"C:/altera/13.1/hl_MiniProject/Oscilloscope/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1495984422277 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Oscilloscope_8_1200mv_85c_vhd_slow.sdo C:/altera/13.1/hl_MiniProject/Oscilloscope/simulation/modelsim/ simulation " "Generated file Oscilloscope_8_1200mv_85c_vhd_slow.sdo in folder \"C:/altera/13.1/hl_MiniProject/Oscilloscope/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1495984422865 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Oscilloscope_8_1200mv_0c_vhd_slow.sdo C:/altera/13.1/hl_MiniProject/Oscilloscope/simulation/modelsim/ simulation " "Generated file Oscilloscope_8_1200mv_0c_vhd_slow.sdo in folder \"C:/altera/13.1/hl_MiniProject/Oscilloscope/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1495984423466 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Oscilloscope_min_1200mv_0c_vhd_fast.sdo C:/altera/13.1/hl_MiniProject/Oscilloscope/simulation/modelsim/ simulation " "Generated file Oscilloscope_min_1200mv_0c_vhd_fast.sdo in folder \"C:/altera/13.1/hl_MiniProject/Oscilloscope/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1495984424045 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Oscilloscope_vhd.sdo C:/altera/13.1/hl_MiniProject/Oscilloscope/simulation/modelsim/ simulation " "Generated file Oscilloscope_vhd.sdo in folder \"C:/altera/13.1/hl_MiniProject/Oscilloscope/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1495984424631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495984424798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 28 22:13:44 2017 " "Processing ended: Sun May 28 22:13:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495984424798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495984424798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495984424798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495984424798 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495984425498 ""}
