* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Dec 18 2023 04:48:15

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  C:/Users/RoYaa/Downloads/Compressed/New folder/New folder/ALU_STURCTURE/ALU_STURCTURE/fpgareport/alustr/alustr_Implmnt\sbt\netlist\oadb-ALU_STURCTURE  --package  TQ144  --outdir  C:/Users/RoYaa/Downloads/Compressed/New folder/New folder/ALU_STURCTURE/ALU_STURCTURE/fpgareport/alustr/alustr_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/RoYaa/Downloads/Compressed/New folder/New folder/ALU_STURCTURE/ALU_STURCTURE/fpgareport/alustr/alustr_Implmnt\sbt\outputs\placer\ALU_STURCTURE_pl.sdc  --dst_sdc_file  C:/Users/RoYaa/Downloads/Compressed/New folder/New folder/ALU_STURCTURE/ALU_STURCTURE/fpgareport/alustr/alustr_Implmnt\sbt\outputs\packer\ALU_STURCTURE_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: ALU_STURCTURE
Used Logic Cell: 77/1280
Used Logic Tile: 14/160
Used IO Cell:    35/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: CLK_c_g
Clock Source: clk 
Clock Driver: CLK_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 9, 0)
Fanout to FF: 8
Fanout to Tile: 5


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   1 0 0 0 0 0 0 0 0 0 0 0   
13|   8 1 0 0 0 0 0 0 0 0 0 0   
12|   1 8 0 0 0 0 0 0 0 0 0 0   
11|   8 8 0 0 0 0 0 0 0 0 0 0   
10|   7 8 0 0 0 0 0 0 0 0 0 0   
 9|   8 8 0 0 0 0 0 0 0 0 0 0   
 8|   7 3 0 0 0 0 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0   
 3|   1 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.50

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     1  0  0  0  0  0  0  0  0  0  0  0    
13|    24  1  0  0  0  0  0  0  0  0  0  0    
12|     4 24  0  0  0  0  0  0  0  0  0  0    
11|    23 23  0  0  0  0  0  0  0  0  0  0    
10|    17 17  0  0  0  0  0  0  0  0  0  0    
 9|    19 16  0  0  0  0  0  0  0  0  0  0    
 8|    15  9  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 14.85

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     1  0  0  0  0  0  0  0  0  0  0  0    
13|    24  1  0  0  0  0  0  0  0  0  0  0    
12|     4 24  0  0  0  0  0  0  0  0  0  0    
11|    23 23  0  0  0  0  0  0  0  0  0  0    
10|    25 30  0  0  0  0  0  0  0  0  0  0    
 9|    30 30  0  0  0  0  0  0  0  0  0  0    
 8|    27 11  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 30
Average number of input pins per logic tile: 19.46

***** Run Time Info *****
Run Time:  0
