Information: Updating design information... (UID-85)
Warning: Design 'xed_decoder_10' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : xed_decoder_10
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:44:06 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt0p8v25c   Library: saed14rvt_base_tt0p8v25c
Wire Load Model Mode: top

  Startpoint: chip2_data[127]
              (input port clocked by clk)
  Endpoint: corrected_chip7_data[103]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  xed_decoder_10     16000                 saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.12       0.12 r
  chip2_data[127] (in)                                    0.00       0.12 r
  crc_check2/data_in[127] (crc_atm_8bit_8)                0.00       0.12 r
  crc_check2/U280/X (SAEDRVT14_INV_12)                    0.01       0.13 f
  crc_check2/U156/X (SAEDRVT14_EO2_3)                     0.05       0.18 r
  crc_check2/U44/X (SAEDRVT14_INV_2)                      0.03       0.21 f
  crc_check2/U232/X (SAEDRVT14_EO4_2)                     0.08       0.29 r
  crc_check2/U231/X (SAEDRVT14_EN3_3)                     0.06       0.35 r
  crc_check2/U378/X (SAEDRVT14_EO4_2)                     0.05       0.40 f
  crc_check2/U272/X (SAEDRVT14_INV_S_8)                   0.02       0.42 r
  crc_check2/U299/X (SAEDRVT14_EO2_4)                     0.06       0.49 f
  crc_check2/U73/X (SAEDRVT14_EN2_4)                      0.05       0.54 r
  crc_check2/U239/X (SAEDRVT14_EN2_4)                     0.03       0.58 f
  crc_check2/U72/X (SAEDRVT14_EN4_4)                      0.06       0.64 f
  crc_check2/U103/X (SAEDRVT14_EO3_4)                     0.07       0.71 r
  crc_check2/U102/X (SAEDRVT14_EO4_2)                     0.07       0.78 f
  crc_check2/U291/X (SAEDRVT14_EN2_4)                     0.05       0.83 f
  crc_check2/U386/X (SAEDRVT14_EO4_2)                     0.09       0.91 r
  crc_check2/U216/X (SAEDRVT14_EO2_4)                     0.06       0.97 r
  crc_check2/U259/X (SAEDRVT14_EO3_4)                     0.08       1.05 f
  crc_check2/U327/X (SAEDRVT14_EN2_4)                     0.06       1.11 r
  crc_check2/U262/X (SAEDRVT14_INV_12)                    0.01       1.13 f
  crc_check2/U202/X (SAEDRVT14_EO3_4)                     0.08       1.21 r
  crc_check2/U90/X (SAEDRVT14_INV_6)                      0.02       1.23 f
  crc_check2/U199/X (SAEDRVT14_ND2_MM_8)                  0.01       1.24 r
  crc_check2/U200/X (SAEDRVT14_ND2_16)                    0.01       1.25 f
  crc_check2/U263/X (SAEDRVT14_EN3_3)                     0.05       1.30 r
  crc_check2/U402/X (SAEDRVT14_EO4_2)                     0.06       1.36 f
  crc_check2/U116/X (SAEDRVT14_INV_12)                    0.02       1.38 r
  crc_check2/U89/X (SAEDRVT14_EO3_4)                      0.07       1.45 f
  crc_check2/U77/X (SAEDRVT14_EN2_4)                      0.03       1.48 r
  crc_check2/U403/X (SAEDRVT14_EN4_4)                     0.07       1.55 r
  crc_check2/U370/X (SAEDRVT14_EN3_3)                     0.06       1.61 r
  crc_check2/U405/X (SAEDRVT14_EO4_2)                     0.06       1.67 r
  crc_check2/U374/X (SAEDRVT14_INV_S_8)                   0.03       1.69 f
  crc_check2/U24/X (SAEDRVT14_EO2_4)                      0.05       1.75 r
  crc_check2/U23/X (SAEDRVT14_INV_S_20)                   0.01       1.76 f
  crc_check2/U336/X (SAEDRVT14_EN3_3)                     0.05       1.81 r
  crc_check2/U211/X (SAEDRVT14_EO2_4)                     0.06       1.88 f
  crc_check2/U153/X (SAEDRVT14_EN2_4)                     0.04       1.92 f
  crc_check2/U371/X (SAEDRVT14_EN3_3)                     0.06       1.98 r
  crc_check2/crc_out[2] (crc_atm_8bit_8)                  0.00       1.98 r
  U13076/X (SAEDRVT14_EO2_1)                              0.05       2.03 f
  U17150/X (SAEDRVT14_OR3_4)                              0.06       2.09 f
  U14314/X (SAEDRVT14_OR2_MM_12)                          0.03       2.12 f
  U13163/X (SAEDRVT14_OR4_2)                              0.03       2.15 f
  U13055/X (SAEDRVT14_OR2_MM_12)                          0.02       2.18 f
  U13054/X (SAEDRVT14_BUF_16)                             0.01       2.19 f
  U14893/X (SAEDRVT14_NR4_0P75)                           0.04       2.24 r
  U13057/X (SAEDRVT14_BUF_8)                              0.02       2.26 r
  U17168/X (SAEDRVT14_OR4_2)                              0.04       2.30 r
  U17134/CKOUT (SAEDRVT14_CLKSPLT_8)                      0.03       2.33 r
  U13629/X (SAEDRVT14_INV_S_20)                           0.01       2.35 f
  U11997/X (SAEDRVT14_INV_12)                             0.01       2.36 r
  U13728/X (SAEDRVT14_ND3_8)                              0.03       2.39 f
  U12954/X (SAEDRVT14_INV_S_20)                           0.01       2.40 r
  U11244/X (SAEDRVT14_BUF_20)                             0.02       2.42 r
  U11711/X (SAEDRVT14_BUF_20)                             0.02       2.44 r
  U13348/X (SAEDRVT14_MUX2_MM_2)                          0.03       2.47 f
  U13775/X (SAEDRVT14_AO2BB2_4)                           0.04       2.51 f
  corrected_chip7_data[103] (out)                         0.00       2.51 f
  data arrival time                                                  2.51

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  output external delay                                  -0.12       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.07


  Startpoint: chip2_data[127]
              (input port clocked by clk)
  Endpoint: corrected_chip7_data[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  xed_decoder_10     16000                 saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.12       0.12 r
  chip2_data[127] (in)                                    0.00       0.12 r
  crc_check2/data_in[127] (crc_atm_8bit_8)                0.00       0.12 r
  crc_check2/U280/X (SAEDRVT14_INV_12)                    0.01       0.13 f
  crc_check2/U156/X (SAEDRVT14_EO2_3)                     0.05       0.18 r
  crc_check2/U44/X (SAEDRVT14_INV_2)                      0.03       0.21 f
  crc_check2/U232/X (SAEDRVT14_EO4_2)                     0.08       0.29 r
  crc_check2/U231/X (SAEDRVT14_EN3_3)                     0.06       0.35 r
  crc_check2/U378/X (SAEDRVT14_EO4_2)                     0.05       0.40 f
  crc_check2/U272/X (SAEDRVT14_INV_S_8)                   0.02       0.42 r
  crc_check2/U299/X (SAEDRVT14_EO2_4)                     0.06       0.49 f
  crc_check2/U73/X (SAEDRVT14_EN2_4)                      0.05       0.54 r
  crc_check2/U239/X (SAEDRVT14_EN2_4)                     0.03       0.58 f
  crc_check2/U72/X (SAEDRVT14_EN4_4)                      0.06       0.64 f
  crc_check2/U103/X (SAEDRVT14_EO3_4)                     0.07       0.71 r
  crc_check2/U102/X (SAEDRVT14_EO4_2)                     0.07       0.78 f
  crc_check2/U291/X (SAEDRVT14_EN2_4)                     0.05       0.83 f
  crc_check2/U386/X (SAEDRVT14_EO4_2)                     0.09       0.91 r
  crc_check2/U216/X (SAEDRVT14_EO2_4)                     0.06       0.97 r
  crc_check2/U259/X (SAEDRVT14_EO3_4)                     0.08       1.05 f
  crc_check2/U327/X (SAEDRVT14_EN2_4)                     0.06       1.11 r
  crc_check2/U262/X (SAEDRVT14_INV_12)                    0.01       1.13 f
  crc_check2/U202/X (SAEDRVT14_EO3_4)                     0.08       1.21 r
  crc_check2/U90/X (SAEDRVT14_INV_6)                      0.02       1.23 f
  crc_check2/U199/X (SAEDRVT14_ND2_MM_8)                  0.01       1.24 r
  crc_check2/U200/X (SAEDRVT14_ND2_16)                    0.01       1.25 f
  crc_check2/U263/X (SAEDRVT14_EN3_3)                     0.05       1.30 r
  crc_check2/U402/X (SAEDRVT14_EO4_2)                     0.06       1.36 f
  crc_check2/U116/X (SAEDRVT14_INV_12)                    0.02       1.38 r
  crc_check2/U89/X (SAEDRVT14_EO3_4)                      0.07       1.45 f
  crc_check2/U77/X (SAEDRVT14_EN2_4)                      0.03       1.48 r
  crc_check2/U403/X (SAEDRVT14_EN4_4)                     0.07       1.55 r
  crc_check2/U370/X (SAEDRVT14_EN3_3)                     0.06       1.61 r
  crc_check2/U405/X (SAEDRVT14_EO4_2)                     0.06       1.67 r
  crc_check2/U374/X (SAEDRVT14_INV_S_8)                   0.03       1.69 f
  crc_check2/U24/X (SAEDRVT14_EO2_4)                      0.05       1.75 r
  crc_check2/U23/X (SAEDRVT14_INV_S_20)                   0.01       1.76 f
  crc_check2/U336/X (SAEDRVT14_EN3_3)                     0.05       1.81 r
  crc_check2/U211/X (SAEDRVT14_EO2_4)                     0.06       1.88 f
  crc_check2/U153/X (SAEDRVT14_EN2_4)                     0.04       1.92 f
  crc_check2/U371/X (SAEDRVT14_EN3_3)                     0.06       1.98 r
  crc_check2/crc_out[2] (crc_atm_8bit_8)                  0.00       1.98 r
  U13076/X (SAEDRVT14_EO2_1)                              0.05       2.03 f
  U17150/X (SAEDRVT14_OR3_4)                              0.06       2.09 f
  U14314/X (SAEDRVT14_OR2_MM_12)                          0.03       2.12 f
  U13163/X (SAEDRVT14_OR4_2)                              0.03       2.15 f
  U13055/X (SAEDRVT14_OR2_MM_12)                          0.02       2.18 f
  U13054/X (SAEDRVT14_BUF_16)                             0.01       2.19 f
  U14893/X (SAEDRVT14_NR4_0P75)                           0.04       2.24 r
  U13057/X (SAEDRVT14_BUF_8)                              0.02       2.26 r
  U17168/X (SAEDRVT14_OR4_2)                              0.04       2.30 r
  U17134/CKOUT (SAEDRVT14_CLKSPLT_8)                      0.03       2.33 r
  U13629/X (SAEDRVT14_INV_S_20)                           0.01       2.35 f
  U11997/X (SAEDRVT14_INV_12)                             0.01       2.36 r
  U13728/X (SAEDRVT14_ND3_8)                              0.03       2.39 f
  U12954/X (SAEDRVT14_INV_S_20)                           0.01       2.40 r
  U11244/X (SAEDRVT14_BUF_20)                             0.02       2.42 r
  U11711/X (SAEDRVT14_BUF_20)                             0.02       2.44 r
  U13345/X (SAEDRVT14_MUX2_MM_2)                          0.03       2.47 f
  U13762/X (SAEDRVT14_AO2BB2_4)                           0.04       2.51 f
  corrected_chip7_data[9] (out)                           0.00       2.51 f
  data arrival time                                                  2.51

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  output external delay                                  -0.12       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.07


  Startpoint: chip3_data[122]
              (input port clocked by clk)
  Endpoint: corrected_chip1_data[125]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  xed_decoder_10     16000                 saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.12       0.12 f
  chip3_data[122] (in)                                    0.00       0.12 f
  crc_check3/data_in[122] (crc_atm_8bit_7)                0.00       0.12 f
  crc_check3/U50/X (SAEDRVT14_INV_S_20)                   0.00       0.13 r
  crc_check3/U245/X (SAEDRVT14_EO2_3)                     0.04       0.17 f
  crc_check3/U39/X (SAEDRVT14_EN3_3)                      0.06       0.23 r
  crc_check3/U40/X (SAEDRVT14_INV_S_16)                   0.01       0.25 f
  crc_check3/U220/X (SAEDRVT14_EN2_4)                     0.04       0.29 r
  crc_check3/U46/X (SAEDRVT14_INV_S_16)                   0.01       0.30 f
  crc_check3/U170/X (SAEDRVT14_EO3_4)                     0.07       0.37 r
  crc_check3/U153/X (SAEDRVT14_EN3_3)                     0.06       0.43 r
  crc_check3/U152/X (SAEDRVT14_INV_12)                    0.01       0.44 f
  crc_check3/U247/X (SAEDRVT14_EN3_3)                     0.05       0.50 r
  crc_check3/U66/X (SAEDRVT14_EN2_4)                      0.03       0.53 f
  crc_check3/U130/X (SAEDRVT14_EN4_4)                     0.06       0.59 r
  crc_check3/U120/X (SAEDRVT14_EO3_4)                     0.07       0.66 f
  crc_check3/U19/X (SAEDRVT14_INV_12)                     0.01       0.67 r
  crc_check3/U298/X (SAEDRVT14_EO4_2)                     0.08       0.75 f
  crc_check3/U43/X (SAEDRVT14_EO2_3)                      0.06       0.81 r
  crc_check3/U154/X (SAEDRVT14_EO2_3)                     0.05       0.86 f
  crc_check3/U35/X (SAEDRVT14_INV_12)                     0.01       0.87 r
  crc_check3/U303/X (SAEDRVT14_EO4_2)                     0.08       0.95 r
  crc_check3/U308/X (SAEDRVT14_EO4_2)                     0.08       1.03 f
  crc_check3/U4/X (SAEDRVT14_INV_12)                      0.02       1.05 r
  crc_check3/U188/X (SAEDRVT14_EO3_4)                     0.06       1.11 f
  crc_check3/U242/X (SAEDRVT14_EN2_4)                     0.04       1.15 r
  crc_check3/U158/X (SAEDRVT14_EN2_4)                     0.04       1.19 f
  crc_check3/U312/X (SAEDRVT14_EO4_2)                     0.07       1.26 r
  crc_check3/U196/X (SAEDRVT14_EO2_3)                     0.05       1.31 f
  crc_check3/U213/X (SAEDRVT14_EO3_4)                     0.08       1.39 r
  crc_check3/U132/X (SAEDRVT14_EN2_4)                     0.04       1.44 f
  crc_check3/U313/X (SAEDRVT14_EO4_2)                     0.07       1.50 r
  crc_check3/U228/X (SAEDRVT14_EN2_4)                     0.04       1.54 f
  crc_check3/U267/X (SAEDRVT14_EO3_4)                     0.08       1.63 r
  crc_check3/U229/X (SAEDRVT14_EN3_3)                     0.06       1.69 r
  crc_check3/U326/X (SAEDRVT14_EO4_2)                     0.07       1.76 r
  crc_check3/U335/X (SAEDRVT14_EO4_2)                     0.07       1.83 f
  crc_check3/U251/X (SAEDRVT14_EN2_4)                     0.05       1.88 f
  crc_check3/U82/X (SAEDRVT14_EO4_2)                      0.06       1.94 r
  crc_check3/U65/X (SAEDRVT14_INV_12)                     0.02       1.96 f
  crc_check3/U209/X (SAEDRVT14_EO3_4)                     0.06       2.01 r
  crc_check3/crc_out[3] (crc_atm_8bit_7)                  0.00       2.01 r
  U13127/X (SAEDRVT14_EO2_3)                              0.03       2.05 f
  U14647/X (SAEDRVT14_OR3_4)                              0.02       2.07 f
  U17145/X (SAEDRVT14_OR3_4)                              0.03       2.10 f
  U13980/X (SAEDRVT14_OR2_MM_20)                          0.03       2.13 f
  U11819/X (SAEDRVT14_INV_3)                              0.04       2.18 r
  U14893/X (SAEDRVT14_NR4_0P75)                           0.05       2.23 f
  U13057/X (SAEDRVT14_BUF_8)                              0.02       2.25 f
  U13766/X (SAEDRVT14_OR4_2)                              0.03       2.28 f
  U13764/CKOUT (SAEDRVT14_CLKSPLT_8)                      0.02       2.31 f
  U11173/X (SAEDRVT14_INV_S_20)                           0.01       2.32 r
  U13045/X (SAEDRVT14_INV_S_20)                           0.01       2.33 f
  U11612/X (SAEDRVT14_BUF_16)                             0.02       2.34 f
  U12046/X (SAEDRVT14_OR2_MM_12)                          0.02       2.36 f
  U12045/X (SAEDRVT14_OR2_MM_20)                          0.03       2.39 f
  U12005/X (SAEDRVT14_INV_S_16)                           0.02       2.40 r
  U11995/X (SAEDRVT14_BUF_20)                             0.03       2.44 r
  U11505/X (SAEDRVT14_MUX2_MM_2)                          0.03       2.47 f
  U12617/X (SAEDRVT14_AO2BB2_V1_4)                        0.04       2.51 f
  corrected_chip1_data[125] (out)                         0.00       2.51 f
  data arrival time                                                  2.51

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  output external delay                                  -0.12       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.07


  Startpoint: chip3_data[122]
              (input port clocked by clk)
  Endpoint: corrected_chip1_data[89]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  xed_decoder_10     16000                 saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.12       0.12 f
  chip3_data[122] (in)                                    0.00       0.12 f
  crc_check3/data_in[122] (crc_atm_8bit_7)                0.00       0.12 f
  crc_check3/U50/X (SAEDRVT14_INV_S_20)                   0.00       0.13 r
  crc_check3/U245/X (SAEDRVT14_EO2_3)                     0.04       0.17 f
  crc_check3/U39/X (SAEDRVT14_EN3_3)                      0.06       0.23 r
  crc_check3/U40/X (SAEDRVT14_INV_S_16)                   0.01       0.25 f
  crc_check3/U220/X (SAEDRVT14_EN2_4)                     0.04       0.29 r
  crc_check3/U46/X (SAEDRVT14_INV_S_16)                   0.01       0.30 f
  crc_check3/U170/X (SAEDRVT14_EO3_4)                     0.07       0.37 r
  crc_check3/U153/X (SAEDRVT14_EN3_3)                     0.06       0.43 r
  crc_check3/U152/X (SAEDRVT14_INV_12)                    0.01       0.44 f
  crc_check3/U247/X (SAEDRVT14_EN3_3)                     0.05       0.50 r
  crc_check3/U66/X (SAEDRVT14_EN2_4)                      0.03       0.53 f
  crc_check3/U130/X (SAEDRVT14_EN4_4)                     0.06       0.59 r
  crc_check3/U120/X (SAEDRVT14_EO3_4)                     0.07       0.66 f
  crc_check3/U19/X (SAEDRVT14_INV_12)                     0.01       0.67 r
  crc_check3/U298/X (SAEDRVT14_EO4_2)                     0.08       0.75 f
  crc_check3/U43/X (SAEDRVT14_EO2_3)                      0.06       0.81 r
  crc_check3/U154/X (SAEDRVT14_EO2_3)                     0.05       0.86 f
  crc_check3/U35/X (SAEDRVT14_INV_12)                     0.01       0.87 r
  crc_check3/U303/X (SAEDRVT14_EO4_2)                     0.08       0.95 r
  crc_check3/U308/X (SAEDRVT14_EO4_2)                     0.08       1.03 f
  crc_check3/U4/X (SAEDRVT14_INV_12)                      0.02       1.05 r
  crc_check3/U188/X (SAEDRVT14_EO3_4)                     0.06       1.11 f
  crc_check3/U242/X (SAEDRVT14_EN2_4)                     0.04       1.15 r
  crc_check3/U158/X (SAEDRVT14_EN2_4)                     0.04       1.19 f
  crc_check3/U312/X (SAEDRVT14_EO4_2)                     0.07       1.26 r
  crc_check3/U196/X (SAEDRVT14_EO2_3)                     0.05       1.31 f
  crc_check3/U213/X (SAEDRVT14_EO3_4)                     0.08       1.39 r
  crc_check3/U132/X (SAEDRVT14_EN2_4)                     0.04       1.44 f
  crc_check3/U313/X (SAEDRVT14_EO4_2)                     0.07       1.50 r
  crc_check3/U228/X (SAEDRVT14_EN2_4)                     0.04       1.54 f
  crc_check3/U267/X (SAEDRVT14_EO3_4)                     0.08       1.63 r
  crc_check3/U229/X (SAEDRVT14_EN3_3)                     0.06       1.69 r
  crc_check3/U326/X (SAEDRVT14_EO4_2)                     0.07       1.76 r
  crc_check3/U335/X (SAEDRVT14_EO4_2)                     0.07       1.83 f
  crc_check3/U251/X (SAEDRVT14_EN2_4)                     0.05       1.88 f
  crc_check3/U82/X (SAEDRVT14_EO4_2)                      0.06       1.94 r
  crc_check3/U65/X (SAEDRVT14_INV_12)                     0.02       1.96 f
  crc_check3/U209/X (SAEDRVT14_EO3_4)                     0.06       2.01 r
  crc_check3/crc_out[3] (crc_atm_8bit_7)                  0.00       2.01 r
  U13127/X (SAEDRVT14_EO2_3)                              0.03       2.05 f
  U14647/X (SAEDRVT14_OR3_4)                              0.02       2.07 f
  U17145/X (SAEDRVT14_OR3_4)                              0.03       2.10 f
  U13980/X (SAEDRVT14_OR2_MM_20)                          0.03       2.13 f
  U11819/X (SAEDRVT14_INV_3)                              0.04       2.18 r
  U14893/X (SAEDRVT14_NR4_0P75)                           0.05       2.23 f
  U13057/X (SAEDRVT14_BUF_8)                              0.02       2.25 f
  U13766/X (SAEDRVT14_OR4_2)                              0.03       2.28 f
  U13764/CKOUT (SAEDRVT14_CLKSPLT_8)                      0.02       2.31 f
  U11173/X (SAEDRVT14_INV_S_20)                           0.01       2.32 r
  U13045/X (SAEDRVT14_INV_S_20)                           0.01       2.33 f
  U11612/X (SAEDRVT14_BUF_16)                             0.02       2.34 f
  U12046/X (SAEDRVT14_OR2_MM_12)                          0.02       2.36 f
  U12045/X (SAEDRVT14_OR2_MM_20)                          0.03       2.39 f
  U12005/X (SAEDRVT14_INV_S_16)                           0.02       2.40 r
  U11995/X (SAEDRVT14_BUF_20)                             0.03       2.44 r
  U11506/X (SAEDRVT14_MUX2_MM_2)                          0.03       2.47 f
  U13988/X (SAEDRVT14_AO2BB2_V1_4)                        0.04       2.51 f
  corrected_chip1_data[89] (out)                          0.00       2.51 f
  data arrival time                                                  2.51

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  output external delay                                  -0.12       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.07


  Startpoint: chip3_data[122]
              (input port clocked by clk)
  Endpoint: corrected_chip1_data[85]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  xed_decoder_10     16000                 saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.12       0.12 f
  chip3_data[122] (in)                                    0.00       0.12 f
  crc_check3/data_in[122] (crc_atm_8bit_7)                0.00       0.12 f
  crc_check3/U50/X (SAEDRVT14_INV_S_20)                   0.00       0.13 r
  crc_check3/U245/X (SAEDRVT14_EO2_3)                     0.04       0.17 f
  crc_check3/U39/X (SAEDRVT14_EN3_3)                      0.06       0.23 r
  crc_check3/U40/X (SAEDRVT14_INV_S_16)                   0.01       0.25 f
  crc_check3/U220/X (SAEDRVT14_EN2_4)                     0.04       0.29 r
  crc_check3/U46/X (SAEDRVT14_INV_S_16)                   0.01       0.30 f
  crc_check3/U170/X (SAEDRVT14_EO3_4)                     0.07       0.37 r
  crc_check3/U153/X (SAEDRVT14_EN3_3)                     0.06       0.43 r
  crc_check3/U152/X (SAEDRVT14_INV_12)                    0.01       0.44 f
  crc_check3/U247/X (SAEDRVT14_EN3_3)                     0.05       0.50 r
  crc_check3/U66/X (SAEDRVT14_EN2_4)                      0.03       0.53 f
  crc_check3/U130/X (SAEDRVT14_EN4_4)                     0.06       0.59 r
  crc_check3/U120/X (SAEDRVT14_EO3_4)                     0.07       0.66 f
  crc_check3/U19/X (SAEDRVT14_INV_12)                     0.01       0.67 r
  crc_check3/U298/X (SAEDRVT14_EO4_2)                     0.08       0.75 f
  crc_check3/U43/X (SAEDRVT14_EO2_3)                      0.06       0.81 r
  crc_check3/U154/X (SAEDRVT14_EO2_3)                     0.05       0.86 f
  crc_check3/U35/X (SAEDRVT14_INV_12)                     0.01       0.87 r
  crc_check3/U303/X (SAEDRVT14_EO4_2)                     0.08       0.95 r
  crc_check3/U308/X (SAEDRVT14_EO4_2)                     0.08       1.03 f
  crc_check3/U4/X (SAEDRVT14_INV_12)                      0.02       1.05 r
  crc_check3/U188/X (SAEDRVT14_EO3_4)                     0.06       1.11 f
  crc_check3/U242/X (SAEDRVT14_EN2_4)                     0.04       1.15 r
  crc_check3/U158/X (SAEDRVT14_EN2_4)                     0.04       1.19 f
  crc_check3/U312/X (SAEDRVT14_EO4_2)                     0.07       1.26 r
  crc_check3/U196/X (SAEDRVT14_EO2_3)                     0.05       1.31 f
  crc_check3/U213/X (SAEDRVT14_EO3_4)                     0.08       1.39 r
  crc_check3/U132/X (SAEDRVT14_EN2_4)                     0.04       1.44 f
  crc_check3/U313/X (SAEDRVT14_EO4_2)                     0.07       1.50 r
  crc_check3/U228/X (SAEDRVT14_EN2_4)                     0.04       1.54 f
  crc_check3/U267/X (SAEDRVT14_EO3_4)                     0.08       1.63 r
  crc_check3/U229/X (SAEDRVT14_EN3_3)                     0.06       1.69 r
  crc_check3/U326/X (SAEDRVT14_EO4_2)                     0.07       1.76 r
  crc_check3/U335/X (SAEDRVT14_EO4_2)                     0.07       1.83 f
  crc_check3/U251/X (SAEDRVT14_EN2_4)                     0.05       1.88 f
  crc_check3/U82/X (SAEDRVT14_EO4_2)                      0.06       1.94 r
  crc_check3/U65/X (SAEDRVT14_INV_12)                     0.02       1.96 f
  crc_check3/U209/X (SAEDRVT14_EO3_4)                     0.06       2.01 r
  crc_check3/crc_out[3] (crc_atm_8bit_7)                  0.00       2.01 r
  U13127/X (SAEDRVT14_EO2_3)                              0.03       2.05 f
  U14647/X (SAEDRVT14_OR3_4)                              0.02       2.07 f
  U17145/X (SAEDRVT14_OR3_4)                              0.03       2.10 f
  U13980/X (SAEDRVT14_OR2_MM_20)                          0.03       2.13 f
  U11819/X (SAEDRVT14_INV_3)                              0.04       2.18 r
  U14893/X (SAEDRVT14_NR4_0P75)                           0.05       2.23 f
  U13057/X (SAEDRVT14_BUF_8)                              0.02       2.25 f
  U13766/X (SAEDRVT14_OR4_2)                              0.03       2.28 f
  U13764/CKOUT (SAEDRVT14_CLKSPLT_8)                      0.02       2.31 f
  U11173/X (SAEDRVT14_INV_S_20)                           0.01       2.32 r
  U13045/X (SAEDRVT14_INV_S_20)                           0.01       2.33 f
  U11612/X (SAEDRVT14_BUF_16)                             0.02       2.34 f
  U12046/X (SAEDRVT14_OR2_MM_12)                          0.02       2.36 f
  U12045/X (SAEDRVT14_OR2_MM_20)                          0.03       2.39 f
  U12005/X (SAEDRVT14_INV_S_16)                           0.02       2.40 r
  U11995/X (SAEDRVT14_BUF_20)                             0.03       2.44 r
  U13439/X (SAEDRVT14_MUX2_MM_2)                          0.03       2.47 f
  U13986/X (SAEDRVT14_AO2BB2_V1_4)                        0.04       2.51 f
  corrected_chip1_data[85] (out)                          0.00       2.51 f
  data arrival time                                                  2.51

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  output external delay                                  -0.12       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.07


  Startpoint: chip3_data[122]
              (input port clocked by clk)
  Endpoint: corrected_chip1_data[57]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  xed_decoder_10     16000                 saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.12       0.12 f
  chip3_data[122] (in)                                    0.00       0.12 f
  crc_check3/data_in[122] (crc_atm_8bit_7)                0.00       0.12 f
  crc_check3/U50/X (SAEDRVT14_INV_S_20)                   0.00       0.13 r
  crc_check3/U245/X (SAEDRVT14_EO2_3)                     0.04       0.17 f
  crc_check3/U39/X (SAEDRVT14_EN3_3)                      0.06       0.23 r
  crc_check3/U40/X (SAEDRVT14_INV_S_16)                   0.01       0.25 f
  crc_check3/U220/X (SAEDRVT14_EN2_4)                     0.04       0.29 r
  crc_check3/U46/X (SAEDRVT14_INV_S_16)                   0.01       0.30 f
  crc_check3/U170/X (SAEDRVT14_EO3_4)                     0.07       0.37 r
  crc_check3/U153/X (SAEDRVT14_EN3_3)                     0.06       0.43 r
  crc_check3/U152/X (SAEDRVT14_INV_12)                    0.01       0.44 f
  crc_check3/U247/X (SAEDRVT14_EN3_3)                     0.05       0.50 r
  crc_check3/U66/X (SAEDRVT14_EN2_4)                      0.03       0.53 f
  crc_check3/U130/X (SAEDRVT14_EN4_4)                     0.06       0.59 r
  crc_check3/U120/X (SAEDRVT14_EO3_4)                     0.07       0.66 f
  crc_check3/U19/X (SAEDRVT14_INV_12)                     0.01       0.67 r
  crc_check3/U298/X (SAEDRVT14_EO4_2)                     0.08       0.75 f
  crc_check3/U43/X (SAEDRVT14_EO2_3)                      0.06       0.81 r
  crc_check3/U154/X (SAEDRVT14_EO2_3)                     0.05       0.86 f
  crc_check3/U35/X (SAEDRVT14_INV_12)                     0.01       0.87 r
  crc_check3/U303/X (SAEDRVT14_EO4_2)                     0.08       0.95 r
  crc_check3/U308/X (SAEDRVT14_EO4_2)                     0.08       1.03 f
  crc_check3/U4/X (SAEDRVT14_INV_12)                      0.02       1.05 r
  crc_check3/U188/X (SAEDRVT14_EO3_4)                     0.06       1.11 f
  crc_check3/U242/X (SAEDRVT14_EN2_4)                     0.04       1.15 r
  crc_check3/U158/X (SAEDRVT14_EN2_4)                     0.04       1.19 f
  crc_check3/U312/X (SAEDRVT14_EO4_2)                     0.07       1.26 r
  crc_check3/U196/X (SAEDRVT14_EO2_3)                     0.05       1.31 f
  crc_check3/U213/X (SAEDRVT14_EO3_4)                     0.08       1.39 r
  crc_check3/U132/X (SAEDRVT14_EN2_4)                     0.04       1.44 f
  crc_check3/U313/X (SAEDRVT14_EO4_2)                     0.07       1.50 r
  crc_check3/U228/X (SAEDRVT14_EN2_4)                     0.04       1.54 f
  crc_check3/U267/X (SAEDRVT14_EO3_4)                     0.08       1.63 r
  crc_check3/U229/X (SAEDRVT14_EN3_3)                     0.06       1.69 r
  crc_check3/U326/X (SAEDRVT14_EO4_2)                     0.07       1.76 r
  crc_check3/U335/X (SAEDRVT14_EO4_2)                     0.07       1.83 f
  crc_check3/U251/X (SAEDRVT14_EN2_4)                     0.05       1.88 f
  crc_check3/U82/X (SAEDRVT14_EO4_2)                      0.06       1.94 r
  crc_check3/U65/X (SAEDRVT14_INV_12)                     0.02       1.96 f
  crc_check3/U209/X (SAEDRVT14_EO3_4)                     0.06       2.01 r
  crc_check3/crc_out[3] (crc_atm_8bit_7)                  0.00       2.01 r
  U13127/X (SAEDRVT14_EO2_3)                              0.03       2.05 f
  U14647/X (SAEDRVT14_OR3_4)                              0.02       2.07 f
  U17145/X (SAEDRVT14_OR3_4)                              0.03       2.10 f
  U13980/X (SAEDRVT14_OR2_MM_20)                          0.03       2.13 f
  U11819/X (SAEDRVT14_INV_3)                              0.04       2.18 r
  U14893/X (SAEDRVT14_NR4_0P75)                           0.05       2.23 f
  U13057/X (SAEDRVT14_BUF_8)                              0.02       2.25 f
  U13766/X (SAEDRVT14_OR4_2)                              0.03       2.28 f
  U13764/CKOUT (SAEDRVT14_CLKSPLT_8)                      0.02       2.31 f
  U11173/X (SAEDRVT14_INV_S_20)                           0.01       2.32 r
  U13045/X (SAEDRVT14_INV_S_20)                           0.01       2.33 f
  U11612/X (SAEDRVT14_BUF_16)                             0.02       2.34 f
  U12046/X (SAEDRVT14_OR2_MM_12)                          0.02       2.36 f
  U12045/X (SAEDRVT14_OR2_MM_20)                          0.03       2.39 f
  U12005/X (SAEDRVT14_INV_S_16)                           0.02       2.40 r
  U11995/X (SAEDRVT14_BUF_20)                             0.03       2.44 r
  U11507/X (SAEDRVT14_MUX2_MM_2)                          0.03       2.47 f
  U12615/X (SAEDRVT14_AO2BB2_V1_4)                        0.04       2.51 f
  corrected_chip1_data[57] (out)                          0.00       2.51 f
  data arrival time                                                  2.51

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  output external delay                                  -0.12       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.07


  Startpoint: chip2_data[127]
              (input port clocked by clk)
  Endpoint: corrected_chip7_data[109]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  xed_decoder_10     16000                 saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.12       0.12 r
  chip2_data[127] (in)                                    0.00       0.12 r
  crc_check2/data_in[127] (crc_atm_8bit_8)                0.00       0.12 r
  crc_check2/U280/X (SAEDRVT14_INV_12)                    0.01       0.13 f
  crc_check2/U156/X (SAEDRVT14_EO2_3)                     0.05       0.18 r
  crc_check2/U44/X (SAEDRVT14_INV_2)                      0.03       0.21 f
  crc_check2/U232/X (SAEDRVT14_EO4_2)                     0.08       0.29 r
  crc_check2/U231/X (SAEDRVT14_EN3_3)                     0.06       0.35 r
  crc_check2/U378/X (SAEDRVT14_EO4_2)                     0.05       0.40 f
  crc_check2/U272/X (SAEDRVT14_INV_S_8)                   0.02       0.42 r
  crc_check2/U299/X (SAEDRVT14_EO2_4)                     0.06       0.49 f
  crc_check2/U73/X (SAEDRVT14_EN2_4)                      0.05       0.54 r
  crc_check2/U239/X (SAEDRVT14_EN2_4)                     0.03       0.58 f
  crc_check2/U72/X (SAEDRVT14_EN4_4)                      0.06       0.64 f
  crc_check2/U103/X (SAEDRVT14_EO3_4)                     0.07       0.71 r
  crc_check2/U102/X (SAEDRVT14_EO4_2)                     0.07       0.78 f
  crc_check2/U291/X (SAEDRVT14_EN2_4)                     0.05       0.83 f
  crc_check2/U386/X (SAEDRVT14_EO4_2)                     0.09       0.91 r
  crc_check2/U216/X (SAEDRVT14_EO2_4)                     0.06       0.97 r
  crc_check2/U259/X (SAEDRVT14_EO3_4)                     0.08       1.05 f
  crc_check2/U327/X (SAEDRVT14_EN2_4)                     0.06       1.11 r
  crc_check2/U262/X (SAEDRVT14_INV_12)                    0.01       1.13 f
  crc_check2/U202/X (SAEDRVT14_EO3_4)                     0.08       1.21 r
  crc_check2/U90/X (SAEDRVT14_INV_6)                      0.02       1.23 f
  crc_check2/U199/X (SAEDRVT14_ND2_MM_8)                  0.01       1.24 r
  crc_check2/U200/X (SAEDRVT14_ND2_16)                    0.01       1.25 f
  crc_check2/U263/X (SAEDRVT14_EN3_3)                     0.05       1.30 r
  crc_check2/U402/X (SAEDRVT14_EO4_2)                     0.06       1.36 f
  crc_check2/U116/X (SAEDRVT14_INV_12)                    0.02       1.38 r
  crc_check2/U89/X (SAEDRVT14_EO3_4)                      0.07       1.45 f
  crc_check2/U77/X (SAEDRVT14_EN2_4)                      0.03       1.48 r
  crc_check2/U403/X (SAEDRVT14_EN4_4)                     0.07       1.55 r
  crc_check2/U370/X (SAEDRVT14_EN3_3)                     0.06       1.61 r
  crc_check2/U405/X (SAEDRVT14_EO4_2)                     0.06       1.67 r
  crc_check2/U374/X (SAEDRVT14_INV_S_8)                   0.03       1.69 f
  crc_check2/U24/X (SAEDRVT14_EO2_4)                      0.05       1.75 r
  crc_check2/U23/X (SAEDRVT14_INV_S_20)                   0.01       1.76 f
  crc_check2/U336/X (SAEDRVT14_EN3_3)                     0.05       1.81 r
  crc_check2/U211/X (SAEDRVT14_EO2_4)                     0.06       1.88 f
  crc_check2/U153/X (SAEDRVT14_EN2_4)                     0.04       1.92 f
  crc_check2/U371/X (SAEDRVT14_EN3_3)                     0.06       1.98 r
  crc_check2/crc_out[2] (crc_atm_8bit_8)                  0.00       1.98 r
  U13076/X (SAEDRVT14_EO2_1)                              0.05       2.03 f
  U17150/X (SAEDRVT14_OR3_4)                              0.06       2.09 f
  U14314/X (SAEDRVT14_OR2_MM_12)                          0.03       2.12 f
  U13163/X (SAEDRVT14_OR4_2)                              0.03       2.15 f
  U13055/X (SAEDRVT14_OR2_MM_12)                          0.02       2.18 f
  U13054/X (SAEDRVT14_BUF_16)                             0.01       2.19 f
  U14893/X (SAEDRVT14_NR4_0P75)                           0.04       2.24 r
  U13057/X (SAEDRVT14_BUF_8)                              0.02       2.26 r
  U17168/X (SAEDRVT14_OR4_2)                              0.04       2.30 r
  U17134/CKOUT (SAEDRVT14_CLKSPLT_8)                      0.03       2.33 r
  U13629/X (SAEDRVT14_INV_S_20)                           0.01       2.35 f
  U11997/X (SAEDRVT14_INV_12)                             0.01       2.36 r
  U13728/X (SAEDRVT14_ND3_8)                              0.03       2.39 f
  U12954/X (SAEDRVT14_INV_S_20)                           0.01       2.40 r
  U11747/X (SAEDRVT14_BUF_16)                             0.02       2.42 r
  U11745/X (SAEDRVT14_BUF_20)                             0.02       2.44 r
  U13440/X (SAEDRVT14_MUX2_MM_2)                          0.03       2.47 f
  U11637/X (SAEDRVT14_AO2BB2_4)                           0.04       2.51 f
  corrected_chip7_data[109] (out)                         0.00       2.51 f
  data arrival time                                                  2.51

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  output external delay                                  -0.12       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.07


  Startpoint: chip2_data[127]
              (input port clocked by clk)
  Endpoint: corrected_chip7_data[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  xed_decoder_10     16000                 saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.12       0.12 r
  chip2_data[127] (in)                                    0.00       0.12 r
  crc_check2/data_in[127] (crc_atm_8bit_8)                0.00       0.12 r
  crc_check2/U280/X (SAEDRVT14_INV_12)                    0.01       0.13 f
  crc_check2/U156/X (SAEDRVT14_EO2_3)                     0.05       0.18 r
  crc_check2/U44/X (SAEDRVT14_INV_2)                      0.03       0.21 f
  crc_check2/U232/X (SAEDRVT14_EO4_2)                     0.08       0.29 r
  crc_check2/U231/X (SAEDRVT14_EN3_3)                     0.06       0.35 r
  crc_check2/U378/X (SAEDRVT14_EO4_2)                     0.05       0.40 f
  crc_check2/U272/X (SAEDRVT14_INV_S_8)                   0.02       0.42 r
  crc_check2/U299/X (SAEDRVT14_EO2_4)                     0.06       0.49 f
  crc_check2/U73/X (SAEDRVT14_EN2_4)                      0.05       0.54 r
  crc_check2/U239/X (SAEDRVT14_EN2_4)                     0.03       0.58 f
  crc_check2/U72/X (SAEDRVT14_EN4_4)                      0.06       0.64 f
  crc_check2/U103/X (SAEDRVT14_EO3_4)                     0.07       0.71 r
  crc_check2/U102/X (SAEDRVT14_EO4_2)                     0.07       0.78 f
  crc_check2/U291/X (SAEDRVT14_EN2_4)                     0.05       0.83 f
  crc_check2/U386/X (SAEDRVT14_EO4_2)                     0.09       0.91 r
  crc_check2/U216/X (SAEDRVT14_EO2_4)                     0.06       0.97 r
  crc_check2/U259/X (SAEDRVT14_EO3_4)                     0.08       1.05 f
  crc_check2/U327/X (SAEDRVT14_EN2_4)                     0.06       1.11 r
  crc_check2/U262/X (SAEDRVT14_INV_12)                    0.01       1.13 f
  crc_check2/U202/X (SAEDRVT14_EO3_4)                     0.08       1.21 r
  crc_check2/U90/X (SAEDRVT14_INV_6)                      0.02       1.23 f
  crc_check2/U199/X (SAEDRVT14_ND2_MM_8)                  0.01       1.24 r
  crc_check2/U200/X (SAEDRVT14_ND2_16)                    0.01       1.25 f
  crc_check2/U263/X (SAEDRVT14_EN3_3)                     0.05       1.30 r
  crc_check2/U402/X (SAEDRVT14_EO4_2)                     0.06       1.36 f
  crc_check2/U116/X (SAEDRVT14_INV_12)                    0.02       1.38 r
  crc_check2/U89/X (SAEDRVT14_EO3_4)                      0.07       1.45 f
  crc_check2/U77/X (SAEDRVT14_EN2_4)                      0.03       1.48 r
  crc_check2/U403/X (SAEDRVT14_EN4_4)                     0.07       1.55 r
  crc_check2/U370/X (SAEDRVT14_EN3_3)                     0.06       1.61 r
  crc_check2/U405/X (SAEDRVT14_EO4_2)                     0.06       1.67 r
  crc_check2/U374/X (SAEDRVT14_INV_S_8)                   0.03       1.69 f
  crc_check2/U24/X (SAEDRVT14_EO2_4)                      0.05       1.75 r
  crc_check2/U23/X (SAEDRVT14_INV_S_20)                   0.01       1.76 f
  crc_check2/U336/X (SAEDRVT14_EN3_3)                     0.05       1.81 r
  crc_check2/U211/X (SAEDRVT14_EO2_4)                     0.06       1.88 f
  crc_check2/U153/X (SAEDRVT14_EN2_4)                     0.04       1.92 f
  crc_check2/U371/X (SAEDRVT14_EN3_3)                     0.06       1.98 r
  crc_check2/crc_out[2] (crc_atm_8bit_8)                  0.00       1.98 r
  U13076/X (SAEDRVT14_EO2_1)                              0.05       2.03 f
  U17150/X (SAEDRVT14_OR3_4)                              0.06       2.09 f
  U14314/X (SAEDRVT14_OR2_MM_12)                          0.03       2.12 f
  U13163/X (SAEDRVT14_OR4_2)                              0.03       2.15 f
  U13055/X (SAEDRVT14_OR2_MM_12)                          0.02       2.18 f
  U13054/X (SAEDRVT14_BUF_16)                             0.01       2.19 f
  U14893/X (SAEDRVT14_NR4_0P75)                           0.04       2.24 r
  U13057/X (SAEDRVT14_BUF_8)                              0.02       2.26 r
  U17168/X (SAEDRVT14_OR4_2)                              0.04       2.30 r
  U17134/CKOUT (SAEDRVT14_CLKSPLT_8)                      0.03       2.33 r
  U13629/X (SAEDRVT14_INV_S_20)                           0.01       2.35 f
  U11997/X (SAEDRVT14_INV_12)                             0.01       2.36 r
  U13765/X (SAEDRVT14_ND3_8)                              0.03       2.39 f
  U13729/X (SAEDRVT14_INV_S_20)                           0.02       2.41 r
  U11183/X (SAEDRVT14_BUF_12)                             0.02       2.43 r
  U11178/X (SAEDRVT14_BUF_12)                             0.02       2.44 r
  U11620/X (SAEDRVT14_MUX2_MM_4)                          0.03       2.47 f
  U12506/X (SAEDRVT14_AO2BB2_V1_4)                        0.04       2.51 f
  corrected_chip7_data[5] (out)                           0.00       2.51 f
  data arrival time                                                  2.51

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  output external delay                                  -0.12       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.07


  Startpoint: chip2_data[127]
              (input port clocked by clk)
  Endpoint: corrected_chip3_data[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  xed_decoder_10     16000                 saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.12       0.12 r
  chip2_data[127] (in)                                    0.00       0.12 r
  crc_check2/data_in[127] (crc_atm_8bit_8)                0.00       0.12 r
  crc_check2/U280/X (SAEDRVT14_INV_12)                    0.01       0.13 f
  crc_check2/U156/X (SAEDRVT14_EO2_3)                     0.05       0.18 r
  crc_check2/U44/X (SAEDRVT14_INV_2)                      0.03       0.21 f
  crc_check2/U232/X (SAEDRVT14_EO4_2)                     0.08       0.29 r
  crc_check2/U231/X (SAEDRVT14_EN3_3)                     0.06       0.35 r
  crc_check2/U378/X (SAEDRVT14_EO4_2)                     0.05       0.40 f
  crc_check2/U272/X (SAEDRVT14_INV_S_8)                   0.02       0.42 r
  crc_check2/U299/X (SAEDRVT14_EO2_4)                     0.06       0.49 f
  crc_check2/U73/X (SAEDRVT14_EN2_4)                      0.05       0.54 r
  crc_check2/U239/X (SAEDRVT14_EN2_4)                     0.03       0.58 f
  crc_check2/U72/X (SAEDRVT14_EN4_4)                      0.06       0.64 f
  crc_check2/U103/X (SAEDRVT14_EO3_4)                     0.07       0.71 r
  crc_check2/U102/X (SAEDRVT14_EO4_2)                     0.07       0.78 f
  crc_check2/U291/X (SAEDRVT14_EN2_4)                     0.05       0.83 f
  crc_check2/U386/X (SAEDRVT14_EO4_2)                     0.09       0.91 r
  crc_check2/U216/X (SAEDRVT14_EO2_4)                     0.06       0.97 r
  crc_check2/U259/X (SAEDRVT14_EO3_4)                     0.08       1.05 f
  crc_check2/U327/X (SAEDRVT14_EN2_4)                     0.06       1.11 r
  crc_check2/U262/X (SAEDRVT14_INV_12)                    0.01       1.13 f
  crc_check2/U202/X (SAEDRVT14_EO3_4)                     0.08       1.21 r
  crc_check2/U90/X (SAEDRVT14_INV_6)                      0.02       1.23 f
  crc_check2/U199/X (SAEDRVT14_ND2_MM_8)                  0.01       1.24 r
  crc_check2/U200/X (SAEDRVT14_ND2_16)                    0.01       1.25 f
  crc_check2/U263/X (SAEDRVT14_EN3_3)                     0.05       1.30 r
  crc_check2/U402/X (SAEDRVT14_EO4_2)                     0.06       1.36 f
  crc_check2/U116/X (SAEDRVT14_INV_12)                    0.02       1.38 r
  crc_check2/U89/X (SAEDRVT14_EO3_4)                      0.07       1.45 f
  crc_check2/U77/X (SAEDRVT14_EN2_4)                      0.03       1.48 r
  crc_check2/U403/X (SAEDRVT14_EN4_4)                     0.07       1.55 r
  crc_check2/U370/X (SAEDRVT14_EN3_3)                     0.06       1.61 r
  crc_check2/U405/X (SAEDRVT14_EO4_2)                     0.06       1.67 r
  crc_check2/U374/X (SAEDRVT14_INV_S_8)                   0.03       1.69 f
  crc_check2/U24/X (SAEDRVT14_EO2_4)                      0.05       1.75 r
  crc_check2/U23/X (SAEDRVT14_INV_S_20)                   0.01       1.76 f
  crc_check2/U336/X (SAEDRVT14_EN3_3)                     0.05       1.81 r
  crc_check2/U211/X (SAEDRVT14_EO2_4)                     0.06       1.88 f
  crc_check2/U153/X (SAEDRVT14_EN2_4)                     0.04       1.92 f
  crc_check2/U371/X (SAEDRVT14_EN3_3)                     0.06       1.98 r
  crc_check2/crc_out[2] (crc_atm_8bit_8)                  0.00       1.98 r
  U13076/X (SAEDRVT14_EO2_1)                              0.05       2.03 f
  U17150/X (SAEDRVT14_OR3_4)                              0.06       2.09 f
  U14314/X (SAEDRVT14_OR2_MM_12)                          0.03       2.12 f
  U13163/X (SAEDRVT14_OR4_2)                              0.03       2.15 f
  U13055/X (SAEDRVT14_OR2_MM_12)                          0.02       2.18 f
  U13054/X (SAEDRVT14_BUF_16)                             0.01       2.19 f
  U14893/X (SAEDRVT14_NR4_0P75)                           0.04       2.24 r
  U13057/X (SAEDRVT14_BUF_8)                              0.02       2.26 r
  U17168/X (SAEDRVT14_OR4_2)                              0.04       2.30 r
  U17134/CKOUT (SAEDRVT14_CLKSPLT_8)                      0.03       2.33 r
  U13629/X (SAEDRVT14_INV_S_20)                           0.01       2.35 f
  U12976/X (SAEDRVT14_OR3_4)                              0.03       2.37 f
  U12977/X (SAEDRVT14_INV_S_20)                           0.02       2.39 r
  U13243/X (SAEDRVT14_BUF_20)                             0.02       2.41 r
  U11150/X (SAEDRVT14_BUF_16)                             0.02       2.43 r
  U11916/X (SAEDRVT14_BUF_16)                             0.02       2.45 r
  U11778/X (SAEDRVT14_MUX2_MM_4)                          0.03       2.48 f
  U11777/X (SAEDRVT14_OA2BB2_V1_4)                        0.02       2.50 r
  U11702/X (SAEDRVT14_INV_6)                              0.01       2.51 f
  corrected_chip3_data[30] (out)                          0.00       2.51 f
  data arrival time                                                  2.51

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  output external delay                                  -0.12       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.07


  Startpoint: chip3_data[122]
              (input port clocked by clk)
  Endpoint: corrected_chip1_data[38]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  xed_decoder_10     16000                 saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.12       0.12 f
  chip3_data[122] (in)                                    0.00       0.12 f
  crc_check3/data_in[122] (crc_atm_8bit_7)                0.00       0.12 f
  crc_check3/U50/X (SAEDRVT14_INV_S_20)                   0.00       0.13 r
  crc_check3/U245/X (SAEDRVT14_EO2_3)                     0.04       0.17 f
  crc_check3/U39/X (SAEDRVT14_EN3_3)                      0.06       0.23 r
  crc_check3/U40/X (SAEDRVT14_INV_S_16)                   0.01       0.25 f
  crc_check3/U220/X (SAEDRVT14_EN2_4)                     0.04       0.29 r
  crc_check3/U46/X (SAEDRVT14_INV_S_16)                   0.01       0.30 f
  crc_check3/U170/X (SAEDRVT14_EO3_4)                     0.07       0.37 r
  crc_check3/U153/X (SAEDRVT14_EN3_3)                     0.06       0.43 r
  crc_check3/U152/X (SAEDRVT14_INV_12)                    0.01       0.44 f
  crc_check3/U247/X (SAEDRVT14_EN3_3)                     0.05       0.50 r
  crc_check3/U66/X (SAEDRVT14_EN2_4)                      0.03       0.53 f
  crc_check3/U130/X (SAEDRVT14_EN4_4)                     0.06       0.59 r
  crc_check3/U120/X (SAEDRVT14_EO3_4)                     0.07       0.66 f
  crc_check3/U19/X (SAEDRVT14_INV_12)                     0.01       0.67 r
  crc_check3/U298/X (SAEDRVT14_EO4_2)                     0.08       0.75 f
  crc_check3/U43/X (SAEDRVT14_EO2_3)                      0.06       0.81 r
  crc_check3/U154/X (SAEDRVT14_EO2_3)                     0.05       0.86 f
  crc_check3/U35/X (SAEDRVT14_INV_12)                     0.01       0.87 r
  crc_check3/U303/X (SAEDRVT14_EO4_2)                     0.08       0.95 r
  crc_check3/U308/X (SAEDRVT14_EO4_2)                     0.08       1.03 f
  crc_check3/U4/X (SAEDRVT14_INV_12)                      0.02       1.05 r
  crc_check3/U188/X (SAEDRVT14_EO3_4)                     0.06       1.11 f
  crc_check3/U242/X (SAEDRVT14_EN2_4)                     0.04       1.15 r
  crc_check3/U158/X (SAEDRVT14_EN2_4)                     0.04       1.19 f
  crc_check3/U312/X (SAEDRVT14_EO4_2)                     0.07       1.26 r
  crc_check3/U196/X (SAEDRVT14_EO2_3)                     0.05       1.31 f
  crc_check3/U213/X (SAEDRVT14_EO3_4)                     0.08       1.39 r
  crc_check3/U132/X (SAEDRVT14_EN2_4)                     0.04       1.44 f
  crc_check3/U313/X (SAEDRVT14_EO4_2)                     0.07       1.50 r
  crc_check3/U228/X (SAEDRVT14_EN2_4)                     0.04       1.54 f
  crc_check3/U267/X (SAEDRVT14_EO3_4)                     0.08       1.63 r
  crc_check3/U229/X (SAEDRVT14_EN3_3)                     0.06       1.69 r
  crc_check3/U326/X (SAEDRVT14_EO4_2)                     0.07       1.76 r
  crc_check3/U335/X (SAEDRVT14_EO4_2)                     0.07       1.83 f
  crc_check3/U251/X (SAEDRVT14_EN2_4)                     0.05       1.88 f
  crc_check3/U82/X (SAEDRVT14_EO4_2)                      0.06       1.94 r
  crc_check3/U65/X (SAEDRVT14_INV_12)                     0.02       1.96 f
  crc_check3/U209/X (SAEDRVT14_EO3_4)                     0.06       2.01 r
  crc_check3/crc_out[3] (crc_atm_8bit_7)                  0.00       2.01 r
  U13127/X (SAEDRVT14_EO2_3)                              0.03       2.05 f
  U14647/X (SAEDRVT14_OR3_4)                              0.02       2.07 f
  U17145/X (SAEDRVT14_OR3_4)                              0.03       2.10 f
  U13980/X (SAEDRVT14_OR2_MM_20)                          0.03       2.13 f
  U11819/X (SAEDRVT14_INV_3)                              0.04       2.18 r
  U14893/X (SAEDRVT14_NR4_0P75)                           0.05       2.23 f
  U13057/X (SAEDRVT14_BUF_8)                              0.02       2.25 f
  U13766/X (SAEDRVT14_OR4_2)                              0.03       2.28 f
  U13764/CKOUT (SAEDRVT14_CLKSPLT_8)                      0.02       2.31 f
  U11173/X (SAEDRVT14_INV_S_20)                           0.01       2.32 r
  U13045/X (SAEDRVT14_INV_S_20)                           0.01       2.33 f
  U11612/X (SAEDRVT14_BUF_16)                             0.02       2.34 f
  U12046/X (SAEDRVT14_OR2_MM_12)                          0.02       2.36 f
  U12045/X (SAEDRVT14_OR2_MM_20)                          0.03       2.39 f
  U13025/X (SAEDRVT14_INV_S_20)                           0.02       2.40 r
  U12320/X (SAEDRVT14_BUF_20)                             0.03       2.43 r
  U12572/X (SAEDRVT14_MUX2_MM_2)                          0.03       2.47 f
  U12040/X (SAEDRVT14_AO2BB2_V1_2)                        0.05       2.51 f
  corrected_chip1_data[38] (out)                          0.00       2.51 f
  data arrival time                                                  2.51

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  output external delay                                  -0.12       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.07


1
