

================================================================
== Vivado HLS Report for 'dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s'
================================================================
* Date:           Thu Aug 11 23:25:12 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.006 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    11526|    11526| 57.630 us | 57.630 us |  11526|  11526|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    11520|    11520|         5|          5|          5|  2304|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      4|        -|        -|     -|
|Expression           |        -|      1|        0|      112|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        6|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      176|     -|
|Register             |        -|      -|      236|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        6|      5|      236|      288|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------------------+---------------------------------+-----------+
    |               Instance               |              Module             | Expression|
    +--------------------------------------+---------------------------------+-----------+
    |myproject_mul_mul_6s_16s_21_1_1_U244  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U245  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U246  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U247  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    +--------------------------------------+---------------------------------+-----------+

    * Memory: 
    +---------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                         Module                         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w17_V_U  |dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s_w17_V  |        6|  0|   0|    0|  2304|   29|     1|        66816|
    +---------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                        |        6|  0|   0|    0|  2304|   29|     1|        66816|
    +---------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_4_fu_288_p2  |     *    |      1|  0|   5|           5|          16|
    |acc_0_0_V_fu_310_p2     |     +    |      0|  0|  16|          16|          16|
    |acc_0_1_V_fu_327_p2     |     +    |      0|  0|  16|          16|          16|
    |acc_0_2_V_fu_345_p2     |     +    |      0|  0|  16|          16|          16|
    |acc_0_3_V_fu_363_p2     |     +    |      0|  0|  16|          16|          16|
    |acc_0_4_V_fu_304_p2     |     +    |      0|  0|  16|          16|          16|
    |i_in_fu_212_p2          |     +    |      0|  0|  12|          12|           1|
    |icmp_ln579_fu_206_p2    |   icmp   |      0|  0|  13|          12|          12|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      1|  0| 112|         110|         110|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  53|         12|    1|         12|
    |ap_done            |   9|          2|    1|          2|
    |data_V_V_blk_n     |   9|          2|    1|          2|
    |i_in_0_reg_195     |   9|          2|   12|         24|
    |real_start         |   9|          2|    1|          2|
    |res_V_V_blk_n      |   9|          2|    1|          2|
    |res_V_V_din        |  33|          6|   16|         96|
    |tmp_V_131_reg_182  |   9|          2|   16|         32|
    |tmp_V_132_reg_169  |   9|          2|   16|         32|
    |tmp_V_133_reg_156  |   9|          2|   16|         32|
    |tmp_V_134_reg_143  |   9|          2|   16|         32|
    |tmp_V_135_reg_130  |   9|          2|   16|         32|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 176|         38|  113|        300|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |acc_0_0_V_reg_439         |  16|   0|   16|          0|
    |acc_0_1_V_reg_444         |  16|   0|   16|          0|
    |acc_0_2_V_reg_449         |  16|   0|   16|          0|
    |acc_0_4_V_reg_434         |  16|   0|   16|          0|
    |ap_CS_fsm                 |  11|   0|   11|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |i_in_0_reg_195            |  12|   0|   12|          0|
    |i_in_reg_397              |  12|   0|   12|          0|
    |sext_ln1116_cast_reg_407  |  21|   0|   21|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |tmp_11_reg_419            |   6|   0|    6|          0|
    |tmp_12_reg_424            |   6|   0|    6|          0|
    |tmp_13_reg_429            |   6|   0|    6|          0|
    |tmp_V_131_reg_182         |  16|   0|   16|          0|
    |tmp_V_132_reg_169         |  16|   0|   16|          0|
    |tmp_V_133_reg_156         |  16|   0|   16|          0|
    |tmp_V_134_reg_143         |  16|   0|   16|          0|
    |tmp_V_135_reg_130         |  16|   0|   16|          0|
    |trunc_ln_reg_414          |  16|   0|   16|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 236|   0|  236|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_done           | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|start_out         | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|start_write       | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                     data_V_V                     |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                     data_V_V                     |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                     data_V_V                     |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |                      res_V_V                     |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                      res_V_V                     |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                      res_V_V                     |    pointer   |
+------------------+-----+-----+------------+--------------------------------------------------+--------------+

