<?xml version="1.0"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="author" content="" />

<meta name="description" content="65002 documentation" />
<meta name="keywords" content="8-bit,6502,65002" />
<link rev="made" href="mailto:" />
<link rel="stylesheet" title="Default" type="text/css" href="doc.css" /><link rel="stylesheet" type="text/css" href="optable.css" />
<title>65002 Opcode Overview</title></head>
<body><div id="headerbox"><div id="lefthdr">The 65k Project</div><div id="righthdr"><div class="large">65002</div><div class="small">The 65k processor - a modern 6502 with 64 bit</div></div></div><div id="mainbox"><a name="top" id="top"></a><div id="leftcol"><div id="menu" class="top"><div class="tophead">navigate</div>
<div id="mtree">
<ul>
<li><a href="af65002front.html">Overview</a></li>
<li><a href="af65002regs.html">Register Set</a></li>
<li><a href="af65002opstruct.html">Opcodes Structure </a></li>
<li><a href="af65002admodes.html">Addressing Modes </a></li>
<li><a href="af65002prefixes.html">Prefixes</a></li>
<li><a href="af65002opcodes.html">Opcode Overview</a></li>
<li><a href="af65002opdesc.html">Opcode Docs</a></li>
<li><a href="af65002int.html">Reset, Traps and Interrupts</a></li>
<li><a href="af65002hyper.html">User/Hypervisor Mode</a></li>
<li><a href="af65002config.html">Configuration Registers</a></li>
<li><a href="af65002compat.html">Compatibility</a></li>
</ul>
</div>
		</div></div><div id="rightcol"><div class="top" id="twitter"><div class="tophead">follow</div><div>
		            Follow the 65k tweets on<br /><a class="extlink" target="_blank" href="https://twitter.com/#!/search/realtime/afachat%20%2365k">Twitter</a><br /> (In new window)
		</div></div><div class="top" id="forum"><div class="tophead">discuss</div><div><p>Discuss my site on <a class="extlink" target="_blank" href="http://forum.6502.org/viewtopic.php?t=956">this 6502.org forum thread</a></p><p>(Forum registration required to post)</p></div></div></div><div id="midcol"><div class="top" id="ie6warn">
You are using an old MS Internet Explorer as browser. This version is not supported anymore. Please use a 
more modern browser, like Internet Explorer 8 or later, 
<a target="_blank" class="extlink" href="http://www.firefox.com">Firefox</a>,
<a target="_blank" class="extlink" href="http://www.google.com/chrome">Google Chrome</a>, or
<a target="_blank" class="extlink" href="http://www.opera.com">Opera</a>.
</div><div class="top" id="content"><div id="minmax"></div><h1>65002 Opcode Overview</h1><div class="overview">
	<p>
	This page gives an overview over the 65002 opcodes, sorted by opcode page.
	The default page is the standard, 6502 opcode page. The other pages require 
	the corresponding prefix opcode.
	</p>
  </div><div class="h2"><div class="h2h"><div class="h2t">Â </div><h2><a name="std" id="std">Standard Opcode Table</a></h2><div class="toplink"><a href="#top">Top</a></div></div><div class="h2c">
<table class="optable"><tr><th>LSB-&gt;<br/>MSB</th><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th></tr>
<tr><th>0</th><td><div>BRK #byte</div>
</td><td><div>ORA (zp,X)</div>
</td><td class="c65k"><div>LDA zp,Y</div>
</td><td class="prefix">prefix1</td><td class="cmos"><div>TSB zp</div>
</td><td><div>ORA zp</div>
</td><td><div>ASL zp</div>
</td><td class="prefix">prefix1</td><td><div>PHP </div>
</td><td><div>ORA #byte</div>
</td><td><div>ASL </div>
</td><td class="prefix">prefix2</td><td class="cmos"><div>TSB abs</div>
</td><td><div>ORA abs</div>
</td><td><div>ASL abs</div>
</td><td class="prefix">EXT</td></tr>
<tr><th>1</th><td><div>BPL rel</div>
</td><td><div>ORA (zp),Y</div>
</td><td class="cmos"><div>ORA (zp)</div>
</td><td class="prefix">prefix1</td><td class="cmos"><div>TRB zp</div>
</td><td><div>ORA zp,X</div>
</td><td><div>ASL zp,X</div>
</td><td class="prefix">prefix1</td><td><div>CLC </div>
</td><td><div>ORA abs,Y</div>
</td><td class="cmos"><div>INC </div>
</td><td class="prefix">prefix2</td><td class="cmos"><div>TRB abs</div>
</td><td><div>ORA abs,X</div>
</td><td><div>ASL abs,X</div>
</td><td class="unused"></td></tr>
<tr><th>2</th><td><div>JSR abs</div>
</td><td><div>AND (zp,X)</div>
</td><td class="c65k"><div>STA zp,Y</div>
</td><td class="prefix">prefix1</td><td><div>BIT zp</div>
</td><td><div>AND zp</div>
</td><td><div>ROL zp</div>
</td><td class="prefix">prefix1</td><td><div>PLP </div>
</td><td><div>AND #byte</div>
</td><td><div>ROL </div>
</td><td class="prefix">prefix2</td><td><div>BIT abs</div>
</td><td><div>AND abs</div>
</td><td><div>ROL abs</div>
</td><td class="prefix">SYS</td></tr>
<tr><th>3</th><td><div>BMI rel</div>
</td><td><div>AND (zp),Y</div>
</td><td class="cmos"><div>AND (zp)</div>
</td><td class="prefix">prefix1</td><td class="cmos"><div>BIT zp,X</div>
</td><td><div>AND zp,X</div>
</td><td><div>ROL zp,X</div>
</td><td class="prefix">prefix1</td><td><div>SEC </div>
</td><td><div>AND abs,Y</div>
</td><td class="cmos"><div>DEC </div>
</td><td class="prefix">prefix2</td><td class="cmos"><div>BIT abs,X</div>
</td><td><div>AND abs,X</div>
</td><td><div>ROL abs,X</div>
</td><td class="unused"></td></tr>
<tr><th>4</th><td><div>RTI </div>
</td><td><div>EOR (zp,X)</div>
</td><td class="c65k"><div>LDA (abs),Y</div>
</td><td class="prefix">prefix1</td><td class="c65k"><div>BSR relwide</div>
</td><td><div>EOR zp</div>
</td><td><div>LSR zp</div>
</td><td class="prefix">prefix1</td><td><div>PHA </div>
</td><td><div>EOR #byte</div>
</td><td><div>LSR </div>
</td><td class="prefix">prefix2</td><td><div>JMP abs</div>
</td><td><div>EOR abs</div>
</td><td><div>LSR abs</div>
</td><td class="prefix">QUICK</td></tr>
<tr><th>5</th><td><div>BVC rel</div>
</td><td><div>EOR (zp),Y</div>
</td><td class="cmos"><div>EOR (zp)</div>
</td><td class="prefix">prefix1</td><td class="unused"></td><td><div>EOR zp,X</div>
</td><td><div>LSR zp,X</div>
</td><td class="prefix">prefix1</td><td><div>CLI </div>
</td><td><div>EOR abs,Y</div>
</td><td class="cmos"><div>PHY </div>
</td><td class="prefix">prefix2</td><td class="unused"></td><td><div>EOR abs,X</div>
</td><td><div>LSR abs,X</div>
</td><td class="unused"></td></tr>
<tr><th>6</th><td><div>RTS </div>
</td><td><div>ADC (zp,X)</div>
</td><td class="c65k"><div>LDA (abs,X)</div>
</td><td class="prefix">prefix1</td><td class="cmos"><div>STZ zp</div>
</td><td><div>ADC zp</div>
</td><td><div>ROR zp</div>
</td><td class="prefix">prefix1</td><td><div>PLA </div>
</td><td><div>ADC #byte</div>
</td><td><div>ROR </div>
</td><td class="prefix">prefix2</td><td><div>JMP (abs)</div>
</td><td><div>ADC abs</div>
</td><td><div>ROR abs</div>
</td><td class="prefix">reserved prefix</td></tr>
<tr><th>7</th><td><div>BVS rel</div>
</td><td><div>ADC (zp),Y</div>
</td><td class="cmos"><div>ADC (zp)</div>
</td><td class="prefix">prefix1</td><td class="cmos"><div>STZ zp,X</div>
</td><td><div>ADC zp,X</div>
</td><td><div>ROR zp,X</div>
</td><td class="prefix">prefix1</td><td><div>SEI </div>
</td><td><div>ADC abs,Y</div>
</td><td class="cmos"><div>PLY </div>
</td><td class="prefix">prefix2</td><td class="cmos"><div>JMP (abs,X)</div>
</td><td><div>ADC abs,X</div>
</td><td><div>ROR abs,X</div>
</td><td class="unused"></td></tr>
<tr><th>8</th><td class="cmos"><div>BRA rel</div>
</td><td><div>STA (zp,X)</div>
</td><td class="c65k"><div>BSR rel</div>
</td><td class="prefix">prefix1</td><td><div>STY zp</div>
</td><td><div>STA zp</div>
</td><td><div>STX zp</div>
</td><td class="prefix">prefix1</td><td><div>DEY </div>
</td><td class="cmos"><div>BIT #byte</div>
</td><td><div>TXA </div>
</td><td class="prefix">prefix2</td><td><div>STY abs</div>
</td><td><div>STA abs</div>
</td><td><div>STX abs</div>
</td><td class="prefix">reserved prefix</td></tr>
<tr><th>9</th><td><div>BCC rel</div>
</td><td><div>STA (zp),Y</div>
</td><td class="cmos"><div>STA (zp)</div>
</td><td class="prefix">prefix1</td><td><div>STY zp,X</div>
</td><td><div>STA zp,X</div>
</td><td><div>STX zp,Y</div>
</td><td class="prefix">prefix1</td><td><div>TYA </div>
</td><td><div>STA abs,Y</div>
</td><td><div>TXS </div>
</td><td class="prefix">prefix2</td><td class="cmos"><div>STZ abs</div>
</td><td><div>STA abs,X</div>
</td><td class="cmos"><div>STZ abs,X</div>
</td><td class="prefix">reserved prefix</td></tr>
<tr><th>A</th><td><div>LDY #byte</div>
</td><td><div>LDA (zp,X)</div>
</td><td><div>LDX #byte</div>
</td><td class="prefix">prefix1</td><td><div>LDY zp</div>
</td><td><div>LDA zp</div>
</td><td><div>LDX zp</div>
</td><td class="prefix">prefix1</td><td><div>TAY </div>
</td><td><div>LDA #byte</div>
</td><td><div>TAX </div>
</td><td class="prefix">prefix2</td><td><div>LDY abs</div>
</td><td><div>LDA abs</div>
</td><td><div>LDX abs</div>
</td><td class="prefix">reserved prefix</td></tr>
<tr><th>B</th><td><div>BCS rel</div>
</td><td><div>LDA (zp),Y</div>
</td><td class="cmos"><div>LDA (zp)</div>
</td><td class="prefix">prefix1</td><td><div>LDY zp,X</div>
</td><td><div>LDA zp,X</div>
</td><td><div>LDX zp,Y</div>
</td><td class="prefix">prefix1</td><td><div>CLV </div>
</td><td><div>LDA abs,Y</div>
</td><td><div>TSX </div>
</td><td class="prefix">prefix2</td><td><div>LDY abs,X</div>
</td><td><div>LDA abs,X</div>
</td><td><div>LDX abs,Y</div>
</td><td class="prefix">reserved prefix</td></tr>
<tr><th>C</th><td><div>CPY #byte</div>
</td><td><div>CMP (zp,X)</div>
</td><td class="c65k"><div>STA (abs),Y</div>
</td><td class="prefix">prefix1</td><td><div>CPY zp</div>
</td><td><div>CMP zp</div>
</td><td><div>DEC zp</div>
</td><td class="prefix">prefix1</td><td><div>INY </div>
</td><td><div>CMP #byte</div>
</td><td><div>DEX </div>
</td><td class="prefix">prefix2</td><td><div>CPY abs</div>
</td><td><div>CMP abs</div>
</td><td><div>DEC abs</div>
</td><td class="prefix">reserved prefix</td></tr>
<tr><th>D</th><td><div>BNE rel</div>
</td><td><div>CMP (zp),Y</div>
</td><td class="cmos"><div>CMP (zp)</div>
</td><td class="prefix">prefix1</td><td class="unused"></td><td><div>CMP zp,X</div>
</td><td><div>DEC zp,X</div>
</td><td class="prefix">prefix1</td><td><div>CLD </div>
</td><td><div>CMP abs,Y</div>
</td><td class="cmos"><div>PHX </div>
</td><td class="prefix">prefix2</td><td class="c65k"><div>JSR (abs)</div>
</td><td><div>CMP abs,X</div>
</td><td><div>DEC abs,X</div>
</td><td class="prefix">reserved prefix</td></tr>
<tr><th>E</th><td><div>CPX #byte</div>
</td><td><div>SBC (zp,X)</div>
</td><td class="c65k"><div>STA (abs,X)</div>
</td><td class="prefix">prefix1</td><td><div>CPX zp</div>
</td><td><div>SBC zp</div>
</td><td><div>INC zp</div>
</td><td class="prefix">prefix1</td><td><div>INX </div>
</td><td><div>SBC #byte</div>
</td><td><div>NOP </div>
</td><td class="prefix">prefix2</td><td><div>CPX abs</div>
</td><td><div>SBC abs</div>
</td><td><div>INC abs</div>
</td><td class="prefix">reserved prefix</td></tr>
<tr><th>F</th><td><div>BEQ rel</div>
</td><td><div>SBC (zp),Y</div>
</td><td class="cmos"><div>SBC (zp)</div>
</td><td class="prefix">prefix1</td><td class="c65k"><div>TRP #byte</div>
</td><td><div>SBC zp,X</div>
</td><td><div>INC zp,X</div>
</td><td class="prefix">prefix1</td><td><div>SED </div>
</td><td><div>SBC abs,Y</div>
</td><td class="cmos"><div>PLX </div>
</td><td class="prefix">prefix2</td><td class="c65k"><div>JSR (abs,X)</div>
</td><td><div>SBC abs,X</div>
</td><td><div>INC abs,X</div>
</td><td class="prefix">reserved prefix</td></tr>
</table>

<p>Legend:</p>
<table class="optable">
<tr><td>NMOS Opcodes</td><td class="cmos">CMOS Opcodes</td><td class="c65k">New 65k opcodes</td><td class="prefix">65k Prefix codes</td><td class="unused">Unused/Reserved</td></tr>
</table>

<ul>
<li>
ADC: Add content of memory location to accumulator</li>
<li>
AND: Bitwise AND accumulator with content of memory location</li>
<li>
ASL: Arithmetic Shift Left - shift accumulator one bit to the left, shifting in zero in bit 0</li>
<li>
BCC: Branch on carry clear - take branch when C flag is cleared</li>
<li>
BCS: Branch on carry set - take branch when C flag is set</li>
<li>
BEQ: Branch on equal - take branch when Z flag is set</li>
<li>
BIT: Bitwise test with accumulator - AND the memory location with the accumulator, and set N (=bit 7), V (=bit 7), Z (iff all bits 
				zero) flags from the result. In case of the accumulator addressing, simply set the flags from the accumulator</li>
<li>
BMI: Branch on minus - take branch when N flag is set</li>
<li>
BNE: Branch on not equal - take branch when Z flag is cleared</li>
<li>
BPL: Branch on plus - take branch when N flag is cleared</li>
<li>
BRA: Branch always - branch independent from any flags</li>
<li>
BRK: Starts the break routine.</li>
<li>
BSR: Branch subroutine - similar to JSR, but use relative addressing similar to branch opcodes</li>
<li>
BVC: Branch on overflow clear - take branch when V flag is cleared</li>
<li>
BVS: Branch on overflow set - take branch when V flag is set</li>
<li>
CLC: Clear the C flag</li>
<li>
CLD: Clear the decimal (D) flag</li>
<li>
CLI: Clear the interrupt (I) flag</li>
<li>
CLV: Clear the overflow (V) flag</li>
<li>
CMP: Compare accumulator with content of memory location</li>
<li>
CPX: Compare X register with content of memory location</li>
<li>
CPY: Compare Y register with content of memory location</li>
<li>
DEC: Decrement the content of a memory location by one</li>
<li>
DEX: Decrement the content of the X register by one</li>
<li>
DEY: Decrement the Y register by one</li>
<li>
EOR: Bitwise Exclusive-OR accumulator with content of memory location</li>
<li>
INC: Increment the content of a memory location by one</li>
<li>
INX: Increment the content of the X register by one</li>
<li>
INY: Increment the content of the Y register by one</li>
<li>
JMP: Jump to new code address</li>
<li>
JSR: Jump subroutine - jump to a new code location, save return address on stack for RTS</li>
<li>
LDA: Load accumulator</li>
<li>
LDX: Load X register</li>
<li>
LDY: Load Y register</li>
<li>
LSR: Logical Shift Right - shift accumulator one bit to the right, shifting in zero in the highest bit</li>
<li>
NOP: No operation</li>
<li>
ORA: Bitwise OR accumulator with content of memory location</li>
<li>
PHA: Push contents of the accumulator onto the stack</li>
<li>
PHP: Push processor status register onto the stack</li>
<li>
PHX: Push contents of the X register onto the stack</li>
<li>
PHY: Push contents of the Y register onto the stack</li>
<li>
PLA: Pull the contents of the accumulator from the stack</li>
<li>
PLP: Pull processor status register from the stack</li>
<li>
PLX: Pull the contents of the X register from the stack</li>
<li>
PLY: Pull the contents of the Y register from the stack</li>
<li>
ROL: Rotate Left - shift accumulator one bit to the left, shifting in the carry flag in bit 0, and shifting the 
        	highest bit into the carry flag instead.</li>
<li>
ROR: Rotate Right - shift accumulator one bit to the right, shifting in the carry flag in the highest bit, and shifting 
        	bit 0 into the carry flag instead.</li>
<li>
RTI: Return from interrupt</li>
<li>
RTS: Return from subroutine - read return address from stack</li>
<li>
SBC: Substract content of memory location from accumulator</li>
<li>
SEC: Set the C flag</li>
<li>
SED: Set the decimal (D) flag</li>
<li>
SEI: Set the interrupt (I) flag</li>
<li>
STA: Store the content of the accumulator into a memory location</li>
<li>
STX: Store the content of the X register to memory.</li>
<li>
STY: Store the content of the Y register to memory.</li>
<li>
STZ: Store zero into a memory location</li>
<li>
TAX: Transfer the contents of accumulator into the X register</li>
<li>
TAY: Transfer the contents of accumulator into the Y register</li>
<li>
TRB: Test and Reset Bit - AND the memory location with the accumulator, and set the Z flag from the result, then CLEAR all bits in the
				memory location that are set in the accumulator.</li>
<li>
TRP: Trap into 65k supervisor mode</li>
<li>
TSB: Test and Set Bit - AND the memory location with the accumulator, and set the Z flag from the result, then SET all bits in the
				memory location that are set in the accumulator.</li>
<li>
TSX: Transfer the contents of the stack pointer into the X register (Note: needs RS to keep compatibility with 6502)</li>
<li>
TXA: Transfer the contents of the X register into the accumulator</li>
<li>
TXS: Transfer the contents of X register into the stack pointer (Note: needs RS to keep compatibility with 6502)</li>
<li>
TYA: Transfer the contents of the Y register into the accumulator</li>
</ul>
	</div></div><div class="h2"><div class="h2h"><div class="h2t">Â </div><h2><a name="std" id="std">EXT Opcode Table</a></h2><div class="toplink"><a href="#top">Top</a></div></div><div class="h2c">
<table class="optable"><tr><th>LSB-&gt;<br/>MSB</th><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th></tr>
<tr><th>0</th><td class="unused"></td><td class="unused"></td><td><div>LEA zp,Y</div>
</td><td class="unused"></td><td class="c65k10"><div>MVN </div>
</td><td class="unused"></td><td><div>ASR zp</div>
</td><td class="unused"></td><td><div>PHE </div>
</td><td><div>ORA (E)</div>
</td><td><div>ASR </div>
</td><td class="unused"></td><td><div>TSB (E)</div>
</td><td><div>ASL (E)</div>
</td><td><div>ASR abs</div>
</td><td><div>ASL abs,Y</div>
</td></tr>
<tr><th>1</th><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="c65k10"><div>MVP </div>
</td><td class="unused"></td><td><div>ASR zp,X</div>
</td><td class="unused"></td><td class="c65k10"><div>HBC </div>
</td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td><div>TRB (E)</div>
</td><td><div>ASR (E)</div>
</td><td><div>ASR abs,X</div>
</td><td><div>ASR abs,Y</div>
</td></tr>
<tr><th>2</th><td><div>JSR (E)</div>
</td><td class="unused"></td><td><div>PEA zp,Y</div>
</td><td class="unused"></td><td class="c65k10"><div>FIL </div>
</td><td><div>ADE #byte</div>
</td><td><div>RDL zp</div>
</td><td class="unused"></td><td><div>PLE </div>
</td><td><div>AND (E)</div>
</td><td><div>RDL </div>
</td><td class="unused"></td><td class="unused"></td><td><div>ROL (E)</div>
</td><td><div>RDL abs</div>
</td><td><div>ROL abs,Y</div>
</td></tr>
<tr><th>3</th><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td><div>BIT </div>
</td><td><div>ADE </div>
</td><td><div>RDL zp,X</div>
</td><td class="unused"></td><td class="c65k10"><div>BSW </div>
</td><td><div>LDE #byte</div>
</td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td><div>RDL (E)</div>
</td><td><div>RDL abs,X</div>
</td><td><div>RDL abs,Y</div>
</td></tr>
<tr><th>4</th><td class="unused"></td><td class="unused"></td><td><div>LEA (abs),Y</div>
</td><td class="unused"></td><td><div>LEA relwide</div>
</td><td><div>ADS #byte</div>
</td><td><div>LEA zp</div>
</td><td class="unused"></td><td><div>PHB </div>
</td><td><div>EOR (E)</div>
</td><td class="unused"></td><td class="unused"></td><td><div>JMP (E)</div>
</td><td><div>LSR (E)</div>
</td><td class="unused"></td><td><div>LSR abs,Y</div>
</td></tr>
<tr><th>5</th><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td><div>PEA relwide</div>
</td><td><div>ADS </div>
</td><td><div>LEA zp,X</div>
</td><td class="unused"></td><td><div>PRB </div>
</td><td><div>LDB #byte</div>
</td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td></tr>
<tr><th>6</th><td class="unused"></td><td class="unused"></td><td><div>LEA (abs,X)</div>
</td><td class="unused"></td><td class="c65k10"><div>RMB </div>
</td><td><div>ADB #byte</div>
</td><td><div>RDR zp</div>
</td><td class="unused"></td><td><div>PLB </div>
</td><td><div>ADC (E)</div>
</td><td><div>RDR </div>
</td><td class="unused"></td><td><div>JMP long</div>
</td><td><div>ROR (E)</div>
</td><td><div>RDR abs</div>
</td><td><div>ROR abs,Y</div>
</td></tr>
<tr><th>7</th><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="c65k10"><div>WMB </div>
</td><td><div>ADB </div>
</td><td><div>RDR zp,X</div>
</td><td class="unused"></td><td class="c65k10"><div>HBS </div>
</td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td><div>RDR (E)</div>
</td><td><div>RDR abs,X</div>
</td><td><div>RDR abs,Y</div>
</td></tr>
<tr><th>8</th><td><div>LEA rel</div>
</td><td class="unused"></td><td><div>PEA rel</div>
</td><td class="unused"></td><td><div>SCA (E)</div>
</td><td><div>PEA zp</div>
</td><td class="unused"></td><td class="unused"></td><td><div>TAE </div>
</td><td><div>BIT (E)</div>
</td><td><div>TYS </div>
</td><td class="unused"></td><td><div>STY (E)</div>
</td><td><div>STA (E)</div>
</td><td class="unused"></td><td><div>STY abs,X</div>
</td></tr>
<tr><th>9</th><td><div>BLE rel</div>
</td><td class="unused"></td><td><div>PEA (zp)</div>
</td><td class="unused"></td><td><div>LLA (E)</div>
</td><td><div>PEA zp,X</div>
</td><td class="unused"></td><td class="unused"></td><td><div>TEA </div>
</td><td><div>PEA abs,Y</div>
</td><td><div>SXY </div>
</td><td class="unused"></td><td><div>STZ (E)</div>
</td><td><div>STX (E)</div>
</td><td><div>STZ abs,Y</div>
</td><td class="unused"></td></tr>
<tr><th>A</th><td><div>LDY (E)</div>
</td><td><div>LEA (zp,X)</div>
</td><td><div>LDX (E)</div>
</td><td class="unused"></td><td><div>INV </div>
</td><td><div>SBE #byte</div>
</td><td class="unused"></td><td class="unused"></td><td><div>SAB </div>
</td><td><div>LDA (E)</div>
</td><td class="unused"></td><td class="unused"></td><td class="c65k10"><div>PSH </div>
</td><td class="unused"></td><td><div>LEA abs</div>
</td><td><div>STX abs,Y</div>
</td></tr>
<tr><th>B</th><td><div>BGT rel</div>
</td><td><div>LEA (zp),Y</div>
</td><td><div>LEA (zp)</div>
</td><td class="unused"></td><td><div>BCN </div>
</td><td><div>SBE </div>
</td><td class="unused"></td><td class="unused"></td><td><div>SEB </div>
</td><td><div>LEA abs,Y</div>
</td><td><div>SAX </div>
</td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td><div>LEA abs,X</div>
</td><td class="unused"></td></tr>
<tr><th>C</th><td><div>CPY (E)</div>
</td><td><div>PEA (zp,X)</div>
</td><td><div>PEA (abs),Y</div>
</td><td class="unused"></td><td><div>EXT </div>
</td><td><div>SBS #byte</div>
</td><td class="unused"></td><td class="unused"></td><td><div>TPA </div>
</td><td><div>CMP (E)</div>
</td><td><div>TSY </div>
</td><td class="unused"></td><td class="c65k10"><div>PLL </div>
</td><td><div>DEC (E)</div>
</td><td><div>PEA abs</div>
</td><td><div>DEC abs,Y</div>
</td></tr>
<tr><th>D</th><td class="unused"></td><td><div>PEA (zp),Y</div>
</td><td class="unused"></td><td class="unused"></td><td><div>SWP </div>
</td><td><div>SBS </div>
</td><td class="unused"></td><td class="unused"></td><td><div>SAE </div>
</td><td class="unused"></td><td><div>SAY </div>
</td><td class="unused"></td><td><div>JSR long</div>
</td><td class="unused"></td><td><div>PEA abs,X</div>
</td><td class="unused"></td></tr>
<tr><th>E</th><td><div>CPX (E)</div>
</td><td class="unused"></td><td><div>PEA (abs,X)</div>
</td><td class="unused"></td><td><div>RMB (E)</div>
</td><td><div>SBB #byte</div>
</td><td class="unused"></td><td class="unused"></td><td><div>TAB </div>
</td><td><div>SBC (E)</div>
</td><td><div>TEB </div>
</td><td class="unused"></td><td class="unused"></td><td><div>INC (E)</div>
</td><td class="unused"></td><td><div>INC abs,Y</div>
</td></tr>
<tr><th>F</th><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td><div>WMB (E)</div>
</td><td><div>SBB </div>
</td><td class="unused"></td><td class="unused"></td><td><div>TBA </div>
</td><td class="unused"></td><td><div>TBE </div>
</td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td></tr>
</table>
<ul>
<li>
ADB: Add value to B register</li>
<li>
ADE: Add value to E register</li>
<li>
ADS: Add value to stack pointer</li>
<li>
ASR: Arithmetic Shift Right - Similar to LSR, but shifts in the sign of the value, not zero</li>
<li>
BCN: Bit Count: counts 1-bits in AC or in given location, stores number of 1-bits back in AC</li>
<li>
BGT: Branch if greater - take branch when C flag is set but Z flag is clear</li>
<li>
BLE: Branch if less or equal - take branch when C flag is clear or Z flag is set</li>
<li>
BSW: Bit Swap: exchanges bit 0 with bit W-1, bit 1 with bit W-2 and so on.</li>
<li>
EXT: Extend a value in AC from RS to the full size. Setting LE defines the type of extension.</li>
<li>
FIL: Fill a memory area of size AC at address XR with a value from YR</li>
<li>
HBC: Highest Bit Clear: Determines the number of the highest bit that is set to zero.</li>
<li>
HBS: Highest Bit Set: Determines the number of the highest bit that is set to one.</li>
<li>
INV: invert AC, i.e. set AC to the 2s-complement of AC</li>
<li>
LDB: Load B with an immediate value</li>
<li>
LDE: Load E with an immediate value</li>
<li>
LEA: Load Effective Address: compute the effective address and store it in the E (effective Address) register (always full width)</li>
<li>
LLA: Load linked AC - load the content from a memory location into accumulator, optimistic-locking the address for SCA</li>
<li>
MVN: Move block of data of size AC from XR to YR, count addresses down. All registers full size, interruptable</li>
<li>
MVP: Move block of data of size AC from XR to YR, count addresses down. All registers full size, interruptable</li>
<li>
PEA: Push Effective Address: compute the effective address and push it onto the stack (always full width)</li>
<li>
PHB: Push B onto stack (full width)</li>
<li>
PHE: Push E onto stack (always full width)</li>
<li>
PLB: Pull E from stack (full width)</li>
<li>
PLE: Pull E from stack (full width)</li>
<li>
PLL: Pull the contents of all registers from the stack</li>
<li>
PRB: Push and Replace Base register: Push base offset register to the stack, then transfer accumulator to the base register</li>
<li>
PSH: Push contents of all registers (A, X, Y, B, E) onto the stack</li>
<li>
RDL: Rotate Direct Left - similar to ROL, but do not shift in carry, but the highest bit of the original value</li>
<li>
RMB: Read memory barrier: invalidates cache content (globally, or for a specific, given location)</li>
<li>
SAB: Swap A register with B register. Always done full width, no flags set.</li>
<li>
SAE: Swap AC with E register. Always done full width, no flags set.</li>
<li>
SAX: Swap AC with X register. Always done full width, no flags set.</li>
<li>
SAY: Swap AC with Y register. Always done full width, no flags set.</li>
<li>
SBB: Substract value from B register</li>
<li>
SBE: Add value to E register</li>
<li>
SBS: Substract value from stack pointer</li>
<li>
SCA: Store conditional - store the contents of AC into a memory location, if location has not been accessed since 
			LLA with same address (and no other LLA in same thread)</li>
<li>
SEB: Swap E register with B register. Always done full width, no flags set.</li>
<li>
STZ: Store zero into a memory location</li>
<li>
SWP: swap upper and lower part nibble / byte / word / long word of a byte / word / long / quad (longlong) operand in Accumulator</li>
<li>
SXY: Swap X with Y register. Always done full width, no flags set.</li>
<li>
TAB: Transfer AC to B register</li>
<li>
TAE: Transfer AC to E register</li>
<li>
TBA: Transfer base register B to Accumulator</li>
<li>
TBE: Transfer content of B register into E register (full width)</li>
<li>
TEA: Transfer E register to Accumulator</li>
<li>
TEB: Transfer E to B register (full width)</li>
<li>
TPA: Transfer Program counter to Accumulator</li>
<li>
TRB: Test and Reset Bit - AND the memory location with the accumulator, and set the Z flag from the result, then CLEAR all bits in the
				memory location that are set in the accumulator.</li>
<li>
TSB: Test and Set Bit - AND the memory location with the accumulator, and set the Z flag from the result, then SET all bits in the
				memory location that are set in the accumulator.</li>
<li>
TSY: Transfer stack pointer to Y</li>
<li>
TYS: Transfer Y to stack pointer</li>
<li>
WMB: Write memory barrier: flushes dirty caches (globally, or for a specific, given location)</li>
</ul>
	</div></div><div class="h2"><div class="h2h"><div class="h2t">Â </div><h2>Disclaimer</h2><div class="toplink"><a href="#top">Top</a></div></div><div class="h2c">
All Copyrights are acknowledged.
The information here is provided under the terms as described
in <a href=af65002front.html#lic>the license section</a>.
    </div></div><hr />
Last updated 2012-04-23.
  </div></div><div id="footer">Â </div></div></body></html> 

