
*** Running vivado
    with args -log design_1_Video_Mixer_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Video_Mixer_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_Video_Mixer_0_0.tcl -notrace
Command: synth_design -top design_1_Video_Mixer_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 364.746 ; gain = 103.176
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Video_Mixer_0_0' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ip/design_1_Video_Mixer_0_0/synth/design_1_Video_Mixer_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'Video_Mixer_v1_0' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/7d80/hdl/Video_Mixer_v1_0.v:4]
	Parameter C_S_Ctrl_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_Ctrl_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Video_Mixer_v1_0_S_Ctrl' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/7d80/hdl/Video_Mixer_v1_0_S_Ctrl.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxisVideoMix' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/7d80/src/AxisVideoMix.v:3]
	Parameter HSize bound to: 1280 - type: integer 
	Parameter VSize bound to: 720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AxisVideoMix' (1#1) [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/7d80/src/AxisVideoMix.v:3]
WARNING: [Synth 8-350] instance 'U_AxisVideoMix' of module 'AxisVideoMix' requires 23 connections, but only 22 given [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/7d80/hdl/Video_Mixer_v1_0_S_Ctrl.v:444]
INFO: [Synth 8-256] done synthesizing module 'Video_Mixer_v1_0_S_Ctrl' (2#1) [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/7d80/hdl/Video_Mixer_v1_0_S_Ctrl.v:4]
INFO: [Synth 8-256] done synthesizing module 'Video_Mixer_v1_0' (3#1) [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/7d80/hdl/Video_Mixer_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_Video_Mixer_0_0' (4#1) [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ip/design_1_Video_Mixer_0_0/synth/design_1_Video_Mixer_0_0.v:57]
WARNING: [Synth 8-3331] design Video_Mixer_v1_0_S_Ctrl has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Video_Mixer_v1_0_S_Ctrl has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Video_Mixer_v1_0_S_Ctrl has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Video_Mixer_v1_0_S_Ctrl has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Video_Mixer_v1_0_S_Ctrl has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Video_Mixer_v1_0_S_Ctrl has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 417.102 ; gain = 155.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U_AxisVideoMix:debug to constant 0 [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/7d80/hdl/Video_Mixer_v1_0_S_Ctrl.v:444]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 417.102 ; gain = 155.531
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 766.160 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 766.160 ; gain = 504.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 766.160 ; gain = 504.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 766.160 ; gain = 504.590
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element VCounterI0_reg was removed.  [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/7d80/src/AxisVideoMix.v:95]
WARNING: [Synth 8-6014] Unused sequential element VCounterI1_reg was removed.  [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/7d80/src/AxisVideoMix.v:118]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 766.160 ; gain = 504.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 13    
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               11 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   7 Input     32 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AxisVideoMix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 13    
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module Video_Mixer_v1_0_S_Ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element VCounterI1_reg was removed.  [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/7d80/src/AxisVideoMix.v:118]
WARNING: [Synth 8-6014] Unused sequential element VCounterI0_reg was removed.  [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/7d80/src/AxisVideoMix.v:95]
INFO: [Synth 8-3917] design design_1_Video_Mixer_0_0 has port M_AXIS_TKEEP[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_Video_Mixer_0_0 has port M_AXIS_TKEEP[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_Video_Mixer_0_0 has port M_AXIS_TKEEP[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_Video_Mixer_0_0 has port M_AXIS_TKEEP[0] driven by constant 1
WARNING: [Synth 8-3331] design Video_Mixer_v1_0_S_Ctrl has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Video_Mixer_v1_0_S_Ctrl has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Video_Mixer_v1_0_S_Ctrl has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Video_Mixer_v1_0_S_Ctrl has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Video_Mixer_v1_0_S_Ctrl has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Video_Mixer_v1_0_S_Ctrl has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/Video_Mixer_v1_0_S_Ctrl_inst/axi_rresp_reg[0]' (FDRE) to 'inst/Video_Mixer_v1_0_S_Ctrl_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Video_Mixer_v1_0_S_Ctrl_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/Video_Mixer_v1_0_S_Ctrl_inst/axi_bresp_reg[0]' (FDRE) to 'inst/Video_Mixer_v1_0_S_Ctrl_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Video_Mixer_v1_0_S_Ctrl_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Video_Mixer_v1_0_S_Ctrl_inst/U_AxisVideoMix/VCounterO_reg[10] )
INFO: [Synth 8-3332] Sequential element (inst/Video_Mixer_v1_0_S_Ctrl_inst/U_AxisVideoMix/VCounterO_reg[10]) is unused and will be removed from module design_1_Video_Mixer_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Mixer_v1_0_S_Ctrl_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_Video_Mixer_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Mixer_v1_0_S_Ctrl_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_Video_Mixer_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Mixer_v1_0_S_Ctrl_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_Video_Mixer_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Mixer_v1_0_S_Ctrl_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_Video_Mixer_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Mixer_v1_0_S_Ctrl_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_Video_Mixer_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Mixer_v1_0_S_Ctrl_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_Video_Mixer_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 766.160 ; gain = 504.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 782.012 ; gain = 520.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 782.531 ; gain = 520.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 806.488 ; gain = 544.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 806.488 ; gain = 544.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 806.488 ; gain = 544.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 806.488 ; gain = 544.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 806.488 ; gain = 544.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 806.488 ; gain = 544.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 806.488 ; gain = 544.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    32|
|2     |LUT1   |     3|
|3     |LUT2   |    64|
|4     |LUT3   |    21|
|5     |LUT4   |   119|
|6     |LUT5   |    65|
|7     |LUT6   |   144|
|8     |FDCE   |    67|
|9     |FDRE   |   235|
|10    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |   751|
|2     |  inst                           |Video_Mixer_v1_0        |   751|
|3     |    Video_Mixer_v1_0_S_Ctrl_inst |Video_Mixer_v1_0_S_Ctrl |   747|
|4     |      U_AxisVideoMix             |AxisVideoMix            |   411|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 806.488 ; gain = 544.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 806.488 ; gain = 195.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 806.488 ; gain = 544.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 806.730 ; gain = 554.676
INFO: [Common 17-1381] The checkpoint 'D:/Project/Vivado/PYNQ/MIX/MIX.runs/design_1_Video_Mixer_0_0_synth_1/design_1_Video_Mixer_0_0.dcp' has been generated.
