INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Work/Documents/GitHub/DDSP/Assignment3/Assignment3/Assignment3.srcs/sim_1/new/sin_ROM_clk_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom_test_sim'
