Analysis for QUEUE_SIZE = 7, ENQ_ENA = 0

Frequency: 100 MHz -> Synthesis: 14s -> 14s
Frequency: 100 MHz -> Implementation: 2m 44s -> 164s
Frequency: 100 MHz -> Power: 5.825 W
Frequency: 100 MHz -> CLB LUTs Used: 194
Frequency: 100 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 100 MHz -> CLB Registers Used: 84
Frequency: 100 MHz -> CLB Registers Util%: <0.01 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 6.069 ns
Frequency: 100 MHz -> Achieved Frequency: 254.388 MHz


Frequency: 150 MHz -> Synthesis: 8s -> 8s
Frequency: 150 MHz -> Implementation: 2m 15s -> 135s
Frequency: 150 MHz -> Power: 5.827 W
Frequency: 150 MHz -> CLB LUTs Used: 194
Frequency: 150 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 150 MHz -> CLB Registers Used: 84
Frequency: 150 MHz -> CLB Registers Util%: <0.01 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 2.806 ns
Frequency: 150 MHz -> Achieved Frequency: 259.023 MHz


Frequency: 200 MHz -> Synthesis: 8s -> 8s
Frequency: 200 MHz -> Implementation: 2m 14s -> 134s
Frequency: 200 MHz -> Power: 5.830 W
Frequency: 200 MHz -> CLB LUTs Used: 194
Frequency: 200 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 200 MHz -> CLB Registers Used: 84
Frequency: 200 MHz -> CLB Registers Util%: <0.01 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 1.494 ns
Frequency: 200 MHz -> Achieved Frequency: 285.225 MHz


Frequency: 250 MHz -> Synthesis: 10s -> 10s
Frequency: 250 MHz -> Implementation: 2m 14s -> 134s
Frequency: 250 MHz -> Power: 5.833 W
Frequency: 250 MHz -> CLB LUTs Used: 194
Frequency: 250 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 250 MHz -> CLB Registers Used: 84
Frequency: 250 MHz -> CLB Registers Util%: <0.01 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 0.796 ns
Frequency: 250 MHz -> Achieved Frequency: 312.110 MHz


Frequency: 300 MHz -> Synthesis: 9s -> 9s
Frequency: 300 MHz -> Implementation: 2m 23s -> 143s
Frequency: 300 MHz -> Power: 5.836 W
Frequency: 300 MHz -> CLB LUTs Used: 208
Frequency: 300 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 300 MHz -> CLB Registers Used: 84
Frequency: 300 MHz -> CLB Registers Util%: <0.01 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 0.483 ns
Frequency: 300 MHz -> Achieved Frequency: 350.836 MHz


Frequency: 350 MHz -> Synthesis: 9s -> 9s
Frequency: 350 MHz -> Implementation: 2m 34s -> 154s
Frequency: 350 MHz -> Power: 5.839 W
Frequency: 350 MHz -> CLB LUTs Used: 226
Frequency: 350 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 350 MHz -> CLB Registers Used: 84
Frequency: 350 MHz -> CLB Registers Util%: <0.01 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.370 ns
Frequency: 350 MHz -> Achieved Frequency: 402.068 MHz


Frequency: 400 MHz -> Synthesis: 10s -> 10s
Frequency: 400 MHz -> Implementation: 2m 37s -> 157s
Frequency: 400 MHz -> Power: 5.841 W
Frequency: 400 MHz -> CLB LUTs Used: 222
Frequency: 400 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 400 MHz -> CLB Registers Used: 84
Frequency: 400 MHz -> CLB Registers Util%: <0.01 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.093 ns
Frequency: 400 MHz -> Achieved Frequency: 415.455 MHz


Frequency: 450 MHz -> Synthesis: 10s -> 10s
Frequency: 450 MHz -> Implementation: 3m 44s -> 224s
Frequency: 450 MHz -> Power: 5.844 W
Frequency: 450 MHz -> CLB LUTs Used: 225
Frequency: 450 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 450 MHz -> CLB Registers Used: 86
Frequency: 450 MHz -> CLB Registers Util%: <0.01 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: -0.120 ns
Frequency: 450 MHz -> Achieved Frequency: 426.945 MHz


Frequency: 500 MHz -> Synthesis: 9s -> 9s
Frequency: 500 MHz -> Implementation: 3m 32s -> 212s
Frequency: 500 MHz -> Power: 5.847 W
Frequency: 500 MHz -> CLB LUTs Used: 222
Frequency: 500 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 500 MHz -> CLB Registers Used: 86
Frequency: 500 MHz -> CLB Registers Util%: <0.01 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: -0.419 ns
Frequency: 500 MHz -> Achieved Frequency: 413.394 MHz


Frequency: 550 MHz -> Synthesis: 10s -> 10s
Frequency: 550 MHz -> Implementation: 3m 50s -> 230s
Frequency: 550 MHz -> Power: 5.854 W
Frequency: 550 MHz -> CLB LUTs Used: 229
Frequency: 550 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 550 MHz -> CLB Registers Used: 85
Frequency: 550 MHz -> CLB Registers Util%: <0.01 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: -1.223 ns
Frequency: 550 MHz -> Achieved Frequency: 328.820 MHz


WNS exceeded -1 ns, finished

