# do BCD_seven_seg_A.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:25:28 on Mar 09,2020
# vlog -work work BCD_seven_seg_A.vo 
# -- Compiling module BCD_seven_seg_A
# 
# Top level modules:
# 	BCD_seven_seg_A
# End time: 23:25:28 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:25:28 on Mar 09,2020
# vlog -work work BCD_seven_seg_A.vwf.vt 
# -- Compiling module BCD_seven_seg_A_vlg_sample_tst
# -- Compiling module BCD_seven_seg_A_vlg_check_tst
# -- Compiling module BCD_seven_seg_A_vlg_vec_tst
# 
# Top level modules:
# 	BCD_seven_seg_A_vlg_vec_tst
# End time: 23:25:28 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -do "BCD_seven_seg_A.do" 
# Start time: 23:25:29 on Mar 09,2020
# Loading work.BCD_seven_seg_A_vlg_vec_tst
# Loading work.BCD_seven_seg_A
# Loading work.BCD_seven_seg_A_vlg_sample_tst
# Loading work.BCD_seven_seg_A_vlg_check_tst
# ERROR! Vector Mismatch for output port G :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port A :: @time = 2000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port D :: @time = 2000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port E :: @time = 2000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port F :: @time = 2000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port C :: @time = 3000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port B :: @time = 6000000.000 ps
#      Expected value = 0
#      Real value = 1
#           7 mismatched vectors : Simulation failed !
# ** Note: $finish    : BCD_seven_seg_A.vwf.vt(324)
#    Time: 10 us  Iteration: 0  Instance: /BCD_seven_seg_A_vlg_vec_tst/tb_out
# End time: 23:25:30 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
