$date
	Sun Oct 20 22:16:49 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_tb $end
$var wire 5 ! out [4:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 3 $ select [2:0] $end
$scope module obj $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 3 ' select [2:0] $end
$var reg 5 ( out [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 (
b0 '
b0 &
b1 %
b0 $
b0 #
b1 "
b1 !
$end
#10
b11 $
b11 '
b11 #
b11 &
b101 "
b101 %
#20
b10 !
b10 (
b10 $
b10 '
#30
