// Seed: 636984166
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = (id_6);
  wire id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd5,
    parameter id_8 = 32'd39
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11
);
  input logic [7:0] id_11;
  input wire id_10;
  output wire id_9;
  inout wire _id_8;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_4,
      id_9,
      id_5,
      id_3,
      id_7
  );
  input wire id_7;
  output wand id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire _id_1;
  logic id_12 = id_11[id_8 : id_1];
  assign id_6 = 1'b0;
  parameter id_13 = ~1;
  tri0 id_14 = 1;
  assign id_12[-1] = id_4;
endmodule
