Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Sep 10 15:02:51 2019
| Host         : DESKTOP-1EDT96P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project_reti_logiche_control_sets_placed.rpt
| Design       : project_reti_logiche
| Device       : xc7a200t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |    91 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           11 |
|      4 |            2 |
|      5 |            1 |
|      6 |            1 |
|      8 |            7 |
|     15 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              24 |           15 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |              63 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------+-------------------------------+------------------+----------------+
|   Clock Signal   |         Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------+-------------------------------+-------------------------------+------------------+----------------+
| ~i_clk_IBUF_BUFG | o_data[3]_i_1_n_0             |                               |                1 |              1 |
| ~i_clk_IBUF_BUFG | o_data[1]_i_1_n_0             |                               |                1 |              1 |
| ~i_clk_IBUF_BUFG | o_data[0]_i_1_n_0             |                               |                1 |              1 |
| ~i_clk_IBUF_BUFG | o_data[5]_i_1_n_0             |                               |                1 |              1 |
| ~i_clk_IBUF_BUFG | o_data[2]_i_1_n_0             |                               |                1 |              1 |
| ~i_clk_IBUF_BUFG | o_data[4]_i_1_n_0             |                               |                1 |              1 |
| ~i_clk_IBUF_BUFG | o_data[7]_i_1_n_0             |                               |                1 |              1 |
| ~i_clk_IBUF_BUFG | o_data[6]_i_1_n_0             |                               |                1 |              1 |
| ~i_clk_IBUF_BUFG | o_done_i_1_n_0                |                               |                1 |              1 |
| ~i_clk_IBUF_BUFG | o_we_i_1_n_0                  |                               |                1 |              1 |
| ~i_clk_IBUF_BUFG | o_en_i_1_n_0                  |                               |                1 |              1 |
| ~i_clk_IBUF_BUFG |                               | i_rst_IBUF                    |                2 |              4 |
| ~i_clk_IBUF_BUFG | next_state[3]_i_1_n_0         | i_rst_IBUF                    |                1 |              4 |
| ~i_clk_IBUF_BUFG | o_address[4]_i_1_n_0          |                               |                2 |              5 |
| ~i_clk_IBUF_BUFG |                               |                               |                4 |              6 |
| ~i_clk_IBUF_BUFG | difference_value[7]_i_1_n_0   |                               |                2 |              8 |
| ~i_clk_IBUF_BUFG | difference_value[7]_i_1_n_0   | difference_value[15]_i_1_n_0  |                2 |              8 |
| ~i_clk_IBUF_BUFG | masc_di_entrata[7]_i_2_n_0    | masc_di_entrata[7]_i_1_n_0    |                1 |              8 |
| ~i_clk_IBUF_BUFG | punt_da_valutare_y[7]_i_2_n_0 | punt_da_valutare_y[7]_i_1_n_0 |                1 |              8 |
| ~i_clk_IBUF_BUFG | punt_centroide_x[7]_i_2_n_0   | punt_centroide_x[7]_i_1_n_0   |                2 |              8 |
| ~i_clk_IBUF_BUFG | punt_centroide_y[7]_i_2_n_0   | punt_centroide_y[7]_i_1_n_0   |                2 |              8 |
| ~i_clk_IBUF_BUFG | punt_da_valutare_x[7]_i_2_n_0 | punt_da_valutare_x[7]_i_1_n_0 |                2 |              8 |
| ~i_clk_IBUF_BUFG | distance_min[15]_i_2_n_0      | distance_min[15]_i_1_n_0      |                3 |             15 |
+------------------+-------------------------------+-------------------------------+------------------+----------------+


