Warning (10268): Verilog HDL information at RISC_V_Processor.v(648): always construct contains both blocking and non-blocking assignments File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v Line: 648
