Release 9.2.04i - xst J.40
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.55 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.55 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: FPGA_main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FPGA_main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FPGA_main"
Output Format                      : NGC
Target Device                      : xc3s100e-5-vq100

---- Source Options
Top Module Name                    : FPGA_main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Library Search Order               : FPGA_main.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//wts/data1/PT8616/final_source/FPGA/LTC_clockgen.vhd" in Library work.
Architecture behavioral of Entity ltc_clockgen is up to date.
Compiling vhdl file "//wts/data1/PT8616/final_source/FPGA/LTC_frame_counter.vhd" in Library work.
Architecture behavioral of Entity ltc_frame_counter is up to date.
Compiling vhdl file "//wts/data1/PT8616/final_source/FPGA/ltc_biphase_gen.vhd" in Library work.
Architecture behavioral of Entity ltc_biphase_gen is up to date.
Compiling vhdl file "//wts/data1/PT8616/final_source/FPGA/digital_pll_phase_detector.vhd" in Library work.
Architecture behavioral of Entity digital_pll_phase_detector is up to date.
Compiling vhdl file "//wts/data1/PT8616/final_source/FPGA/digital_phase_loop.vhd" in Library work.
Architecture behavioral of Entity digital_phase_loop is up to date.
Compiling vhdl file "//wts/data1/PT8616/final_source/FPGA/GPS_phase_detect.vhd" in Library work.
Architecture behavioral of Entity gps_phase_detect is up to date.
Compiling vhdl file "//wts/data1/PT8616/final_source/FPGA/GPS_phase_loop.vhd" in Library work.
Architecture behavioral of Entity gps_phase_loop is up to date.
Compiling vhdl file "//wts/data1/PT8616/final_source/FPGA/ad5660_serial_out.vhd" in Library work.
Architecture behavioral of Entity ad5660_serial_out is up to date.
Compiling vhdl file "//wts/data1/PT8616/final_source/FPGA/GPS_PLL.vhd" in Library work.
Architecture behavioral of Entity gps_pll is up to date.
Compiling vhdl file "//wts/data1/PT8616/final_source/FPGA/digital_pll.vhd" in Library work.
Architecture behavioral of Entity digital_pll is up to date.
Compiling vhdl file "//wts/data1/PT8616/final_source/FPGA/OCXO_clk.vhd" in Library work.
Architecture behavioral of Entity ocxo_clk is up to date.
Compiling vhdl file "//wts/data1/PT8616/final_source/FPGA/pulse_gen.vhd" in Library work.
Architecture behavioral of Entity pulse_gen is up to date.
Compiling vhdl file "//wts/data1/PT8616/final_source/FPGA/I2C_engine.vhd" in Library work.
Architecture behavioral of Entity i2c_engine is up to date.
Compiling vhdl file "//wts/data1/PT8616/final_source/FPGA/LTC_generator.vhd" in Library work.
Architecture behavioral of Entity ltc_generator is up to date.
Compiling vhdl file "//wts/data1/PT8616/final_source/FPGA/com_control.vhd" in Library work.
Architecture behavioral of Entity com_control is up to date.
Compiling vhdl file "//wts/data1/PT8616/final_source/FPGA/FPGA_main.vhd" in Library work.
Architecture behavioral of Entity fpga_main is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <FPGA_main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ad5660_serial_out> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GPS_PLL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <digital_PLL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OCXO_clk> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pulse_gen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <I2C_engine> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <LTC_generator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <com_control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GPS_phase_detect> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GPS_phase_loop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <digital_pll_phase_detector> in library <work> (architecture <behavioral>) with generics.
	vcxo_div_per = 2376

Analyzing hierarchy for entity <digital_phase_loop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <LTC_clockgen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <LTC_frame_counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ltc_biphase_gen> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <FPGA_main> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <diff_buf_clk> in unit <FPGA_main>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <diff_buf_clk> in unit <FPGA_main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <diff_buf_clk> in unit <FPGA_main>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <diff_buf_clk> in unit <FPGA_main>.
WARNING:Xst:753 - "//wts/data1/PT8616/final_source/FPGA/FPGA_main.vhd" line 394: Unconnected output port 'LOCKED_OUT' of component 'OCXO_clk'.
WARNING:Xst:790 - "//wts/data1/PT8616/final_source/FPGA/FPGA_main.vhd" line 604: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1432 - Contents of array <genlock_register> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <genlock_register> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <FPGA_main> analyzed. Unit <FPGA_main> generated.

Analyzing Entity <ad5660_serial_out> in library <work> (Architecture <behavioral>).
Entity <ad5660_serial_out> analyzed. Unit <ad5660_serial_out> generated.

Analyzing Entity <GPS_PLL> in library <work> (Architecture <behavioral>).
Entity <GPS_PLL> analyzed. Unit <GPS_PLL> generated.

Analyzing Entity <GPS_phase_detect> in library <work> (Architecture <behavioral>).
Entity <GPS_phase_detect> analyzed. Unit <GPS_phase_detect> generated.

Analyzing Entity <GPS_phase_loop> in library <work> (Architecture <behavioral>).
Entity <GPS_phase_loop> analyzed. Unit <GPS_phase_loop> generated.

Analyzing Entity <digital_PLL> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "//wts/data1/PT8616/final_source/FPGA/digital_pll.vhd" line 83: Unconnected output port 'lock_warning_o' of component 'digital_pll_phase_detector'.
WARNING:Xst:753 - "//wts/data1/PT8616/final_source/FPGA/digital_pll.vhd" line 83: Unconnected output port 'lock_error_o' of component 'digital_pll_phase_detector'.
Entity <digital_PLL> analyzed. Unit <digital_PLL> generated.

Analyzing generic Entity <digital_pll_phase_detector> in library <work> (Architecture <behavioral>).
	vcxo_div_per = 2376
Entity <digital_pll_phase_detector> analyzed. Unit <digital_pll_phase_detector> generated.

Analyzing Entity <digital_phase_loop> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "//wts/data1/PT8616/final_source/FPGA/digital_phase_loop.vhd" line 71: Width mismatch. <out_sum_limit> has a width of 16 bits but assigned expression is 17-bit wide.
WARNING:Xst:1610 - "//wts/data1/PT8616/final_source/FPGA/digital_phase_loop.vhd" line 73: Width mismatch. <out_sum_limit> has a width of 16 bits but assigned expression is 17-bit wide.
Entity <digital_phase_loop> analyzed. Unit <digital_phase_loop> generated.

Analyzing Entity <OCXO_clk> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "//wts/data1/PT8616/final_source/FPGA/OCXO_clk.vhd" line 84: Instantiating black box module <BUFG>.
WARNING:Xst:753 - "//wts/data1/PT8616/final_source/FPGA/OCXO_clk.vhd" line 88: Unconnected output port 'CLK0' of component 'DCM_SP'.
WARNING:Xst:753 - "//wts/data1/PT8616/final_source/FPGA/OCXO_clk.vhd" line 88: Unconnected output port 'CLK90' of component 'DCM_SP'.
WARNING:Xst:753 - "//wts/data1/PT8616/final_source/FPGA/OCXO_clk.vhd" line 88: Unconnected output port 'CLK180' of component 'DCM_SP'.
WARNING:Xst:753 - "//wts/data1/PT8616/final_source/FPGA/OCXO_clk.vhd" line 88: Unconnected output port 'CLK270' of component 'DCM_SP'.
WARNING:Xst:753 - "//wts/data1/PT8616/final_source/FPGA/OCXO_clk.vhd" line 88: Unconnected output port 'CLKDV' of component 'DCM_SP'.
WARNING:Xst:753 - "//wts/data1/PT8616/final_source/FPGA/OCXO_clk.vhd" line 88: Unconnected output port 'CLK2X' of component 'DCM_SP'.
WARNING:Xst:753 - "//wts/data1/PT8616/final_source/FPGA/OCXO_clk.vhd" line 88: Unconnected output port 'CLK2X180' of component 'DCM_SP'.
WARNING:Xst:753 - "//wts/data1/PT8616/final_source/FPGA/OCXO_clk.vhd" line 88: Unconnected output port 'CLKFX180' of component 'DCM_SP'.
WARNING:Xst:753 - "//wts/data1/PT8616/final_source/FPGA/OCXO_clk.vhd" line 88: Unconnected output port 'STATUS' of component 'DCM_SP'.
WARNING:Xst:753 - "//wts/data1/PT8616/final_source/FPGA/OCXO_clk.vhd" line 88: Unconnected output port 'PSDONE' of component 'DCM_SP'.
WARNING:Xst:2211 - "//wts/data1/PT8616/final_source/FPGA/OCXO_clk.vhd" line 88: Instantiating black box module <DCM_SP>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "CLKFX_MULTIPLY =  10" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "CLKIN_PERIOD =  100.0000000000000000" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <OCXO_clk>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <OCXO_clk>.
Entity <OCXO_clk> analyzed. Unit <OCXO_clk> generated.

Analyzing Entity <pulse_gen> in library <work> (Architecture <behavioral>).
Entity <pulse_gen> analyzed. Unit <pulse_gen> generated.

Analyzing Entity <I2C_engine> in library <work> (Architecture <behavioral>).
Entity <I2C_engine> analyzed. Unit <I2C_engine> generated.

Analyzing Entity <LTC_generator> in library <work> (Architecture <behavioral>).
Entity <LTC_generator> analyzed. Unit <LTC_generator> generated.

Analyzing Entity <LTC_clockgen> in library <work> (Architecture <behavioral>).
Entity <LTC_clockgen> analyzed. Unit <LTC_clockgen> generated.

Analyzing Entity <LTC_frame_counter> in library <work> (Architecture <behavioral>).
Entity <LTC_frame_counter> analyzed. Unit <LTC_frame_counter> generated.

Analyzing Entity <ltc_biphase_gen> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "//wts/data1/PT8616/final_source/FPGA/ltc_biphase_gen.vhd" line 29: Index value(s) does not match array range, simulation mismatch.
Entity <ltc_biphase_gen> analyzed. Unit <ltc_biphase_gen> generated.

Analyzing Entity <com_control> in library <work> (Architecture <behavioral>).
Entity <com_control> analyzed. Unit <com_control> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ad5660_serial_out>.
    Related source file is "//wts/data1/PT8616/final_source/FPGA/ad5660_serial_out.vhd".
    Found 8-bit down counter for signal <bit_count>.
    Found 1-bit register for signal <bit_tick>.
    Found 24-bit register for signal <shift_reg>.
    Found 1-bit register for signal <zsync>.
    Summary:
	inferred   1 Counter(s).
	inferred  26 D-type flip-flop(s).
Unit <ad5660_serial_out> synthesized.


Synthesizing Unit <pulse_gen>.
    Related source file is "//wts/data1/PT8616/final_source/FPGA/pulse_gen.vhd".
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 32-bit register for signal <count>.
    Found 32-bit subtractor for signal <count$addsub0000> created at line 58.
    Found 1-bit register for signal <pulse_state>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <pulse_gen> synthesized.


Synthesizing Unit <I2C_engine>.
    Related source file is "//wts/data1/PT8616/final_source/FPGA/I2C_engine.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 166                                            |
    | Inputs             | 16                                             |
    | Outputs            | 12                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <command>.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 1-bit register for signal <start_o>.
    Found 1-bit register for signal <stop_o>.
    Found 8-bit register for signal <recieved_byte_o>.
    Found 1-bit register for signal <update_flag_o>.
    Found 1-bit tristate buffer for signal <SDA_io>.
    Found 4-bit register for signal <bit_count>.
    Found 4-bit adder for signal <bit_count$addsub0000>.
    Found 3-bit register for signal <command>.
    Found 8-bit register for signal <recieve_byte>.
    Found 1-bit register for signal <RW_dir>.
    Found 2-bit register for signal <SCL_delay>.
    Found 2-bit register for signal <SDA_delay>.
    Found 1-bit register for signal <SDA_out>.
    Found 8-bit register for signal <send_byte>.
    Found 22-bit register for signal <time_out>.
    Found 22-bit subtractor for signal <time_out$addsub0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  62 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Tristate(s).
Unit <I2C_engine> synthesized.


Synthesizing Unit <com_control>.
    Related source file is "//wts/data1/PT8616/final_source/FPGA/com_control.vhd".
WARNING:Xst:646 - Signal <start_line<1>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | state$not0000 (positive)                       |
    | Reset              | state$and0000 (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | read_adr                                       |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <address_o>.
    Found 1-bit register for signal <update_register_o>.
    Found 8-bit up counter for signal <address>.
    Found 2-bit register for signal <start_line>.
    Found 2-bit register for signal <stop_line>.
    Found 2-bit register for signal <update_line>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  15 D-type flip-flop(s).
Unit <com_control> synthesized.


Synthesizing Unit <GPS_phase_detect>.
    Related source file is "//wts/data1/PT8616/final_source/FPGA/GPS_phase_detect.vhd".
    Found 1-bit register for signal <int_pps_tick>.
    Found 27-bit down counter for signal <phase_counter>.
    Found 28-bit register for signal <phase_diff>.
    Found 1-bit register for signal <update_tick>.
    Summary:
	inferred   1 Counter(s).
	inferred  30 D-type flip-flop(s).
Unit <GPS_phase_detect> synthesized.


Synthesizing Unit <GPS_phase_loop>.
    Related source file is "//wts/data1/PT8616/final_source/FPGA/GPS_phase_loop.vhd".
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 36-bit register for signal <integrator>.
    Found 36-bit adder for signal <integrator$addsub0000>.
    Found 36-bit 4-to-1 multiplexer for signal <integrator$mux0003> created at line 57.
    Found 36-bit 4-to-1 multiplexer for signal <integrator_limit>.
    Found 36-bit comparator greater for signal <integrator_limit$cmp_gt0000> created at line 111.
    Found 28-bit adder for signal <out_sum>.
    Found 28-bit comparator greater for signal <out_sum_limit$cmp_gt0000> created at line 124.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  72 Multiplexer(s).
Unit <GPS_phase_loop> synthesized.


Synthesizing Unit <digital_pll_phase_detector>.
    Related source file is "//wts/data1/PT8616/final_source/FPGA/digital_pll_phase_detector.vhd".
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 1-bit register for signal <lock_error_o>.
    Found 2-bit register for signal <clk_ref_dec_delayed>.
    Found 1-bit register for signal <clk_ref_dec_rising>.
    Found 1-bit register for signal <clk_vcxo_decimated>.
    Found 1-bit register for signal <clk_vcxo_decimated_delayed>.
    Found 1-bit register for signal <make_longer>.
    Found 1-bit register for signal <make_shorter>.
    Found 3-bit register for signal <period_end_delayed<3:1>>.
    Found 12-bit register for signal <phase_count>.
    Found 12-bit subtractor for signal <phase_count$addsub0000> created at line 112.
    Found 13-bit register for signal <phase_diff>.
    Found 1-bit register for signal <ref_decimated>.
    Summary:
	inferred  37 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <digital_pll_phase_detector> synthesized.


Synthesizing Unit <digital_phase_loop>.
    Related source file is "//wts/data1/PT8616/final_source/FPGA/digital_phase_loop.vhd".
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 26-bit register for signal <integrator>.
    Found 26-bit adder for signal <integrator$mux0001>.
    Found 26-bit comparator greater for signal <integrator_limit$cmp_gt0000> created at line 62.
    Found 18-bit adder for signal <out_sum>.
    Found 18-bit comparator greater for signal <out_sum_limit$cmp_gt0000> created at line 71.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <digital_phase_loop> synthesized.


Synthesizing Unit <LTC_clockgen>.
    Related source file is "//wts/data1/PT8616/final_source/FPGA/LTC_clockgen.vhd".
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 1-bit register for signal <ltc_clock_tick_o>.
    Found 1-bit register for signal <ltc_frame_tick_o>.
    Found 1-bit register for signal <ltc_sync_o>.
    Found 8-bit up counter for signal <ltc_bitcount>.
    Found 16-bit register for signal <period_count>.
    Found 16-bit subtractor for signal <period_count$addsub0000> created at line 83.
    Summary:
	inferred   1 Counter(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <LTC_clockgen> synthesized.


Synthesizing Unit <LTC_frame_counter>.
    Related source file is "//wts/data1/PT8616/final_source/FPGA/LTC_frame_counter.vhd".
WARNING:Xst:647 - Input <hours_i<7:6>> is never used.
WARNING:Xst:647 - Input <frames_i<7:6>> is never used.
WARNING:Xst:647 - Input <mins_i<7>> is never used.
WARNING:Xst:647 - Input <secs_i<7>> is never used.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 2-bit register for signal <hour_tens_o>.
    Found 4-bit register for signal <hour_units_o>.
    Found 4-bit register for signal <min_units_o>.
    Found 3-bit register for signal <sec_tens_o>.
    Found 4-bit register for signal <frame_units_o>.
    Found 2-bit register for signal <frame_tens_o>.
    Found 4-bit register for signal <sec_units_o>.
    Found 3-bit register for signal <min_tens_o>.
    Found 1-bit register for signal <count_sec>.
    Found 2-bit register for signal <frame_tens>.
    Found 2-bit adder for signal <frame_tens$add0000> created at line 112.
    Found 4-bit register for signal <frame_units>.
    Found 4-bit adder for signal <frame_units$add0000> created at line 118.
    Found 2-bit register for signal <hour_tens>.
    Found 2-bit adder for signal <hour_tens$addsub0000> created at line 205.
    Found 4-bit up counter for signal <hour_units>.
    Found 3-bit up counter for signal <min_tens>.
    Found 4-bit up counter for signal <min_units>.
    Found 3-bit up counter for signal <sec_tens>.
    Found 4-bit up counter for signal <sec_units>.
    Summary:
	inferred   5 Counter(s).
	inferred  35 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <LTC_frame_counter> synthesized.


Synthesizing Unit <ltc_biphase_gen>.
    Related source file is "//wts/data1/PT8616/final_source/FPGA/ltc_biphase_gen.vhd".
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 1-bit register for signal <biphase_code>.
    Found 1-bit 80-to-1 multiplexer for signal <ltc_frame_i$mux0000> created at line 29.
    Found 7-bit adder for signal <ltc_frame_i$sub0000> created at line 29.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <ltc_biphase_gen> synthesized.


Synthesizing Unit <GPS_PLL>.
    Related source file is "//wts/data1/PT8616/final_source/FPGA/GPS_PLL.vhd".
Unit <GPS_PLL> synthesized.


Synthesizing Unit <digital_PLL>.
    Related source file is "//wts/data1/PT8616/final_source/FPGA/digital_pll.vhd".
    Found 1-bit register for signal <ref_clk>.
    Found 11-bit up counter for signal <ref_clk_count>.
    Found 1-bit register for signal <resync_148_period>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <digital_PLL> synthesized.


Synthesizing Unit <OCXO_clk>.
    Related source file is "//wts/data1/PT8616/final_source/FPGA/OCXO_clk.vhd".
Unit <OCXO_clk> synthesized.


Synthesizing Unit <LTC_generator>.
    Related source file is "//wts/data1/PT8616/final_source/FPGA/LTC_generator.vhd".
    Found 4-bit up counter for signal <delay_count_high>.
    Found 24-bit up counter for signal <delay_count_low>.
    Found 1-bit register for signal <delay_sync>.
    Found 32-bit comparator equal for signal <delay_sync$cmp_eq0000> created at line 161.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <LTC_generator> synthesized.


Synthesizing Unit <FPGA_main>.
    Related source file is "//wts/data1/PT8616/final_source/FPGA/FPGA_main.vhd".
WARNING:Xst:646 - Signal <LTC_setup<7>> is assigned but never used.
WARNING:Xst:646 - Signal <LTC_setup<3>> is assigned but never used.
WARNING:Xst:646 - Signal <system_control<7:5>> is assigned but never used.
WARNING:Xst:646 - Signal <quant_error<7:4>> is assigned but never used.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 21-bit down counter for signal <count>.
    Found 2-bit register for signal <delayline>.
    Found 256-bit register for signal <genlock_register>.
    Found 1-bit register for signal <kvant_pps>.
    Found 1-bit register for signal <longer_tick>.
    Found 32-bit register for signal <LTC_a_delay>.
    Found 8-bit register for signal <LTC_a_frames>.
    Found 8-bit register for signal <LTC_a_hours>.
    Found 8-bit register for signal <LTC_a_mins>.
    Found 8-bit register for signal <LTC_a_secs>.
    Found 32-bit register for signal <LTC_b_delay>.
    Found 8-bit register for signal <LTC_b_frames>.
    Found 8-bit register for signal <LTC_b_hours>.
    Found 8-bit register for signal <LTC_b_mins>.
    Found 8-bit register for signal <LTC_b_secs>.
    Found 8-bit register for signal <LTC_setup>.
    Found 10-bit up counter for signal <ms_count>.
    Found 18-bit up counter for signal <ms_dec_count>.
    Found 1-bit register for signal <ms_tick>.
    Found 16-bit register for signal <NTSC_offset>.
    Found 1-bit register for signal <NTSC_sync>.
    Found 16-bit comparator equal for signal <NTSC_sync$cmp_eq0000> created at line 591.
    Found 1-bit register for signal <PAL_sync>.
    Found 4-bit down counter for signal <pps_count>.
    Found 4-bit adder for signal <pps_count$add0000> created at line 510.
    Found 2-bit register for signal <pps_edge>.
    Found 1-bit register for signal <pps_status>.
    Found 24-bit comparator greater for signal <pps_status$cmp_gt0000> created at line 493.
    Found 24-bit up counter for signal <pps_status_count>.
    Found 8-bit register for signal <system_control>.
    Found 8-bit register for signal <tp1_outmux_select>.
    Found 8-bit register for signal <tp2_outmux_select>.
    Found 8-bit register for signal <tp3_outmux_select>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <genlock_register>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   5 Counter(s).
	inferred 450 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <FPGA_main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 20
 12-bit subtractor                                     : 1
 16-bit subtractor                                     : 2
 18-bit adder                                          : 1
 2-bit adder                                           : 4
 22-bit subtractor                                     : 1
 26-bit adder                                          : 1
 28-bit adder                                          : 1
 32-bit subtractor                                     : 2
 36-bit adder                                          : 1
 4-bit adder                                           : 4
 7-bit adder                                           : 2
# Counters                                             : 26
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 18-bit up counter                                     : 1
 21-bit down counter                                   : 1
 24-bit up counter                                     : 3
 27-bit down counter                                   : 1
 3-bit up counter                                      : 4
 4-bit down counter                                    : 1
 4-bit up counter                                      : 8
 8-bit down counter                                    : 2
 8-bit up counter                                      : 3
# Registers                                            : 224
 1-bit register                                        : 132
 12-bit register                                       : 1
 13-bit register                                       : 1
 16-bit register                                       : 2
 2-bit register                                        : 16
 22-bit register                                       : 1
 24-bit register                                       : 2
 26-bit register                                       : 1
 28-bit register                                       : 1
 3-bit register                                        : 5
 32-bit register                                       : 2
 36-bit register                                       : 1
 4-bit register                                        : 11
 8-bit register                                        : 48
# Comparators                                          : 8
 16-bit comparator equal                               : 1
 18-bit comparator greater                             : 1
 24-bit comparator greater                             : 1
 26-bit comparator greater                             : 1
 28-bit comparator greater                             : 1
 32-bit comparator equal                               : 2
 36-bit comparator greater                             : 1
# Multiplexers                                         : 4
 1-bit 80-to-1 multiplexer                             : 2
 36-bit 4-to-1 multiplexer                             : 2
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <communication/state> on signal <state[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 read_adr | 01
 rw_byte  | 11
 update   | 10
----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <serial_interface/state> on signal <state[1:11]> with one-hot encoding.
---------------------------------
 State            | Encoding
---------------------------------
 idle             | 00000000001
 new_readbyte     | 01000000000
 new_readcom      | 00000000010
 new_writebyte    | 10000000000
 wait_for_downclk | 00010000000
 wait_for_upclk   | 00000000100
 read_sda         | 00000010000
 write_sda        | 00000001000
 give_ack         | 00100000000
 update_buffer    | 00001000000
 confirm_command  | 00000100000
---------------------------------
Loading device for application Rf_Device from file '3s100e.nph' in environment C:\Xilinx92i.
WARNING:Xst:1710 - FF/Latch  <phase_diff_0> (without init value) has a constant value of 0 in block <GPS_phase_detect>.
WARNING:Xst:1710 - FF/Latch  <phase_diff_0> (without init value) has a constant value of 1 in block <digital_pll_phase_detector>.
WARNING:Xst:2677 - Node <system_control_5> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <system_control_6> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <system_control_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_setup_3> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_setup_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_mins_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_hours_6> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_hours_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_secs_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_hours_6> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_hours_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_mins_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_secs_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_frames_6> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_frames_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_frames_6> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_frames_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <lock_error_o> of sequential type is unconnected in block <phase_detector>.
WARNING:Xst:2677 - Node <clk_vcxo_decimated_delayed> of sequential type is unconnected in block <phase_detector>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 20
 12-bit subtractor                                     : 1
 16-bit subtractor                                     : 2
 18-bit adder                                          : 1
 2-bit adder                                           : 4
 22-bit subtractor                                     : 1
 26-bit adder                                          : 1
 28-bit adder                                          : 1
 32-bit subtractor                                     : 2
 36-bit adder                                          : 1
 4-bit adder                                           : 4
 7-bit adder                                           : 2
# Counters                                             : 26
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 18-bit up counter                                     : 1
 21-bit down counter                                   : 1
 24-bit up counter                                     : 3
 27-bit down counter                                   : 1
 3-bit up counter                                      : 4
 4-bit down counter                                    : 1
 4-bit up counter                                      : 8
 8-bit down counter                                    : 2
 8-bit up counter                                      : 3
# Registers                                            : 892
 Flip-Flops                                            : 892
# Comparators                                          : 8
 16-bit comparator equal                               : 1
 18-bit comparator greater                             : 1
 24-bit comparator greater                             : 1
 26-bit comparator greater                             : 1
 28-bit comparator greater                             : 1
 32-bit comparator equal                               : 2
 36-bit comparator greater                             : 1
# Multiplexers                                         : 4
 1-bit 80-to-1 multiplexer                             : 2
 36-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <integrator_0> (without init value) has a constant value of 0 in block <digital_phase_loop>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <integrator_1> (without init value) has a constant value of 0 in block <digital_phase_loop>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <integrator_2> (without init value) has a constant value of 0 in block <digital_phase_loop>.

Optimizing unit <FPGA_main> ...

Optimizing unit <ad5660_serial_out> ...

Optimizing unit <pulse_gen> ...

Optimizing unit <com_control> ...

Optimizing unit <GPS_phase_detect> ...

Optimizing unit <GPS_phase_loop> ...

Optimizing unit <digital_pll_phase_detector> ...

Optimizing unit <digital_phase_loop> ...

Optimizing unit <LTC_clockgen> ...

Optimizing unit <LTC_frame_counter> ...
WARNING:Xst:2677 - Node <LTC_a_mins_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_hours_6> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_hours_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_secs_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_hours_6> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_hours_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_mins_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_secs_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_frames_6> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_b_frames_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_frames_6> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <LTC_a_frames_7> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <VCXO_pll/phase_detector/clk_vcxo_decimated_delayed> of sequential type is unconnected in block <FPGA_main>.
WARNING:Xst:2677 - Node <VCXO_pll/phase_detector/lock_error_o> of sequential type is unconnected in block <FPGA_main>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FPGA_main, actual ratio is 107.
Optimizing block <FPGA_main> to meet ratio 100 (+ 5) of 960 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <FPGA_main>, final ratio is 107.
FlipFlop OCXO_pll/phase_loop/integrator_35 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <FPGA_main> :
	Found 2-bit shift register for signal <VCXO_pll/phase_detector/clk_ref_dec_delayed_0>.
Unit <FPGA_main> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1121
 Flip-Flops                                            : 1121
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : FPGA_main.ngr
Top Level Output File Name         : FPGA_main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 2773
#      GND                         : 1
#      INV                         : 239
#      LUT1                        : 153
#      LUT2                        : 160
#      LUT2_L                      : 6
#      LUT3                        : 275
#      LUT3_D                      : 9
#      LUT3_L                      : 3
#      LUT4                        : 792
#      LUT4_D                      : 4
#      LUT4_L                      : 42
#      MULT_AND                    : 13
#      MUXCY                       : 566
#      MUXF5                       : 83
#      MUXF6                       : 6
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 418
# FlipFlops/Latches                : 1122
#      FD                          : 80
#      FDE                         : 658
#      FDR                         : 169
#      FDRE                        : 98
#      FDRS                        : 29
#      FDRSE                       : 1
#      FDS                         : 71
#      FDSE                        : 16
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 23
#      IBUF                        : 3
#      IBUFG                       : 1
#      IBUFGDS                     : 1
#      IOBUF                       : 1
#      OBUF                        : 17
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-5 

 Number of Slices:                    1049  out of    960   109% (*) 
 Number of Slice Flip Flops:          1122  out of   1920    58%  
 Number of 4 input LUTs:              1684  out of   1920    87%  
    Number used as logic:             1683
    Number used as Shift registers:      1
 Number of IOs:                         24
 Number of bonded IOBs:                 24  out of     66    36%  
 Number of GCLKs:                        3  out of     24    12%  
 Number of DCMs:                         1  out of      2    50%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_148_p                          | IBUFGDS+BUFG           | 951   |
PLL_clock_gen/CLKFX_BUF            | BUFG                   | 147   |
clk_10_i                           | IBUFG+BUFG             | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.134ns (Maximum Frequency: 70.752MHz)
   Minimum input arrival time before clock: 5.339ns
   Maximum output required time after clock: 11.221ns
   Maximum combinational path delay: 9.569ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_148_p'
  Clock period: 13.222ns (frequency: 75.632MHz)
  Total number of paths / destination ports: 152716 / 1916
-------------------------------------------------------------------------
Delay:               13.222ns (Levels of Logic = 30)
  Source:            VCXO_pll/VCXO_phase_loop/integrator_8 (FF)
  Destination:       dac_148mhz/shift_reg_2 (FF)
  Source Clock:      clk_148_p rising
  Destination Clock: clk_148_p rising

  Data Path: VCXO_pll/VCXO_phase_loop/integrator_8 to dac_148mhz/shift_reg_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.514   0.603  VCXO_pll/VCXO_phase_loop/integrator_8 (VCXO_pll/VCXO_phase_loop/integrator_8)
     LUT1:I0->O            1   0.612   0.000  VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>_rt (VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>_rt)
     MUXCY:S->O            1   0.404   0.000  VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2> (VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3> (VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4> (VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5> (VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6> (VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7> (VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8> (VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9> (VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10> (VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11> (VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12> (VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13> (VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>)
     MUXCY:CI->O          29   0.399   1.141  VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14> (VCXO_pll/VCXO_phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>)
     LUT2:I1->O           13   0.612   0.836  VCXO_pll/VCXO_phase_loop/integrator_limit<11>21_1 (VCXO_pll/VCXO_phase_loop/integrator_limit<11>21)
     MULT_AND:I1->LO       0   0.645   0.000  VCXO_pll/VCXO_phase_loop/integrator_limit<16>_mand (VCXO_pll/VCXO_phase_loop/integrator_limit<16>_mand1)
     MUXCY:DI->O           1   0.773   0.000  VCXO_pll/VCXO_phase_loop/Madd_out_sum_cy<8> (VCXO_pll/VCXO_phase_loop/Madd_out_sum_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  VCXO_pll/VCXO_phase_loop/Madd_out_sum_cy<9> (VCXO_pll/VCXO_phase_loop/Madd_out_sum_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  VCXO_pll/VCXO_phase_loop/Madd_out_sum_cy<10> (VCXO_pll/VCXO_phase_loop/Madd_out_sum_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  VCXO_pll/VCXO_phase_loop/Madd_out_sum_cy<11> (VCXO_pll/VCXO_phase_loop/Madd_out_sum_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  VCXO_pll/VCXO_phase_loop/Madd_out_sum_cy<12> (VCXO_pll/VCXO_phase_loop/Madd_out_sum_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  VCXO_pll/VCXO_phase_loop/Madd_out_sum_cy<13> (VCXO_pll/VCXO_phase_loop/Madd_out_sum_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  VCXO_pll/VCXO_phase_loop/Madd_out_sum_cy<14> (VCXO_pll/VCXO_phase_loop/Madd_out_sum_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  VCXO_pll/VCXO_phase_loop/Madd_out_sum_cy<15> (VCXO_pll/VCXO_phase_loop/Madd_out_sum_cy<15>)
     MUXCY:CI->O           0   0.051   0.000  VCXO_pll/VCXO_phase_loop/Madd_out_sum_cy<16> (VCXO_pll/VCXO_phase_loop/Madd_out_sum_cy<16>)
     XORCY:CI->O          25   0.699   1.071  VCXO_pll/VCXO_phase_loop/Madd_out_sum_xor<17> (VCXO_pll/VCXO_phase_loop/out_sum<17>)
     INV:I->O              1   0.612   0.000  VCXO_pll/VCXO_phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<11>1_INV_0 (VCXO_pll/VCXO_phase_loop/N60)
     MUXCY:S->O           16   0.752   0.948  VCXO_pll/VCXO_phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<11> (VCXO_pll/VCXO_phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<11>)
     LUT2_L:I1->LO         1   0.612   0.130  VCXO_pll/VCXO_phase_loop/out_sum_limit<0>11 (VCXO_pll/VCXO_phase_loop/N210)
     LUT4:I2->O            1   0.612   0.000  dac_148mhz/shift_reg_mux0000<2> (dac_148mhz/shift_reg_mux0000<2>)
     FDE:D                     0.268          dac_148mhz/shift_reg_2
    ----------------------------------------
    Total                     13.222ns (8.493ns logic, 4.729ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL_clock_gen/CLKFX_BUF'
  Clock period: 14.134ns (frequency: 70.752MHz)
  Total number of paths / destination ports: 652982 / 317
-------------------------------------------------------------------------
Delay:               14.134ns (Levels of Logic = 49)
  Source:            OCXO_pll/phase_loop/integrator_0 (FF)
  Destination:       dac_OCXO/shift_reg_0 (FF)
  Source Clock:      PLL_clock_gen/CLKFX_BUF rising
  Destination Clock: PLL_clock_gen/CLKFX_BUF rising

  Data Path: OCXO_pll/phase_loop/integrator_0 to dac_OCXO/shift_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.514   0.603  OCXO_pll/phase_loop/integrator_0 (OCXO_pll/phase_loop/integrator_0)
     LUT4:I0->O            1   0.612   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0> (OCXO_pll/phase_loop/N4)
     MUXCY:S->O            1   0.404   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>)
     MUXCY:CI->O           3   0.399   0.454  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14> (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>)
     LUT4_D:I3->O         11   0.612   0.823  OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>1_1 (OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>1)
     LUT3:I2->O            1   0.612   0.357  OCXO_pll/phase_loop/Mmux_integrator_limit351 (OCXO_pll/phase_loop/integrator_limit<9>)
     MUXCY:DI->O           1   0.773   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<1> (OCXO_pll/phase_loop/Madd_out_sum_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<2> (OCXO_pll/phase_loop/Madd_out_sum_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<3> (OCXO_pll/phase_loop/Madd_out_sum_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<4> (OCXO_pll/phase_loop/Madd_out_sum_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<5> (OCXO_pll/phase_loop/Madd_out_sum_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<6> (OCXO_pll/phase_loop/Madd_out_sum_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<7> (OCXO_pll/phase_loop/Madd_out_sum_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<8> (OCXO_pll/phase_loop/Madd_out_sum_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<9> (OCXO_pll/phase_loop/Madd_out_sum_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<10> (OCXO_pll/phase_loop/Madd_out_sum_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<11> (OCXO_pll/phase_loop/Madd_out_sum_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<12> (OCXO_pll/phase_loop/Madd_out_sum_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<13> (OCXO_pll/phase_loop/Madd_out_sum_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<14> (OCXO_pll/phase_loop/Madd_out_sum_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<15> (OCXO_pll/phase_loop/Madd_out_sum_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<16> (OCXO_pll/phase_loop/Madd_out_sum_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<17> (OCXO_pll/phase_loop/Madd_out_sum_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<18> (OCXO_pll/phase_loop/Madd_out_sum_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<19> (OCXO_pll/phase_loop/Madd_out_sum_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<20> (OCXO_pll/phase_loop/Madd_out_sum_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<21> (OCXO_pll/phase_loop/Madd_out_sum_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<22> (OCXO_pll/phase_loop/Madd_out_sum_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<23> (OCXO_pll/phase_loop/Madd_out_sum_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<24> (OCXO_pll/phase_loop/Madd_out_sum_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<25> (OCXO_pll/phase_loop/Madd_out_sum_cy<25>)
     MUXCY:CI->O           0   0.051   0.000  OCXO_pll/phase_loop/Madd_out_sum_cy<26> (OCXO_pll/phase_loop/Madd_out_sum_cy<26>)
     XORCY:CI->O          28   0.699   1.072  OCXO_pll/phase_loop/Madd_out_sum_xor<27> (OCXO_pll/phase_loop/out_sum<27>)
     INV:I->O              1   0.612   0.000  OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0 (OCXO_pll/phase_loop/N88)
     MUXCY:S->O           18   0.752   0.908  OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13> (OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>)
     MUXF5:S->O            2   0.641   0.449  OCXO_pll/phase_loop/dac_word_o<0> (OCXO_cv_word<0>)
     LUT2:I1->O            1   0.612   0.000  dac_OCXO/shift_reg_mux0000<0>1 (dac_OCXO/shift_reg_mux0000<0>)
     FDE:D                     0.268          dac_OCXO/shift_reg_0
    ----------------------------------------
    Total                     14.134ns (9.467ns logic, 4.666ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_10_i'
  Clock period: 4.837ns (frequency: 206.742MHz)
  Total number of paths / destination ports: 324 / 25
-------------------------------------------------------------------------
Delay:               4.837ns (Levels of Logic = 15)
  Source:            pps_status_count_0 (FF)
  Destination:       pps_status (FF)
  Source Clock:      clk_10_i rising
  Destination Clock: clk_10_i rising

  Data Path: pps_status_count_0 to pps_status
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  pps_status_count_0 (pps_status_count_0)
     LUT4:I0->O            1   0.612   0.000  Mcompar_pps_status_cmp_gt0000_lut<0> (N14)
     MUXCY:S->O            1   0.404   0.000  Mcompar_pps_status_cmp_gt0000_cy<0> (Mcompar_pps_status_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_pps_status_cmp_gt0000_cy<1> (Mcompar_pps_status_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_pps_status_cmp_gt0000_cy<2> (Mcompar_pps_status_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_pps_status_cmp_gt0000_cy<3> (Mcompar_pps_status_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_pps_status_cmp_gt0000_cy<4> (Mcompar_pps_status_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_pps_status_cmp_gt0000_cy<5> (Mcompar_pps_status_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_pps_status_cmp_gt0000_cy<6> (Mcompar_pps_status_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_pps_status_cmp_gt0000_cy<7> (Mcompar_pps_status_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_pps_status_cmp_gt0000_cy<8> (Mcompar_pps_status_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_pps_status_cmp_gt0000_cy<9> (Mcompar_pps_status_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_pps_status_cmp_gt0000_cy<10> (Mcompar_pps_status_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_pps_status_cmp_gt0000_cy<11> (Mcompar_pps_status_cmp_gt0000_cy<11>)
     MUXCY:CI->O           1   0.399   0.357  Mcompar_pps_status_cmp_gt0000_cy<12> (Mcompar_pps_status_cmp_gt0000_cy<12>)
     INV:I->O              1   0.612   0.357  Mcompar_pps_status_cmp_gt0000_cy<12>_inv_INV_0 (pps_status_cmp_gt0000)
     FDRSE:CE                  0.483          pps_status
    ----------------------------------------
    Total                      4.837ns (3.591ns logic, 1.246ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_148_p'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              5.339ns (Levels of Logic = 6)
  Source:            PPS_i (PAD)
  Destination:       delayline_0 (FF)
  Destination Clock: clk_148_p rising

  Data Path: PPS_i to delayline_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.638  PPS_i_IBUF (PPS_i_IBUF)
     LUT4:I1->O            1   0.612   0.000  test251_F (N4537)
     MUXF5:I0->O           1   0.278   0.426  test251 (test_map64)
     LUT2:I1->O            1   0.612   0.000  test2962 (N4732)
     MUXF5:I0->O           1   0.278   0.509  test296_f5 (test_map68)
     LUT4:I0->O            1   0.612   0.000  test347 (test)
     FD:D                      0.268          delayline_0
    ----------------------------------------
    Total                      5.339ns (3.766ns logic, 1.573ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLL_clock_gen/CLKFX_BUF'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.943ns (Levels of Logic = 1)
  Source:            PPS_i (PAD)
  Destination:       pps_edge_0 (FF)
  Destination Clock: PLL_clock_gen/CLKFX_BUF rising

  Data Path: PPS_i to pps_edge_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.569  PPS_i_IBUF (PPS_i_IBUF)
     FD:D                      0.268          pps_edge_0
    ----------------------------------------
    Total                      1.943ns (1.374ns logic, 0.569ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_10_i'
  Total number of paths / destination ports: 50 / 26
-------------------------------------------------------------------------
Offset:              4.215ns (Levels of Logic = 2)
  Source:            PPS_i (PAD)
  Destination:       pps_status_count_0 (FF)
  Destination Clock: clk_10_i rising

  Data Path: PPS_i to pps_status_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.638  PPS_i_IBUF (PPS_i_IBUF)
     LUT2:I1->O           24   0.612   1.064  pps_status_count_or00001 (pps_status_count_or0000)
     FDR:R                     0.795          pps_status_count_0
    ----------------------------------------
    Total                      4.215ns (2.513ns logic, 1.702ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_148_p'
  Total number of paths / destination ports: 103 / 12
-------------------------------------------------------------------------
Offset:              11.221ns (Levels of Logic = 8)
  Source:            VCXO_pll/phase_detector/period_end_delayed_1 (FF)
  Destination:       tp1_o (PAD)
  Source Clock:      clk_148_p rising

  Data Path: VCXO_pll/phase_detector/period_end_delayed_1 to tp1_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              71   0.514   1.152  VCXO_pll/phase_detector/period_end_delayed_1 (VCXO_pll/phase_detector/period_end_delayed_1)
     LUT2:I1->O          189   0.612   1.118  VCXO_pll/pps_148_tick_o1 (pps_148_tick)
     LUT4:I3->O            1   0.612   0.000  tp2_o236_F (N4557)
     MUXF5:I0->O           1   0.278   0.360  tp2_o236 (tp2_o_map59)
     LUT4:I3->O            1   0.612   0.426  tp2_o250 (tp2_o_map60)
     LUT4:I1->O            1   0.612   0.000  tp2_o357_F (N4587)
     MUXF5:I0->O           1   0.278   0.509  tp2_o357 (tp2_o_map78)
     LUT3:I0->O            1   0.612   0.357  tp2_o370 (tp2_o_OBUF)
     OBUF:I->O                 3.169          tp2_o_OBUF (tp2_o)
    ----------------------------------------
    Total                     11.221ns (7.299ns logic, 3.922ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLL_clock_gen/CLKFX_BUF'
  Total number of paths / destination ports: 14 / 6
-------------------------------------------------------------------------
Offset:              10.720ns (Levels of Logic = 8)
  Source:            VCXO_pll/resync_148_period (FF)
  Destination:       tp1_o (PAD)
  Source Clock:      PLL_clock_gen/CLKFX_BUF rising

  Data Path: VCXO_pll/resync_148_period to tp1_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             4   0.514   0.651  VCXO_pll/resync_148_period (VCXO_pll/resync_148_period)
     LUT2:I0->O          189   0.612   1.118  VCXO_pll/pps_148_tick_o1 (pps_148_tick)
     LUT4:I3->O            1   0.612   0.000  tp2_o236_F (N4557)
     MUXF5:I0->O           1   0.278   0.360  tp2_o236 (tp2_o_map59)
     LUT4:I3->O            1   0.612   0.426  tp2_o250 (tp2_o_map60)
     LUT4:I1->O            1   0.612   0.000  tp2_o357_F (N4587)
     MUXF5:I0->O           1   0.278   0.509  tp2_o357 (tp2_o_map78)
     LUT3:I0->O            1   0.612   0.357  tp2_o370 (tp2_o_OBUF)
     OBUF:I->O                 3.169          tp2_o_OBUF (tp2_o)
    ----------------------------------------
    Total                     10.720ns (7.299ns logic, 3.421ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_10_i'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            pps_status (FF)
  Destination:       PPS_status_o (PAD)
  Source Clock:      clk_10_i rising

  Data Path: pps_status to PPS_status_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            2   0.514   0.380  pps_status (pps_status)
     OBUF:I->O                 3.169          PPS_status_o_OBUF (PPS_status_o)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               9.569ns (Levels of Logic = 8)
  Source:            PPS_i (PAD)
  Destination:       tp1_o (PAD)

  Data Path: PPS_i to tp1_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.638  PPS_i_IBUF (PPS_i_IBUF)
     LUT4:I1->O            1   0.612   0.000  tp2_o236_F (N4557)
     MUXF5:I0->O           1   0.278   0.360  tp2_o236 (tp2_o_map59)
     LUT4:I3->O            1   0.612   0.426  tp2_o250 (tp2_o_map60)
     LUT4:I1->O            1   0.612   0.000  tp2_o357_F (N4587)
     MUXF5:I0->O           1   0.278   0.509  tp2_o357 (tp2_o_map78)
     LUT3:I0->O            1   0.612   0.357  tp2_o370 (tp2_o_OBUF)
     OBUF:I->O                 3.169          tp2_o_OBUF (tp2_o)
    ----------------------------------------
    Total                      9.569ns (7.279ns logic, 2.290ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
CPU : 44.63 / 45.24 s | Elapsed : 45.00 / 46.00 s
 
--> 

Total memory usage is 187904 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   80 (   0 filtered)
Number of infos    :    4 (   0 filtered)

