$date
	Thu Oct 20 09:49:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module qb_tb $end
$var wire 8 ! f [7:0] $end
$var reg 1 " En $end
$var reg 3 # a [2:0] $end
$scope module t1 $end
$var wire 1 " En $end
$var wire 3 $ a [2:0] $end
$var wire 8 % f [7:0] $end
$var wire 2 & E [1:0] $end
$scope module stage0 $end
$var wire 1 ' En $end
$var wire 2 ( a [1:0] $end
$var reg 4 ) f [3:0] $end
$upscope $end
$scope module stage1 $end
$var wire 1 * En $end
$var wire 2 + a [1:0] $end
$var reg 4 , f [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b0 +
0*
b1 )
b0 (
1'
b1 &
b1 %
b0 $
b0 #
1"
b1 !
$end
#20
b10 !
b10 %
b10 )
b1 (
b1 +
b1 #
b1 $
#40
b100 !
b100 %
b100 )
b10 (
b10 +
b10 #
b10 $
#60
b1000 !
b1000 %
b1000 )
b11 (
b11 +
b11 #
b11 $
#80
0'
b1 ,
1*
b10 &
b10000 !
b10000 %
b0 )
b0 (
b0 +
b100 #
b100 $
#100
b100000 !
b100000 %
b10 ,
b1 (
b1 +
b101 #
b101 $
#120
b1000000 !
b1000000 %
b100 ,
b10 (
b10 +
b110 #
b110 $
#140
b10000000 !
b10000000 %
b1000 ,
b11 (
b11 +
b111 #
b111 $
#160
