Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/sd/Documents/FlipFlops_E_Registradores/Reg_Serial_2_Bits_isim_beh.exe -prj /home/sd/Documents/FlipFlops_E_Registradores/Reg_Serial_2_Bits_beh.prj work.Reg_Serial_2_Bits 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/sd/Documents/FlipFlops_E_Registradores/FF_D_Clock.vhd" into library work
Parsing VHDL file "/home/sd/Documents/FlipFlops_E_Registradores/Reg_Serial_2_Bits.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94252 KB
Fuse CPU Usage: 1050 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity FF_D_Clock [ff_d_clock_default]
Compiling architecture structural of entity reg_serial_2_bits
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/sd/Documents/FlipFlops_E_Registradores/Reg_Serial_2_Bits_isim_beh.exe
Fuse Memory Usage: 657908 KB
Fuse CPU Usage: 1070 ms
GCC CPU Usage: 180 ms
