
kairos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a3d0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  0800a560  0800a560  0000b560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a5c8  0800a5c8  0000c110  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a5c8  0800a5c8  0000b5c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a5d0  0800a5d0  0000c110  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a5d0  0800a5d0  0000b5d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a5d4  0800a5d4  0000b5d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000110  20000000  0800a5d8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c110  2**0
                  CONTENTS
 10 .bss          000051c0  20000110  20000110  0000c110  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200052d0  200052d0  0000c110  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c110  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025df8  00000000  00000000  0000c140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004bd3  00000000  00000000  00031f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001e20  00000000  00000000  00036b10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001789  00000000  00000000  00038930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000262df  00000000  00000000  0003a0b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000227e4  00000000  00000000  00060398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000eecb0  00000000  00000000  00082b7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0017182c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000083b8  00000000  00000000  00171870  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000060  00000000  00000000  00179c28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000110 	.word	0x20000110
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a548 	.word	0x0800a548

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000114 	.word	0x20000114
 80001cc:	0800a548 	.word	0x0800a548

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <CAN_Bus_Init>:
#include "can.h"

static CAN_Config_t *g_can_config;

HAL_StatusTypeDef CAN_Bus_Init(CAN_Config_t *config) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b08c      	sub	sp, #48	@ 0x30
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
  g_can_config = config;
 8000504:	4a57      	ldr	r2, [pc, #348]	@ (8000664 <CAN_Bus_Init+0x168>)
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	6013      	str	r3, [r2, #0]
  config->hcan->Instance = config->instance;
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	687a      	ldr	r2, [r7, #4]
 8000510:	6852      	ldr	r2, [r2, #4]
 8000512:	601a      	str	r2, [r3, #0]

  // Настройка таймингов исходя из частоты 42МГц
  // Устанавливаем точку сэмплирования ~78% (TS1=10, TS2=3, +1 Sync = 14 TQ)
  config->hcan->Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	2200      	movs	r2, #0
 800051a:	60da      	str	r2, [r3, #12]
  config->hcan->Init.TimeSeg1 = CAN_BS1_10TQ;
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 8000524:	611a      	str	r2, [r3, #16]
  config->hcan->Init.TimeSeg2 = CAN_BS2_3TQ;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800052e:	615a      	str	r2, [r3, #20]

  switch (config->baud_rate) {
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	689b      	ldr	r3, [r3, #8]
 8000534:	4a4c      	ldr	r2, [pc, #304]	@ (8000668 <CAN_Bus_Init+0x16c>)
 8000536:	4293      	cmp	r3, r2
 8000538:	d00f      	beq.n	800055a <CAN_Bus_Init+0x5e>
 800053a:	4a4b      	ldr	r2, [pc, #300]	@ (8000668 <CAN_Bus_Init+0x16c>)
 800053c:	4293      	cmp	r3, r2
 800053e:	d820      	bhi.n	8000582 <CAN_Bus_Init+0x86>
 8000540:	4a4a      	ldr	r2, [pc, #296]	@ (800066c <CAN_Bus_Init+0x170>)
 8000542:	4293      	cmp	r3, r2
 8000544:	d00e      	beq.n	8000564 <CAN_Bus_Init+0x68>
 8000546:	4a49      	ldr	r2, [pc, #292]	@ (800066c <CAN_Bus_Init+0x170>)
 8000548:	4293      	cmp	r3, r2
 800054a:	d81a      	bhi.n	8000582 <CAN_Bus_Init+0x86>
 800054c:	4a48      	ldr	r2, [pc, #288]	@ (8000670 <CAN_Bus_Init+0x174>)
 800054e:	4293      	cmp	r3, r2
 8000550:	d012      	beq.n	8000578 <CAN_Bus_Init+0x7c>
 8000552:	4a48      	ldr	r2, [pc, #288]	@ (8000674 <CAN_Bus_Init+0x178>)
 8000554:	4293      	cmp	r3, r2
 8000556:	d00a      	beq.n	800056e <CAN_Bus_Init+0x72>
 8000558:	e013      	b.n	8000582 <CAN_Bus_Init+0x86>
    case 1000000: config->hcan->Init.Prescaler = 3;  break;
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	2203      	movs	r2, #3
 8000560:	605a      	str	r2, [r3, #4]
 8000562:	e010      	b.n	8000586 <CAN_Bus_Init+0x8a>
    case 500000:  config->hcan->Init.Prescaler = 6;  break;
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	2206      	movs	r2, #6
 800056a:	605a      	str	r2, [r3, #4]
 800056c:	e00b      	b.n	8000586 <CAN_Bus_Init+0x8a>
    case 250000:  config->hcan->Init.Prescaler = 12; break;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	220c      	movs	r2, #12
 8000574:	605a      	str	r2, [r3, #4]
 8000576:	e006      	b.n	8000586 <CAN_Bus_Init+0x8a>
    case 125000:  config->hcan->Init.Prescaler = 24; break;
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	2218      	movs	r2, #24
 800057e:	605a      	str	r2, [r3, #4]
 8000580:	e001      	b.n	8000586 <CAN_Bus_Init+0x8a>
    default:      return HAL_ERROR; // Неподдерживаемая скорость
 8000582:	2301      	movs	r3, #1
 8000584:	e06a      	b.n	800065c <CAN_Bus_Init+0x160>
  }

  config->hcan->Init.Mode = CAN_MODE_NORMAL;
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	2200      	movs	r2, #0
 800058c:	609a      	str	r2, [r3, #8]
  config->hcan->Init.TimeTriggeredMode = DISABLE;
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	2200      	movs	r2, #0
 8000594:	761a      	strb	r2, [r3, #24]
  config->hcan->Init.AutoBusOff = DISABLE;
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	2200      	movs	r2, #0
 800059c:	765a      	strb	r2, [r3, #25]
  config->hcan->Init.AutoWakeUp = DISABLE;
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	2200      	movs	r2, #0
 80005a4:	769a      	strb	r2, [r3, #26]
  config->hcan->Init.AutoRetransmission = DISABLE;
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	2200      	movs	r2, #0
 80005ac:	76da      	strb	r2, [r3, #27]
  config->hcan->Init.ReceiveFifoLocked = DISABLE;
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	2200      	movs	r2, #0
 80005b4:	771a      	strb	r2, [r3, #28]
  config->hcan->Init.TransmitFifoPriority = DISABLE;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	2200      	movs	r2, #0
 80005bc:	775a      	strb	r2, [r3, #29]

  if (HAL_CAN_Init(config->hcan) != HAL_OK) {
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	4618      	mov	r0, r3
 80005c4:	f002 f8ee 	bl	80027a4 <HAL_CAN_Init>
 80005c8:	4603      	mov	r3, r0
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d001      	beq.n	80005d2 <CAN_Bus_Init+0xd6>
    return HAL_ERROR;
 80005ce:	2301      	movs	r3, #1
 80005d0:	e044      	b.n	800065c <CAN_Bus_Init+0x160>
  }

  if (config->rxQueue == NULL) {
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	695b      	ldr	r3, [r3, #20]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d107      	bne.n	80005ea <CAN_Bus_Init+0xee>
    config->rxQueue = osMessageQueueNew(10, sizeof(CAN_Message_t), NULL);
 80005da:	2200      	movs	r2, #0
 80005dc:	2114      	movs	r1, #20
 80005de:	200a      	movs	r0, #10
 80005e0:	f006 ffae 	bl	8007540 <osMessageQueueNew>
 80005e4:	4602      	mov	r2, r0
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	615a      	str	r2, [r3, #20]
  }

  CAN_FilterTypeDef filter;
  filter.FilterBank = 0;
 80005ea:	2300      	movs	r3, #0
 80005ec:	61fb      	str	r3, [r7, #28]
  filter.FilterMode = CAN_FILTERMODE_IDMASK;
 80005ee:	2300      	movs	r3, #0
 80005f0:	623b      	str	r3, [r7, #32]
  filter.FilterScale = CAN_FILTERSCALE_32BIT;
 80005f2:	2301      	movs	r3, #1
 80005f4:	627b      	str	r3, [r7, #36]	@ 0x24

  // Магия битов для фильтра (сдвиги для STD и EXT ID)
  filter.FilterIdHigh = (config->filter_id >> 13) & 0xFFFF;
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	68db      	ldr	r3, [r3, #12]
 80005fa:	0b5b      	lsrs	r3, r3, #13
 80005fc:	b29b      	uxth	r3, r3
 80005fe:	60bb      	str	r3, [r7, #8]
  filter.FilterIdLow = (config->filter_id << 3) & 0xFFF8;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	68db      	ldr	r3, [r3, #12]
 8000604:	00db      	lsls	r3, r3, #3
 8000606:	b29b      	uxth	r3, r3
 8000608:	60fb      	str	r3, [r7, #12]
  filter.FilterMaskIdHigh = (config->filter_mask >> 13) & 0xFFFF;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	691b      	ldr	r3, [r3, #16]
 800060e:	0b5b      	lsrs	r3, r3, #13
 8000610:	b29b      	uxth	r3, r3
 8000612:	613b      	str	r3, [r7, #16]
  filter.FilterMaskIdLow = (config->filter_mask << 3) & 0xFFF8;
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	691b      	ldr	r3, [r3, #16]
 8000618:	00db      	lsls	r3, r3, #3
 800061a:	b29b      	uxth	r3, r3
 800061c:	617b      	str	r3, [r7, #20]

  filter.FilterFIFOAssignment = CAN_RX_FIFO0;
 800061e:	2300      	movs	r3, #0
 8000620:	61bb      	str	r3, [r7, #24]
  filter.FilterActivation = ENABLE;
 8000622:	2301      	movs	r3, #1
 8000624:	62bb      	str	r3, [r7, #40]	@ 0x28
  filter.SlaveStartFilterBank = 14;
 8000626:	230e      	movs	r3, #14
 8000628:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_CAN_ConfigFilter(config->hcan, &filter) != HAL_OK) {
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	f107 0208 	add.w	r2, r7, #8
 8000632:	4611      	mov	r1, r2
 8000634:	4618      	mov	r0, r3
 8000636:	f002 f9b1 	bl	800299c <HAL_CAN_ConfigFilter>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <CAN_Bus_Init+0x148>
    return HAL_ERROR;
 8000640:	2301      	movs	r3, #1
 8000642:	e00b      	b.n	800065c <CAN_Bus_Init+0x160>
  }

  HAL_CAN_Start(config->hcan);
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4618      	mov	r0, r3
 800064a:	f002 fa85 	bl	8002b58 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(config->hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	2102      	movs	r1, #2
 8000654:	4618      	mov	r0, r3
 8000656:	f002 fbe5 	bl	8002e24 <HAL_CAN_ActivateNotification>

  return HAL_OK;
 800065a:	2300      	movs	r3, #0
}
 800065c:	4618      	mov	r0, r3
 800065e:	3730      	adds	r7, #48	@ 0x30
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	2000012c 	.word	0x2000012c
 8000668:	000f4240 	.word	0x000f4240
 800066c:	0007a120 	.word	0x0007a120
 8000670:	0001e848 	.word	0x0001e848
 8000674:	0003d090 	.word	0x0003d090

08000678 <HAL_CAN_RxFifo0MsgPendingCallback>:
osStatus_t CAN_Bus_Read(CAN_Config_t *config, CAN_Message_t *msg, uint32_t timeout) {
	return osMessageQueueGet(config->rxQueue, msg, NULL, timeout);
}

// Прерывание: вызывается при получении нового сообщения
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000678:	b580      	push	{r7, lr}
 800067a:	b08e      	sub	sp, #56	@ 0x38
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef header;
	CAN_Message_t msg;

	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &header, msg.data) == HAL_OK) {
 8000680:	f107 0308 	add.w	r3, r7, #8
 8000684:	3309      	adds	r3, #9
 8000686:	f107 021c 	add.w	r2, r7, #28
 800068a:	2100      	movs	r1, #0
 800068c:	6878      	ldr	r0, [r7, #4]
 800068e:	f002 faa7 	bl	8002be0 <HAL_CAN_GetRxMessage>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d11b      	bne.n	80006d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>
        // Определяем ID в зависимости от типа
		if (header.IDE == CAN_ID_STD) {
 8000698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800069a:	2b00      	cmp	r3, #0
 800069c:	d104      	bne.n	80006a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>
				msg.id = header.StdId;
 800069e:	69fb      	ldr	r3, [r7, #28]
 80006a0:	60bb      	str	r3, [r7, #8]
				msg.id_type = CAN_ID_STD;
 80006a2:	2300      	movs	r3, #0
 80006a4:	60fb      	str	r3, [r7, #12]
 80006a6:	e003      	b.n	80006b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>
		} else {
				msg.id = header.ExtId;
 80006a8:	6a3b      	ldr	r3, [r7, #32]
 80006aa:	60bb      	str	r3, [r7, #8]
				msg.id_type = CAN_ID_EXT;
 80006ac:	2304      	movs	r3, #4
 80006ae:	60fb      	str	r3, [r7, #12]
		}

		msg.dlc = header.DLC;
 80006b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	743b      	strb	r3, [r7, #16]

		Led_Blink(LED_CAN_RX, 100);
 80006b6:	2164      	movs	r1, #100	@ 0x64
 80006b8:	2003      	movs	r0, #3
 80006ba:	f000 f8b9 	bl	8000830 <Led_Blink>

    // Кладём в очередь. Из ISR используем NULL для таймаута
		osMessageQueuePut(g_can_config->rxQueue, &msg, 0, 0);
 80006be:	4b06      	ldr	r3, [pc, #24]	@ (80006d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	6958      	ldr	r0, [r3, #20]
 80006c4:	f107 0108 	add.w	r1, r7, #8
 80006c8:	2300      	movs	r3, #0
 80006ca:	2200      	movs	r2, #0
 80006cc:	f006 ffac 	bl	8007628 <osMessageQueuePut>
	}
}
 80006d0:	bf00      	nop
 80006d2:	3738      	adds	r7, #56	@ 0x38
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	2000012c 	.word	0x2000012c

080006dc <RS485_Init>:
#include "rs485.h"

// Статическая переменная для поиска handle в прерываниях
static RS485_Handle *g_handle;

HAL_StatusTypeDef RS485_Init(RS485_Handle *handle) {
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
	g_handle = handle;
 80006e4:	4a26      	ldr	r2, [pc, #152]	@ (8000780 <RS485_Init+0xa4>)
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	6013      	str	r3, [r2, #0]

	// 1. Создание семафоров CMSIS V2
	handle->txSem = osSemaphoreNew(1, 0, NULL);
 80006ea:	2200      	movs	r2, #0
 80006ec:	2100      	movs	r1, #0
 80006ee:	2001      	movs	r0, #1
 80006f0:	f006 fe59 	bl	80073a6 <osSemaphoreNew>
 80006f4:	4602      	mov	r2, r0
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	619a      	str	r2, [r3, #24]
	handle->rxSem = osSemaphoreNew(1, 0, NULL);
 80006fa:	2200      	movs	r2, #0
 80006fc:	2100      	movs	r1, #0
 80006fe:	2001      	movs	r0, #1
 8000700:	f006 fe51 	bl	80073a6 <osSemaphoreNew>
 8000704:	4602      	mov	r2, r0
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	61da      	str	r2, [r3, #28]

	// 2. Настройка параметров UART
	handle->huart->Instance = handle->instance;
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	687a      	ldr	r2, [r7, #4]
 8000710:	6852      	ldr	r2, [r2, #4]
 8000712:	601a      	str	r2, [r3, #0]
	handle->huart->Init.BaudRate = handle->baud_rate;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	687a      	ldr	r2, [r7, #4]
 800071a:	6912      	ldr	r2, [r2, #16]
 800071c:	605a      	str	r2, [r3, #4]
	handle->huart->Init.StopBits = handle->stop_bits;
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	687a      	ldr	r2, [r7, #4]
 8000724:	6952      	ldr	r2, [r2, #20]
 8000726:	60da      	str	r2, [r3, #12]
	// Остальные параметры обычно стандартные, но их тоже можно вынести в handle
	handle->huart->Init.WordLength = UART_WORDLENGTH_8B;
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	2200      	movs	r2, #0
 800072e:	609a      	str	r2, [r3, #8]
	handle->huart->Init.Parity = UART_PARITY_NONE;
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	2200      	movs	r2, #0
 8000736:	611a      	str	r2, [r3, #16]
	handle->huart->Init.Mode = UART_MODE_TX_RX;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	220c      	movs	r2, #12
 800073e:	615a      	str	r2, [r3, #20]
	handle->huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	2200      	movs	r2, #0
 8000746:	619a      	str	r2, [r3, #24]
	handle->huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	2200      	movs	r2, #0
 800074e:	61da      	str	r2, [r3, #28]

	if (HAL_UART_Init(handle->huart) != HAL_OK) {
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4618      	mov	r0, r3
 8000756:	f005 fdcd 	bl	80062f4 <HAL_UART_Init>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <RS485_Init+0x88>
		return HAL_ERROR;
 8000760:	2301      	movs	r3, #1
 8000762:	e008      	b.n	8000776 <RS485_Init+0x9a>
	}

	// Устанавливаем DE в режим приема
	HAL_GPIO_WritePin(handle->de_port, handle->de_pin, GPIO_PIN_RESET);
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	6898      	ldr	r0, [r3, #8]
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	899b      	ldrh	r3, [r3, #12]
 800076c:	2200      	movs	r2, #0
 800076e:	4619      	mov	r1, r3
 8000770:	f004 f864 	bl	800483c <HAL_GPIO_WritePin>

	return HAL_OK;
 8000774:	2300      	movs	r3, #0
}
 8000776:	4618      	mov	r0, r3
 8000778:	3708      	adds	r7, #8
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	20000130 	.word	0x20000130

08000784 <HAL_UART_TxCpltCallback>:
    // Ожидаем заполнения буфера по DMA
	return osSemaphoreAcquire(handle->rxSem, timeout);
}

// Вызывается HAL по окончании передачи (прерывание TC)
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
	if (huart == g_handle->huart) {
 800078c:	4b0e      	ldr	r3, [pc, #56]	@ (80007c8 <HAL_UART_TxCpltCallback+0x44>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	687a      	ldr	r2, [r7, #4]
 8000794:	429a      	cmp	r2, r3
 8000796:	d113      	bne.n	80007c0 <HAL_UART_TxCpltCallback+0x3c>
			// Выключаем DE немедленно, как только ушел последний бит
		HAL_GPIO_WritePin(g_handle->de_port, g_handle->de_pin, GPIO_PIN_RESET);
 8000798:	4b0b      	ldr	r3, [pc, #44]	@ (80007c8 <HAL_UART_TxCpltCallback+0x44>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	6898      	ldr	r0, [r3, #8]
 800079e:	4b0a      	ldr	r3, [pc, #40]	@ (80007c8 <HAL_UART_TxCpltCallback+0x44>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	899b      	ldrh	r3, [r3, #12]
 80007a4:	2200      	movs	r2, #0
 80007a6:	4619      	mov	r1, r3
 80007a8:	f004 f848 	bl	800483c <HAL_GPIO_WritePin>
		Led_Blink(LED_RS_TX, 100);
 80007ac:	2164      	movs	r1, #100	@ 0x64
 80007ae:	2000      	movs	r0, #0
 80007b0:	f000 f83e 	bl	8000830 <Led_Blink>
		osSemaphoreRelease(g_handle->txSem);
 80007b4:	4b04      	ldr	r3, [pc, #16]	@ (80007c8 <HAL_UART_TxCpltCallback+0x44>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	699b      	ldr	r3, [r3, #24]
 80007ba:	4618      	mov	r0, r3
 80007bc:	f006 fe7c 	bl	80074b8 <osSemaphoreRelease>
	}
}
 80007c0:	bf00      	nop
 80007c2:	3708      	adds	r7, #8
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	20000130 	.word	0x20000130

080007cc <HAL_UART_RxCpltCallback>:

// Вызывается HAL по окончании приема
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
	if (huart == g_handle->huart) {
 80007d4:	4b09      	ldr	r3, [pc, #36]	@ (80007fc <HAL_UART_RxCpltCallback+0x30>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	687a      	ldr	r2, [r7, #4]
 80007dc:	429a      	cmp	r2, r3
 80007de:	d109      	bne.n	80007f4 <HAL_UART_RxCpltCallback+0x28>
		Led_Blink(LED_RS_RX, 100);
 80007e0:	2164      	movs	r1, #100	@ 0x64
 80007e2:	2001      	movs	r0, #1
 80007e4:	f000 f824 	bl	8000830 <Led_Blink>
		osSemaphoreRelease(g_handle->rxSem);
 80007e8:	4b04      	ldr	r3, [pc, #16]	@ (80007fc <HAL_UART_RxCpltCallback+0x30>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	69db      	ldr	r3, [r3, #28]
 80007ee:	4618      	mov	r0, r3
 80007f0:	f006 fe62 	bl	80074b8 <osSemaphoreRelease>
	}
}
 80007f4:	bf00      	nop
 80007f6:	3708      	adds	r7, #8
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	20000130 	.word	0x20000130

08000800 <Analog_Init>:
#include "analog.h"

static Analog_Handle_t *handle;

void Analog_Init(Analog_Handle_t *comp_handle) {
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
	handle = comp_handle;
 8000808:	4a08      	ldr	r2, [pc, #32]	@ (800082c <Analog_Init+0x2c>)
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	6013      	str	r3, [r2, #0]

  // Запускаем АЦП в режиме DMA на 4 замера
  HAL_ADC_Start_DMA(handle->hadc, (uint32_t*)handle->raw_data_adc, 4);
 800080e:	4b07      	ldr	r3, [pc, #28]	@ (800082c <Analog_Init+0x2c>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	6818      	ldr	r0, [r3, #0]
 8000814:	4b05      	ldr	r3, [pc, #20]	@ (800082c <Analog_Init+0x2c>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	330c      	adds	r3, #12
 800081a:	2204      	movs	r2, #4
 800081c:	4619      	mov	r1, r3
 800081e:	f001 fbef 	bl	8002000 <HAL_ADC_Start_DMA>
}
 8000822:	bf00      	nop
 8000824:	3708      	adds	r7, #8
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	20000134 	.word	0x20000134

08000830 <Led_Blink>:
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
}

void Led_Blink(LedName_t led, uint32_t duration_ms) {
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
 8000836:	4603      	mov	r3, r0
 8000838:	6039      	str	r1, [r7, #0]
 800083a:	71fb      	strb	r3, [r7, #7]
  if (led < LED_COUNT) {
 800083c:	79fb      	ldrb	r3, [r7, #7]
 800083e:	2b07      	cmp	r3, #7
 8000840:	d81e      	bhi.n	8000880 <Led_Blink+0x50>
    leds[led].timer = duration_ms;
 8000842:	79fa      	ldrb	r2, [r7, #7]
 8000844:	4910      	ldr	r1, [pc, #64]	@ (8000888 <Led_Blink+0x58>)
 8000846:	4613      	mov	r3, r2
 8000848:	005b      	lsls	r3, r3, #1
 800084a:	4413      	add	r3, r2
 800084c:	009b      	lsls	r3, r3, #2
 800084e:	440b      	add	r3, r1
 8000850:	3308      	adds	r3, #8
 8000852:	683a      	ldr	r2, [r7, #0]
 8000854:	601a      	str	r2, [r3, #0]
    HAL_GPIO_WritePin(leds[led].port, leds[led].pin, GPIO_PIN_SET);
 8000856:	79fa      	ldrb	r2, [r7, #7]
 8000858:	490b      	ldr	r1, [pc, #44]	@ (8000888 <Led_Blink+0x58>)
 800085a:	4613      	mov	r3, r2
 800085c:	005b      	lsls	r3, r3, #1
 800085e:	4413      	add	r3, r2
 8000860:	009b      	lsls	r3, r3, #2
 8000862:	440b      	add	r3, r1
 8000864:	6818      	ldr	r0, [r3, #0]
 8000866:	79fa      	ldrb	r2, [r7, #7]
 8000868:	4907      	ldr	r1, [pc, #28]	@ (8000888 <Led_Blink+0x58>)
 800086a:	4613      	mov	r3, r2
 800086c:	005b      	lsls	r3, r3, #1
 800086e:	4413      	add	r3, r2
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	440b      	add	r3, r1
 8000874:	3304      	adds	r3, #4
 8000876:	881b      	ldrh	r3, [r3, #0]
 8000878:	2201      	movs	r2, #1
 800087a:	4619      	mov	r1, r3
 800087c:	f003 ffde 	bl	800483c <HAL_GPIO_WritePin>
  }
}
 8000880:	bf00      	nop
 8000882:	3708      	adds	r7, #8
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	20000000 	.word	0x20000000

0800088c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000890:	f001 fb0c 	bl	8001eac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000894:	f000 f84a 	bl	800092c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000898:	f000 fc72 	bl	8001180 <MX_GPIO_Init>
  MX_DMA_Init();
 800089c:	f000 fc32 	bl	8001104 <MX_DMA_Init>
  MX_ADC1_Init();
 80008a0:	f000 f8ae 	bl	8000a00 <MX_ADC1_Init>
  MX_CAN1_Init();
 80008a4:	f000 f928 	bl	8000af8 <MX_CAN1_Init>
  MX_DAC_Init();
 80008a8:	f000 f92e 	bl	8000b08 <MX_DAC_Init>
  MX_ETH_Init();
 80008ac:	f000 f960 	bl	8000b70 <MX_ETH_Init>
  MX_UART4_Init();
 80008b0:	f000 fc20 	bl	80010f4 <MX_UART4_Init>
  MX_I2C1_Init();
 80008b4:	f000 f9aa 	bl	8000c0c <MX_I2C1_Init>
  MX_TIM1_Init();
 80008b8:	f000 f9d6 	bl	8000c68 <MX_TIM1_Init>
  MX_TIM8_Init();
 80008bc:	f000 fb24 	bl	8000f08 <MX_TIM8_Init>
  MX_TIM9_Init();
 80008c0:	f000 fbc8 	bl	8001054 <MX_TIM9_Init>
  MX_TIM3_Init();
 80008c4:	f000 fa78 	bl	8000db8 <MX_TIM3_Init>
  MX_TIM5_Init();
 80008c8:	f000 faca 	bl	8000e60 <MX_TIM5_Init>
  MX_TIM2_Init();
 80008cc:	f000 fa22 	bl	8000d14 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // TODO Сделать чтение конфигурации

  // TODO Заполнить типы аналогов
  Analog_Init(&analog_handle);
 80008d0:	4810      	ldr	r0, [pc, #64]	@ (8000914 <main+0x88>)
 80008d2:	f7ff ff95 	bl	8000800 <Analog_Init>

	// TODO Сделать конфигурацию CAN
  if (CAN_Bus_Init(&can_config) != HAL_OK) {
 80008d6:	4810      	ldr	r0, [pc, #64]	@ (8000918 <main+0x8c>)
 80008d8:	f7ff fe10 	bl	80004fc <CAN_Bus_Init>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <main+0x5a>
	  Error_Handler();
 80008e2:	f000 fd0f 	bl	8001304 <Error_Handler>
  }

	// TODO Сделать инициализацию полей rs485 из конфигурации
	if (RS485_Init(&rs485) != HAL_OK){
 80008e6:	480d      	ldr	r0, [pc, #52]	@ (800091c <main+0x90>)
 80008e8:	f7ff fef8 	bl	80006dc <RS485_Init>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <main+0x6a>
		Error_Handler();
 80008f2:	f000 fd07 	bl	8001304 <Error_Handler>
	}

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80008f6:	f006 fc5f 	bl	80071b8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80008fa:	4a09      	ldr	r2, [pc, #36]	@ (8000920 <main+0x94>)
 80008fc:	2100      	movs	r1, #0
 80008fe:	4809      	ldr	r0, [pc, #36]	@ (8000924 <main+0x98>)
 8000900:	f006 fca4 	bl	800724c <osThreadNew>
 8000904:	4603      	mov	r3, r0
 8000906:	4a08      	ldr	r2, [pc, #32]	@ (8000928 <main+0x9c>)
 8000908:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800090a:	f006 fc79 	bl	8007200 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800090e:	bf00      	nop
 8000910:	e7fd      	b.n	800090e <main+0x82>
 8000912:	bf00      	nop
 8000914:	20000098 	.word	0x20000098
 8000918:	20000080 	.word	0x20000080
 800091c:	20000060 	.word	0x20000060
 8000920:	0800a584 	.word	0x0800a584
 8000924:	080012d1 	.word	0x080012d1
 8000928:	20000750 	.word	0x20000750

0800092c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b094      	sub	sp, #80	@ 0x50
 8000930:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000932:	f107 0320 	add.w	r3, r7, #32
 8000936:	2230      	movs	r2, #48	@ 0x30
 8000938:	2100      	movs	r1, #0
 800093a:	4618      	mov	r0, r3
 800093c:	f009 fd14 	bl	800a368 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000940:	f107 030c 	add.w	r3, r7, #12
 8000944:	2200      	movs	r2, #0
 8000946:	601a      	str	r2, [r3, #0]
 8000948:	605a      	str	r2, [r3, #4]
 800094a:	609a      	str	r2, [r3, #8]
 800094c:	60da      	str	r2, [r3, #12]
 800094e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000950:	2300      	movs	r3, #0
 8000952:	60bb      	str	r3, [r7, #8]
 8000954:	4b28      	ldr	r3, [pc, #160]	@ (80009f8 <SystemClock_Config+0xcc>)
 8000956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000958:	4a27      	ldr	r2, [pc, #156]	@ (80009f8 <SystemClock_Config+0xcc>)
 800095a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800095e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000960:	4b25      	ldr	r3, [pc, #148]	@ (80009f8 <SystemClock_Config+0xcc>)
 8000962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000964:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000968:	60bb      	str	r3, [r7, #8]
 800096a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800096c:	2300      	movs	r3, #0
 800096e:	607b      	str	r3, [r7, #4]
 8000970:	4b22      	ldr	r3, [pc, #136]	@ (80009fc <SystemClock_Config+0xd0>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a21      	ldr	r2, [pc, #132]	@ (80009fc <SystemClock_Config+0xd0>)
 8000976:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800097a:	6013      	str	r3, [r2, #0]
 800097c:	4b1f      	ldr	r3, [pc, #124]	@ (80009fc <SystemClock_Config+0xd0>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000984:	607b      	str	r3, [r7, #4]
 8000986:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000988:	2301      	movs	r3, #1
 800098a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800098c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000990:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000992:	2302      	movs	r3, #2
 8000994:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000996:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800099a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800099c:	2319      	movs	r3, #25
 800099e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80009a0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80009a4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009a6:	2302      	movs	r3, #2
 80009a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80009aa:	2304      	movs	r3, #4
 80009ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009ae:	f107 0320 	add.w	r3, r7, #32
 80009b2:	4618      	mov	r0, r3
 80009b4:	f004 f8a0 	bl	8004af8 <HAL_RCC_OscConfig>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80009be:	f000 fca1 	bl	8001304 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009c2:	230f      	movs	r3, #15
 80009c4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009c6:	2302      	movs	r3, #2
 80009c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009ca:	2300      	movs	r3, #0
 80009cc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80009ce:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80009d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80009d4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80009d8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80009da:	f107 030c 	add.w	r3, r7, #12
 80009de:	2105      	movs	r1, #5
 80009e0:	4618      	mov	r0, r3
 80009e2:	f004 fb01 	bl	8004fe8 <HAL_RCC_ClockConfig>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80009ec:	f000 fc8a 	bl	8001304 <Error_Handler>
  }
}
 80009f0:	bf00      	nop
 80009f2:	3750      	adds	r7, #80	@ 0x50
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	40023800 	.word	0x40023800
 80009fc:	40007000 	.word	0x40007000

08000a00 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b084      	sub	sp, #16
 8000a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a06:	463b      	mov	r3, r7
 8000a08:	2200      	movs	r2, #0
 8000a0a:	601a      	str	r2, [r3, #0]
 8000a0c:	605a      	str	r2, [r3, #4]
 8000a0e:	609a      	str	r2, [r3, #8]
 8000a10:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000a12:	4b36      	ldr	r3, [pc, #216]	@ (8000aec <MX_ADC1_Init+0xec>)
 8000a14:	4a36      	ldr	r2, [pc, #216]	@ (8000af0 <MX_ADC1_Init+0xf0>)
 8000a16:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000a18:	4b34      	ldr	r3, [pc, #208]	@ (8000aec <MX_ADC1_Init+0xec>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a1e:	4b33      	ldr	r3, [pc, #204]	@ (8000aec <MX_ADC1_Init+0xec>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000a24:	4b31      	ldr	r3, [pc, #196]	@ (8000aec <MX_ADC1_Init+0xec>)
 8000a26:	2201      	movs	r2, #1
 8000a28:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000a2a:	4b30      	ldr	r3, [pc, #192]	@ (8000aec <MX_ADC1_Init+0xec>)
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a30:	4b2e      	ldr	r3, [pc, #184]	@ (8000aec <MX_ADC1_Init+0xec>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a38:	4b2c      	ldr	r3, [pc, #176]	@ (8000aec <MX_ADC1_Init+0xec>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a3e:	4b2b      	ldr	r3, [pc, #172]	@ (8000aec <MX_ADC1_Init+0xec>)
 8000a40:	4a2c      	ldr	r2, [pc, #176]	@ (8000af4 <MX_ADC1_Init+0xf4>)
 8000a42:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a44:	4b29      	ldr	r3, [pc, #164]	@ (8000aec <MX_ADC1_Init+0xec>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8000a4a:	4b28      	ldr	r3, [pc, #160]	@ (8000aec <MX_ADC1_Init+0xec>)
 8000a4c:	2204      	movs	r2, #4
 8000a4e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a50:	4b26      	ldr	r3, [pc, #152]	@ (8000aec <MX_ADC1_Init+0xec>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a58:	4b24      	ldr	r3, [pc, #144]	@ (8000aec <MX_ADC1_Init+0xec>)
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a5e:	4823      	ldr	r0, [pc, #140]	@ (8000aec <MX_ADC1_Init+0xec>)
 8000a60:	f001 fa8a 	bl	8001f78 <HAL_ADC_Init>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000a6a:	f000 fc4b 	bl	8001304 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000a6e:	2308      	movs	r3, #8
 8000a70:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000a72:	2301      	movs	r3, #1
 8000a74:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000a76:	2300      	movs	r3, #0
 8000a78:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a7a:	463b      	mov	r3, r7
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	481b      	ldr	r0, [pc, #108]	@ (8000aec <MX_ADC1_Init+0xec>)
 8000a80:	f001 fbf0 	bl	8002264 <HAL_ADC_ConfigChannel>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000a8a:	f000 fc3b 	bl	8001304 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000a8e:	2309      	movs	r3, #9
 8000a90:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000a92:	2302      	movs	r3, #2
 8000a94:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a96:	463b      	mov	r3, r7
 8000a98:	4619      	mov	r1, r3
 8000a9a:	4814      	ldr	r0, [pc, #80]	@ (8000aec <MX_ADC1_Init+0xec>)
 8000a9c:	f001 fbe2 	bl	8002264 <HAL_ADC_ConfigChannel>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000aa6:	f000 fc2d 	bl	8001304 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000aaa:	230c      	movs	r3, #12
 8000aac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000aae:	2303      	movs	r3, #3
 8000ab0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ab2:	463b      	mov	r3, r7
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	480d      	ldr	r0, [pc, #52]	@ (8000aec <MX_ADC1_Init+0xec>)
 8000ab8:	f001 fbd4 	bl	8002264 <HAL_ADC_ConfigChannel>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000ac2:	f000 fc1f 	bl	8001304 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000ac6:	230d      	movs	r3, #13
 8000ac8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000aca:	2304      	movs	r3, #4
 8000acc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ace:	463b      	mov	r3, r7
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4806      	ldr	r0, [pc, #24]	@ (8000aec <MX_ADC1_Init+0xec>)
 8000ad4:	f001 fbc6 	bl	8002264 <HAL_ADC_ConfigChannel>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000ade:	f000 fc11 	bl	8001304 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ae2:	bf00      	nop
 8000ae4:	3710      	adds	r7, #16
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	200002b0 	.word	0x200002b0
 8000af0:	40012000 	.word	0x40012000
 8000af4:	0f000001 	.word	0x0f000001

08000af8 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  }
  /* USER CODE BEGIN CAN1_Init 2 */
#endif
  /* USER CODE END CAN1_Init 2 */

}
 8000afc:	bf00      	nop
 8000afe:	46bd      	mov	sp, r7
 8000b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b04:	4770      	bx	lr
	...

08000b08 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000b0e:	463b      	mov	r3, r7
 8000b10:	2200      	movs	r2, #0
 8000b12:	601a      	str	r2, [r3, #0]
 8000b14:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000b16:	4b14      	ldr	r3, [pc, #80]	@ (8000b68 <MX_DAC_Init+0x60>)
 8000b18:	4a14      	ldr	r2, [pc, #80]	@ (8000b6c <MX_DAC_Init+0x64>)
 8000b1a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000b1c:	4812      	ldr	r0, [pc, #72]	@ (8000b68 <MX_DAC_Init+0x60>)
 8000b1e:	f002 fcb9 	bl	8003494 <HAL_DAC_Init>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000b28:	f000 fbec 	bl	8001304 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000b30:	2300      	movs	r3, #0
 8000b32:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000b34:	463b      	mov	r3, r7
 8000b36:	2200      	movs	r2, #0
 8000b38:	4619      	mov	r1, r3
 8000b3a:	480b      	ldr	r0, [pc, #44]	@ (8000b68 <MX_DAC_Init+0x60>)
 8000b3c:	f002 fd2c 	bl	8003598 <HAL_DAC_ConfigChannel>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000b46:	f000 fbdd 	bl	8001304 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000b4a:	463b      	mov	r3, r7
 8000b4c:	2210      	movs	r2, #16
 8000b4e:	4619      	mov	r1, r3
 8000b50:	4805      	ldr	r0, [pc, #20]	@ (8000b68 <MX_DAC_Init+0x60>)
 8000b52:	f002 fd21 	bl	8003598 <HAL_DAC_ConfigChannel>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8000b5c:	f000 fbd2 	bl	8001304 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000b60:	bf00      	nop
 8000b62:	3708      	adds	r7, #8
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	20000380 	.word	0x20000380
 8000b6c:	40007400 	.word	0x40007400

08000b70 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000b74:	4b1f      	ldr	r3, [pc, #124]	@ (8000bf4 <MX_ETH_Init+0x84>)
 8000b76:	4a20      	ldr	r2, [pc, #128]	@ (8000bf8 <MX_ETH_Init+0x88>)
 8000b78:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000b7a:	4b20      	ldr	r3, [pc, #128]	@ (8000bfc <MX_ETH_Init+0x8c>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000b80:	4b1e      	ldr	r3, [pc, #120]	@ (8000bfc <MX_ETH_Init+0x8c>)
 8000b82:	2280      	movs	r2, #128	@ 0x80
 8000b84:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000b86:	4b1d      	ldr	r3, [pc, #116]	@ (8000bfc <MX_ETH_Init+0x8c>)
 8000b88:	22e1      	movs	r2, #225	@ 0xe1
 8000b8a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000b8c:	4b1b      	ldr	r3, [pc, #108]	@ (8000bfc <MX_ETH_Init+0x8c>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000b92:	4b1a      	ldr	r3, [pc, #104]	@ (8000bfc <MX_ETH_Init+0x8c>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000b98:	4b18      	ldr	r3, [pc, #96]	@ (8000bfc <MX_ETH_Init+0x8c>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000b9e:	4b15      	ldr	r3, [pc, #84]	@ (8000bf4 <MX_ETH_Init+0x84>)
 8000ba0:	4a16      	ldr	r2, [pc, #88]	@ (8000bfc <MX_ETH_Init+0x8c>)
 8000ba2:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000ba4:	4b13      	ldr	r3, [pc, #76]	@ (8000bf4 <MX_ETH_Init+0x84>)
 8000ba6:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000baa:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000bac:	4b11      	ldr	r3, [pc, #68]	@ (8000bf4 <MX_ETH_Init+0x84>)
 8000bae:	4a14      	ldr	r2, [pc, #80]	@ (8000c00 <MX_ETH_Init+0x90>)
 8000bb0:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000bb2:	4b10      	ldr	r3, [pc, #64]	@ (8000bf4 <MX_ETH_Init+0x84>)
 8000bb4:	4a13      	ldr	r2, [pc, #76]	@ (8000c04 <MX_ETH_Init+0x94>)
 8000bb6:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000bb8:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf4 <MX_ETH_Init+0x84>)
 8000bba:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000bbe:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000bc0:	480c      	ldr	r0, [pc, #48]	@ (8000bf4 <MX_ETH_Init+0x84>)
 8000bc2:	f003 f94f 	bl	8003e64 <HAL_ETH_Init>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000bcc:	f000 fb9a 	bl	8001304 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000bd0:	2238      	movs	r2, #56	@ 0x38
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	480c      	ldr	r0, [pc, #48]	@ (8000c08 <MX_ETH_Init+0x98>)
 8000bd6:	f009 fbc7 	bl	800a368 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000bda:	4b0b      	ldr	r3, [pc, #44]	@ (8000c08 <MX_ETH_Init+0x98>)
 8000bdc:	2221      	movs	r2, #33	@ 0x21
 8000bde:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000be0:	4b09      	ldr	r3, [pc, #36]	@ (8000c08 <MX_ETH_Init+0x98>)
 8000be2:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000be6:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000be8:	4b07      	ldr	r3, [pc, #28]	@ (8000c08 <MX_ETH_Init+0x98>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000bee:	bf00      	nop
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	20000394 	.word	0x20000394
 8000bf8:	40028000 	.word	0x40028000
 8000bfc:	20000754 	.word	0x20000754
 8000c00:	20000210 	.word	0x20000210
 8000c04:	20000170 	.word	0x20000170
 8000c08:	20000138 	.word	0x20000138

08000c0c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c10:	4b12      	ldr	r3, [pc, #72]	@ (8000c5c <MX_I2C1_Init+0x50>)
 8000c12:	4a13      	ldr	r2, [pc, #76]	@ (8000c60 <MX_I2C1_Init+0x54>)
 8000c14:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000c16:	4b11      	ldr	r3, [pc, #68]	@ (8000c5c <MX_I2C1_Init+0x50>)
 8000c18:	4a12      	ldr	r2, [pc, #72]	@ (8000c64 <MX_I2C1_Init+0x58>)
 8000c1a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c1c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c5c <MX_I2C1_Init+0x50>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000c22:	4b0e      	ldr	r3, [pc, #56]	@ (8000c5c <MX_I2C1_Init+0x50>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c28:	4b0c      	ldr	r3, [pc, #48]	@ (8000c5c <MX_I2C1_Init+0x50>)
 8000c2a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000c2e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c30:	4b0a      	ldr	r3, [pc, #40]	@ (8000c5c <MX_I2C1_Init+0x50>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000c36:	4b09      	ldr	r3, [pc, #36]	@ (8000c5c <MX_I2C1_Init+0x50>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c3c:	4b07      	ldr	r3, [pc, #28]	@ (8000c5c <MX_I2C1_Init+0x50>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c42:	4b06      	ldr	r3, [pc, #24]	@ (8000c5c <MX_I2C1_Init+0x50>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c48:	4804      	ldr	r0, [pc, #16]	@ (8000c5c <MX_I2C1_Init+0x50>)
 8000c4a:	f003 fe11 	bl	8004870 <HAL_I2C_Init>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d001      	beq.n	8000c58 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000c54:	f000 fb56 	bl	8001304 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c58:	bf00      	nop
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	20000444 	.word	0x20000444
 8000c60:	40005400 	.word	0x40005400
 8000c64:	000186a0 	.word	0x000186a0

08000c68 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b088      	sub	sp, #32
 8000c6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000c6e:	f107 030c 	add.w	r3, r7, #12
 8000c72:	2200      	movs	r2, #0
 8000c74:	601a      	str	r2, [r3, #0]
 8000c76:	605a      	str	r2, [r3, #4]
 8000c78:	609a      	str	r2, [r3, #8]
 8000c7a:	60da      	str	r2, [r3, #12]
 8000c7c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c7e:	1d3b      	adds	r3, r7, #4
 8000c80:	2200      	movs	r2, #0
 8000c82:	601a      	str	r2, [r3, #0]
 8000c84:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000c86:	4b21      	ldr	r3, [pc, #132]	@ (8000d0c <MX_TIM1_Init+0xa4>)
 8000c88:	4a21      	ldr	r2, [pc, #132]	@ (8000d10 <MX_TIM1_Init+0xa8>)
 8000c8a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000c8c:	4b1f      	ldr	r3, [pc, #124]	@ (8000d0c <MX_TIM1_Init+0xa4>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c92:	4b1e      	ldr	r3, [pc, #120]	@ (8000d0c <MX_TIM1_Init+0xa4>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000c98:	4b1c      	ldr	r3, [pc, #112]	@ (8000d0c <MX_TIM1_Init+0xa4>)
 8000c9a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c9e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ca0:	4b1a      	ldr	r3, [pc, #104]	@ (8000d0c <MX_TIM1_Init+0xa4>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ca6:	4b19      	ldr	r3, [pc, #100]	@ (8000d0c <MX_TIM1_Init+0xa4>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cac:	4b17      	ldr	r3, [pc, #92]	@ (8000d0c <MX_TIM1_Init+0xa4>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000cb2:	4816      	ldr	r0, [pc, #88]	@ (8000d0c <MX_TIM1_Init+0xa4>)
 8000cb4:	f004 fbaa 	bl	800540c <HAL_TIM_Base_Init>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000cbe:	f000 fb21 	bl	8001304 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000cc2:	2307      	movs	r3, #7
 8000cc4:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000cc6:	2350      	movs	r3, #80	@ 0x50
 8000cc8:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000cd2:	f107 030c 	add.w	r3, r7, #12
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	480c      	ldr	r0, [pc, #48]	@ (8000d0c <MX_TIM1_Init+0xa4>)
 8000cda:	f004 fe59 	bl	8005990 <HAL_TIM_SlaveConfigSynchro>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 8000ce4:	f000 fb0e 	bl	8001304 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cec:	2300      	movs	r3, #0
 8000cee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000cf0:	1d3b      	adds	r3, r7, #4
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	4805      	ldr	r0, [pc, #20]	@ (8000d0c <MX_TIM1_Init+0xa4>)
 8000cf6:	f005 fa1b 	bl	8006130 <HAL_TIMEx_MasterConfigSynchronization>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000d00:	f000 fb00 	bl	8001304 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000d04:	bf00      	nop
 8000d06:	3720      	adds	r7, #32
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	20000498 	.word	0x20000498
 8000d10:	40010000 	.word	0x40010000

08000d14 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b088      	sub	sp, #32
 8000d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000d1a:	f107 030c 	add.w	r3, r7, #12
 8000d1e:	2200      	movs	r2, #0
 8000d20:	601a      	str	r2, [r3, #0]
 8000d22:	605a      	str	r2, [r3, #4]
 8000d24:	609a      	str	r2, [r3, #8]
 8000d26:	60da      	str	r2, [r3, #12]
 8000d28:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d2a:	1d3b      	adds	r3, r7, #4
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	601a      	str	r2, [r3, #0]
 8000d30:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d32:	4b20      	ldr	r3, [pc, #128]	@ (8000db4 <MX_TIM2_Init+0xa0>)
 8000d34:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d38:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000d3a:	4b1e      	ldr	r3, [pc, #120]	@ (8000db4 <MX_TIM2_Init+0xa0>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d40:	4b1c      	ldr	r3, [pc, #112]	@ (8000db4 <MX_TIM2_Init+0xa0>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000d46:	4b1b      	ldr	r3, [pc, #108]	@ (8000db4 <MX_TIM2_Init+0xa0>)
 8000d48:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000d4c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d4e:	4b19      	ldr	r3, [pc, #100]	@ (8000db4 <MX_TIM2_Init+0xa0>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d54:	4b17      	ldr	r3, [pc, #92]	@ (8000db4 <MX_TIM2_Init+0xa0>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d5a:	4816      	ldr	r0, [pc, #88]	@ (8000db4 <MX_TIM2_Init+0xa0>)
 8000d5c:	f004 fb56 	bl	800540c <HAL_TIM_Base_Init>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000d66:	f000 facd 	bl	8001304 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000d6a:	2307      	movs	r3, #7
 8000d6c:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000d6e:	2350      	movs	r3, #80	@ 0x50
 8000d70:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8000d72:	2300      	movs	r3, #0
 8000d74:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 8000d76:	2300      	movs	r3, #0
 8000d78:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000d7a:	f107 030c 	add.w	r3, r7, #12
 8000d7e:	4619      	mov	r1, r3
 8000d80:	480c      	ldr	r0, [pc, #48]	@ (8000db4 <MX_TIM2_Init+0xa0>)
 8000d82:	f004 fe05 	bl	8005990 <HAL_TIM_SlaveConfigSynchro>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000d8c:	f000 faba 	bl	8001304 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d90:	2300      	movs	r3, #0
 8000d92:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d94:	2300      	movs	r3, #0
 8000d96:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d98:	1d3b      	adds	r3, r7, #4
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4805      	ldr	r0, [pc, #20]	@ (8000db4 <MX_TIM2_Init+0xa0>)
 8000d9e:	f005 f9c7 	bl	8006130 <HAL_TIMEx_MasterConfigSynchronization>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000da8:	f000 faac 	bl	8001304 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000dac:	bf00      	nop
 8000dae:	3720      	adds	r7, #32
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	200004e0 	.word	0x200004e0

08000db8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b088      	sub	sp, #32
 8000dbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000dbe:	f107 030c 	add.w	r3, r7, #12
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	601a      	str	r2, [r3, #0]
 8000dc6:	605a      	str	r2, [r3, #4]
 8000dc8:	609a      	str	r2, [r3, #8]
 8000dca:	60da      	str	r2, [r3, #12]
 8000dcc:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dce:	1d3b      	adds	r3, r7, #4
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	601a      	str	r2, [r3, #0]
 8000dd4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000dd6:	4b20      	ldr	r3, [pc, #128]	@ (8000e58 <MX_TIM3_Init+0xa0>)
 8000dd8:	4a20      	ldr	r2, [pc, #128]	@ (8000e5c <MX_TIM3_Init+0xa4>)
 8000dda:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000ddc:	4b1e      	ldr	r3, [pc, #120]	@ (8000e58 <MX_TIM3_Init+0xa0>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000de2:	4b1d      	ldr	r3, [pc, #116]	@ (8000e58 <MX_TIM3_Init+0xa0>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000de8:	4b1b      	ldr	r3, [pc, #108]	@ (8000e58 <MX_TIM3_Init+0xa0>)
 8000dea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000dee:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000df0:	4b19      	ldr	r3, [pc, #100]	@ (8000e58 <MX_TIM3_Init+0xa0>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000df6:	4b18      	ldr	r3, [pc, #96]	@ (8000e58 <MX_TIM3_Init+0xa0>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000dfc:	4816      	ldr	r0, [pc, #88]	@ (8000e58 <MX_TIM3_Init+0xa0>)
 8000dfe:	f004 fb05 	bl	800540c <HAL_TIM_Base_Init>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000e08:	f000 fa7c 	bl	8001304 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000e0c:	2307      	movs	r3, #7
 8000e0e:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000e10:	2350      	movs	r3, #80	@ 0x50
 8000e12:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8000e14:	2300      	movs	r3, #0
 8000e16:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8000e1c:	f107 030c 	add.w	r3, r7, #12
 8000e20:	4619      	mov	r1, r3
 8000e22:	480d      	ldr	r0, [pc, #52]	@ (8000e58 <MX_TIM3_Init+0xa0>)
 8000e24:	f004 fdb4 	bl	8005990 <HAL_TIM_SlaveConfigSynchro>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8000e2e:	f000 fa69 	bl	8001304 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e32:	2300      	movs	r3, #0
 8000e34:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e36:	2300      	movs	r3, #0
 8000e38:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e3a:	1d3b      	adds	r3, r7, #4
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	4806      	ldr	r0, [pc, #24]	@ (8000e58 <MX_TIM3_Init+0xa0>)
 8000e40:	f005 f976 	bl	8006130 <HAL_TIMEx_MasterConfigSynchronization>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000e4a:	f000 fa5b 	bl	8001304 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000e4e:	bf00      	nop
 8000e50:	3720      	adds	r7, #32
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	20000528 	.word	0x20000528
 8000e5c:	40000400 	.word	0x40000400

08000e60 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b088      	sub	sp, #32
 8000e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000e66:	f107 030c 	add.w	r3, r7, #12
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	601a      	str	r2, [r3, #0]
 8000e6e:	605a      	str	r2, [r3, #4]
 8000e70:	609a      	str	r2, [r3, #8]
 8000e72:	60da      	str	r2, [r3, #12]
 8000e74:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e76:	1d3b      	adds	r3, r7, #4
 8000e78:	2200      	movs	r2, #0
 8000e7a:	601a      	str	r2, [r3, #0]
 8000e7c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000e7e:	4b20      	ldr	r3, [pc, #128]	@ (8000f00 <MX_TIM5_Init+0xa0>)
 8000e80:	4a20      	ldr	r2, [pc, #128]	@ (8000f04 <MX_TIM5_Init+0xa4>)
 8000e82:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8000e84:	4b1e      	ldr	r3, [pc, #120]	@ (8000f00 <MX_TIM5_Init+0xa0>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e8a:	4b1d      	ldr	r3, [pc, #116]	@ (8000f00 <MX_TIM5_Init+0xa0>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8000e90:	4b1b      	ldr	r3, [pc, #108]	@ (8000f00 <MX_TIM5_Init+0xa0>)
 8000e92:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e96:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e98:	4b19      	ldr	r3, [pc, #100]	@ (8000f00 <MX_TIM5_Init+0xa0>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e9e:	4b18      	ldr	r3, [pc, #96]	@ (8000f00 <MX_TIM5_Init+0xa0>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000ea4:	4816      	ldr	r0, [pc, #88]	@ (8000f00 <MX_TIM5_Init+0xa0>)
 8000ea6:	f004 fab1 	bl	800540c <HAL_TIM_Base_Init>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d001      	beq.n	8000eb4 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8000eb0:	f000 fa28 	bl	8001304 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000eb4:	2307      	movs	r3, #7
 8000eb6:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000eb8:	2350      	movs	r3, #80	@ 0x50
 8000eba:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 8000ec4:	f107 030c 	add.w	r3, r7, #12
 8000ec8:	4619      	mov	r1, r3
 8000eca:	480d      	ldr	r0, [pc, #52]	@ (8000f00 <MX_TIM5_Init+0xa0>)
 8000ecc:	f004 fd60 	bl	8005990 <HAL_TIM_SlaveConfigSynchro>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_TIM5_Init+0x7a>
  {
    Error_Handler();
 8000ed6:	f000 fa15 	bl	8001304 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000eda:	2300      	movs	r3, #0
 8000edc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000ee2:	1d3b      	adds	r3, r7, #4
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	4806      	ldr	r0, [pc, #24]	@ (8000f00 <MX_TIM5_Init+0xa0>)
 8000ee8:	f005 f922 	bl	8006130 <HAL_TIMEx_MasterConfigSynchronization>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <MX_TIM5_Init+0x96>
  {
    Error_Handler();
 8000ef2:	f000 fa07 	bl	8001304 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000ef6:	bf00      	nop
 8000ef8:	3720      	adds	r7, #32
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	20000570 	.word	0x20000570
 8000f04:	40000c00 	.word	0x40000c00

08000f08 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b092      	sub	sp, #72	@ 0x48
 8000f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f0e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]
 8000f28:	615a      	str	r2, [r3, #20]
 8000f2a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f2c:	1d3b      	adds	r3, r7, #4
 8000f2e:	2220      	movs	r2, #32
 8000f30:	2100      	movs	r1, #0
 8000f32:	4618      	mov	r0, r3
 8000f34:	f009 fa18 	bl	800a368 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000f38:	4b44      	ldr	r3, [pc, #272]	@ (800104c <MX_TIM8_Init+0x144>)
 8000f3a:	4a45      	ldr	r2, [pc, #276]	@ (8001050 <MX_TIM8_Init+0x148>)
 8000f3c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 8000f3e:	4b43      	ldr	r3, [pc, #268]	@ (800104c <MX_TIM8_Init+0x144>)
 8000f40:	2253      	movs	r2, #83	@ 0x53
 8000f42:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f44:	4b41      	ldr	r3, [pc, #260]	@ (800104c <MX_TIM8_Init+0x144>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 99;
 8000f4a:	4b40      	ldr	r3, [pc, #256]	@ (800104c <MX_TIM8_Init+0x144>)
 8000f4c:	2263      	movs	r2, #99	@ 0x63
 8000f4e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f50:	4b3e      	ldr	r3, [pc, #248]	@ (800104c <MX_TIM8_Init+0x144>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000f56:	4b3d      	ldr	r3, [pc, #244]	@ (800104c <MX_TIM8_Init+0x144>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f5c:	4b3b      	ldr	r3, [pc, #236]	@ (800104c <MX_TIM8_Init+0x144>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000f62:	483a      	ldr	r0, [pc, #232]	@ (800104c <MX_TIM8_Init+0x144>)
 8000f64:	f004 fb12 	bl	800558c <HAL_TIM_PWM_Init>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <MX_TIM8_Init+0x6a>
  {
    Error_Handler();
 8000f6e:	f000 f9c9 	bl	8001304 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f72:	2300      	movs	r3, #0
 8000f74:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f76:	2300      	movs	r3, #0
 8000f78:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000f7a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000f7e:	4619      	mov	r1, r3
 8000f80:	4832      	ldr	r0, [pc, #200]	@ (800104c <MX_TIM8_Init+0x144>)
 8000f82:	f005 f8d5 	bl	8006130 <HAL_TIMEx_MasterConfigSynchronization>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <MX_TIM8_Init+0x88>
  {
    Error_Handler();
 8000f8c:	f000 f9ba 	bl	8001304 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f90:	2360      	movs	r3, #96	@ 0x60
 8000f92:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8000f94:	2300      	movs	r3, #0
 8000f96:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4825      	ldr	r0, [pc, #148]	@ (800104c <MX_TIM8_Init+0x144>)
 8000fb6:	f004 fc29 	bl	800580c <HAL_TIM_PWM_ConfigChannel>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_TIM8_Init+0xbc>
  {
    Error_Handler();
 8000fc0:	f000 f9a0 	bl	8001304 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000fc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fc8:	2204      	movs	r2, #4
 8000fca:	4619      	mov	r1, r3
 8000fcc:	481f      	ldr	r0, [pc, #124]	@ (800104c <MX_TIM8_Init+0x144>)
 8000fce:	f004 fc1d 	bl	800580c <HAL_TIM_PWM_ConfigChannel>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_TIM8_Init+0xd4>
  {
    Error_Handler();
 8000fd8:	f000 f994 	bl	8001304 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000fdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fe0:	2208      	movs	r2, #8
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4819      	ldr	r0, [pc, #100]	@ (800104c <MX_TIM8_Init+0x144>)
 8000fe6:	f004 fc11 	bl	800580c <HAL_TIM_PWM_ConfigChannel>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <MX_TIM8_Init+0xec>
  {
    Error_Handler();
 8000ff0:	f000 f988 	bl	8001304 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000ff4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ff8:	220c      	movs	r2, #12
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	4813      	ldr	r0, [pc, #76]	@ (800104c <MX_TIM8_Init+0x144>)
 8000ffe:	f004 fc05 	bl	800580c <HAL_TIM_PWM_ConfigChannel>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <MX_TIM8_Init+0x104>
  {
    Error_Handler();
 8001008:	f000 f97c 	bl	8001304 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800100c:	2300      	movs	r3, #0
 800100e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001010:	2300      	movs	r3, #0
 8001012:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001014:	2300      	movs	r3, #0
 8001016:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001018:	2300      	movs	r3, #0
 800101a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800101c:	2300      	movs	r3, #0
 800101e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001020:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001024:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001026:	2300      	movs	r3, #0
 8001028:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800102a:	1d3b      	adds	r3, r7, #4
 800102c:	4619      	mov	r1, r3
 800102e:	4807      	ldr	r0, [pc, #28]	@ (800104c <MX_TIM8_Init+0x144>)
 8001030:	f005 f8fa 	bl	8006228 <HAL_TIMEx_ConfigBreakDeadTime>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <MX_TIM8_Init+0x136>
  {
    Error_Handler();
 800103a:	f000 f963 	bl	8001304 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800103e:	4803      	ldr	r0, [pc, #12]	@ (800104c <MX_TIM8_Init+0x144>)
 8001040:	f000 fce4 	bl	8001a0c <HAL_TIM_MspPostInit>

}
 8001044:	bf00      	nop
 8001046:	3748      	adds	r7, #72	@ 0x48
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	200005b8 	.word	0x200005b8
 8001050:	40010400 	.word	0x40010400

08001054 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b088      	sub	sp, #32
 8001058:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
 8001060:	605a      	str	r2, [r3, #4]
 8001062:	609a      	str	r2, [r3, #8]
 8001064:	60da      	str	r2, [r3, #12]
 8001066:	611a      	str	r2, [r3, #16]
 8001068:	615a      	str	r2, [r3, #20]
 800106a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800106c:	4b1f      	ldr	r3, [pc, #124]	@ (80010ec <MX_TIM9_Init+0x98>)
 800106e:	4a20      	ldr	r2, [pc, #128]	@ (80010f0 <MX_TIM9_Init+0x9c>)
 8001070:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 83;
 8001072:	4b1e      	ldr	r3, [pc, #120]	@ (80010ec <MX_TIM9_Init+0x98>)
 8001074:	2253      	movs	r2, #83	@ 0x53
 8001076:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001078:	4b1c      	ldr	r3, [pc, #112]	@ (80010ec <MX_TIM9_Init+0x98>)
 800107a:	2200      	movs	r2, #0
 800107c:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 99;
 800107e:	4b1b      	ldr	r3, [pc, #108]	@ (80010ec <MX_TIM9_Init+0x98>)
 8001080:	2263      	movs	r2, #99	@ 0x63
 8001082:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001084:	4b19      	ldr	r3, [pc, #100]	@ (80010ec <MX_TIM9_Init+0x98>)
 8001086:	2200      	movs	r2, #0
 8001088:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800108a:	4b18      	ldr	r3, [pc, #96]	@ (80010ec <MX_TIM9_Init+0x98>)
 800108c:	2200      	movs	r2, #0
 800108e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001090:	4816      	ldr	r0, [pc, #88]	@ (80010ec <MX_TIM9_Init+0x98>)
 8001092:	f004 fa7b 	bl	800558c <HAL_TIM_PWM_Init>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <MX_TIM9_Init+0x4c>
  {
    Error_Handler();
 800109c:	f000 f932 	bl	8001304 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010a0:	2360      	movs	r3, #96	@ 0x60
 80010a2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80010a4:	2300      	movs	r3, #0
 80010a6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010a8:	2300      	movs	r3, #0
 80010aa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010ac:	2300      	movs	r3, #0
 80010ae:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010b0:	1d3b      	adds	r3, r7, #4
 80010b2:	2200      	movs	r2, #0
 80010b4:	4619      	mov	r1, r3
 80010b6:	480d      	ldr	r0, [pc, #52]	@ (80010ec <MX_TIM9_Init+0x98>)
 80010b8:	f004 fba8 	bl	800580c <HAL_TIM_PWM_ConfigChannel>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <MX_TIM9_Init+0x72>
  {
    Error_Handler();
 80010c2:	f000 f91f 	bl	8001304 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010c6:	1d3b      	adds	r3, r7, #4
 80010c8:	2204      	movs	r2, #4
 80010ca:	4619      	mov	r1, r3
 80010cc:	4807      	ldr	r0, [pc, #28]	@ (80010ec <MX_TIM9_Init+0x98>)
 80010ce:	f004 fb9d 	bl	800580c <HAL_TIM_PWM_ConfigChannel>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 80010d8:	f000 f914 	bl	8001304 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 80010dc:	4803      	ldr	r0, [pc, #12]	@ (80010ec <MX_TIM9_Init+0x98>)
 80010de:	f000 fc95 	bl	8001a0c <HAL_TIM_MspPostInit>

}
 80010e2:	bf00      	nop
 80010e4:	3720      	adds	r7, #32
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000600 	.word	0x20000600
 80010f0:	40014000 	.word	0x40014000

080010f4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  }
  /* USER CODE BEGIN UART4_Init 2 */
#endif
  /* USER CODE END UART4_Init 2 */

}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
	...

08001104 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800110a:	2300      	movs	r3, #0
 800110c:	607b      	str	r3, [r7, #4]
 800110e:	4b1b      	ldr	r3, [pc, #108]	@ (800117c <MX_DMA_Init+0x78>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	4a1a      	ldr	r2, [pc, #104]	@ (800117c <MX_DMA_Init+0x78>)
 8001114:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001118:	6313      	str	r3, [r2, #48]	@ 0x30
 800111a:	4b18      	ldr	r3, [pc, #96]	@ (800117c <MX_DMA_Init+0x78>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001122:	607b      	str	r3, [r7, #4]
 8001124:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	603b      	str	r3, [r7, #0]
 800112a:	4b14      	ldr	r3, [pc, #80]	@ (800117c <MX_DMA_Init+0x78>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112e:	4a13      	ldr	r2, [pc, #76]	@ (800117c <MX_DMA_Init+0x78>)
 8001130:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001134:	6313      	str	r3, [r2, #48]	@ 0x30
 8001136:	4b11      	ldr	r3, [pc, #68]	@ (800117c <MX_DMA_Init+0x78>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800113e:	603b      	str	r3, [r7, #0]
 8001140:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8001142:	2200      	movs	r2, #0
 8001144:	2105      	movs	r1, #5
 8001146:	200d      	movs	r0, #13
 8001148:	f002 f97a 	bl	8003440 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800114c:	200d      	movs	r0, #13
 800114e:	f002 f993 	bl	8003478 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8001152:	2200      	movs	r2, #0
 8001154:	2105      	movs	r1, #5
 8001156:	200f      	movs	r0, #15
 8001158:	f002 f972 	bl	8003440 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800115c:	200f      	movs	r0, #15
 800115e:	f002 f98b 	bl	8003478 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001162:	2200      	movs	r2, #0
 8001164:	2105      	movs	r1, #5
 8001166:	2038      	movs	r0, #56	@ 0x38
 8001168:	f002 f96a 	bl	8003440 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800116c:	2038      	movs	r0, #56	@ 0x38
 800116e:	f002 f983 	bl	8003478 <HAL_NVIC_EnableIRQ>

}
 8001172:	bf00      	nop
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	40023800 	.word	0x40023800

08001180 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b08c      	sub	sp, #48	@ 0x30
 8001184:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001186:	f107 031c 	add.w	r3, r7, #28
 800118a:	2200      	movs	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	605a      	str	r2, [r3, #4]
 8001190:	609a      	str	r2, [r3, #8]
 8001192:	60da      	str	r2, [r3, #12]
 8001194:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001196:	2300      	movs	r3, #0
 8001198:	61bb      	str	r3, [r7, #24]
 800119a:	4b49      	ldr	r3, [pc, #292]	@ (80012c0 <MX_GPIO_Init+0x140>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119e:	4a48      	ldr	r2, [pc, #288]	@ (80012c0 <MX_GPIO_Init+0x140>)
 80011a0:	f043 0310 	orr.w	r3, r3, #16
 80011a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011a6:	4b46      	ldr	r3, [pc, #280]	@ (80012c0 <MX_GPIO_Init+0x140>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	f003 0310 	and.w	r3, r3, #16
 80011ae:	61bb      	str	r3, [r7, #24]
 80011b0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011b2:	2300      	movs	r3, #0
 80011b4:	617b      	str	r3, [r7, #20]
 80011b6:	4b42      	ldr	r3, [pc, #264]	@ (80012c0 <MX_GPIO_Init+0x140>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ba:	4a41      	ldr	r2, [pc, #260]	@ (80012c0 <MX_GPIO_Init+0x140>)
 80011bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011c2:	4b3f      	ldr	r3, [pc, #252]	@ (80012c0 <MX_GPIO_Init+0x140>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011ca:	617b      	str	r3, [r7, #20]
 80011cc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ce:	2300      	movs	r3, #0
 80011d0:	613b      	str	r3, [r7, #16]
 80011d2:	4b3b      	ldr	r3, [pc, #236]	@ (80012c0 <MX_GPIO_Init+0x140>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d6:	4a3a      	ldr	r2, [pc, #232]	@ (80012c0 <MX_GPIO_Init+0x140>)
 80011d8:	f043 0304 	orr.w	r3, r3, #4
 80011dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011de:	4b38      	ldr	r3, [pc, #224]	@ (80012c0 <MX_GPIO_Init+0x140>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e2:	f003 0304 	and.w	r3, r3, #4
 80011e6:	613b      	str	r3, [r7, #16]
 80011e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ea:	2300      	movs	r3, #0
 80011ec:	60fb      	str	r3, [r7, #12]
 80011ee:	4b34      	ldr	r3, [pc, #208]	@ (80012c0 <MX_GPIO_Init+0x140>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f2:	4a33      	ldr	r2, [pc, #204]	@ (80012c0 <MX_GPIO_Init+0x140>)
 80011f4:	f043 0301 	orr.w	r3, r3, #1
 80011f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011fa:	4b31      	ldr	r3, [pc, #196]	@ (80012c0 <MX_GPIO_Init+0x140>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fe:	f003 0301 	and.w	r3, r3, #1
 8001202:	60fb      	str	r3, [r7, #12]
 8001204:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001206:	2300      	movs	r3, #0
 8001208:	60bb      	str	r3, [r7, #8]
 800120a:	4b2d      	ldr	r3, [pc, #180]	@ (80012c0 <MX_GPIO_Init+0x140>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120e:	4a2c      	ldr	r2, [pc, #176]	@ (80012c0 <MX_GPIO_Init+0x140>)
 8001210:	f043 0302 	orr.w	r3, r3, #2
 8001214:	6313      	str	r3, [r2, #48]	@ 0x30
 8001216:	4b2a      	ldr	r3, [pc, #168]	@ (80012c0 <MX_GPIO_Init+0x140>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121a:	f003 0302 	and.w	r3, r3, #2
 800121e:	60bb      	str	r3, [r7, #8]
 8001220:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001222:	2300      	movs	r3, #0
 8001224:	607b      	str	r3, [r7, #4]
 8001226:	4b26      	ldr	r3, [pc, #152]	@ (80012c0 <MX_GPIO_Init+0x140>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122a:	4a25      	ldr	r2, [pc, #148]	@ (80012c0 <MX_GPIO_Init+0x140>)
 800122c:	f043 0308 	orr.w	r3, r3, #8
 8001230:	6313      	str	r3, [r2, #48]	@ 0x30
 8001232:	4b23      	ldr	r3, [pc, #140]	@ (80012c0 <MX_GPIO_Init+0x140>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	f003 0308 	and.w	r3, r3, #8
 800123a:	607b      	str	r3, [r7, #4]
 800123c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED_RS_TX_Pin|LED_RS_RX_Pin|LED_CAN_TX_Pin|LED_CAN_RX_Pin
 800123e:	2200      	movs	r2, #0
 8001240:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 8001244:	481f      	ldr	r0, [pc, #124]	@ (80012c4 <MX_GPIO_Init+0x144>)
 8001246:	f003 faf9 	bl	800483c <HAL_GPIO_WritePin>
                          |LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
 800124a:	2200      	movs	r2, #0
 800124c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001250:	481d      	ldr	r0, [pc, #116]	@ (80012c8 <MX_GPIO_Init+0x148>)
 8001252:	f003 faf3 	bl	800483c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DOUT0_Pin|DOUT1_Pin|DOUT2_Pin|DOUT3_Pin, GPIO_PIN_RESET);
 8001256:	2200      	movs	r2, #0
 8001258:	210f      	movs	r1, #15
 800125a:	481c      	ldr	r0, [pc, #112]	@ (80012cc <MX_GPIO_Init+0x14c>)
 800125c:	f003 faee 	bl	800483c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_RS_TX_Pin LED_RS_RX_Pin LED_CAN_TX_Pin LED_CAN_RX_Pin
                           LED1_Pin LED2_Pin LED3_Pin LED4_Pin */
  GPIO_InitStruct.Pin = LED_RS_TX_Pin|LED_RS_RX_Pin|LED_CAN_TX_Pin|LED_CAN_RX_Pin
 8001260:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8001264:	61fb      	str	r3, [r7, #28]
                          |LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001266:	2301      	movs	r3, #1
 8001268:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126a:	2300      	movs	r3, #0
 800126c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126e:	2300      	movs	r3, #0
 8001270:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001272:	f107 031c 	add.w	r3, r7, #28
 8001276:	4619      	mov	r1, r3
 8001278:	4812      	ldr	r0, [pc, #72]	@ (80012c4 <MX_GPIO_Init+0x144>)
 800127a:	f003 f943 	bl	8004504 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DE_Pin */
  GPIO_InitStruct.Pin = RS485_DE_Pin;
 800127e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001282:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001284:	2301      	movs	r3, #1
 8001286:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128c:	2300      	movs	r3, #0
 800128e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RS485_DE_GPIO_Port, &GPIO_InitStruct);
 8001290:	f107 031c 	add.w	r3, r7, #28
 8001294:	4619      	mov	r1, r3
 8001296:	480c      	ldr	r0, [pc, #48]	@ (80012c8 <MX_GPIO_Init+0x148>)
 8001298:	f003 f934 	bl	8004504 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT0_Pin DOUT1_Pin DOUT2_Pin DOUT3_Pin */
  GPIO_InitStruct.Pin = DOUT0_Pin|DOUT1_Pin|DOUT2_Pin|DOUT3_Pin;
 800129c:	230f      	movs	r3, #15
 800129e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a0:	2301      	movs	r3, #1
 80012a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a4:	2300      	movs	r3, #0
 80012a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a8:	2300      	movs	r3, #0
 80012aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012ac:	f107 031c 	add.w	r3, r7, #28
 80012b0:	4619      	mov	r1, r3
 80012b2:	4806      	ldr	r0, [pc, #24]	@ (80012cc <MX_GPIO_Init+0x14c>)
 80012b4:	f003 f926 	bl	8004504 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012b8:	bf00      	nop
 80012ba:	3730      	adds	r7, #48	@ 0x30
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40023800 	.word	0x40023800
 80012c4:	40021000 	.word	0x40021000
 80012c8:	40020800 	.word	0x40020800
 80012cc:	40020c00 	.word	0x40020c00

080012d0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80012d8:	2001      	movs	r0, #1
 80012da:	f006 f849 	bl	8007370 <osDelay>
 80012de:	e7fb      	b.n	80012d8 <StartDefaultTask+0x8>

080012e0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a04      	ldr	r2, [pc, #16]	@ (8001300 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d101      	bne.n	80012f6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80012f2:	f000 fdfd 	bl	8001ef0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80012f6:	bf00      	nop
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	40001000 	.word	0x40001000

08001304 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001308:	b672      	cpsid	i
}
 800130a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800130c:	bf00      	nop
 800130e:	e7fd      	b.n	800130c <Error_Handler+0x8>

08001310 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001316:	2300      	movs	r3, #0
 8001318:	607b      	str	r3, [r7, #4]
 800131a:	4b12      	ldr	r3, [pc, #72]	@ (8001364 <HAL_MspInit+0x54>)
 800131c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800131e:	4a11      	ldr	r2, [pc, #68]	@ (8001364 <HAL_MspInit+0x54>)
 8001320:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001324:	6453      	str	r3, [r2, #68]	@ 0x44
 8001326:	4b0f      	ldr	r3, [pc, #60]	@ (8001364 <HAL_MspInit+0x54>)
 8001328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800132a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800132e:	607b      	str	r3, [r7, #4]
 8001330:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001332:	2300      	movs	r3, #0
 8001334:	603b      	str	r3, [r7, #0]
 8001336:	4b0b      	ldr	r3, [pc, #44]	@ (8001364 <HAL_MspInit+0x54>)
 8001338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800133a:	4a0a      	ldr	r2, [pc, #40]	@ (8001364 <HAL_MspInit+0x54>)
 800133c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001340:	6413      	str	r3, [r2, #64]	@ 0x40
 8001342:	4b08      	ldr	r3, [pc, #32]	@ (8001364 <HAL_MspInit+0x54>)
 8001344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001346:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800134a:	603b      	str	r3, [r7, #0]
 800134c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800134e:	2200      	movs	r2, #0
 8001350:	210f      	movs	r1, #15
 8001352:	f06f 0001 	mvn.w	r0, #1
 8001356:	f002 f873 	bl	8003440 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800135a:	bf00      	nop
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	40023800 	.word	0x40023800

08001368 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b08a      	sub	sp, #40	@ 0x28
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001370:	f107 0314 	add.w	r3, r7, #20
 8001374:	2200      	movs	r2, #0
 8001376:	601a      	str	r2, [r3, #0]
 8001378:	605a      	str	r2, [r3, #4]
 800137a:	609a      	str	r2, [r3, #8]
 800137c:	60da      	str	r2, [r3, #12]
 800137e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a3c      	ldr	r2, [pc, #240]	@ (8001478 <HAL_ADC_MspInit+0x110>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d171      	bne.n	800146e <HAL_ADC_MspInit+0x106>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800138a:	2300      	movs	r3, #0
 800138c:	613b      	str	r3, [r7, #16]
 800138e:	4b3b      	ldr	r3, [pc, #236]	@ (800147c <HAL_ADC_MspInit+0x114>)
 8001390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001392:	4a3a      	ldr	r2, [pc, #232]	@ (800147c <HAL_ADC_MspInit+0x114>)
 8001394:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001398:	6453      	str	r3, [r2, #68]	@ 0x44
 800139a:	4b38      	ldr	r3, [pc, #224]	@ (800147c <HAL_ADC_MspInit+0x114>)
 800139c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800139e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013a2:	613b      	str	r3, [r7, #16]
 80013a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013a6:	2300      	movs	r3, #0
 80013a8:	60fb      	str	r3, [r7, #12]
 80013aa:	4b34      	ldr	r3, [pc, #208]	@ (800147c <HAL_ADC_MspInit+0x114>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ae:	4a33      	ldr	r2, [pc, #204]	@ (800147c <HAL_ADC_MspInit+0x114>)
 80013b0:	f043 0304 	orr.w	r3, r3, #4
 80013b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b6:	4b31      	ldr	r3, [pc, #196]	@ (800147c <HAL_ADC_MspInit+0x114>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ba:	f003 0304 	and.w	r3, r3, #4
 80013be:	60fb      	str	r3, [r7, #12]
 80013c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c2:	2300      	movs	r3, #0
 80013c4:	60bb      	str	r3, [r7, #8]
 80013c6:	4b2d      	ldr	r3, [pc, #180]	@ (800147c <HAL_ADC_MspInit+0x114>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ca:	4a2c      	ldr	r2, [pc, #176]	@ (800147c <HAL_ADC_MspInit+0x114>)
 80013cc:	f043 0302 	orr.w	r3, r3, #2
 80013d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013d2:	4b2a      	ldr	r3, [pc, #168]	@ (800147c <HAL_ADC_MspInit+0x114>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d6:	f003 0302 	and.w	r3, r3, #2
 80013da:	60bb      	str	r3, [r7, #8]
 80013dc:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80013de:	230c      	movs	r3, #12
 80013e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013e2:	2303      	movs	r3, #3
 80013e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e6:	2300      	movs	r3, #0
 80013e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013ea:	f107 0314 	add.w	r3, r7, #20
 80013ee:	4619      	mov	r1, r3
 80013f0:	4823      	ldr	r0, [pc, #140]	@ (8001480 <HAL_ADC_MspInit+0x118>)
 80013f2:	f003 f887 	bl	8004504 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80013f6:	2303      	movs	r3, #3
 80013f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013fa:	2303      	movs	r3, #3
 80013fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fe:	2300      	movs	r3, #0
 8001400:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001402:	f107 0314 	add.w	r3, r7, #20
 8001406:	4619      	mov	r1, r3
 8001408:	481e      	ldr	r0, [pc, #120]	@ (8001484 <HAL_ADC_MspInit+0x11c>)
 800140a:	f003 f87b 	bl	8004504 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800140e:	4b1e      	ldr	r3, [pc, #120]	@ (8001488 <HAL_ADC_MspInit+0x120>)
 8001410:	4a1e      	ldr	r2, [pc, #120]	@ (800148c <HAL_ADC_MspInit+0x124>)
 8001412:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001414:	4b1c      	ldr	r3, [pc, #112]	@ (8001488 <HAL_ADC_MspInit+0x120>)
 8001416:	2200      	movs	r2, #0
 8001418:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800141a:	4b1b      	ldr	r3, [pc, #108]	@ (8001488 <HAL_ADC_MspInit+0x120>)
 800141c:	2200      	movs	r2, #0
 800141e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001420:	4b19      	ldr	r3, [pc, #100]	@ (8001488 <HAL_ADC_MspInit+0x120>)
 8001422:	2200      	movs	r2, #0
 8001424:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001426:	4b18      	ldr	r3, [pc, #96]	@ (8001488 <HAL_ADC_MspInit+0x120>)
 8001428:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800142c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800142e:	4b16      	ldr	r3, [pc, #88]	@ (8001488 <HAL_ADC_MspInit+0x120>)
 8001430:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001434:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001436:	4b14      	ldr	r3, [pc, #80]	@ (8001488 <HAL_ADC_MspInit+0x120>)
 8001438:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800143c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800143e:	4b12      	ldr	r3, [pc, #72]	@ (8001488 <HAL_ADC_MspInit+0x120>)
 8001440:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001444:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001446:	4b10      	ldr	r3, [pc, #64]	@ (8001488 <HAL_ADC_MspInit+0x120>)
 8001448:	2200      	movs	r2, #0
 800144a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800144c:	4b0e      	ldr	r3, [pc, #56]	@ (8001488 <HAL_ADC_MspInit+0x120>)
 800144e:	2200      	movs	r2, #0
 8001450:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001452:	480d      	ldr	r0, [pc, #52]	@ (8001488 <HAL_ADC_MspInit+0x120>)
 8001454:	f002 f904 	bl	8003660 <HAL_DMA_Init>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800145e:	f7ff ff51 	bl	8001304 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4a08      	ldr	r2, [pc, #32]	@ (8001488 <HAL_ADC_MspInit+0x120>)
 8001466:	639a      	str	r2, [r3, #56]	@ 0x38
 8001468:	4a07      	ldr	r2, [pc, #28]	@ (8001488 <HAL_ADC_MspInit+0x120>)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800146e:	bf00      	nop
 8001470:	3728      	adds	r7, #40	@ 0x28
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	40012000 	.word	0x40012000
 800147c:	40023800 	.word	0x40023800
 8001480:	40020800 	.word	0x40020800
 8001484:	40020400 	.word	0x40020400
 8001488:	200002f8 	.word	0x200002f8
 800148c:	40026410 	.word	0x40026410

08001490 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b08a      	sub	sp, #40	@ 0x28
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001498:	f107 0314 	add.w	r3, r7, #20
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	609a      	str	r2, [r3, #8]
 80014a4:	60da      	str	r2, [r3, #12]
 80014a6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a29      	ldr	r2, [pc, #164]	@ (8001554 <HAL_CAN_MspInit+0xc4>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d14c      	bne.n	800154c <HAL_CAN_MspInit+0xbc>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	613b      	str	r3, [r7, #16]
 80014b6:	4b28      	ldr	r3, [pc, #160]	@ (8001558 <HAL_CAN_MspInit+0xc8>)
 80014b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ba:	4a27      	ldr	r2, [pc, #156]	@ (8001558 <HAL_CAN_MspInit+0xc8>)
 80014bc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80014c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80014c2:	4b25      	ldr	r3, [pc, #148]	@ (8001558 <HAL_CAN_MspInit+0xc8>)
 80014c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014ca:	613b      	str	r3, [r7, #16]
 80014cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	60fb      	str	r3, [r7, #12]
 80014d2:	4b21      	ldr	r3, [pc, #132]	@ (8001558 <HAL_CAN_MspInit+0xc8>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d6:	4a20      	ldr	r2, [pc, #128]	@ (8001558 <HAL_CAN_MspInit+0xc8>)
 80014d8:	f043 0302 	orr.w	r3, r3, #2
 80014dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014de:	4b1e      	ldr	r3, [pc, #120]	@ (8001558 <HAL_CAN_MspInit+0xc8>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e2:	f003 0302 	and.w	r3, r3, #2
 80014e6:	60fb      	str	r3, [r7, #12]
 80014e8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80014ea:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80014ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f0:	2302      	movs	r3, #2
 80014f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f4:	2300      	movs	r3, #0
 80014f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f8:	2303      	movs	r3, #3
 80014fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80014fc:	2309      	movs	r3, #9
 80014fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001500:	f107 0314 	add.w	r3, r7, #20
 8001504:	4619      	mov	r1, r3
 8001506:	4815      	ldr	r0, [pc, #84]	@ (800155c <HAL_CAN_MspInit+0xcc>)
 8001508:	f002 fffc 	bl	8004504 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 800150c:	2200      	movs	r2, #0
 800150e:	2105      	movs	r1, #5
 8001510:	2013      	movs	r0, #19
 8001512:	f001 ff95 	bl	8003440 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001516:	2013      	movs	r0, #19
 8001518:	f001 ffae 	bl	8003478 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 800151c:	2200      	movs	r2, #0
 800151e:	2105      	movs	r1, #5
 8001520:	2014      	movs	r0, #20
 8001522:	f001 ff8d 	bl	8003440 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001526:	2014      	movs	r0, #20
 8001528:	f001 ffa6 	bl	8003478 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 800152c:	2200      	movs	r2, #0
 800152e:	2105      	movs	r1, #5
 8001530:	2015      	movs	r0, #21
 8001532:	f001 ff85 	bl	8003440 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001536:	2015      	movs	r0, #21
 8001538:	f001 ff9e 	bl	8003478 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 5, 0);
 800153c:	2200      	movs	r2, #0
 800153e:	2105      	movs	r1, #5
 8001540:	2016      	movs	r0, #22
 8001542:	f001 ff7d 	bl	8003440 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8001546:	2016      	movs	r0, #22
 8001548:	f001 ff96 	bl	8003478 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 800154c:	bf00      	nop
 800154e:	3728      	adds	r7, #40	@ 0x28
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40006400 	.word	0x40006400
 8001558:	40023800 	.word	0x40023800
 800155c:	40020400 	.word	0x40020400

08001560 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b08a      	sub	sp, #40	@ 0x28
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001568:	f107 0314 	add.w	r3, r7, #20
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	605a      	str	r2, [r3, #4]
 8001572:	609a      	str	r2, [r3, #8]
 8001574:	60da      	str	r2, [r3, #12]
 8001576:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a1b      	ldr	r2, [pc, #108]	@ (80015ec <HAL_DAC_MspInit+0x8c>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d12f      	bne.n	80015e2 <HAL_DAC_MspInit+0x82>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001582:	2300      	movs	r3, #0
 8001584:	613b      	str	r3, [r7, #16]
 8001586:	4b1a      	ldr	r3, [pc, #104]	@ (80015f0 <HAL_DAC_MspInit+0x90>)
 8001588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800158a:	4a19      	ldr	r2, [pc, #100]	@ (80015f0 <HAL_DAC_MspInit+0x90>)
 800158c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001590:	6413      	str	r3, [r2, #64]	@ 0x40
 8001592:	4b17      	ldr	r3, [pc, #92]	@ (80015f0 <HAL_DAC_MspInit+0x90>)
 8001594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001596:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800159a:	613b      	str	r3, [r7, #16]
 800159c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	60fb      	str	r3, [r7, #12]
 80015a2:	4b13      	ldr	r3, [pc, #76]	@ (80015f0 <HAL_DAC_MspInit+0x90>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a6:	4a12      	ldr	r2, [pc, #72]	@ (80015f0 <HAL_DAC_MspInit+0x90>)
 80015a8:	f043 0301 	orr.w	r3, r3, #1
 80015ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ae:	4b10      	ldr	r3, [pc, #64]	@ (80015f0 <HAL_DAC_MspInit+0x90>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b2:	f003 0301 	and.w	r3, r3, #1
 80015b6:	60fb      	str	r3, [r7, #12]
 80015b8:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = AOUT0_Pin|AOUT1_Pin;
 80015ba:	2330      	movs	r3, #48	@ 0x30
 80015bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015be:	2303      	movs	r3, #3
 80015c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c6:	f107 0314 	add.w	r3, r7, #20
 80015ca:	4619      	mov	r1, r3
 80015cc:	4809      	ldr	r0, [pc, #36]	@ (80015f4 <HAL_DAC_MspInit+0x94>)
 80015ce:	f002 ff99 	bl	8004504 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 80015d2:	2200      	movs	r2, #0
 80015d4:	210f      	movs	r1, #15
 80015d6:	2036      	movs	r0, #54	@ 0x36
 80015d8:	f001 ff32 	bl	8003440 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80015dc:	2036      	movs	r0, #54	@ 0x36
 80015de:	f001 ff4b 	bl	8003478 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 80015e2:	bf00      	nop
 80015e4:	3728      	adds	r7, #40	@ 0x28
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40007400 	.word	0x40007400
 80015f0:	40023800 	.word	0x40023800
 80015f4:	40020000 	.word	0x40020000

080015f8 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b08e      	sub	sp, #56	@ 0x38
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001600:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	605a      	str	r2, [r3, #4]
 800160a:	609a      	str	r2, [r3, #8]
 800160c:	60da      	str	r2, [r3, #12]
 800160e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a46      	ldr	r2, [pc, #280]	@ (8001730 <HAL_ETH_MspInit+0x138>)
 8001616:	4293      	cmp	r3, r2
 8001618:	f040 8085 	bne.w	8001726 <HAL_ETH_MspInit+0x12e>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800161c:	2300      	movs	r3, #0
 800161e:	623b      	str	r3, [r7, #32]
 8001620:	4b44      	ldr	r3, [pc, #272]	@ (8001734 <HAL_ETH_MspInit+0x13c>)
 8001622:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001624:	4a43      	ldr	r2, [pc, #268]	@ (8001734 <HAL_ETH_MspInit+0x13c>)
 8001626:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800162a:	6313      	str	r3, [r2, #48]	@ 0x30
 800162c:	4b41      	ldr	r3, [pc, #260]	@ (8001734 <HAL_ETH_MspInit+0x13c>)
 800162e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001630:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001634:	623b      	str	r3, [r7, #32]
 8001636:	6a3b      	ldr	r3, [r7, #32]
 8001638:	2300      	movs	r3, #0
 800163a:	61fb      	str	r3, [r7, #28]
 800163c:	4b3d      	ldr	r3, [pc, #244]	@ (8001734 <HAL_ETH_MspInit+0x13c>)
 800163e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001640:	4a3c      	ldr	r2, [pc, #240]	@ (8001734 <HAL_ETH_MspInit+0x13c>)
 8001642:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001646:	6313      	str	r3, [r2, #48]	@ 0x30
 8001648:	4b3a      	ldr	r3, [pc, #232]	@ (8001734 <HAL_ETH_MspInit+0x13c>)
 800164a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001650:	61fb      	str	r3, [r7, #28]
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	2300      	movs	r3, #0
 8001656:	61bb      	str	r3, [r7, #24]
 8001658:	4b36      	ldr	r3, [pc, #216]	@ (8001734 <HAL_ETH_MspInit+0x13c>)
 800165a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165c:	4a35      	ldr	r2, [pc, #212]	@ (8001734 <HAL_ETH_MspInit+0x13c>)
 800165e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001662:	6313      	str	r3, [r2, #48]	@ 0x30
 8001664:	4b33      	ldr	r3, [pc, #204]	@ (8001734 <HAL_ETH_MspInit+0x13c>)
 8001666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001668:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800166c:	61bb      	str	r3, [r7, #24]
 800166e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001670:	2300      	movs	r3, #0
 8001672:	617b      	str	r3, [r7, #20]
 8001674:	4b2f      	ldr	r3, [pc, #188]	@ (8001734 <HAL_ETH_MspInit+0x13c>)
 8001676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001678:	4a2e      	ldr	r2, [pc, #184]	@ (8001734 <HAL_ETH_MspInit+0x13c>)
 800167a:	f043 0304 	orr.w	r3, r3, #4
 800167e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001680:	4b2c      	ldr	r3, [pc, #176]	@ (8001734 <HAL_ETH_MspInit+0x13c>)
 8001682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001684:	f003 0304 	and.w	r3, r3, #4
 8001688:	617b      	str	r3, [r7, #20]
 800168a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800168c:	2300      	movs	r3, #0
 800168e:	613b      	str	r3, [r7, #16]
 8001690:	4b28      	ldr	r3, [pc, #160]	@ (8001734 <HAL_ETH_MspInit+0x13c>)
 8001692:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001694:	4a27      	ldr	r2, [pc, #156]	@ (8001734 <HAL_ETH_MspInit+0x13c>)
 8001696:	f043 0301 	orr.w	r3, r3, #1
 800169a:	6313      	str	r3, [r2, #48]	@ 0x30
 800169c:	4b25      	ldr	r3, [pc, #148]	@ (8001734 <HAL_ETH_MspInit+0x13c>)
 800169e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a0:	f003 0301 	and.w	r3, r3, #1
 80016a4:	613b      	str	r3, [r7, #16]
 80016a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016a8:	2300      	movs	r3, #0
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	4b21      	ldr	r3, [pc, #132]	@ (8001734 <HAL_ETH_MspInit+0x13c>)
 80016ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b0:	4a20      	ldr	r2, [pc, #128]	@ (8001734 <HAL_ETH_MspInit+0x13c>)
 80016b2:	f043 0302 	orr.w	r3, r3, #2
 80016b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80016b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001734 <HAL_ETH_MspInit+0x13c>)
 80016ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016bc:	f003 0302 	and.w	r3, r3, #2
 80016c0:	60fb      	str	r3, [r7, #12]
 80016c2:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80016c4:	2332      	movs	r3, #50	@ 0x32
 80016c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c8:	2302      	movs	r3, #2
 80016ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016cc:	2300      	movs	r3, #0
 80016ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016d0:	2303      	movs	r3, #3
 80016d2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80016d4:	230b      	movs	r3, #11
 80016d6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016dc:	4619      	mov	r1, r3
 80016de:	4816      	ldr	r0, [pc, #88]	@ (8001738 <HAL_ETH_MspInit+0x140>)
 80016e0:	f002 ff10 	bl	8004504 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 80016e4:	2386      	movs	r3, #134	@ 0x86
 80016e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e8:	2302      	movs	r3, #2
 80016ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ec:	2300      	movs	r3, #0
 80016ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016f0:	2303      	movs	r3, #3
 80016f2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80016f4:	230b      	movs	r3, #11
 80016f6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016fc:	4619      	mov	r1, r3
 80016fe:	480f      	ldr	r0, [pc, #60]	@ (800173c <HAL_ETH_MspInit+0x144>)
 8001700:	f002 ff00 	bl	8004504 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8001704:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8001708:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170a:	2302      	movs	r3, #2
 800170c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001712:	2303      	movs	r3, #3
 8001714:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001716:	230b      	movs	r3, #11
 8001718:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800171a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800171e:	4619      	mov	r1, r3
 8001720:	4807      	ldr	r0, [pc, #28]	@ (8001740 <HAL_ETH_MspInit+0x148>)
 8001722:	f002 feef 	bl	8004504 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8001726:	bf00      	nop
 8001728:	3738      	adds	r7, #56	@ 0x38
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	40028000 	.word	0x40028000
 8001734:	40023800 	.word	0x40023800
 8001738:	40020800 	.word	0x40020800
 800173c:	40020000 	.word	0x40020000
 8001740:	40020400 	.word	0x40020400

08001744 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b08a      	sub	sp, #40	@ 0x28
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800174c:	f107 0314 	add.w	r3, r7, #20
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
 8001756:	609a      	str	r2, [r3, #8]
 8001758:	60da      	str	r2, [r3, #12]
 800175a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a19      	ldr	r2, [pc, #100]	@ (80017c8 <HAL_I2C_MspInit+0x84>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d12b      	bne.n	80017be <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001766:	2300      	movs	r3, #0
 8001768:	613b      	str	r3, [r7, #16]
 800176a:	4b18      	ldr	r3, [pc, #96]	@ (80017cc <HAL_I2C_MspInit+0x88>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176e:	4a17      	ldr	r2, [pc, #92]	@ (80017cc <HAL_I2C_MspInit+0x88>)
 8001770:	f043 0302 	orr.w	r3, r3, #2
 8001774:	6313      	str	r3, [r2, #48]	@ 0x30
 8001776:	4b15      	ldr	r3, [pc, #84]	@ (80017cc <HAL_I2C_MspInit+0x88>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177a:	f003 0302 	and.w	r3, r3, #2
 800177e:	613b      	str	r3, [r7, #16]
 8001780:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001782:	23c0      	movs	r3, #192	@ 0xc0
 8001784:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001786:	2312      	movs	r3, #18
 8001788:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178a:	2300      	movs	r3, #0
 800178c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800178e:	2303      	movs	r3, #3
 8001790:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001792:	2304      	movs	r3, #4
 8001794:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001796:	f107 0314 	add.w	r3, r7, #20
 800179a:	4619      	mov	r1, r3
 800179c:	480c      	ldr	r0, [pc, #48]	@ (80017d0 <HAL_I2C_MspInit+0x8c>)
 800179e:	f002 feb1 	bl	8004504 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]
 80017a6:	4b09      	ldr	r3, [pc, #36]	@ (80017cc <HAL_I2C_MspInit+0x88>)
 80017a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017aa:	4a08      	ldr	r2, [pc, #32]	@ (80017cc <HAL_I2C_MspInit+0x88>)
 80017ac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80017b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80017b2:	4b06      	ldr	r3, [pc, #24]	@ (80017cc <HAL_I2C_MspInit+0x88>)
 80017b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017ba:	60fb      	str	r3, [r7, #12]
 80017bc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80017be:	bf00      	nop
 80017c0:	3728      	adds	r7, #40	@ 0x28
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40005400 	.word	0x40005400
 80017cc:	40023800 	.word	0x40023800
 80017d0:	40020400 	.word	0x40020400

080017d4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b090      	sub	sp, #64	@ 0x40
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017dc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]
 80017e4:	605a      	str	r2, [r3, #4]
 80017e6:	609a      	str	r2, [r3, #8]
 80017e8:	60da      	str	r2, [r3, #12]
 80017ea:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a65      	ldr	r2, [pc, #404]	@ (8001988 <HAL_TIM_Base_MspInit+0x1b4>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d12d      	bne.n	8001852 <HAL_TIM_Base_MspInit+0x7e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80017fa:	4b64      	ldr	r3, [pc, #400]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 80017fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017fe:	4a63      	ldr	r2, [pc, #396]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 8001800:	f043 0301 	orr.w	r3, r3, #1
 8001804:	6453      	str	r3, [r2, #68]	@ 0x44
 8001806:	4b61      	ldr	r3, [pc, #388]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 8001808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800180a:	f003 0301 	and.w	r3, r3, #1
 800180e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001810:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	627b      	str	r3, [r7, #36]	@ 0x24
 8001816:	4b5d      	ldr	r3, [pc, #372]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181a:	4a5c      	ldr	r2, [pc, #368]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 800181c:	f043 0301 	orr.w	r3, r3, #1
 8001820:	6313      	str	r3, [r2, #48]	@ 0x30
 8001822:	4b5a      	ldr	r3, [pc, #360]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	627b      	str	r3, [r7, #36]	@ 0x24
 800182c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = DIN0_Pin;
 800182e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001832:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001834:	2302      	movs	r3, #2
 8001836:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001838:	2300      	movs	r3, #0
 800183a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800183c:	2300      	movs	r3, #0
 800183e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001840:	2301      	movs	r3, #1
 8001842:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(DIN0_GPIO_Port, &GPIO_InitStruct);
 8001844:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001848:	4619      	mov	r1, r3
 800184a:	4851      	ldr	r0, [pc, #324]	@ (8001990 <HAL_TIM_Base_MspInit+0x1bc>)
 800184c:	f002 fe5a 	bl	8004504 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001850:	e095      	b.n	800197e <HAL_TIM_Base_MspInit+0x1aa>
  else if(htim_base->Instance==TIM2)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800185a:	d12d      	bne.n	80018b8 <HAL_TIM_Base_MspInit+0xe4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800185c:	2300      	movs	r3, #0
 800185e:	623b      	str	r3, [r7, #32]
 8001860:	4b4a      	ldr	r3, [pc, #296]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 8001862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001864:	4a49      	ldr	r2, [pc, #292]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 8001866:	f043 0301 	orr.w	r3, r3, #1
 800186a:	6413      	str	r3, [r2, #64]	@ 0x40
 800186c:	4b47      	ldr	r3, [pc, #284]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 800186e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001870:	f003 0301 	and.w	r3, r3, #1
 8001874:	623b      	str	r3, [r7, #32]
 8001876:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001878:	2300      	movs	r3, #0
 800187a:	61fb      	str	r3, [r7, #28]
 800187c:	4b43      	ldr	r3, [pc, #268]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 800187e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001880:	4a42      	ldr	r2, [pc, #264]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 8001882:	f043 0301 	orr.w	r3, r3, #1
 8001886:	6313      	str	r3, [r2, #48]	@ 0x30
 8001888:	4b40      	ldr	r3, [pc, #256]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 800188a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188c:	f003 0301 	and.w	r3, r3, #1
 8001890:	61fb      	str	r3, [r7, #28]
 8001892:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = DIN1_Pin;
 8001894:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001898:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189a:	2302      	movs	r3, #2
 800189c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189e:	2300      	movs	r3, #0
 80018a0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a2:	2300      	movs	r3, #0
 80018a4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80018a6:	2301      	movs	r3, #1
 80018a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(DIN1_GPIO_Port, &GPIO_InitStruct);
 80018aa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018ae:	4619      	mov	r1, r3
 80018b0:	4837      	ldr	r0, [pc, #220]	@ (8001990 <HAL_TIM_Base_MspInit+0x1bc>)
 80018b2:	f002 fe27 	bl	8004504 <HAL_GPIO_Init>
}
 80018b6:	e062      	b.n	800197e <HAL_TIM_Base_MspInit+0x1aa>
  else if(htim_base->Instance==TIM3)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a35      	ldr	r2, [pc, #212]	@ (8001994 <HAL_TIM_Base_MspInit+0x1c0>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d12c      	bne.n	800191c <HAL_TIM_Base_MspInit+0x148>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	61bb      	str	r3, [r7, #24]
 80018c6:	4b31      	ldr	r3, [pc, #196]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 80018c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ca:	4a30      	ldr	r2, [pc, #192]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 80018cc:	f043 0302 	orr.w	r3, r3, #2
 80018d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80018d2:	4b2e      	ldr	r3, [pc, #184]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 80018d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d6:	f003 0302 	and.w	r3, r3, #2
 80018da:	61bb      	str	r3, [r7, #24]
 80018dc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018de:	2300      	movs	r3, #0
 80018e0:	617b      	str	r3, [r7, #20]
 80018e2:	4b2a      	ldr	r3, [pc, #168]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e6:	4a29      	ldr	r2, [pc, #164]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 80018e8:	f043 0301 	orr.w	r3, r3, #1
 80018ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ee:	4b27      	ldr	r3, [pc, #156]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	617b      	str	r3, [r7, #20]
 80018f8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = DIN2_Pin;
 80018fa:	2340      	movs	r3, #64	@ 0x40
 80018fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fe:	2302      	movs	r3, #2
 8001900:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001902:	2300      	movs	r3, #0
 8001904:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001906:	2300      	movs	r3, #0
 8001908:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800190a:	2302      	movs	r3, #2
 800190c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(DIN2_GPIO_Port, &GPIO_InitStruct);
 800190e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001912:	4619      	mov	r1, r3
 8001914:	481e      	ldr	r0, [pc, #120]	@ (8001990 <HAL_TIM_Base_MspInit+0x1bc>)
 8001916:	f002 fdf5 	bl	8004504 <HAL_GPIO_Init>
}
 800191a:	e030      	b.n	800197e <HAL_TIM_Base_MspInit+0x1aa>
  else if(htim_base->Instance==TIM5)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a1d      	ldr	r2, [pc, #116]	@ (8001998 <HAL_TIM_Base_MspInit+0x1c4>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d12b      	bne.n	800197e <HAL_TIM_Base_MspInit+0x1aa>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001926:	2300      	movs	r3, #0
 8001928:	613b      	str	r3, [r7, #16]
 800192a:	4b18      	ldr	r3, [pc, #96]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 800192c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800192e:	4a17      	ldr	r2, [pc, #92]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 8001930:	f043 0308 	orr.w	r3, r3, #8
 8001934:	6413      	str	r3, [r2, #64]	@ 0x40
 8001936:	4b15      	ldr	r3, [pc, #84]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 8001938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800193a:	f003 0308 	and.w	r3, r3, #8
 800193e:	613b      	str	r3, [r7, #16]
 8001940:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	60fb      	str	r3, [r7, #12]
 8001946:	4b11      	ldr	r3, [pc, #68]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194a:	4a10      	ldr	r2, [pc, #64]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 800194c:	f043 0301 	orr.w	r3, r3, #1
 8001950:	6313      	str	r3, [r2, #48]	@ 0x30
 8001952:	4b0e      	ldr	r3, [pc, #56]	@ (800198c <HAL_TIM_Base_MspInit+0x1b8>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001956:	f003 0301 	and.w	r3, r3, #1
 800195a:	60fb      	str	r3, [r7, #12]
 800195c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = DIN3_Pin;
 800195e:	2301      	movs	r3, #1
 8001960:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001962:	2302      	movs	r3, #2
 8001964:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001966:	2300      	movs	r3, #0
 8001968:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800196a:	2300      	movs	r3, #0
 800196c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800196e:	2302      	movs	r3, #2
 8001970:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(DIN3_GPIO_Port, &GPIO_InitStruct);
 8001972:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001976:	4619      	mov	r1, r3
 8001978:	4805      	ldr	r0, [pc, #20]	@ (8001990 <HAL_TIM_Base_MspInit+0x1bc>)
 800197a:	f002 fdc3 	bl	8004504 <HAL_GPIO_Init>
}
 800197e:	bf00      	nop
 8001980:	3740      	adds	r7, #64	@ 0x40
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40010000 	.word	0x40010000
 800198c:	40023800 	.word	0x40023800
 8001990:	40020000 	.word	0x40020000
 8001994:	40000400 	.word	0x40000400
 8001998:	40000c00 	.word	0x40000c00

0800199c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800199c:	b480      	push	{r7}
 800199e:	b085      	sub	sp, #20
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM8)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a15      	ldr	r2, [pc, #84]	@ (8001a00 <HAL_TIM_PWM_MspInit+0x64>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d10e      	bne.n	80019cc <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM8_MspInit 0 */

    /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80019ae:	2300      	movs	r3, #0
 80019b0:	60fb      	str	r3, [r7, #12]
 80019b2:	4b14      	ldr	r3, [pc, #80]	@ (8001a04 <HAL_TIM_PWM_MspInit+0x68>)
 80019b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019b6:	4a13      	ldr	r2, [pc, #76]	@ (8001a04 <HAL_TIM_PWM_MspInit+0x68>)
 80019b8:	f043 0302 	orr.w	r3, r3, #2
 80019bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80019be:	4b11      	ldr	r3, [pc, #68]	@ (8001a04 <HAL_TIM_PWM_MspInit+0x68>)
 80019c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019c2:	f003 0302 	and.w	r3, r3, #2
 80019c6:	60fb      	str	r3, [r7, #12]
 80019c8:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 80019ca:	e012      	b.n	80019f2 <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM9)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001a08 <HAL_TIM_PWM_MspInit+0x6c>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d10d      	bne.n	80019f2 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	60bb      	str	r3, [r7, #8]
 80019da:	4b0a      	ldr	r3, [pc, #40]	@ (8001a04 <HAL_TIM_PWM_MspInit+0x68>)
 80019dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019de:	4a09      	ldr	r2, [pc, #36]	@ (8001a04 <HAL_TIM_PWM_MspInit+0x68>)
 80019e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80019e6:	4b07      	ldr	r3, [pc, #28]	@ (8001a04 <HAL_TIM_PWM_MspInit+0x68>)
 80019e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019ee:	60bb      	str	r3, [r7, #8]
 80019f0:	68bb      	ldr	r3, [r7, #8]
}
 80019f2:	bf00      	nop
 80019f4:	3714      	adds	r7, #20
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	40010400 	.word	0x40010400
 8001a04:	40023800 	.word	0x40023800
 8001a08:	40014000 	.word	0x40014000

08001a0c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b08a      	sub	sp, #40	@ 0x28
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a14:	f107 0314 	add.w	r3, r7, #20
 8001a18:	2200      	movs	r2, #0
 8001a1a:	601a      	str	r2, [r3, #0]
 8001a1c:	605a      	str	r2, [r3, #4]
 8001a1e:	609a      	str	r2, [r3, #8]
 8001a20:	60da      	str	r2, [r3, #12]
 8001a22:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a24      	ldr	r2, [pc, #144]	@ (8001abc <HAL_TIM_MspPostInit+0xb0>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d11f      	bne.n	8001a6e <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM8_MspPostInit 0 */

    /* USER CODE END TIM8_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a2e:	2300      	movs	r3, #0
 8001a30:	613b      	str	r3, [r7, #16]
 8001a32:	4b23      	ldr	r3, [pc, #140]	@ (8001ac0 <HAL_TIM_MspPostInit+0xb4>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a36:	4a22      	ldr	r2, [pc, #136]	@ (8001ac0 <HAL_TIM_MspPostInit+0xb4>)
 8001a38:	f043 0304 	orr.w	r3, r3, #4
 8001a3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a3e:	4b20      	ldr	r3, [pc, #128]	@ (8001ac0 <HAL_TIM_MspPostInit+0xb4>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a42:	f003 0304 	and.w	r3, r3, #4
 8001a46:	613b      	str	r3, [r7, #16]
 8001a48:	693b      	ldr	r3, [r7, #16]
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PC8     ------> TIM8_CH3
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = AIN_LED0_Pin|AIN_LED1_Pin|AIN_LED2_Pin|AIN_LED3_Pin;
 8001a4a:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001a4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a50:	2302      	movs	r3, #2
 8001a52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a54:	2300      	movs	r3, #0
 8001a56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a60:	f107 0314 	add.w	r3, r7, #20
 8001a64:	4619      	mov	r1, r3
 8001a66:	4817      	ldr	r0, [pc, #92]	@ (8001ac4 <HAL_TIM_MspPostInit+0xb8>)
 8001a68:	f002 fd4c 	bl	8004504 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM9_MspPostInit 1 */

    /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8001a6c:	e022      	b.n	8001ab4 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM9)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a15      	ldr	r2, [pc, #84]	@ (8001ac8 <HAL_TIM_MspPostInit+0xbc>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d11d      	bne.n	8001ab4 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a78:	2300      	movs	r3, #0
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	4b10      	ldr	r3, [pc, #64]	@ (8001ac0 <HAL_TIM_MspPostInit+0xb4>)
 8001a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a80:	4a0f      	ldr	r2, [pc, #60]	@ (8001ac0 <HAL_TIM_MspPostInit+0xb4>)
 8001a82:	f043 0310 	orr.w	r3, r3, #16
 8001a86:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a88:	4b0d      	ldr	r3, [pc, #52]	@ (8001ac0 <HAL_TIM_MspPostInit+0xb4>)
 8001a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8c:	f003 0310 	and.w	r3, r3, #16
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = AOUT_LED0_Pin|AOUT_LED1_Pin;
 8001a94:	2360      	movs	r3, #96	@ 0x60
 8001a96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a98:	2302      	movs	r3, #2
 8001a9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001aa8:	f107 0314 	add.w	r3, r7, #20
 8001aac:	4619      	mov	r1, r3
 8001aae:	4807      	ldr	r0, [pc, #28]	@ (8001acc <HAL_TIM_MspPostInit+0xc0>)
 8001ab0:	f002 fd28 	bl	8004504 <HAL_GPIO_Init>
}
 8001ab4:	bf00      	nop
 8001ab6:	3728      	adds	r7, #40	@ 0x28
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	40010400 	.word	0x40010400
 8001ac0:	40023800 	.word	0x40023800
 8001ac4:	40020800 	.word	0x40020800
 8001ac8:	40014000 	.word	0x40014000
 8001acc:	40021000 	.word	0x40021000

08001ad0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b08a      	sub	sp, #40	@ 0x28
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad8:	f107 0314 	add.w	r3, r7, #20
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	605a      	str	r2, [r3, #4]
 8001ae2:	609a      	str	r2, [r3, #8]
 8001ae4:	60da      	str	r2, [r3, #12]
 8001ae6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a4c      	ldr	r2, [pc, #304]	@ (8001c20 <HAL_UART_MspInit+0x150>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	f040 8091 	bne.w	8001c16 <HAL_UART_MspInit+0x146>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001af4:	2300      	movs	r3, #0
 8001af6:	613b      	str	r3, [r7, #16]
 8001af8:	4b4a      	ldr	r3, [pc, #296]	@ (8001c24 <HAL_UART_MspInit+0x154>)
 8001afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001afc:	4a49      	ldr	r2, [pc, #292]	@ (8001c24 <HAL_UART_MspInit+0x154>)
 8001afe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001b02:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b04:	4b47      	ldr	r3, [pc, #284]	@ (8001c24 <HAL_UART_MspInit+0x154>)
 8001b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b08:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001b0c:	613b      	str	r3, [r7, #16]
 8001b0e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b10:	2300      	movs	r3, #0
 8001b12:	60fb      	str	r3, [r7, #12]
 8001b14:	4b43      	ldr	r3, [pc, #268]	@ (8001c24 <HAL_UART_MspInit+0x154>)
 8001b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b18:	4a42      	ldr	r2, [pc, #264]	@ (8001c24 <HAL_UART_MspInit+0x154>)
 8001b1a:	f043 0304 	orr.w	r3, r3, #4
 8001b1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b20:	4b40      	ldr	r3, [pc, #256]	@ (8001c24 <HAL_UART_MspInit+0x154>)
 8001b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b24:	f003 0304 	and.w	r3, r3, #4
 8001b28:	60fb      	str	r3, [r7, #12]
 8001b2a:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001b2c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001b30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b32:	2302      	movs	r3, #2
 8001b34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b36:	2300      	movs	r3, #0
 8001b38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001b3e:	2308      	movs	r3, #8
 8001b40:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b42:	f107 0314 	add.w	r3, r7, #20
 8001b46:	4619      	mov	r1, r3
 8001b48:	4837      	ldr	r0, [pc, #220]	@ (8001c28 <HAL_UART_MspInit+0x158>)
 8001b4a:	f002 fcdb 	bl	8004504 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8001b4e:	4b37      	ldr	r3, [pc, #220]	@ (8001c2c <HAL_UART_MspInit+0x15c>)
 8001b50:	4a37      	ldr	r2, [pc, #220]	@ (8001c30 <HAL_UART_MspInit+0x160>)
 8001b52:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8001b54:	4b35      	ldr	r3, [pc, #212]	@ (8001c2c <HAL_UART_MspInit+0x15c>)
 8001b56:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001b5a:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b5c:	4b33      	ldr	r3, [pc, #204]	@ (8001c2c <HAL_UART_MspInit+0x15c>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b62:	4b32      	ldr	r3, [pc, #200]	@ (8001c2c <HAL_UART_MspInit+0x15c>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b68:	4b30      	ldr	r3, [pc, #192]	@ (8001c2c <HAL_UART_MspInit+0x15c>)
 8001b6a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b6e:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b70:	4b2e      	ldr	r3, [pc, #184]	@ (8001c2c <HAL_UART_MspInit+0x15c>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b76:	4b2d      	ldr	r3, [pc, #180]	@ (8001c2c <HAL_UART_MspInit+0x15c>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8001b7c:	4b2b      	ldr	r3, [pc, #172]	@ (8001c2c <HAL_UART_MspInit+0x15c>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001b82:	4b2a      	ldr	r3, [pc, #168]	@ (8001c2c <HAL_UART_MspInit+0x15c>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b88:	4b28      	ldr	r3, [pc, #160]	@ (8001c2c <HAL_UART_MspInit+0x15c>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8001b8e:	4827      	ldr	r0, [pc, #156]	@ (8001c2c <HAL_UART_MspInit+0x15c>)
 8001b90:	f001 fd66 	bl	8003660 <HAL_DMA_Init>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001b9a:	f7ff fbb3 	bl	8001304 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a22      	ldr	r2, [pc, #136]	@ (8001c2c <HAL_UART_MspInit+0x15c>)
 8001ba2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001ba4:	4a21      	ldr	r2, [pc, #132]	@ (8001c2c <HAL_UART_MspInit+0x15c>)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8001baa:	4b22      	ldr	r3, [pc, #136]	@ (8001c34 <HAL_UART_MspInit+0x164>)
 8001bac:	4a22      	ldr	r2, [pc, #136]	@ (8001c38 <HAL_UART_MspInit+0x168>)
 8001bae:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 8001bb0:	4b20      	ldr	r3, [pc, #128]	@ (8001c34 <HAL_UART_MspInit+0x164>)
 8001bb2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001bb6:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001bb8:	4b1e      	ldr	r3, [pc, #120]	@ (8001c34 <HAL_UART_MspInit+0x164>)
 8001bba:	2240      	movs	r2, #64	@ 0x40
 8001bbc:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bbe:	4b1d      	ldr	r3, [pc, #116]	@ (8001c34 <HAL_UART_MspInit+0x164>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001bc4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c34 <HAL_UART_MspInit+0x164>)
 8001bc6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bca:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bcc:	4b19      	ldr	r3, [pc, #100]	@ (8001c34 <HAL_UART_MspInit+0x164>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bd2:	4b18      	ldr	r3, [pc, #96]	@ (8001c34 <HAL_UART_MspInit+0x164>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8001bd8:	4b16      	ldr	r3, [pc, #88]	@ (8001c34 <HAL_UART_MspInit+0x164>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001bde:	4b15      	ldr	r3, [pc, #84]	@ (8001c34 <HAL_UART_MspInit+0x164>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001be4:	4b13      	ldr	r3, [pc, #76]	@ (8001c34 <HAL_UART_MspInit+0x164>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8001bea:	4812      	ldr	r0, [pc, #72]	@ (8001c34 <HAL_UART_MspInit+0x164>)
 8001bec:	f001 fd38 	bl	8003660 <HAL_DMA_Init>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8001bf6:	f7ff fb85 	bl	8001304 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8001c34 <HAL_UART_MspInit+0x164>)
 8001bfe:	639a      	str	r2, [r3, #56]	@ 0x38
 8001c00:	4a0c      	ldr	r2, [pc, #48]	@ (8001c34 <HAL_UART_MspInit+0x164>)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8001c06:	2200      	movs	r2, #0
 8001c08:	2105      	movs	r1, #5
 8001c0a:	2034      	movs	r0, #52	@ 0x34
 8001c0c:	f001 fc18 	bl	8003440 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001c10:	2034      	movs	r0, #52	@ 0x34
 8001c12:	f001 fc31 	bl	8003478 <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 8001c16:	bf00      	nop
 8001c18:	3728      	adds	r7, #40	@ 0x28
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	40004c00 	.word	0x40004c00
 8001c24:	40023800 	.word	0x40023800
 8001c28:	40020800 	.word	0x40020800
 8001c2c:	20000690 	.word	0x20000690
 8001c30:	40026040 	.word	0x40026040
 8001c34:	200006f0 	.word	0x200006f0
 8001c38:	40026070 	.word	0x40026070

08001c3c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b08e      	sub	sp, #56	@ 0x38
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001c44:	2300      	movs	r3, #0
 8001c46:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	60fb      	str	r3, [r7, #12]
 8001c50:	4b33      	ldr	r3, [pc, #204]	@ (8001d20 <HAL_InitTick+0xe4>)
 8001c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c54:	4a32      	ldr	r2, [pc, #200]	@ (8001d20 <HAL_InitTick+0xe4>)
 8001c56:	f043 0310 	orr.w	r3, r3, #16
 8001c5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c5c:	4b30      	ldr	r3, [pc, #192]	@ (8001d20 <HAL_InitTick+0xe4>)
 8001c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c60:	f003 0310 	and.w	r3, r3, #16
 8001c64:	60fb      	str	r3, [r7, #12]
 8001c66:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c68:	f107 0210 	add.w	r2, r7, #16
 8001c6c:	f107 0314 	add.w	r3, r7, #20
 8001c70:	4611      	mov	r1, r2
 8001c72:	4618      	mov	r0, r3
 8001c74:	f003 fb98 	bl	80053a8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001c78:	6a3b      	ldr	r3, [r7, #32]
 8001c7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001c7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d103      	bne.n	8001c8a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001c82:	f003 fb69 	bl	8005358 <HAL_RCC_GetPCLK1Freq>
 8001c86:	6378      	str	r0, [r7, #52]	@ 0x34
 8001c88:	e004      	b.n	8001c94 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001c8a:	f003 fb65 	bl	8005358 <HAL_RCC_GetPCLK1Freq>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c96:	4a23      	ldr	r2, [pc, #140]	@ (8001d24 <HAL_InitTick+0xe8>)
 8001c98:	fba2 2303 	umull	r2, r3, r2, r3
 8001c9c:	0c9b      	lsrs	r3, r3, #18
 8001c9e:	3b01      	subs	r3, #1
 8001ca0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001ca2:	4b21      	ldr	r3, [pc, #132]	@ (8001d28 <HAL_InitTick+0xec>)
 8001ca4:	4a21      	ldr	r2, [pc, #132]	@ (8001d2c <HAL_InitTick+0xf0>)
 8001ca6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001ca8:	4b1f      	ldr	r3, [pc, #124]	@ (8001d28 <HAL_InitTick+0xec>)
 8001caa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001cae:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001cb0:	4a1d      	ldr	r2, [pc, #116]	@ (8001d28 <HAL_InitTick+0xec>)
 8001cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cb4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001cb6:	4b1c      	ldr	r3, [pc, #112]	@ (8001d28 <HAL_InitTick+0xec>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cbc:	4b1a      	ldr	r3, [pc, #104]	@ (8001d28 <HAL_InitTick+0xec>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cc2:	4b19      	ldr	r3, [pc, #100]	@ (8001d28 <HAL_InitTick+0xec>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001cc8:	4817      	ldr	r0, [pc, #92]	@ (8001d28 <HAL_InitTick+0xec>)
 8001cca:	f003 fb9f 	bl	800540c <HAL_TIM_Base_Init>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001cd4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d11b      	bne.n	8001d14 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001cdc:	4812      	ldr	r0, [pc, #72]	@ (8001d28 <HAL_InitTick+0xec>)
 8001cde:	f003 fbe5 	bl	80054ac <HAL_TIM_Base_Start_IT>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001ce8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d111      	bne.n	8001d14 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001cf0:	2036      	movs	r0, #54	@ 0x36
 8001cf2:	f001 fbc1 	bl	8003478 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2b0f      	cmp	r3, #15
 8001cfa:	d808      	bhi.n	8001d0e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	6879      	ldr	r1, [r7, #4]
 8001d00:	2036      	movs	r0, #54	@ 0x36
 8001d02:	f001 fb9d 	bl	8003440 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d06:	4a0a      	ldr	r2, [pc, #40]	@ (8001d30 <HAL_InitTick+0xf4>)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6013      	str	r3, [r2, #0]
 8001d0c:	e002      	b.n	8001d14 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001d14:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3738      	adds	r7, #56	@ 0x38
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	40023800 	.word	0x40023800
 8001d24:	431bde83 	.word	0x431bde83
 8001d28:	2000075c 	.word	0x2000075c
 8001d2c:	40001000 	.word	0x40001000
 8001d30:	200000b4 	.word	0x200000b4

08001d34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d38:	bf00      	nop
 8001d3a:	e7fd      	b.n	8001d38 <NMI_Handler+0x4>

08001d3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d40:	bf00      	nop
 8001d42:	e7fd      	b.n	8001d40 <HardFault_Handler+0x4>

08001d44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d48:	bf00      	nop
 8001d4a:	e7fd      	b.n	8001d48 <MemManage_Handler+0x4>

08001d4c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d50:	bf00      	nop
 8001d52:	e7fd      	b.n	8001d50 <BusFault_Handler+0x4>

08001d54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d58:	bf00      	nop
 8001d5a:	e7fd      	b.n	8001d58 <UsageFault_Handler+0x4>

08001d5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d60:	bf00      	nop
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
	...

08001d6c <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001d70:	4802      	ldr	r0, [pc, #8]	@ (8001d7c <DMA1_Stream2_IRQHandler+0x10>)
 8001d72:	f001 fe0d 	bl	8003990 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001d76:	bf00      	nop
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	20000690 	.word	0x20000690

08001d80 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8001d84:	4802      	ldr	r0, [pc, #8]	@ (8001d90 <DMA1_Stream4_IRQHandler+0x10>)
 8001d86:	f001 fe03 	bl	8003990 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	200006f0 	.word	0x200006f0

08001d94 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001d98:	4802      	ldr	r0, [pc, #8]	@ (8001da4 <CAN1_TX_IRQHandler+0x10>)
 8001d9a:	f001 f869 	bl	8002e70 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001d9e:	bf00      	nop
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	20000358 	.word	0x20000358

08001da8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001dac:	4802      	ldr	r0, [pc, #8]	@ (8001db8 <CAN1_RX0_IRQHandler+0x10>)
 8001dae:	f001 f85f 	bl	8002e70 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001db2:	bf00      	nop
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	20000358 	.word	0x20000358

08001dbc <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001dc0:	4802      	ldr	r0, [pc, #8]	@ (8001dcc <CAN1_RX1_IRQHandler+0x10>)
 8001dc2:	f001 f855 	bl	8002e70 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001dc6:	bf00      	nop
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	20000358 	.word	0x20000358

08001dd0 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001dd4:	4802      	ldr	r0, [pc, #8]	@ (8001de0 <CAN1_SCE_IRQHandler+0x10>)
 8001dd6:	f001 f84b 	bl	8002e70 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8001dda:	bf00      	nop
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	20000358 	.word	0x20000358

08001de4 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001de8:	4802      	ldr	r0, [pc, #8]	@ (8001df4 <UART4_IRQHandler+0x10>)
 8001dea:	f004 fad3 	bl	8006394 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001dee:	bf00      	nop
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	20000648 	.word	0x20000648

08001df8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 8001dfc:	4b06      	ldr	r3, [pc, #24]	@ (8001e18 <TIM6_DAC_IRQHandler+0x20>)
 8001dfe:	791b      	ldrb	r3, [r3, #4]
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d002      	beq.n	8001e0c <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 8001e06:	4804      	ldr	r0, [pc, #16]	@ (8001e18 <TIM6_DAC_IRQHandler+0x20>)
 8001e08:	f001 fb66 	bl	80034d8 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 8001e0c:	4803      	ldr	r0, [pc, #12]	@ (8001e1c <TIM6_DAC_IRQHandler+0x24>)
 8001e0e:	f003 fc0c 	bl	800562a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001e12:	bf00      	nop
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	20000380 	.word	0x20000380
 8001e1c:	2000075c 	.word	0x2000075c

08001e20 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001e24:	4802      	ldr	r0, [pc, #8]	@ (8001e30 <DMA2_Stream0_IRQHandler+0x10>)
 8001e26:	f001 fdb3 	bl	8003990 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001e2a:	bf00      	nop
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	200002f8 	.word	0x200002f8

08001e34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e38:	4b06      	ldr	r3, [pc, #24]	@ (8001e54 <SystemInit+0x20>)
 8001e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e3e:	4a05      	ldr	r2, [pc, #20]	@ (8001e54 <SystemInit+0x20>)
 8001e40:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e48:	bf00      	nop
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	e000ed00 	.word	0xe000ed00

08001e58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001e58:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e90 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e5c:	f7ff ffea 	bl	8001e34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e60:	480c      	ldr	r0, [pc, #48]	@ (8001e94 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e62:	490d      	ldr	r1, [pc, #52]	@ (8001e98 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e64:	4a0d      	ldr	r2, [pc, #52]	@ (8001e9c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e68:	e002      	b.n	8001e70 <LoopCopyDataInit>

08001e6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e6e:	3304      	adds	r3, #4

08001e70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e74:	d3f9      	bcc.n	8001e6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e76:	4a0a      	ldr	r2, [pc, #40]	@ (8001ea0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e78:	4c0a      	ldr	r4, [pc, #40]	@ (8001ea4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e7c:	e001      	b.n	8001e82 <LoopFillZerobss>

08001e7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e80:	3204      	adds	r2, #4

08001e82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e84:	d3fb      	bcc.n	8001e7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e86:	f008 fa77 	bl	800a378 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e8a:	f7fe fcff 	bl	800088c <main>
  bx  lr    
 8001e8e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001e90:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e98:	20000110 	.word	0x20000110
  ldr r2, =_sidata
 8001e9c:	0800a5d8 	.word	0x0800a5d8
  ldr r2, =_sbss
 8001ea0:	20000110 	.word	0x20000110
  ldr r4, =_ebss
 8001ea4:	200052d0 	.word	0x200052d0

08001ea8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ea8:	e7fe      	b.n	8001ea8 <ADC_IRQHandler>
	...

08001eac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001eb0:	4b0e      	ldr	r3, [pc, #56]	@ (8001eec <HAL_Init+0x40>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a0d      	ldr	r2, [pc, #52]	@ (8001eec <HAL_Init+0x40>)
 8001eb6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001eba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8001eec <HAL_Init+0x40>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a0a      	ldr	r2, [pc, #40]	@ (8001eec <HAL_Init+0x40>)
 8001ec2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ec6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ec8:	4b08      	ldr	r3, [pc, #32]	@ (8001eec <HAL_Init+0x40>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a07      	ldr	r2, [pc, #28]	@ (8001eec <HAL_Init+0x40>)
 8001ece:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ed2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ed4:	2003      	movs	r0, #3
 8001ed6:	f001 faa8 	bl	800342a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001eda:	200f      	movs	r0, #15
 8001edc:	f7ff feae 	bl	8001c3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ee0:	f7ff fa16 	bl	8001310 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ee4:	2300      	movs	r3, #0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	40023c00 	.word	0x40023c00

08001ef0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ef4:	4b06      	ldr	r3, [pc, #24]	@ (8001f10 <HAL_IncTick+0x20>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	461a      	mov	r2, r3
 8001efa:	4b06      	ldr	r3, [pc, #24]	@ (8001f14 <HAL_IncTick+0x24>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4413      	add	r3, r2
 8001f00:	4a04      	ldr	r2, [pc, #16]	@ (8001f14 <HAL_IncTick+0x24>)
 8001f02:	6013      	str	r3, [r2, #0]
}
 8001f04:	bf00      	nop
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	200000b8 	.word	0x200000b8
 8001f14:	200007a4 	.word	0x200007a4

08001f18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f1c:	4b03      	ldr	r3, [pc, #12]	@ (8001f2c <HAL_GetTick+0x14>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	200007a4 	.word	0x200007a4

08001f30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b084      	sub	sp, #16
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f38:	f7ff ffee 	bl	8001f18 <HAL_GetTick>
 8001f3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001f48:	d005      	beq.n	8001f56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f74 <HAL_Delay+0x44>)
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	461a      	mov	r2, r3
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	4413      	add	r3, r2
 8001f54:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f56:	bf00      	nop
 8001f58:	f7ff ffde 	bl	8001f18 <HAL_GetTick>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	68fa      	ldr	r2, [r7, #12]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d8f7      	bhi.n	8001f58 <HAL_Delay+0x28>
  {
  }
}
 8001f68:	bf00      	nop
 8001f6a:	bf00      	nop
 8001f6c:	3710      	adds	r7, #16
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	200000b8 	.word	0x200000b8

08001f78 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f80:	2300      	movs	r3, #0
 8001f82:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d101      	bne.n	8001f8e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e033      	b.n	8001ff6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d109      	bne.n	8001faa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f96:	6878      	ldr	r0, [r7, #4]
 8001f98:	f7ff f9e6 	bl	8001368 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fae:	f003 0310 	and.w	r3, r3, #16
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d118      	bne.n	8001fe8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fba:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001fbe:	f023 0302 	bic.w	r3, r3, #2
 8001fc2:	f043 0202 	orr.w	r2, r3, #2
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f000 fa6c 	bl	80024a8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fda:	f023 0303 	bic.w	r3, r3, #3
 8001fde:	f043 0201 	orr.w	r2, r3, #1
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	641a      	str	r2, [r3, #64]	@ 0x40
 8001fe6:	e001      	b.n	8001fec <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3710      	adds	r7, #16
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
	...

08002000 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b088      	sub	sp, #32
 8002004:	af00      	add	r7, sp, #0
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	60b9      	str	r1, [r7, #8]
 800200a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800200c:	2300      	movs	r3, #0
 800200e:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002010:	2300      	movs	r3, #0
 8002012:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800201a:	2b01      	cmp	r3, #1
 800201c:	d101      	bne.n	8002022 <HAL_ADC_Start_DMA+0x22>
 800201e:	2302      	movs	r3, #2
 8002020:	e0eb      	b.n	80021fa <HAL_ADC_Start_DMA+0x1fa>
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	2201      	movs	r2, #1
 8002026:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	f003 0301 	and.w	r3, r3, #1
 8002034:	2b01      	cmp	r3, #1
 8002036:	d018      	beq.n	800206a <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	689a      	ldr	r2, [r3, #8]
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f042 0201 	orr.w	r2, r2, #1
 8002046:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002048:	4b6e      	ldr	r3, [pc, #440]	@ (8002204 <HAL_ADC_Start_DMA+0x204>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a6e      	ldr	r2, [pc, #440]	@ (8002208 <HAL_ADC_Start_DMA+0x208>)
 800204e:	fba2 2303 	umull	r2, r3, r2, r3
 8002052:	0c9a      	lsrs	r2, r3, #18
 8002054:	4613      	mov	r3, r2
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	4413      	add	r3, r2
 800205a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 800205c:	e002      	b.n	8002064 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	3b01      	subs	r3, #1
 8002062:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d1f9      	bne.n	800205e <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002074:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002078:	d107      	bne.n	800208a <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	689a      	ldr	r2, [r3, #8]
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002088:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	f003 0301 	and.w	r3, r3, #1
 8002094:	2b01      	cmp	r3, #1
 8002096:	f040 80a3 	bne.w	80021e0 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80020a2:	f023 0301 	bic.w	r3, r3, #1
 80020a6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d007      	beq.n	80020cc <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80020c4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020d8:	d106      	bne.n	80020e8 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020de:	f023 0206 	bic.w	r2, r3, #6
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	645a      	str	r2, [r3, #68]	@ 0x44
 80020e6:	e002      	b.n	80020ee <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2200      	movs	r2, #0
 80020ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2200      	movs	r2, #0
 80020f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80020f6:	4b45      	ldr	r3, [pc, #276]	@ (800220c <HAL_ADC_Start_DMA+0x20c>)
 80020f8:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020fe:	4a44      	ldr	r2, [pc, #272]	@ (8002210 <HAL_ADC_Start_DMA+0x210>)
 8002100:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002106:	4a43      	ldr	r2, [pc, #268]	@ (8002214 <HAL_ADC_Start_DMA+0x214>)
 8002108:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800210e:	4a42      	ldr	r2, [pc, #264]	@ (8002218 <HAL_ADC_Start_DMA+0x218>)
 8002110:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800211a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	685a      	ldr	r2, [r3, #4]
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800212a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	689a      	ldr	r2, [r3, #8]
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800213a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	334c      	adds	r3, #76	@ 0x4c
 8002146:	4619      	mov	r1, r3
 8002148:	68ba      	ldr	r2, [r7, #8]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	f001 fb36 	bl	80037bc <HAL_DMA_Start_IT>
 8002150:	4603      	mov	r3, r0
 8002152:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002154:	69bb      	ldr	r3, [r7, #24]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	f003 031f 	and.w	r3, r3, #31
 800215c:	2b00      	cmp	r3, #0
 800215e:	d12a      	bne.n	80021b6 <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a2d      	ldr	r2, [pc, #180]	@ (800221c <HAL_ADC_Start_DMA+0x21c>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d015      	beq.n	8002196 <HAL_ADC_Start_DMA+0x196>
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a2c      	ldr	r2, [pc, #176]	@ (8002220 <HAL_ADC_Start_DMA+0x220>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d105      	bne.n	8002180 <HAL_ADC_Start_DMA+0x180>
 8002174:	4b25      	ldr	r3, [pc, #148]	@ (800220c <HAL_ADC_Start_DMA+0x20c>)
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f003 031f 	and.w	r3, r3, #31
 800217c:	2b00      	cmp	r3, #0
 800217e:	d00a      	beq.n	8002196 <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a27      	ldr	r2, [pc, #156]	@ (8002224 <HAL_ADC_Start_DMA+0x224>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d136      	bne.n	80021f8 <HAL_ADC_Start_DMA+0x1f8>
 800218a:	4b20      	ldr	r3, [pc, #128]	@ (800220c <HAL_ADC_Start_DMA+0x20c>)
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f003 0310 	and.w	r3, r3, #16
 8002192:	2b00      	cmp	r3, #0
 8002194:	d130      	bne.n	80021f8 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d129      	bne.n	80021f8 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	689a      	ldr	r2, [r3, #8]
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80021b2:	609a      	str	r2, [r3, #8]
 80021b4:	e020      	b.n	80021f8 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a18      	ldr	r2, [pc, #96]	@ (800221c <HAL_ADC_Start_DMA+0x21c>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d11b      	bne.n	80021f8 <HAL_ADC_Start_DMA+0x1f8>
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d114      	bne.n	80021f8 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	689a      	ldr	r2, [r3, #8]
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80021dc:	609a      	str	r2, [r3, #8]
 80021de:	e00b      	b.n	80021f8 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e4:	f043 0210 	orr.w	r2, r3, #16
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021f0:	f043 0201 	orr.w	r2, r3, #1
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 80021f8:	7ffb      	ldrb	r3, [r7, #31]
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3720      	adds	r7, #32
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	200000b0 	.word	0x200000b0
 8002208:	431bde83 	.word	0x431bde83
 800220c:	40012300 	.word	0x40012300
 8002210:	080026a1 	.word	0x080026a1
 8002214:	0800275b 	.word	0x0800275b
 8002218:	08002777 	.word	0x08002777
 800221c:	40012000 	.word	0x40012000
 8002220:	40012100 	.word	0x40012100
 8002224:	40012200 	.word	0x40012200

08002228 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002230:	bf00      	nop
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002244:	bf00      	nop
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr

08002250 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002258:	bf00      	nop
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002264:	b480      	push	{r7}
 8002266:	b085      	sub	sp, #20
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800226e:	2300      	movs	r3, #0
 8002270:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002278:	2b01      	cmp	r3, #1
 800227a:	d101      	bne.n	8002280 <HAL_ADC_ConfigChannel+0x1c>
 800227c:	2302      	movs	r3, #2
 800227e:	e105      	b.n	800248c <HAL_ADC_ConfigChannel+0x228>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2201      	movs	r2, #1
 8002284:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	2b09      	cmp	r3, #9
 800228e:	d925      	bls.n	80022dc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	68d9      	ldr	r1, [r3, #12]
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	b29b      	uxth	r3, r3
 800229c:	461a      	mov	r2, r3
 800229e:	4613      	mov	r3, r2
 80022a0:	005b      	lsls	r3, r3, #1
 80022a2:	4413      	add	r3, r2
 80022a4:	3b1e      	subs	r3, #30
 80022a6:	2207      	movs	r2, #7
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	43da      	mvns	r2, r3
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	400a      	ands	r2, r1
 80022b4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	68d9      	ldr	r1, [r3, #12]
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	689a      	ldr	r2, [r3, #8]
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	b29b      	uxth	r3, r3
 80022c6:	4618      	mov	r0, r3
 80022c8:	4603      	mov	r3, r0
 80022ca:	005b      	lsls	r3, r3, #1
 80022cc:	4403      	add	r3, r0
 80022ce:	3b1e      	subs	r3, #30
 80022d0:	409a      	lsls	r2, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	430a      	orrs	r2, r1
 80022d8:	60da      	str	r2, [r3, #12]
 80022da:	e022      	b.n	8002322 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	6919      	ldr	r1, [r3, #16]
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	b29b      	uxth	r3, r3
 80022e8:	461a      	mov	r2, r3
 80022ea:	4613      	mov	r3, r2
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	4413      	add	r3, r2
 80022f0:	2207      	movs	r2, #7
 80022f2:	fa02 f303 	lsl.w	r3, r2, r3
 80022f6:	43da      	mvns	r2, r3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	400a      	ands	r2, r1
 80022fe:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	6919      	ldr	r1, [r3, #16]
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	689a      	ldr	r2, [r3, #8]
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	b29b      	uxth	r3, r3
 8002310:	4618      	mov	r0, r3
 8002312:	4603      	mov	r3, r0
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	4403      	add	r3, r0
 8002318:	409a      	lsls	r2, r3
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	430a      	orrs	r2, r1
 8002320:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	2b06      	cmp	r3, #6
 8002328:	d824      	bhi.n	8002374 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685a      	ldr	r2, [r3, #4]
 8002334:	4613      	mov	r3, r2
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	4413      	add	r3, r2
 800233a:	3b05      	subs	r3, #5
 800233c:	221f      	movs	r2, #31
 800233e:	fa02 f303 	lsl.w	r3, r2, r3
 8002342:	43da      	mvns	r2, r3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	400a      	ands	r2, r1
 800234a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	b29b      	uxth	r3, r3
 8002358:	4618      	mov	r0, r3
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	685a      	ldr	r2, [r3, #4]
 800235e:	4613      	mov	r3, r2
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	4413      	add	r3, r2
 8002364:	3b05      	subs	r3, #5
 8002366:	fa00 f203 	lsl.w	r2, r0, r3
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	430a      	orrs	r2, r1
 8002370:	635a      	str	r2, [r3, #52]	@ 0x34
 8002372:	e04c      	b.n	800240e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	2b0c      	cmp	r3, #12
 800237a:	d824      	bhi.n	80023c6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	685a      	ldr	r2, [r3, #4]
 8002386:	4613      	mov	r3, r2
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	4413      	add	r3, r2
 800238c:	3b23      	subs	r3, #35	@ 0x23
 800238e:	221f      	movs	r2, #31
 8002390:	fa02 f303 	lsl.w	r3, r2, r3
 8002394:	43da      	mvns	r2, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	400a      	ands	r2, r1
 800239c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	b29b      	uxth	r3, r3
 80023aa:	4618      	mov	r0, r3
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685a      	ldr	r2, [r3, #4]
 80023b0:	4613      	mov	r3, r2
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	4413      	add	r3, r2
 80023b6:	3b23      	subs	r3, #35	@ 0x23
 80023b8:	fa00 f203 	lsl.w	r2, r0, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	430a      	orrs	r2, r1
 80023c2:	631a      	str	r2, [r3, #48]	@ 0x30
 80023c4:	e023      	b.n	800240e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685a      	ldr	r2, [r3, #4]
 80023d0:	4613      	mov	r3, r2
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	4413      	add	r3, r2
 80023d6:	3b41      	subs	r3, #65	@ 0x41
 80023d8:	221f      	movs	r2, #31
 80023da:	fa02 f303 	lsl.w	r3, r2, r3
 80023de:	43da      	mvns	r2, r3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	400a      	ands	r2, r1
 80023e6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	4618      	mov	r0, r3
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	685a      	ldr	r2, [r3, #4]
 80023fa:	4613      	mov	r3, r2
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	4413      	add	r3, r2
 8002400:	3b41      	subs	r3, #65	@ 0x41
 8002402:	fa00 f203 	lsl.w	r2, r0, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	430a      	orrs	r2, r1
 800240c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800240e:	4b22      	ldr	r3, [pc, #136]	@ (8002498 <HAL_ADC_ConfigChannel+0x234>)
 8002410:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a21      	ldr	r2, [pc, #132]	@ (800249c <HAL_ADC_ConfigChannel+0x238>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d109      	bne.n	8002430 <HAL_ADC_ConfigChannel+0x1cc>
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	2b12      	cmp	r3, #18
 8002422:	d105      	bne.n	8002430 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a19      	ldr	r2, [pc, #100]	@ (800249c <HAL_ADC_ConfigChannel+0x238>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d123      	bne.n	8002482 <HAL_ADC_ConfigChannel+0x21e>
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	2b10      	cmp	r3, #16
 8002440:	d003      	beq.n	800244a <HAL_ADC_ConfigChannel+0x1e6>
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	2b11      	cmp	r3, #17
 8002448:	d11b      	bne.n	8002482 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	2b10      	cmp	r3, #16
 800245c:	d111      	bne.n	8002482 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800245e:	4b10      	ldr	r3, [pc, #64]	@ (80024a0 <HAL_ADC_ConfigChannel+0x23c>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a10      	ldr	r2, [pc, #64]	@ (80024a4 <HAL_ADC_ConfigChannel+0x240>)
 8002464:	fba2 2303 	umull	r2, r3, r2, r3
 8002468:	0c9a      	lsrs	r2, r3, #18
 800246a:	4613      	mov	r3, r2
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	4413      	add	r3, r2
 8002470:	005b      	lsls	r3, r3, #1
 8002472:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002474:	e002      	b.n	800247c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	3b01      	subs	r3, #1
 800247a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d1f9      	bne.n	8002476 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2200      	movs	r2, #0
 8002486:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800248a:	2300      	movs	r3, #0
}
 800248c:	4618      	mov	r0, r3
 800248e:	3714      	adds	r7, #20
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr
 8002498:	40012300 	.word	0x40012300
 800249c:	40012000 	.word	0x40012000
 80024a0:	200000b0 	.word	0x200000b0
 80024a4:	431bde83 	.word	0x431bde83

080024a8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b085      	sub	sp, #20
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024b0:	4b79      	ldr	r3, [pc, #484]	@ (8002698 <ADC_Init+0x1f0>)
 80024b2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	685a      	ldr	r2, [r3, #4]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	431a      	orrs	r2, r3
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	685a      	ldr	r2, [r3, #4]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80024dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	6859      	ldr	r1, [r3, #4]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	691b      	ldr	r3, [r3, #16]
 80024e8:	021a      	lsls	r2, r3, #8
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	430a      	orrs	r2, r1
 80024f0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	685a      	ldr	r2, [r3, #4]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002500:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	6859      	ldr	r1, [r3, #4]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	689a      	ldr	r2, [r3, #8]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	430a      	orrs	r2, r1
 8002512:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	689a      	ldr	r2, [r3, #8]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002522:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6899      	ldr	r1, [r3, #8]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	68da      	ldr	r2, [r3, #12]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	430a      	orrs	r2, r1
 8002534:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800253a:	4a58      	ldr	r2, [pc, #352]	@ (800269c <ADC_Init+0x1f4>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d022      	beq.n	8002586 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	689a      	ldr	r2, [r3, #8]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800254e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	6899      	ldr	r1, [r3, #8]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	430a      	orrs	r2, r1
 8002560:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	689a      	ldr	r2, [r3, #8]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002570:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	6899      	ldr	r1, [r3, #8]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	430a      	orrs	r2, r1
 8002582:	609a      	str	r2, [r3, #8]
 8002584:	e00f      	b.n	80025a6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	689a      	ldr	r2, [r3, #8]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002594:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	689a      	ldr	r2, [r3, #8]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80025a4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	689a      	ldr	r2, [r3, #8]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f022 0202 	bic.w	r2, r2, #2
 80025b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	6899      	ldr	r1, [r3, #8]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	7e1b      	ldrb	r3, [r3, #24]
 80025c0:	005a      	lsls	r2, r3, #1
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	430a      	orrs	r2, r1
 80025c8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d01b      	beq.n	800260c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80025e2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	685a      	ldr	r2, [r3, #4]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80025f2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	6859      	ldr	r1, [r3, #4]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025fe:	3b01      	subs	r3, #1
 8002600:	035a      	lsls	r2, r3, #13
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	430a      	orrs	r2, r1
 8002608:	605a      	str	r2, [r3, #4]
 800260a:	e007      	b.n	800261c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	685a      	ldr	r2, [r3, #4]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800261a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800262a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	69db      	ldr	r3, [r3, #28]
 8002636:	3b01      	subs	r3, #1
 8002638:	051a      	lsls	r2, r3, #20
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	430a      	orrs	r2, r1
 8002640:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	689a      	ldr	r2, [r3, #8]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002650:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	6899      	ldr	r1, [r3, #8]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800265e:	025a      	lsls	r2, r3, #9
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	430a      	orrs	r2, r1
 8002666:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	689a      	ldr	r2, [r3, #8]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002676:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	6899      	ldr	r1, [r3, #8]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	695b      	ldr	r3, [r3, #20]
 8002682:	029a      	lsls	r2, r3, #10
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	430a      	orrs	r2, r1
 800268a:	609a      	str	r2, [r3, #8]
}
 800268c:	bf00      	nop
 800268e:	3714      	adds	r7, #20
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr
 8002698:	40012300 	.word	0x40012300
 800269c:	0f000001 	.word	0x0f000001

080026a0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026ac:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d13c      	bne.n	8002734 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026be:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d12b      	bne.n	800272c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d127      	bne.n	800272c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026e2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d006      	beq.n	80026f8 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d119      	bne.n	800272c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	685a      	ldr	r2, [r3, #4]
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f022 0220 	bic.w	r2, r2, #32
 8002706:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002718:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d105      	bne.n	800272c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002724:	f043 0201 	orr.w	r2, r3, #1
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800272c:	68f8      	ldr	r0, [r7, #12]
 800272e:	f7ff fd7b 	bl	8002228 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002732:	e00e      	b.n	8002752 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002738:	f003 0310 	and.w	r3, r3, #16
 800273c:	2b00      	cmp	r3, #0
 800273e:	d003      	beq.n	8002748 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002740:	68f8      	ldr	r0, [r7, #12]
 8002742:	f7ff fd85 	bl	8002250 <HAL_ADC_ErrorCallback>
}
 8002746:	e004      	b.n	8002752 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800274c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	4798      	blx	r3
}
 8002752:	bf00      	nop
 8002754:	3710      	adds	r7, #16
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}

0800275a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800275a:	b580      	push	{r7, lr}
 800275c:	b084      	sub	sp, #16
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002766:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002768:	68f8      	ldr	r0, [r7, #12]
 800276a:	f7ff fd67 	bl	800223c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800276e:	bf00      	nop
 8002770:	3710      	adds	r7, #16
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}

08002776 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002776:	b580      	push	{r7, lr}
 8002778:	b084      	sub	sp, #16
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002782:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2240      	movs	r2, #64	@ 0x40
 8002788:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800278e:	f043 0204 	orr.w	r2, r3, #4
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002796:	68f8      	ldr	r0, [r7, #12]
 8002798:	f7ff fd5a 	bl	8002250 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800279c:	bf00      	nop
 800279e:	3710      	adds	r7, #16
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d101      	bne.n	80027b6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e0ed      	b.n	8002992 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d102      	bne.n	80027c8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f7fe fe64 	bl	8001490 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f042 0201 	orr.w	r2, r2, #1
 80027d6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80027d8:	f7ff fb9e 	bl	8001f18 <HAL_GetTick>
 80027dc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80027de:	e012      	b.n	8002806 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80027e0:	f7ff fb9a 	bl	8001f18 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b0a      	cmp	r3, #10
 80027ec:	d90b      	bls.n	8002806 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2205      	movs	r2, #5
 80027fe:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e0c5      	b.n	8002992 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f003 0301 	and.w	r3, r3, #1
 8002810:	2b00      	cmp	r3, #0
 8002812:	d0e5      	beq.n	80027e0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f022 0202 	bic.w	r2, r2, #2
 8002822:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002824:	f7ff fb78 	bl	8001f18 <HAL_GetTick>
 8002828:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800282a:	e012      	b.n	8002852 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800282c:	f7ff fb74 	bl	8001f18 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b0a      	cmp	r3, #10
 8002838:	d90b      	bls.n	8002852 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800283e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2205      	movs	r2, #5
 800284a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e09f      	b.n	8002992 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f003 0302 	and.w	r3, r3, #2
 800285c:	2b00      	cmp	r3, #0
 800285e:	d1e5      	bne.n	800282c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	7e1b      	ldrb	r3, [r3, #24]
 8002864:	2b01      	cmp	r3, #1
 8002866:	d108      	bne.n	800287a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002876:	601a      	str	r2, [r3, #0]
 8002878:	e007      	b.n	800288a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002888:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	7e5b      	ldrb	r3, [r3, #25]
 800288e:	2b01      	cmp	r3, #1
 8002890:	d108      	bne.n	80028a4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80028a0:	601a      	str	r2, [r3, #0]
 80028a2:	e007      	b.n	80028b4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80028b2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	7e9b      	ldrb	r3, [r3, #26]
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d108      	bne.n	80028ce <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f042 0220 	orr.w	r2, r2, #32
 80028ca:	601a      	str	r2, [r3, #0]
 80028cc:	e007      	b.n	80028de <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f022 0220 	bic.w	r2, r2, #32
 80028dc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	7edb      	ldrb	r3, [r3, #27]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d108      	bne.n	80028f8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f022 0210 	bic.w	r2, r2, #16
 80028f4:	601a      	str	r2, [r3, #0]
 80028f6:	e007      	b.n	8002908 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f042 0210 	orr.w	r2, r2, #16
 8002906:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	7f1b      	ldrb	r3, [r3, #28]
 800290c:	2b01      	cmp	r3, #1
 800290e:	d108      	bne.n	8002922 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f042 0208 	orr.w	r2, r2, #8
 800291e:	601a      	str	r2, [r3, #0]
 8002920:	e007      	b.n	8002932 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f022 0208 	bic.w	r2, r2, #8
 8002930:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	7f5b      	ldrb	r3, [r3, #29]
 8002936:	2b01      	cmp	r3, #1
 8002938:	d108      	bne.n	800294c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f042 0204 	orr.w	r2, r2, #4
 8002948:	601a      	str	r2, [r3, #0]
 800294a:	e007      	b.n	800295c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f022 0204 	bic.w	r2, r2, #4
 800295a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	689a      	ldr	r2, [r3, #8]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	431a      	orrs	r2, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	691b      	ldr	r3, [r3, #16]
 800296a:	431a      	orrs	r2, r3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	695b      	ldr	r3, [r3, #20]
 8002970:	ea42 0103 	orr.w	r1, r2, r3
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	1e5a      	subs	r2, r3, #1
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	430a      	orrs	r2, r1
 8002980:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2201      	movs	r2, #1
 800298c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002990:	2300      	movs	r3, #0
}
 8002992:	4618      	mov	r0, r3
 8002994:	3710      	adds	r7, #16
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
	...

0800299c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800299c:	b480      	push	{r7}
 800299e:	b087      	sub	sp, #28
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029ac:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 80029ae:	7dfb      	ldrb	r3, [r7, #23]
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d003      	beq.n	80029bc <HAL_CAN_ConfigFilter+0x20>
 80029b4:	7dfb      	ldrb	r3, [r7, #23]
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	f040 80be 	bne.w	8002b38 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80029bc:	4b65      	ldr	r3, [pc, #404]	@ (8002b54 <HAL_CAN_ConfigFilter+0x1b8>)
 80029be:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80029c6:	f043 0201 	orr.w	r2, r3, #1
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80029d6:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ea:	021b      	lsls	r3, r3, #8
 80029ec:	431a      	orrs	r2, r3
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	695b      	ldr	r3, [r3, #20]
 80029f8:	f003 031f 	and.w	r3, r3, #31
 80029fc:	2201      	movs	r2, #1
 80029fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002a02:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	43db      	mvns	r3, r3
 8002a0e:	401a      	ands	r2, r3
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	69db      	ldr	r3, [r3, #28]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d123      	bne.n	8002a66 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	43db      	mvns	r3, r3
 8002a28:	401a      	ands	r2, r3
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a3c:	683a      	ldr	r2, [r7, #0]
 8002a3e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002a40:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	3248      	adds	r2, #72	@ 0x48
 8002a46:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a5a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a5c:	6939      	ldr	r1, [r7, #16]
 8002a5e:	3348      	adds	r3, #72	@ 0x48
 8002a60:	00db      	lsls	r3, r3, #3
 8002a62:	440b      	add	r3, r1
 8002a64:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	69db      	ldr	r3, [r3, #28]
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d122      	bne.n	8002ab4 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	431a      	orrs	r2, r3
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a8a:	683a      	ldr	r2, [r7, #0]
 8002a8c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002a8e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	3248      	adds	r2, #72	@ 0x48
 8002a94:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	68db      	ldr	r3, [r3, #12]
 8002aa2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002aa8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002aaa:	6939      	ldr	r1, [r7, #16]
 8002aac:	3348      	adds	r3, #72	@ 0x48
 8002aae:	00db      	lsls	r3, r3, #3
 8002ab0:	440b      	add	r3, r1
 8002ab2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d109      	bne.n	8002ad0 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	43db      	mvns	r3, r3
 8002ac6:	401a      	ands	r2, r3
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002ace:	e007      	b.n	8002ae0 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	431a      	orrs	r2, r3
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	691b      	ldr	r3, [r3, #16]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d109      	bne.n	8002afc <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	43db      	mvns	r3, r3
 8002af2:	401a      	ands	r2, r3
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002afa:	e007      	b.n	8002b0c <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	431a      	orrs	r2, r3
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	6a1b      	ldr	r3, [r3, #32]
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d107      	bne.n	8002b24 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	431a      	orrs	r2, r3
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002b2a:	f023 0201 	bic.w	r2, r3, #1
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002b34:	2300      	movs	r3, #0
 8002b36:	e006      	b.n	8002b46 <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b3c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
  }
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	371c      	adds	r7, #28
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	40006400 	.word	0x40006400

08002b58 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b084      	sub	sp, #16
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d12e      	bne.n	8002bca <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2202      	movs	r2, #2
 8002b70:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f022 0201 	bic.w	r2, r2, #1
 8002b82:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002b84:	f7ff f9c8 	bl	8001f18 <HAL_GetTick>
 8002b88:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002b8a:	e012      	b.n	8002bb2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002b8c:	f7ff f9c4 	bl	8001f18 <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	2b0a      	cmp	r3, #10
 8002b98:	d90b      	bls.n	8002bb2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b9e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2205      	movs	r2, #5
 8002baa:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e012      	b.n	8002bd8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f003 0301 	and.w	r3, r3, #1
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d1e5      	bne.n	8002b8c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	e006      	b.n	8002bd8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bce:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
  }
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3710      	adds	r7, #16
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002be0:	b480      	push	{r7}
 8002be2:	b087      	sub	sp, #28
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	607a      	str	r2, [r7, #4]
 8002bec:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bf4:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002bf6:	7dfb      	ldrb	r3, [r7, #23]
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d003      	beq.n	8002c04 <HAL_CAN_GetRxMessage+0x24>
 8002bfc:	7dfb      	ldrb	r3, [r7, #23]
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	f040 8103 	bne.w	8002e0a <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d10e      	bne.n	8002c28 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	f003 0303 	and.w	r3, r3, #3
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d116      	bne.n	8002c46 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c1c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e0f7      	b.n	8002e18 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	691b      	ldr	r3, [r3, #16]
 8002c2e:	f003 0303 	and.w	r3, r3, #3
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d107      	bne.n	8002c46 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c3a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e0e8      	b.n	8002e18 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	331b      	adds	r3, #27
 8002c4e:	011b      	lsls	r3, r3, #4
 8002c50:	4413      	add	r3, r2
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0204 	and.w	r2, r3, #4
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d10c      	bne.n	8002c7e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	331b      	adds	r3, #27
 8002c6c:	011b      	lsls	r3, r3, #4
 8002c6e:	4413      	add	r3, r2
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	0d5b      	lsrs	r3, r3, #21
 8002c74:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	601a      	str	r2, [r3, #0]
 8002c7c:	e00b      	b.n	8002c96 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	331b      	adds	r3, #27
 8002c86:	011b      	lsls	r3, r3, #4
 8002c88:	4413      	add	r3, r2
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	08db      	lsrs	r3, r3, #3
 8002c8e:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	331b      	adds	r3, #27
 8002c9e:	011b      	lsls	r3, r3, #4
 8002ca0:	4413      	add	r3, r2
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0202 	and.w	r2, r3, #2
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	331b      	adds	r3, #27
 8002cb4:	011b      	lsls	r3, r3, #4
 8002cb6:	4413      	add	r3, r2
 8002cb8:	3304      	adds	r3, #4
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0308 	and.w	r3, r3, #8
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d003      	beq.n	8002ccc <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2208      	movs	r2, #8
 8002cc8:	611a      	str	r2, [r3, #16]
 8002cca:	e00b      	b.n	8002ce4 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	331b      	adds	r3, #27
 8002cd4:	011b      	lsls	r3, r3, #4
 8002cd6:	4413      	add	r3, r2
 8002cd8:	3304      	adds	r3, #4
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 020f 	and.w	r2, r3, #15
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	331b      	adds	r3, #27
 8002cec:	011b      	lsls	r3, r3, #4
 8002cee:	4413      	add	r3, r2
 8002cf0:	3304      	adds	r3, #4
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	0a1b      	lsrs	r3, r3, #8
 8002cf6:	b2da      	uxtb	r2, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	331b      	adds	r3, #27
 8002d04:	011b      	lsls	r3, r3, #4
 8002d06:	4413      	add	r3, r2
 8002d08:	3304      	adds	r3, #4
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	0c1b      	lsrs	r3, r3, #16
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	011b      	lsls	r3, r3, #4
 8002d1c:	4413      	add	r3, r2
 8002d1e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	b2da      	uxtb	r2, r3
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	011b      	lsls	r3, r3, #4
 8002d32:	4413      	add	r3, r2
 8002d34:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	0a1a      	lsrs	r2, r3, #8
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	3301      	adds	r3, #1
 8002d40:	b2d2      	uxtb	r2, r2
 8002d42:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	011b      	lsls	r3, r3, #4
 8002d4c:	4413      	add	r3, r2
 8002d4e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	0c1a      	lsrs	r2, r3, #16
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	3302      	adds	r3, #2
 8002d5a:	b2d2      	uxtb	r2, r2
 8002d5c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	011b      	lsls	r3, r3, #4
 8002d66:	4413      	add	r3, r2
 8002d68:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	0e1a      	lsrs	r2, r3, #24
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	3303      	adds	r3, #3
 8002d74:	b2d2      	uxtb	r2, r2
 8002d76:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	011b      	lsls	r3, r3, #4
 8002d80:	4413      	add	r3, r2
 8002d82:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	3304      	adds	r3, #4
 8002d8c:	b2d2      	uxtb	r2, r2
 8002d8e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	011b      	lsls	r3, r3, #4
 8002d98:	4413      	add	r3, r2
 8002d9a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	0a1a      	lsrs	r2, r3, #8
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	3305      	adds	r3, #5
 8002da6:	b2d2      	uxtb	r2, r2
 8002da8:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	011b      	lsls	r3, r3, #4
 8002db2:	4413      	add	r3, r2
 8002db4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	0c1a      	lsrs	r2, r3, #16
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	3306      	adds	r3, #6
 8002dc0:	b2d2      	uxtb	r2, r2
 8002dc2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	011b      	lsls	r3, r3, #4
 8002dcc:	4413      	add	r3, r2
 8002dce:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	0e1a      	lsrs	r2, r3, #24
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	3307      	adds	r3, #7
 8002dda:	b2d2      	uxtb	r2, r2
 8002ddc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d108      	bne.n	8002df6 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68da      	ldr	r2, [r3, #12]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f042 0220 	orr.w	r2, r2, #32
 8002df2:	60da      	str	r2, [r3, #12]
 8002df4:	e007      	b.n	8002e06 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	691a      	ldr	r2, [r3, #16]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f042 0220 	orr.w	r2, r2, #32
 8002e04:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002e06:	2300      	movs	r3, #0
 8002e08:	e006      	b.n	8002e18 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
  }
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	371c      	adds	r7, #28
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b085      	sub	sp, #20
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e34:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002e36:	7bfb      	ldrb	r3, [r7, #15]
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d002      	beq.n	8002e42 <HAL_CAN_ActivateNotification+0x1e>
 8002e3c:	7bfb      	ldrb	r3, [r7, #15]
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d109      	bne.n	8002e56 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	6959      	ldr	r1, [r3, #20]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	683a      	ldr	r2, [r7, #0]
 8002e4e:	430a      	orrs	r2, r1
 8002e50:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002e52:	2300      	movs	r3, #0
 8002e54:	e006      	b.n	8002e64 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e5a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
  }
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3714      	adds	r7, #20
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr

08002e70 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b08a      	sub	sp, #40	@ 0x28
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	695b      	ldr	r3, [r3, #20]
 8002e82:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68db      	ldr	r3, [r3, #12]
 8002e9a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	691b      	ldr	r3, [r3, #16]
 8002ea2:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	699b      	ldr	r3, [r3, #24]
 8002eaa:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002eac:	6a3b      	ldr	r3, [r7, #32]
 8002eae:	f003 0301 	and.w	r3, r3, #1
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d07c      	beq.n	8002fb0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	f003 0301 	and.w	r3, r3, #1
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d023      	beq.n	8002f08 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002ec8:	69bb      	ldr	r3, [r7, #24]
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d003      	beq.n	8002eda <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f000 f983 	bl	80031de <HAL_CAN_TxMailbox0CompleteCallback>
 8002ed8:	e016      	b.n	8002f08 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002eda:	69bb      	ldr	r3, [r7, #24]
 8002edc:	f003 0304 	and.w	r3, r3, #4
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d004      	beq.n	8002eee <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ee6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002eea:	627b      	str	r3, [r7, #36]	@ 0x24
 8002eec:	e00c      	b.n	8002f08 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	f003 0308 	and.w	r3, r3, #8
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d004      	beq.n	8002f02 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002efa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002efe:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f00:	e002      	b.n	8002f08 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f000 f989 	bl	800321a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d024      	beq.n	8002f5c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f1a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002f1c:	69bb      	ldr	r3, [r7, #24]
 8002f1e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d003      	beq.n	8002f2e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f000 f963 	bl	80031f2 <HAL_CAN_TxMailbox1CompleteCallback>
 8002f2c:	e016      	b.n	8002f5c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002f2e:	69bb      	ldr	r3, [r7, #24]
 8002f30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d004      	beq.n	8002f42 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f3a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002f3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f40:	e00c      	b.n	8002f5c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d004      	beq.n	8002f56 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f4e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f52:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f54:	e002      	b.n	8002f5c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f000 f969 	bl	800322e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002f5c:	69bb      	ldr	r3, [r7, #24]
 8002f5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d024      	beq.n	8002fb0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002f6e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002f70:	69bb      	ldr	r3, [r7, #24]
 8002f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d003      	beq.n	8002f82 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	f000 f943 	bl	8003206 <HAL_CAN_TxMailbox2CompleteCallback>
 8002f80:	e016      	b.n	8002fb0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002f82:	69bb      	ldr	r3, [r7, #24]
 8002f84:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d004      	beq.n	8002f96 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f92:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f94:	e00c      	b.n	8002fb0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002f96:	69bb      	ldr	r3, [r7, #24]
 8002f98:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d004      	beq.n	8002faa <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fa2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fa6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fa8:	e002      	b.n	8002fb0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f000 f949 	bl	8003242 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002fb0:	6a3b      	ldr	r3, [r7, #32]
 8002fb2:	f003 0308 	and.w	r3, r3, #8
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d00c      	beq.n	8002fd4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	f003 0310 	and.w	r3, r3, #16
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d007      	beq.n	8002fd4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fca:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2210      	movs	r2, #16
 8002fd2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002fd4:	6a3b      	ldr	r3, [r7, #32]
 8002fd6:	f003 0304 	and.w	r3, r3, #4
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d00b      	beq.n	8002ff6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	f003 0308 	and.w	r3, r3, #8
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d006      	beq.n	8002ff6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2208      	movs	r2, #8
 8002fee:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002ff0:	6878      	ldr	r0, [r7, #4]
 8002ff2:	f000 f930 	bl	8003256 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002ff6:	6a3b      	ldr	r3, [r7, #32]
 8002ff8:	f003 0302 	and.w	r3, r3, #2
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d009      	beq.n	8003014 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	f003 0303 	and.w	r3, r3, #3
 800300a:	2b00      	cmp	r3, #0
 800300c:	d002      	beq.n	8003014 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f7fd fb32 	bl	8000678 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003014:	6a3b      	ldr	r3, [r7, #32]
 8003016:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800301a:	2b00      	cmp	r3, #0
 800301c:	d00c      	beq.n	8003038 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	f003 0310 	and.w	r3, r3, #16
 8003024:	2b00      	cmp	r3, #0
 8003026:	d007      	beq.n	8003038 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800302a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800302e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2210      	movs	r2, #16
 8003036:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003038:	6a3b      	ldr	r3, [r7, #32]
 800303a:	f003 0320 	and.w	r3, r3, #32
 800303e:	2b00      	cmp	r3, #0
 8003040:	d00b      	beq.n	800305a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	f003 0308 	and.w	r3, r3, #8
 8003048:	2b00      	cmp	r3, #0
 800304a:	d006      	beq.n	800305a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	2208      	movs	r2, #8
 8003052:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f000 f912 	bl	800327e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800305a:	6a3b      	ldr	r3, [r7, #32]
 800305c:	f003 0310 	and.w	r3, r3, #16
 8003060:	2b00      	cmp	r3, #0
 8003062:	d009      	beq.n	8003078 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	691b      	ldr	r3, [r3, #16]
 800306a:	f003 0303 	and.w	r3, r3, #3
 800306e:	2b00      	cmp	r3, #0
 8003070:	d002      	beq.n	8003078 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f000 f8f9 	bl	800326a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003078:	6a3b      	ldr	r3, [r7, #32]
 800307a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00b      	beq.n	800309a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	f003 0310 	and.w	r3, r3, #16
 8003088:	2b00      	cmp	r3, #0
 800308a:	d006      	beq.n	800309a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	2210      	movs	r2, #16
 8003092:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f000 f8fc 	bl	8003292 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800309a:	6a3b      	ldr	r3, [r7, #32]
 800309c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d00b      	beq.n	80030bc <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	f003 0308 	and.w	r3, r3, #8
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d006      	beq.n	80030bc <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	2208      	movs	r2, #8
 80030b4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f000 f8f5 	bl	80032a6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80030bc:	6a3b      	ldr	r3, [r7, #32]
 80030be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d07b      	beq.n	80031be <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	f003 0304 	and.w	r3, r3, #4
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d072      	beq.n	80031b6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80030d0:	6a3b      	ldr	r3, [r7, #32]
 80030d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d008      	beq.n	80030ec <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d003      	beq.n	80030ec <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80030e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e6:	f043 0301 	orr.w	r3, r3, #1
 80030ea:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80030ec:	6a3b      	ldr	r3, [r7, #32]
 80030ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d008      	beq.n	8003108 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d003      	beq.n	8003108 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003102:	f043 0302 	orr.w	r3, r3, #2
 8003106:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003108:	6a3b      	ldr	r3, [r7, #32]
 800310a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800310e:	2b00      	cmp	r3, #0
 8003110:	d008      	beq.n	8003124 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003118:	2b00      	cmp	r3, #0
 800311a:	d003      	beq.n	8003124 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800311c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800311e:	f043 0304 	orr.w	r3, r3, #4
 8003122:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003124:	6a3b      	ldr	r3, [r7, #32]
 8003126:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800312a:	2b00      	cmp	r3, #0
 800312c:	d043      	beq.n	80031b6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003134:	2b00      	cmp	r3, #0
 8003136:	d03e      	beq.n	80031b6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800313e:	2b60      	cmp	r3, #96	@ 0x60
 8003140:	d02b      	beq.n	800319a <HAL_CAN_IRQHandler+0x32a>
 8003142:	2b60      	cmp	r3, #96	@ 0x60
 8003144:	d82e      	bhi.n	80031a4 <HAL_CAN_IRQHandler+0x334>
 8003146:	2b50      	cmp	r3, #80	@ 0x50
 8003148:	d022      	beq.n	8003190 <HAL_CAN_IRQHandler+0x320>
 800314a:	2b50      	cmp	r3, #80	@ 0x50
 800314c:	d82a      	bhi.n	80031a4 <HAL_CAN_IRQHandler+0x334>
 800314e:	2b40      	cmp	r3, #64	@ 0x40
 8003150:	d019      	beq.n	8003186 <HAL_CAN_IRQHandler+0x316>
 8003152:	2b40      	cmp	r3, #64	@ 0x40
 8003154:	d826      	bhi.n	80031a4 <HAL_CAN_IRQHandler+0x334>
 8003156:	2b30      	cmp	r3, #48	@ 0x30
 8003158:	d010      	beq.n	800317c <HAL_CAN_IRQHandler+0x30c>
 800315a:	2b30      	cmp	r3, #48	@ 0x30
 800315c:	d822      	bhi.n	80031a4 <HAL_CAN_IRQHandler+0x334>
 800315e:	2b10      	cmp	r3, #16
 8003160:	d002      	beq.n	8003168 <HAL_CAN_IRQHandler+0x2f8>
 8003162:	2b20      	cmp	r3, #32
 8003164:	d005      	beq.n	8003172 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003166:	e01d      	b.n	80031a4 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800316a:	f043 0308 	orr.w	r3, r3, #8
 800316e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003170:	e019      	b.n	80031a6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003174:	f043 0310 	orr.w	r3, r3, #16
 8003178:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800317a:	e014      	b.n	80031a6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800317c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800317e:	f043 0320 	orr.w	r3, r3, #32
 8003182:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003184:	e00f      	b.n	80031a6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003188:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800318c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800318e:	e00a      	b.n	80031a6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003192:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003196:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003198:	e005      	b.n	80031a6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800319a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800319c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031a0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80031a2:	e000      	b.n	80031a6 <HAL_CAN_IRQHandler+0x336>
            break;
 80031a4:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	699a      	ldr	r2, [r3, #24]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80031b4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	2204      	movs	r2, #4
 80031bc:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80031be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d008      	beq.n	80031d6 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80031c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ca:	431a      	orrs	r2, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f000 f872 	bl	80032ba <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80031d6:	bf00      	nop
 80031d8:	3728      	adds	r7, #40	@ 0x28
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}

080031de <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80031de:	b480      	push	{r7}
 80031e0:	b083      	sub	sp, #12
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80031e6:	bf00      	nop
 80031e8:	370c      	adds	r7, #12
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr

080031f2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80031f2:	b480      	push	{r7}
 80031f4:	b083      	sub	sp, #12
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80031fa:	bf00      	nop
 80031fc:	370c      	adds	r7, #12
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr

08003206 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003206:	b480      	push	{r7}
 8003208:	b083      	sub	sp, #12
 800320a:	af00      	add	r7, sp, #0
 800320c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800320e:	bf00      	nop
 8003210:	370c      	adds	r7, #12
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr

0800321a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800321a:	b480      	push	{r7}
 800321c:	b083      	sub	sp, #12
 800321e:	af00      	add	r7, sp, #0
 8003220:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003222:	bf00      	nop
 8003224:	370c      	adds	r7, #12
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr

0800322e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800322e:	b480      	push	{r7}
 8003230:	b083      	sub	sp, #12
 8003232:	af00      	add	r7, sp, #0
 8003234:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003236:	bf00      	nop
 8003238:	370c      	adds	r7, #12
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr

08003242 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003242:	b480      	push	{r7}
 8003244:	b083      	sub	sp, #12
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800324a:	bf00      	nop
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr

08003256 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003256:	b480      	push	{r7}
 8003258:	b083      	sub	sp, #12
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800325e:	bf00      	nop
 8003260:	370c      	adds	r7, #12
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr

0800326a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800326a:	b480      	push	{r7}
 800326c:	b083      	sub	sp, #12
 800326e:	af00      	add	r7, sp, #0
 8003270:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003272:	bf00      	nop
 8003274:	370c      	adds	r7, #12
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr

0800327e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800327e:	b480      	push	{r7}
 8003280:	b083      	sub	sp, #12
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003286:	bf00      	nop
 8003288:	370c      	adds	r7, #12
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr

08003292 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003292:	b480      	push	{r7}
 8003294:	b083      	sub	sp, #12
 8003296:	af00      	add	r7, sp, #0
 8003298:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800329a:	bf00      	nop
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr

080032a6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80032a6:	b480      	push	{r7}
 80032a8:	b083      	sub	sp, #12
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80032ae:	bf00      	nop
 80032b0:	370c      	adds	r7, #12
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr

080032ba <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80032ba:	b480      	push	{r7}
 80032bc:	b083      	sub	sp, #12
 80032be:	af00      	add	r7, sp, #0
 80032c0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80032c2:	bf00      	nop
 80032c4:	370c      	adds	r7, #12
 80032c6:	46bd      	mov	sp, r7
 80032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032cc:	4770      	bx	lr
	...

080032d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b085      	sub	sp, #20
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f003 0307 	and.w	r3, r3, #7
 80032de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003314 <__NVIC_SetPriorityGrouping+0x44>)
 80032e2:	68db      	ldr	r3, [r3, #12]
 80032e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032e6:	68ba      	ldr	r2, [r7, #8]
 80032e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80032ec:	4013      	ands	r3, r2
 80032ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80032fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003300:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003302:	4a04      	ldr	r2, [pc, #16]	@ (8003314 <__NVIC_SetPriorityGrouping+0x44>)
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	60d3      	str	r3, [r2, #12]
}
 8003308:	bf00      	nop
 800330a:	3714      	adds	r7, #20
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr
 8003314:	e000ed00 	.word	0xe000ed00

08003318 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003318:	b480      	push	{r7}
 800331a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800331c:	4b04      	ldr	r3, [pc, #16]	@ (8003330 <__NVIC_GetPriorityGrouping+0x18>)
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	0a1b      	lsrs	r3, r3, #8
 8003322:	f003 0307 	and.w	r3, r3, #7
}
 8003326:	4618      	mov	r0, r3
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr
 8003330:	e000ed00 	.word	0xe000ed00

08003334 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	4603      	mov	r3, r0
 800333c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800333e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003342:	2b00      	cmp	r3, #0
 8003344:	db0b      	blt.n	800335e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003346:	79fb      	ldrb	r3, [r7, #7]
 8003348:	f003 021f 	and.w	r2, r3, #31
 800334c:	4907      	ldr	r1, [pc, #28]	@ (800336c <__NVIC_EnableIRQ+0x38>)
 800334e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003352:	095b      	lsrs	r3, r3, #5
 8003354:	2001      	movs	r0, #1
 8003356:	fa00 f202 	lsl.w	r2, r0, r2
 800335a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800335e:	bf00      	nop
 8003360:	370c      	adds	r7, #12
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop
 800336c:	e000e100 	.word	0xe000e100

08003370 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003370:	b480      	push	{r7}
 8003372:	b083      	sub	sp, #12
 8003374:	af00      	add	r7, sp, #0
 8003376:	4603      	mov	r3, r0
 8003378:	6039      	str	r1, [r7, #0]
 800337a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800337c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003380:	2b00      	cmp	r3, #0
 8003382:	db0a      	blt.n	800339a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	b2da      	uxtb	r2, r3
 8003388:	490c      	ldr	r1, [pc, #48]	@ (80033bc <__NVIC_SetPriority+0x4c>)
 800338a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800338e:	0112      	lsls	r2, r2, #4
 8003390:	b2d2      	uxtb	r2, r2
 8003392:	440b      	add	r3, r1
 8003394:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003398:	e00a      	b.n	80033b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	b2da      	uxtb	r2, r3
 800339e:	4908      	ldr	r1, [pc, #32]	@ (80033c0 <__NVIC_SetPriority+0x50>)
 80033a0:	79fb      	ldrb	r3, [r7, #7]
 80033a2:	f003 030f 	and.w	r3, r3, #15
 80033a6:	3b04      	subs	r3, #4
 80033a8:	0112      	lsls	r2, r2, #4
 80033aa:	b2d2      	uxtb	r2, r2
 80033ac:	440b      	add	r3, r1
 80033ae:	761a      	strb	r2, [r3, #24]
}
 80033b0:	bf00      	nop
 80033b2:	370c      	adds	r7, #12
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr
 80033bc:	e000e100 	.word	0xe000e100
 80033c0:	e000ed00 	.word	0xe000ed00

080033c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b089      	sub	sp, #36	@ 0x24
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	60f8      	str	r0, [r7, #12]
 80033cc:	60b9      	str	r1, [r7, #8]
 80033ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f003 0307 	and.w	r3, r3, #7
 80033d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	f1c3 0307 	rsb	r3, r3, #7
 80033de:	2b04      	cmp	r3, #4
 80033e0:	bf28      	it	cs
 80033e2:	2304      	movcs	r3, #4
 80033e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	3304      	adds	r3, #4
 80033ea:	2b06      	cmp	r3, #6
 80033ec:	d902      	bls.n	80033f4 <NVIC_EncodePriority+0x30>
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	3b03      	subs	r3, #3
 80033f2:	e000      	b.n	80033f6 <NVIC_EncodePriority+0x32>
 80033f4:	2300      	movs	r3, #0
 80033f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80033fc:	69bb      	ldr	r3, [r7, #24]
 80033fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003402:	43da      	mvns	r2, r3
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	401a      	ands	r2, r3
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800340c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	fa01 f303 	lsl.w	r3, r1, r3
 8003416:	43d9      	mvns	r1, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800341c:	4313      	orrs	r3, r2
         );
}
 800341e:	4618      	mov	r0, r3
 8003420:	3724      	adds	r7, #36	@ 0x24
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr

0800342a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800342a:	b580      	push	{r7, lr}
 800342c:	b082      	sub	sp, #8
 800342e:	af00      	add	r7, sp, #0
 8003430:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f7ff ff4c 	bl	80032d0 <__NVIC_SetPriorityGrouping>
}
 8003438:	bf00      	nop
 800343a:	3708      	adds	r7, #8
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003440:	b580      	push	{r7, lr}
 8003442:	b086      	sub	sp, #24
 8003444:	af00      	add	r7, sp, #0
 8003446:	4603      	mov	r3, r0
 8003448:	60b9      	str	r1, [r7, #8]
 800344a:	607a      	str	r2, [r7, #4]
 800344c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800344e:	2300      	movs	r3, #0
 8003450:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003452:	f7ff ff61 	bl	8003318 <__NVIC_GetPriorityGrouping>
 8003456:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003458:	687a      	ldr	r2, [r7, #4]
 800345a:	68b9      	ldr	r1, [r7, #8]
 800345c:	6978      	ldr	r0, [r7, #20]
 800345e:	f7ff ffb1 	bl	80033c4 <NVIC_EncodePriority>
 8003462:	4602      	mov	r2, r0
 8003464:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003468:	4611      	mov	r1, r2
 800346a:	4618      	mov	r0, r3
 800346c:	f7ff ff80 	bl	8003370 <__NVIC_SetPriority>
}
 8003470:	bf00      	nop
 8003472:	3718      	adds	r7, #24
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0
 800347e:	4603      	mov	r3, r0
 8003480:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003486:	4618      	mov	r0, r3
 8003488:	f7ff ff54 	bl	8003334 <__NVIC_EnableIRQ>
}
 800348c:	bf00      	nop
 800348e:	3708      	adds	r7, #8
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}

08003494 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b082      	sub	sp, #8
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d101      	bne.n	80034a6 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e014      	b.n	80034d0 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	791b      	ldrb	r3, [r3, #4]
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d105      	bne.n	80034bc <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2200      	movs	r2, #0
 80034b4:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f7fe f852 	bl	8001560 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2202      	movs	r2, #2
 80034c0:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2200      	movs	r2, #0
 80034c6:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80034ce:	2300      	movs	r3, #0
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3708      	adds	r7, #8
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}

080034d8 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b084      	sub	sp, #16
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034ee:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d01d      	beq.n	8003536 <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d018      	beq.n	8003536 <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2204      	movs	r2, #4
 8003508:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	f043 0201 	orr.w	r2, r3, #1
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800351e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800352e:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f000 f827 	bl	8003584 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

#if defined(DAC_CHANNEL2_SUPPORT)
  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d01d      	beq.n	800357c <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d018      	beq.n	800357c <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2204      	movs	r2, #4
 800354e:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	691b      	ldr	r3, [r3, #16]
 8003554:	f043 0202 	orr.w	r2, r3, #2
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003564:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8003574:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f000 f867 	bl	800364a <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
}
 800357c:	bf00      	nop
 800357e:	3710      	adds	r7, #16
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}

08003584 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800358c:	bf00      	nop
 800358e:	370c      	adds	r7, #12
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr

08003598 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003598:	b480      	push	{r7}
 800359a:	b089      	sub	sp, #36	@ 0x24
 800359c:	af00      	add	r7, sp, #0
 800359e:	60f8      	str	r0, [r7, #12]
 80035a0:	60b9      	str	r1, [r7, #8]
 80035a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035a4:	2300      	movs	r3, #0
 80035a6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d002      	beq.n	80035b4 <HAL_DAC_ConfigChannel+0x1c>
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d101      	bne.n	80035b8 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e042      	b.n	800363e <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	795b      	ldrb	r3, [r3, #5]
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d101      	bne.n	80035c4 <HAL_DAC_ConfigChannel+0x2c>
 80035c0:	2302      	movs	r3, #2
 80035c2:	e03c      	b.n	800363e <HAL_DAC_ConfigChannel+0xa6>
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2201      	movs	r2, #1
 80035c8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2202      	movs	r2, #2
 80035ce:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	f003 0310 	and.w	r3, r3, #16
 80035de:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80035e2:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 80035e6:	43db      	mvns	r3, r3
 80035e8:	69ba      	ldr	r2, [r7, #24]
 80035ea:	4013      	ands	r3, r2
 80035ec:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f003 0310 	and.w	r3, r3, #16
 8003600:	697a      	ldr	r2, [r7, #20]
 8003602:	fa02 f303 	lsl.w	r3, r2, r3
 8003606:	69ba      	ldr	r2, [r7, #24]
 8003608:	4313      	orrs	r3, r2
 800360a:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	69ba      	ldr	r2, [r7, #24]
 8003612:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	6819      	ldr	r1, [r3, #0]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f003 0310 	and.w	r3, r3, #16
 8003620:	22c0      	movs	r2, #192	@ 0xc0
 8003622:	fa02 f303 	lsl.w	r3, r2, r3
 8003626:	43da      	mvns	r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	400a      	ands	r2, r1
 800362e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2201      	movs	r2, #1
 8003634:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2200      	movs	r2, #0
 800363a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800363c:	7ffb      	ldrb	r3, [r7, #31]
}
 800363e:	4618      	mov	r0, r3
 8003640:	3724      	adds	r7, #36	@ 0x24
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr

0800364a <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800364a:	b480      	push	{r7}
 800364c:	b083      	sub	sp, #12
 800364e:	af00      	add	r7, sp, #0
 8003650:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8003652:	bf00      	nop
 8003654:	370c      	adds	r7, #12
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
	...

08003660 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b086      	sub	sp, #24
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003668:	2300      	movs	r3, #0
 800366a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800366c:	f7fe fc54 	bl	8001f18 <HAL_GetTick>
 8003670:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d101      	bne.n	800367c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e099      	b.n	80037b0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2202      	movs	r2, #2
 8003680:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f022 0201 	bic.w	r2, r2, #1
 800369a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800369c:	e00f      	b.n	80036be <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800369e:	f7fe fc3b 	bl	8001f18 <HAL_GetTick>
 80036a2:	4602      	mov	r2, r0
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	2b05      	cmp	r3, #5
 80036aa:	d908      	bls.n	80036be <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2220      	movs	r2, #32
 80036b0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2203      	movs	r2, #3
 80036b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e078      	b.n	80037b0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 0301 	and.w	r3, r3, #1
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d1e8      	bne.n	800369e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80036d4:	697a      	ldr	r2, [r7, #20]
 80036d6:	4b38      	ldr	r3, [pc, #224]	@ (80037b8 <HAL_DMA_Init+0x158>)
 80036d8:	4013      	ands	r3, r2
 80036da:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	685a      	ldr	r2, [r3, #4]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	691b      	ldr	r3, [r3, #16]
 80036f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	699b      	ldr	r3, [r3, #24]
 80036fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003702:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6a1b      	ldr	r3, [r3, #32]
 8003708:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800370a:	697a      	ldr	r2, [r7, #20]
 800370c:	4313      	orrs	r3, r2
 800370e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003714:	2b04      	cmp	r3, #4
 8003716:	d107      	bne.n	8003728 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003720:	4313      	orrs	r3, r2
 8003722:	697a      	ldr	r2, [r7, #20]
 8003724:	4313      	orrs	r3, r2
 8003726:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	697a      	ldr	r2, [r7, #20]
 800372e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	f023 0307 	bic.w	r3, r3, #7
 800373e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003744:	697a      	ldr	r2, [r7, #20]
 8003746:	4313      	orrs	r3, r2
 8003748:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374e:	2b04      	cmp	r3, #4
 8003750:	d117      	bne.n	8003782 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003756:	697a      	ldr	r2, [r7, #20]
 8003758:	4313      	orrs	r3, r2
 800375a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003760:	2b00      	cmp	r3, #0
 8003762:	d00e      	beq.n	8003782 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003764:	6878      	ldr	r0, [r7, #4]
 8003766:	f000 fb01 	bl	8003d6c <DMA_CheckFifoParam>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d008      	beq.n	8003782 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2240      	movs	r2, #64	@ 0x40
 8003774:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2201      	movs	r2, #1
 800377a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800377e:	2301      	movs	r3, #1
 8003780:	e016      	b.n	80037b0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	697a      	ldr	r2, [r7, #20]
 8003788:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f000 fab8 	bl	8003d00 <DMA_CalcBaseAndBitshift>
 8003790:	4603      	mov	r3, r0
 8003792:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003798:	223f      	movs	r2, #63	@ 0x3f
 800379a:	409a      	lsls	r2, r3
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2201      	movs	r2, #1
 80037aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80037ae:	2300      	movs	r3, #0
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3718      	adds	r7, #24
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	f010803f 	.word	0xf010803f

080037bc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b086      	sub	sp, #24
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	60b9      	str	r1, [r7, #8]
 80037c6:	607a      	str	r2, [r7, #4]
 80037c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037ca:	2300      	movs	r3, #0
 80037cc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037d2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d101      	bne.n	80037e2 <HAL_DMA_Start_IT+0x26>
 80037de:	2302      	movs	r3, #2
 80037e0:	e040      	b.n	8003864 <HAL_DMA_Start_IT+0xa8>
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2201      	movs	r2, #1
 80037e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d12f      	bne.n	8003856 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2202      	movs	r2, #2
 80037fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2200      	movs	r2, #0
 8003802:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	68b9      	ldr	r1, [r7, #8]
 800380a:	68f8      	ldr	r0, [r7, #12]
 800380c:	f000 fa4a 	bl	8003ca4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003814:	223f      	movs	r2, #63	@ 0x3f
 8003816:	409a      	lsls	r2, r3
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f042 0216 	orr.w	r2, r2, #22
 800382a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003830:	2b00      	cmp	r3, #0
 8003832:	d007      	beq.n	8003844 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f042 0208 	orr.w	r2, r2, #8
 8003842:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f042 0201 	orr.w	r2, r2, #1
 8003852:	601a      	str	r2, [r3, #0]
 8003854:	e005      	b.n	8003862 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2200      	movs	r2, #0
 800385a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800385e:	2302      	movs	r3, #2
 8003860:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003862:	7dfb      	ldrb	r3, [r7, #23]
}
 8003864:	4618      	mov	r0, r3
 8003866:	3718      	adds	r7, #24
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003878:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800387a:	f7fe fb4d 	bl	8001f18 <HAL_GetTick>
 800387e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003886:	b2db      	uxtb	r3, r3
 8003888:	2b02      	cmp	r3, #2
 800388a:	d008      	beq.n	800389e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2280      	movs	r2, #128	@ 0x80
 8003890:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2200      	movs	r2, #0
 8003896:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e052      	b.n	8003944 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f022 0216 	bic.w	r2, r2, #22
 80038ac:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	695a      	ldr	r2, [r3, #20]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80038bc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d103      	bne.n	80038ce <HAL_DMA_Abort+0x62>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d007      	beq.n	80038de <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f022 0208 	bic.w	r2, r2, #8
 80038dc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f022 0201 	bic.w	r2, r2, #1
 80038ec:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038ee:	e013      	b.n	8003918 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80038f0:	f7fe fb12 	bl	8001f18 <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	2b05      	cmp	r3, #5
 80038fc:	d90c      	bls.n	8003918 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2220      	movs	r2, #32
 8003902:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2203      	movs	r2, #3
 8003908:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2200      	movs	r2, #0
 8003910:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003914:	2303      	movs	r3, #3
 8003916:	e015      	b.n	8003944 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 0301 	and.w	r3, r3, #1
 8003922:	2b00      	cmp	r3, #0
 8003924:	d1e4      	bne.n	80038f0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800392a:	223f      	movs	r2, #63	@ 0x3f
 800392c:	409a      	lsls	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2201      	movs	r2, #1
 8003936:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003942:	2300      	movs	r3, #0
}
 8003944:	4618      	mov	r0, r3
 8003946:	3710      	adds	r7, #16
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}

0800394c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800395a:	b2db      	uxtb	r3, r3
 800395c:	2b02      	cmp	r3, #2
 800395e:	d004      	beq.n	800396a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2280      	movs	r2, #128	@ 0x80
 8003964:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e00c      	b.n	8003984 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2205      	movs	r2, #5
 800396e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f022 0201 	bic.w	r2, r2, #1
 8003980:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003982:	2300      	movs	r3, #0
}
 8003984:	4618      	mov	r0, r3
 8003986:	370c      	adds	r7, #12
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr

08003990 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b086      	sub	sp, #24
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003998:	2300      	movs	r3, #0
 800399a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800399c:	4b8e      	ldr	r3, [pc, #568]	@ (8003bd8 <HAL_DMA_IRQHandler+0x248>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a8e      	ldr	r2, [pc, #568]	@ (8003bdc <HAL_DMA_IRQHandler+0x24c>)
 80039a2:	fba2 2303 	umull	r2, r3, r2, r3
 80039a6:	0a9b      	lsrs	r3, r3, #10
 80039a8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ba:	2208      	movs	r2, #8
 80039bc:	409a      	lsls	r2, r3
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	4013      	ands	r3, r2
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d01a      	beq.n	80039fc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0304 	and.w	r3, r3, #4
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d013      	beq.n	80039fc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f022 0204 	bic.w	r2, r2, #4
 80039e2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039e8:	2208      	movs	r2, #8
 80039ea:	409a      	lsls	r2, r3
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039f4:	f043 0201 	orr.w	r2, r3, #1
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a00:	2201      	movs	r2, #1
 8003a02:	409a      	lsls	r2, r3
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	4013      	ands	r3, r2
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d012      	beq.n	8003a32 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	695b      	ldr	r3, [r3, #20]
 8003a12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d00b      	beq.n	8003a32 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a1e:	2201      	movs	r2, #1
 8003a20:	409a      	lsls	r2, r3
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a2a:	f043 0202 	orr.w	r2, r3, #2
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a36:	2204      	movs	r2, #4
 8003a38:	409a      	lsls	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d012      	beq.n	8003a68 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0302 	and.w	r3, r3, #2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d00b      	beq.n	8003a68 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a54:	2204      	movs	r2, #4
 8003a56:	409a      	lsls	r2, r3
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a60:	f043 0204 	orr.w	r2, r3, #4
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a6c:	2210      	movs	r2, #16
 8003a6e:	409a      	lsls	r2, r3
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	4013      	ands	r3, r2
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d043      	beq.n	8003b00 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 0308 	and.w	r3, r3, #8
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d03c      	beq.n	8003b00 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a8a:	2210      	movs	r2, #16
 8003a8c:	409a      	lsls	r2, r3
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d018      	beq.n	8003ad2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d108      	bne.n	8003ac0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d024      	beq.n	8003b00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	4798      	blx	r3
 8003abe:	e01f      	b.n	8003b00 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d01b      	beq.n	8003b00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003acc:	6878      	ldr	r0, [r7, #4]
 8003ace:	4798      	blx	r3
 8003ad0:	e016      	b.n	8003b00 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d107      	bne.n	8003af0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f022 0208 	bic.w	r2, r2, #8
 8003aee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d003      	beq.n	8003b00 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b04:	2220      	movs	r2, #32
 8003b06:	409a      	lsls	r2, r3
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	f000 808f 	beq.w	8003c30 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0310 	and.w	r3, r3, #16
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	f000 8087 	beq.w	8003c30 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b26:	2220      	movs	r2, #32
 8003b28:	409a      	lsls	r2, r3
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	2b05      	cmp	r3, #5
 8003b38:	d136      	bne.n	8003ba8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f022 0216 	bic.w	r2, r2, #22
 8003b48:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	695a      	ldr	r2, [r3, #20]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003b58:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d103      	bne.n	8003b6a <HAL_DMA_IRQHandler+0x1da>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d007      	beq.n	8003b7a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f022 0208 	bic.w	r2, r2, #8
 8003b78:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b7e:	223f      	movs	r2, #63	@ 0x3f
 8003b80:	409a      	lsls	r2, r3
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d07e      	beq.n	8003c9c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	4798      	blx	r3
        }
        return;
 8003ba6:	e079      	b.n	8003c9c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d01d      	beq.n	8003bf2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d10d      	bne.n	8003be0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d031      	beq.n	8003c30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	4798      	blx	r3
 8003bd4:	e02c      	b.n	8003c30 <HAL_DMA_IRQHandler+0x2a0>
 8003bd6:	bf00      	nop
 8003bd8:	200000b0 	.word	0x200000b0
 8003bdc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d023      	beq.n	8003c30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	4798      	blx	r3
 8003bf0:	e01e      	b.n	8003c30 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d10f      	bne.n	8003c20 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f022 0210 	bic.w	r2, r2, #16
 8003c0e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d003      	beq.n	8003c30 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d032      	beq.n	8003c9e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c3c:	f003 0301 	and.w	r3, r3, #1
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d022      	beq.n	8003c8a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2205      	movs	r2, #5
 8003c48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f022 0201 	bic.w	r2, r2, #1
 8003c5a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	3301      	adds	r3, #1
 8003c60:	60bb      	str	r3, [r7, #8]
 8003c62:	697a      	ldr	r2, [r7, #20]
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d307      	bcc.n	8003c78 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 0301 	and.w	r3, r3, #1
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d1f2      	bne.n	8003c5c <HAL_DMA_IRQHandler+0x2cc>
 8003c76:	e000      	b.n	8003c7a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003c78:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d005      	beq.n	8003c9e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	4798      	blx	r3
 8003c9a:	e000      	b.n	8003c9e <HAL_DMA_IRQHandler+0x30e>
        return;
 8003c9c:	bf00      	nop
    }
  }
}
 8003c9e:	3718      	adds	r7, #24
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b085      	sub	sp, #20
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	60f8      	str	r0, [r7, #12]
 8003cac:	60b9      	str	r1, [r7, #8]
 8003cae:	607a      	str	r2, [r7, #4]
 8003cb0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003cc0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	2b40      	cmp	r3, #64	@ 0x40
 8003cd0:	d108      	bne.n	8003ce4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	68ba      	ldr	r2, [r7, #8]
 8003ce0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003ce2:	e007      	b.n	8003cf4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	68ba      	ldr	r2, [r7, #8]
 8003cea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	687a      	ldr	r2, [r7, #4]
 8003cf2:	60da      	str	r2, [r3, #12]
}
 8003cf4:	bf00      	nop
 8003cf6:	3714      	adds	r7, #20
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr

08003d00 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b085      	sub	sp, #20
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	3b10      	subs	r3, #16
 8003d10:	4a14      	ldr	r2, [pc, #80]	@ (8003d64 <DMA_CalcBaseAndBitshift+0x64>)
 8003d12:	fba2 2303 	umull	r2, r3, r2, r3
 8003d16:	091b      	lsrs	r3, r3, #4
 8003d18:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003d1a:	4a13      	ldr	r2, [pc, #76]	@ (8003d68 <DMA_CalcBaseAndBitshift+0x68>)
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	4413      	add	r3, r2
 8003d20:	781b      	ldrb	r3, [r3, #0]
 8003d22:	461a      	mov	r2, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2b03      	cmp	r3, #3
 8003d2c:	d909      	bls.n	8003d42 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003d36:	f023 0303 	bic.w	r3, r3, #3
 8003d3a:	1d1a      	adds	r2, r3, #4
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003d40:	e007      	b.n	8003d52 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003d4a:	f023 0303 	bic.w	r3, r3, #3
 8003d4e:	687a      	ldr	r2, [r7, #4]
 8003d50:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3714      	adds	r7, #20
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop
 8003d64:	aaaaaaab 	.word	0xaaaaaaab
 8003d68:	0800a5c0 	.word	0x0800a5c0

08003d6c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b085      	sub	sp, #20
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d74:	2300      	movs	r3, #0
 8003d76:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d7c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	699b      	ldr	r3, [r3, #24]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d11f      	bne.n	8003dc6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	2b03      	cmp	r3, #3
 8003d8a:	d856      	bhi.n	8003e3a <DMA_CheckFifoParam+0xce>
 8003d8c:	a201      	add	r2, pc, #4	@ (adr r2, 8003d94 <DMA_CheckFifoParam+0x28>)
 8003d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d92:	bf00      	nop
 8003d94:	08003da5 	.word	0x08003da5
 8003d98:	08003db7 	.word	0x08003db7
 8003d9c:	08003da5 	.word	0x08003da5
 8003da0:	08003e3b 	.word	0x08003e3b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003da8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d046      	beq.n	8003e3e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003db4:	e043      	b.n	8003e3e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dba:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003dbe:	d140      	bne.n	8003e42 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dc4:	e03d      	b.n	8003e42 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	699b      	ldr	r3, [r3, #24]
 8003dca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003dce:	d121      	bne.n	8003e14 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	2b03      	cmp	r3, #3
 8003dd4:	d837      	bhi.n	8003e46 <DMA_CheckFifoParam+0xda>
 8003dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8003ddc <DMA_CheckFifoParam+0x70>)
 8003dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ddc:	08003ded 	.word	0x08003ded
 8003de0:	08003df3 	.word	0x08003df3
 8003de4:	08003ded 	.word	0x08003ded
 8003de8:	08003e05 	.word	0x08003e05
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	73fb      	strb	r3, [r7, #15]
      break;
 8003df0:	e030      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d025      	beq.n	8003e4a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e02:	e022      	b.n	8003e4a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e08:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003e0c:	d11f      	bne.n	8003e4e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003e12:	e01c      	b.n	8003e4e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	2b02      	cmp	r3, #2
 8003e18:	d903      	bls.n	8003e22 <DMA_CheckFifoParam+0xb6>
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	2b03      	cmp	r3, #3
 8003e1e:	d003      	beq.n	8003e28 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003e20:	e018      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	73fb      	strb	r3, [r7, #15]
      break;
 8003e26:	e015      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d00e      	beq.n	8003e52 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	73fb      	strb	r3, [r7, #15]
      break;
 8003e38:	e00b      	b.n	8003e52 <DMA_CheckFifoParam+0xe6>
      break;
 8003e3a:	bf00      	nop
 8003e3c:	e00a      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      break;
 8003e3e:	bf00      	nop
 8003e40:	e008      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      break;
 8003e42:	bf00      	nop
 8003e44:	e006      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      break;
 8003e46:	bf00      	nop
 8003e48:	e004      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      break;
 8003e4a:	bf00      	nop
 8003e4c:	e002      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      break;   
 8003e4e:	bf00      	nop
 8003e50:	e000      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      break;
 8003e52:	bf00      	nop
    }
  } 
  
  return status; 
 8003e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3714      	adds	r7, #20
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr
 8003e62:	bf00      	nop

08003e64 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b084      	sub	sp, #16
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d101      	bne.n	8003e76 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e08a      	b.n	8003f8c <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d106      	bne.n	8003e8e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2220      	movs	r2, #32
 8003e84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f7fd fbb5 	bl	80015f8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e8e:	2300      	movs	r3, #0
 8003e90:	60bb      	str	r3, [r7, #8]
 8003e92:	4b40      	ldr	r3, [pc, #256]	@ (8003f94 <HAL_ETH_Init+0x130>)
 8003e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e96:	4a3f      	ldr	r2, [pc, #252]	@ (8003f94 <HAL_ETH_Init+0x130>)
 8003e98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e9e:	4b3d      	ldr	r3, [pc, #244]	@ (8003f94 <HAL_ETH_Init+0x130>)
 8003ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ea2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ea6:	60bb      	str	r3, [r7, #8]
 8003ea8:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003eaa:	4b3b      	ldr	r3, [pc, #236]	@ (8003f98 <HAL_ETH_Init+0x134>)
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	4a3a      	ldr	r2, [pc, #232]	@ (8003f98 <HAL_ETH_Init+0x134>)
 8003eb0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003eb4:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003eb6:	4b38      	ldr	r3, [pc, #224]	@ (8003f98 <HAL_ETH_Init+0x134>)
 8003eb8:	685a      	ldr	r2, [r3, #4]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	4936      	ldr	r1, [pc, #216]	@ (8003f98 <HAL_ETH_Init+0x134>)
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003ec4:	4b34      	ldr	r3, [pc, #208]	@ (8003f98 <HAL_ETH_Init+0x134>)
 8003ec6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	687a      	ldr	r2, [r7, #4]
 8003ed4:	6812      	ldr	r2, [r2, #0]
 8003ed6:	f043 0301 	orr.w	r3, r3, #1
 8003eda:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003ede:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ee0:	f7fe f81a 	bl	8001f18 <HAL_GetTick>
 8003ee4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003ee6:	e011      	b.n	8003f0c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003ee8:	f7fe f816 	bl	8001f18 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003ef6:	d909      	bls.n	8003f0c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2204      	movs	r2, #4
 8003efc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	22e0      	movs	r2, #224	@ 0xe0
 8003f04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e03f      	b.n	8003f8c <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0301 	and.w	r3, r3, #1
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d1e4      	bne.n	8003ee8 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f000 f97a 	bl	8004218 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f000 fa25 	bl	8004374 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f000 fa7b 	bl	8004426 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	461a      	mov	r2, r3
 8003f36:	2100      	movs	r1, #0
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f000 f9e3 	bl	8004304 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8003f4c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	6812      	ldr	r2, [r2, #0]
 8003f5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f5e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003f62:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8003f76:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2210      	movs	r2, #16
 8003f86:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003f8a:	2300      	movs	r3, #0
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3710      	adds	r7, #16
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	40023800 	.word	0x40023800
 8003f98:	40013800 	.word	0x40013800

08003f9c <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003fae:	68fa      	ldr	r2, [r7, #12]
 8003fb0:	4b53      	ldr	r3, [pc, #332]	@ (8004100 <ETH_SetMACConfig+0x164>)
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	7b9b      	ldrb	r3, [r3, #14]
 8003fba:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003fbc:	683a      	ldr	r2, [r7, #0]
 8003fbe:	7c12      	ldrb	r2, [r2, #16]
 8003fc0:	2a00      	cmp	r2, #0
 8003fc2:	d102      	bne.n	8003fca <ETH_SetMACConfig+0x2e>
 8003fc4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003fc8:	e000      	b.n	8003fcc <ETH_SetMACConfig+0x30>
 8003fca:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003fcc:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003fce:	683a      	ldr	r2, [r7, #0]
 8003fd0:	7c52      	ldrb	r2, [r2, #17]
 8003fd2:	2a00      	cmp	r2, #0
 8003fd4:	d102      	bne.n	8003fdc <ETH_SetMACConfig+0x40>
 8003fd6:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003fda:	e000      	b.n	8003fde <ETH_SetMACConfig+0x42>
 8003fdc:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003fde:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003fe4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	7fdb      	ldrb	r3, [r3, #31]
 8003fea:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003fec:	431a      	orrs	r2, r3
                        macconf->Speed |
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003ff2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003ff4:	683a      	ldr	r2, [r7, #0]
 8003ff6:	7f92      	ldrb	r2, [r2, #30]
 8003ff8:	2a00      	cmp	r2, #0
 8003ffa:	d102      	bne.n	8004002 <ETH_SetMACConfig+0x66>
 8003ffc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004000:	e000      	b.n	8004004 <ETH_SetMACConfig+0x68>
 8004002:	2200      	movs	r2, #0
                        macconf->Speed |
 8004004:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	7f1b      	ldrb	r3, [r3, #28]
 800400a:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800400c:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8004012:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	791b      	ldrb	r3, [r3, #4]
 8004018:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800401a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800401c:	683a      	ldr	r2, [r7, #0]
 800401e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8004022:	2a00      	cmp	r2, #0
 8004024:	d102      	bne.n	800402c <ETH_SetMACConfig+0x90>
 8004026:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800402a:	e000      	b.n	800402e <ETH_SetMACConfig+0x92>
 800402c:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800402e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	7bdb      	ldrb	r3, [r3, #15]
 8004034:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004036:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800403c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004044:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004046:	4313      	orrs	r3, r2
 8004048:	68fa      	ldr	r2, [r7, #12]
 800404a:	4313      	orrs	r3, r2
 800404c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	68fa      	ldr	r2, [r7, #12]
 8004054:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800405e:	2001      	movs	r0, #1
 8004060:	f7fd ff66 	bl	8001f30 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	68fa      	ldr	r2, [r7, #12]
 800406a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	699b      	ldr	r3, [r3, #24]
 8004072:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8004074:	68fa      	ldr	r2, [r7, #12]
 8004076:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800407a:	4013      	ands	r3, r2
 800407c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004082:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8004084:	683a      	ldr	r2, [r7, #0]
 8004086:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800408a:	2a00      	cmp	r2, #0
 800408c:	d101      	bne.n	8004092 <ETH_SetMACConfig+0xf6>
 800408e:	2280      	movs	r2, #128	@ 0x80
 8004090:	e000      	b.n	8004094 <ETH_SetMACConfig+0xf8>
 8004092:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004094:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800409a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800409c:	683a      	ldr	r2, [r7, #0]
 800409e:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80040a2:	2a01      	cmp	r2, #1
 80040a4:	d101      	bne.n	80040aa <ETH_SetMACConfig+0x10e>
 80040a6:	2208      	movs	r2, #8
 80040a8:	e000      	b.n	80040ac <ETH_SetMACConfig+0x110>
 80040aa:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80040ac:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80040ae:	683a      	ldr	r2, [r7, #0]
 80040b0:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80040b4:	2a01      	cmp	r2, #1
 80040b6:	d101      	bne.n	80040bc <ETH_SetMACConfig+0x120>
 80040b8:	2204      	movs	r2, #4
 80040ba:	e000      	b.n	80040be <ETH_SetMACConfig+0x122>
 80040bc:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80040be:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80040c0:	683a      	ldr	r2, [r7, #0]
 80040c2:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80040c6:	2a01      	cmp	r2, #1
 80040c8:	d101      	bne.n	80040ce <ETH_SetMACConfig+0x132>
 80040ca:	2202      	movs	r2, #2
 80040cc:	e000      	b.n	80040d0 <ETH_SetMACConfig+0x134>
 80040ce:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80040d0:	4313      	orrs	r3, r2
 80040d2:	68fa      	ldr	r2, [r7, #12]
 80040d4:	4313      	orrs	r3, r2
 80040d6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	68fa      	ldr	r2, [r7, #12]
 80040de:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	699b      	ldr	r3, [r3, #24]
 80040e6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80040e8:	2001      	movs	r0, #1
 80040ea:	f7fd ff21 	bl	8001f30 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	68fa      	ldr	r2, [r7, #12]
 80040f4:	619a      	str	r2, [r3, #24]
}
 80040f6:	bf00      	nop
 80040f8:	3710      	adds	r7, #16
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	fd20810f 	.word	0xfd20810f

08004104 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b084      	sub	sp, #16
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004116:	699b      	ldr	r3, [r3, #24]
 8004118:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800411a:	68fa      	ldr	r2, [r7, #12]
 800411c:	4b3d      	ldr	r3, [pc, #244]	@ (8004214 <ETH_SetDMAConfig+0x110>)
 800411e:	4013      	ands	r3, r2
 8004120:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	7b1b      	ldrb	r3, [r3, #12]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d102      	bne.n	8004130 <ETH_SetDMAConfig+0x2c>
 800412a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800412e:	e000      	b.n	8004132 <ETH_SetDMAConfig+0x2e>
 8004130:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	7b5b      	ldrb	r3, [r3, #13]
 8004136:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004138:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800413a:	683a      	ldr	r2, [r7, #0]
 800413c:	7f52      	ldrb	r2, [r2, #29]
 800413e:	2a00      	cmp	r2, #0
 8004140:	d102      	bne.n	8004148 <ETH_SetDMAConfig+0x44>
 8004142:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004146:	e000      	b.n	800414a <ETH_SetDMAConfig+0x46>
 8004148:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800414a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	7b9b      	ldrb	r3, [r3, #14]
 8004150:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8004152:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004158:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	7f1b      	ldrb	r3, [r3, #28]
 800415e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8004160:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	7f9b      	ldrb	r3, [r3, #30]
 8004166:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8004168:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800416e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004176:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004178:	4313      	orrs	r3, r2
 800417a:	68fa      	ldr	r2, [r7, #12]
 800417c:	4313      	orrs	r3, r2
 800417e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004188:	461a      	mov	r2, r3
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004196:	699b      	ldr	r3, [r3, #24]
 8004198:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800419a:	2001      	movs	r0, #1
 800419c:	f7fd fec8 	bl	8001f30 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80041a8:	461a      	mov	r2, r3
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	791b      	ldrb	r3, [r3, #4]
 80041b2:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80041b8:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80041be:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80041c4:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80041cc:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80041ce:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041d4:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80041d6:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80041dc:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	6812      	ldr	r2, [r2, #0]
 80041e2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80041e6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80041ea:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80041f8:	2001      	movs	r0, #1
 80041fa:	f7fd fe99 	bl	8001f30 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004206:	461a      	mov	r2, r3
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6013      	str	r3, [r2, #0]
}
 800420c:	bf00      	nop
 800420e:	3710      	adds	r7, #16
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}
 8004214:	f8de3f23 	.word	0xf8de3f23

08004218 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b0a6      	sub	sp, #152	@ 0x98
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8004220:	2301      	movs	r3, #1
 8004222:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8004226:	2301      	movs	r3, #1
 8004228:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 800422c:	2300      	movs	r3, #0
 800422e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8004230:	2300      	movs	r3, #0
 8004232:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8004236:	2301      	movs	r3, #1
 8004238:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 800423c:	2300      	movs	r3, #0
 800423e:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8004242:	2301      	movs	r3, #1
 8004244:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8004248:	2301      	movs	r3, #1
 800424a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800424e:	2300      	movs	r3, #0
 8004250:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8004254:	2300      	movs	r3, #0
 8004256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800425a:	2300      	movs	r3, #0
 800425c:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 800425e:	2300      	movs	r3, #0
 8004260:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8004264:	2300      	movs	r3, #0
 8004266:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8004268:	2300      	movs	r3, #0
 800426a:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800426e:	2300      	movs	r3, #0
 8004270:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8004274:	2300      	movs	r3, #0
 8004276:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800427a:	2300      	movs	r3, #0
 800427c:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8004280:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004284:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8004286:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800428a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800428c:	2300      	movs	r3, #0
 800428e:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8004292:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004296:	4619      	mov	r1, r3
 8004298:	6878      	ldr	r0, [r7, #4]
 800429a:	f7ff fe7f 	bl	8003f9c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800429e:	2301      	movs	r3, #1
 80042a0:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80042a2:	2301      	movs	r3, #1
 80042a4:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80042a6:	2301      	movs	r3, #1
 80042a8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80042ac:	2301      	movs	r3, #1
 80042ae:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80042b0:	2300      	movs	r3, #0
 80042b2:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80042b4:	2300      	movs	r3, #0
 80042b6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80042ba:	2300      	movs	r3, #0
 80042bc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80042c0:	2300      	movs	r3, #0
 80042c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80042c4:	2301      	movs	r3, #1
 80042c6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80042ca:	2301      	movs	r3, #1
 80042cc:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80042ce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80042d2:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80042d4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80042d8:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80042da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80042de:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80042e0:	2301      	movs	r3, #1
 80042e2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80042e6:	2300      	movs	r3, #0
 80042e8:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80042ea:	2300      	movs	r3, #0
 80042ec:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80042ee:	f107 0308 	add.w	r3, r7, #8
 80042f2:	4619      	mov	r1, r3
 80042f4:	6878      	ldr	r0, [r7, #4]
 80042f6:	f7ff ff05 	bl	8004104 <ETH_SetDMAConfig>
}
 80042fa:	bf00      	nop
 80042fc:	3798      	adds	r7, #152	@ 0x98
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
	...

08004304 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004304:	b480      	push	{r7}
 8004306:	b087      	sub	sp, #28
 8004308:	af00      	add	r7, sp, #0
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	60b9      	str	r1, [r7, #8]
 800430e:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	3305      	adds	r3, #5
 8004314:	781b      	ldrb	r3, [r3, #0]
 8004316:	021b      	lsls	r3, r3, #8
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	3204      	adds	r2, #4
 800431c:	7812      	ldrb	r2, [r2, #0]
 800431e:	4313      	orrs	r3, r2
 8004320:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8004322:	68ba      	ldr	r2, [r7, #8]
 8004324:	4b11      	ldr	r3, [pc, #68]	@ (800436c <ETH_MACAddressConfig+0x68>)
 8004326:	4413      	add	r3, r2
 8004328:	461a      	mov	r2, r3
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	3303      	adds	r3, #3
 8004332:	781b      	ldrb	r3, [r3, #0]
 8004334:	061a      	lsls	r2, r3, #24
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	3302      	adds	r3, #2
 800433a:	781b      	ldrb	r3, [r3, #0]
 800433c:	041b      	lsls	r3, r3, #16
 800433e:	431a      	orrs	r2, r3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	3301      	adds	r3, #1
 8004344:	781b      	ldrb	r3, [r3, #0]
 8004346:	021b      	lsls	r3, r3, #8
 8004348:	4313      	orrs	r3, r2
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	7812      	ldrb	r2, [r2, #0]
 800434e:	4313      	orrs	r3, r2
 8004350:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8004352:	68ba      	ldr	r2, [r7, #8]
 8004354:	4b06      	ldr	r3, [pc, #24]	@ (8004370 <ETH_MACAddressConfig+0x6c>)
 8004356:	4413      	add	r3, r2
 8004358:	461a      	mov	r2, r3
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	6013      	str	r3, [r2, #0]
}
 800435e:	bf00      	nop
 8004360:	371c      	adds	r7, #28
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr
 800436a:	bf00      	nop
 800436c:	40028040 	.word	0x40028040
 8004370:	40028044 	.word	0x40028044

08004374 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8004374:	b480      	push	{r7}
 8004376:	b085      	sub	sp, #20
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800437c:	2300      	movs	r3, #0
 800437e:	60fb      	str	r3, [r7, #12]
 8004380:	e03e      	b.n	8004400 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	68d9      	ldr	r1, [r3, #12]
 8004386:	68fa      	ldr	r2, [r7, #12]
 8004388:	4613      	mov	r3, r2
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	4413      	add	r3, r2
 800438e:	00db      	lsls	r3, r3, #3
 8004390:	440b      	add	r3, r1
 8004392:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	2200      	movs	r2, #0
 8004398:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	2200      	movs	r2, #0
 800439e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	2200      	movs	r2, #0
 80043a4:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	2200      	movs	r2, #0
 80043aa:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80043ac:	68b9      	ldr	r1, [r7, #8]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	68fa      	ldr	r2, [r7, #12]
 80043b2:	3206      	adds	r2, #6
 80043b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d80c      	bhi.n	80043e4 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	68d9      	ldr	r1, [r3, #12]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	1c5a      	adds	r2, r3, #1
 80043d2:	4613      	mov	r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	4413      	add	r3, r2
 80043d8:	00db      	lsls	r3, r3, #3
 80043da:	440b      	add	r3, r1
 80043dc:	461a      	mov	r2, r3
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	60da      	str	r2, [r3, #12]
 80043e2:	e004      	b.n	80043ee <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	461a      	mov	r2, r3
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	3301      	adds	r3, #1
 80043fe:	60fb      	str	r3, [r7, #12]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2b03      	cmp	r3, #3
 8004404:	d9bd      	bls.n	8004382 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	68da      	ldr	r2, [r3, #12]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004418:	611a      	str	r2, [r3, #16]
}
 800441a:	bf00      	nop
 800441c:	3714      	adds	r7, #20
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr

08004426 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8004426:	b480      	push	{r7}
 8004428:	b085      	sub	sp, #20
 800442a:	af00      	add	r7, sp, #0
 800442c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800442e:	2300      	movs	r3, #0
 8004430:	60fb      	str	r3, [r7, #12]
 8004432:	e048      	b.n	80044c6 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6919      	ldr	r1, [r3, #16]
 8004438:	68fa      	ldr	r2, [r7, #12]
 800443a:	4613      	mov	r3, r2
 800443c:	009b      	lsls	r3, r3, #2
 800443e:	4413      	add	r3, r2
 8004440:	00db      	lsls	r3, r3, #3
 8004442:	440b      	add	r3, r1
 8004444:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	2200      	movs	r2, #0
 800444a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	2200      	movs	r2, #0
 8004450:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	2200      	movs	r2, #0
 8004456:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	2200      	movs	r2, #0
 800445c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	2200      	movs	r2, #0
 8004462:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	2200      	movs	r2, #0
 8004468:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004470:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	695b      	ldr	r3, [r3, #20]
 8004476:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800448a:	68b9      	ldr	r1, [r7, #8]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	68fa      	ldr	r2, [r7, #12]
 8004490:	3212      	adds	r2, #18
 8004492:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2b02      	cmp	r3, #2
 800449a:	d80c      	bhi.n	80044b6 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6919      	ldr	r1, [r3, #16]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	1c5a      	adds	r2, r3, #1
 80044a4:	4613      	mov	r3, r2
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	4413      	add	r3, r2
 80044aa:	00db      	lsls	r3, r3, #3
 80044ac:	440b      	add	r3, r1
 80044ae:	461a      	mov	r2, r3
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	60da      	str	r2, [r3, #12]
 80044b4:	e004      	b.n	80044c0 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	691b      	ldr	r3, [r3, #16]
 80044ba:	461a      	mov	r2, r3
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	3301      	adds	r3, #1
 80044c4:	60fb      	str	r3, [r7, #12]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2b03      	cmp	r3, #3
 80044ca:	d9b3      	bls.n	8004434 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2200      	movs	r2, #0
 80044d6:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2200      	movs	r2, #0
 80044dc:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2200      	movs	r2, #0
 80044e8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	691a      	ldr	r2, [r3, #16]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80044f6:	60da      	str	r2, [r3, #12]
}
 80044f8:	bf00      	nop
 80044fa:	3714      	adds	r7, #20
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr

08004504 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004504:	b480      	push	{r7}
 8004506:	b089      	sub	sp, #36	@ 0x24
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800450e:	2300      	movs	r3, #0
 8004510:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004512:	2300      	movs	r3, #0
 8004514:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004516:	2300      	movs	r3, #0
 8004518:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800451a:	2300      	movs	r3, #0
 800451c:	61fb      	str	r3, [r7, #28]
 800451e:	e16b      	b.n	80047f8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004520:	2201      	movs	r2, #1
 8004522:	69fb      	ldr	r3, [r7, #28]
 8004524:	fa02 f303 	lsl.w	r3, r2, r3
 8004528:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	697a      	ldr	r2, [r7, #20]
 8004530:	4013      	ands	r3, r2
 8004532:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004534:	693a      	ldr	r2, [r7, #16]
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	429a      	cmp	r2, r3
 800453a:	f040 815a 	bne.w	80047f2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	f003 0303 	and.w	r3, r3, #3
 8004546:	2b01      	cmp	r3, #1
 8004548:	d005      	beq.n	8004556 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004552:	2b02      	cmp	r3, #2
 8004554:	d130      	bne.n	80045b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800455c:	69fb      	ldr	r3, [r7, #28]
 800455e:	005b      	lsls	r3, r3, #1
 8004560:	2203      	movs	r2, #3
 8004562:	fa02 f303 	lsl.w	r3, r2, r3
 8004566:	43db      	mvns	r3, r3
 8004568:	69ba      	ldr	r2, [r7, #24]
 800456a:	4013      	ands	r3, r2
 800456c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	68da      	ldr	r2, [r3, #12]
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	005b      	lsls	r3, r3, #1
 8004576:	fa02 f303 	lsl.w	r3, r2, r3
 800457a:	69ba      	ldr	r2, [r7, #24]
 800457c:	4313      	orrs	r3, r2
 800457e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	69ba      	ldr	r2, [r7, #24]
 8004584:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800458c:	2201      	movs	r2, #1
 800458e:	69fb      	ldr	r3, [r7, #28]
 8004590:	fa02 f303 	lsl.w	r3, r2, r3
 8004594:	43db      	mvns	r3, r3
 8004596:	69ba      	ldr	r2, [r7, #24]
 8004598:	4013      	ands	r3, r2
 800459a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	091b      	lsrs	r3, r3, #4
 80045a2:	f003 0201 	and.w	r2, r3, #1
 80045a6:	69fb      	ldr	r3, [r7, #28]
 80045a8:	fa02 f303 	lsl.w	r3, r2, r3
 80045ac:	69ba      	ldr	r2, [r7, #24]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	69ba      	ldr	r2, [r7, #24]
 80045b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	f003 0303 	and.w	r3, r3, #3
 80045c0:	2b03      	cmp	r3, #3
 80045c2:	d017      	beq.n	80045f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	005b      	lsls	r3, r3, #1
 80045ce:	2203      	movs	r2, #3
 80045d0:	fa02 f303 	lsl.w	r3, r2, r3
 80045d4:	43db      	mvns	r3, r3
 80045d6:	69ba      	ldr	r2, [r7, #24]
 80045d8:	4013      	ands	r3, r2
 80045da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	689a      	ldr	r2, [r3, #8]
 80045e0:	69fb      	ldr	r3, [r7, #28]
 80045e2:	005b      	lsls	r3, r3, #1
 80045e4:	fa02 f303 	lsl.w	r3, r2, r3
 80045e8:	69ba      	ldr	r2, [r7, #24]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	69ba      	ldr	r2, [r7, #24]
 80045f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	f003 0303 	and.w	r3, r3, #3
 80045fc:	2b02      	cmp	r3, #2
 80045fe:	d123      	bne.n	8004648 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004600:	69fb      	ldr	r3, [r7, #28]
 8004602:	08da      	lsrs	r2, r3, #3
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	3208      	adds	r2, #8
 8004608:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800460c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800460e:	69fb      	ldr	r3, [r7, #28]
 8004610:	f003 0307 	and.w	r3, r3, #7
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	220f      	movs	r2, #15
 8004618:	fa02 f303 	lsl.w	r3, r2, r3
 800461c:	43db      	mvns	r3, r3
 800461e:	69ba      	ldr	r2, [r7, #24]
 8004620:	4013      	ands	r3, r2
 8004622:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	691a      	ldr	r2, [r3, #16]
 8004628:	69fb      	ldr	r3, [r7, #28]
 800462a:	f003 0307 	and.w	r3, r3, #7
 800462e:	009b      	lsls	r3, r3, #2
 8004630:	fa02 f303 	lsl.w	r3, r2, r3
 8004634:	69ba      	ldr	r2, [r7, #24]
 8004636:	4313      	orrs	r3, r2
 8004638:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	08da      	lsrs	r2, r3, #3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	3208      	adds	r2, #8
 8004642:	69b9      	ldr	r1, [r7, #24]
 8004644:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	005b      	lsls	r3, r3, #1
 8004652:	2203      	movs	r2, #3
 8004654:	fa02 f303 	lsl.w	r3, r2, r3
 8004658:	43db      	mvns	r3, r3
 800465a:	69ba      	ldr	r2, [r7, #24]
 800465c:	4013      	ands	r3, r2
 800465e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	f003 0203 	and.w	r2, r3, #3
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	005b      	lsls	r3, r3, #1
 800466c:	fa02 f303 	lsl.w	r3, r2, r3
 8004670:	69ba      	ldr	r2, [r7, #24]
 8004672:	4313      	orrs	r3, r2
 8004674:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	69ba      	ldr	r2, [r7, #24]
 800467a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004684:	2b00      	cmp	r3, #0
 8004686:	f000 80b4 	beq.w	80047f2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800468a:	2300      	movs	r3, #0
 800468c:	60fb      	str	r3, [r7, #12]
 800468e:	4b60      	ldr	r3, [pc, #384]	@ (8004810 <HAL_GPIO_Init+0x30c>)
 8004690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004692:	4a5f      	ldr	r2, [pc, #380]	@ (8004810 <HAL_GPIO_Init+0x30c>)
 8004694:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004698:	6453      	str	r3, [r2, #68]	@ 0x44
 800469a:	4b5d      	ldr	r3, [pc, #372]	@ (8004810 <HAL_GPIO_Init+0x30c>)
 800469c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800469e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046a2:	60fb      	str	r3, [r7, #12]
 80046a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80046a6:	4a5b      	ldr	r2, [pc, #364]	@ (8004814 <HAL_GPIO_Init+0x310>)
 80046a8:	69fb      	ldr	r3, [r7, #28]
 80046aa:	089b      	lsrs	r3, r3, #2
 80046ac:	3302      	adds	r3, #2
 80046ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80046b4:	69fb      	ldr	r3, [r7, #28]
 80046b6:	f003 0303 	and.w	r3, r3, #3
 80046ba:	009b      	lsls	r3, r3, #2
 80046bc:	220f      	movs	r2, #15
 80046be:	fa02 f303 	lsl.w	r3, r2, r3
 80046c2:	43db      	mvns	r3, r3
 80046c4:	69ba      	ldr	r2, [r7, #24]
 80046c6:	4013      	ands	r3, r2
 80046c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a52      	ldr	r2, [pc, #328]	@ (8004818 <HAL_GPIO_Init+0x314>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d02b      	beq.n	800472a <HAL_GPIO_Init+0x226>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a51      	ldr	r2, [pc, #324]	@ (800481c <HAL_GPIO_Init+0x318>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d025      	beq.n	8004726 <HAL_GPIO_Init+0x222>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a50      	ldr	r2, [pc, #320]	@ (8004820 <HAL_GPIO_Init+0x31c>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d01f      	beq.n	8004722 <HAL_GPIO_Init+0x21e>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a4f      	ldr	r2, [pc, #316]	@ (8004824 <HAL_GPIO_Init+0x320>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d019      	beq.n	800471e <HAL_GPIO_Init+0x21a>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a4e      	ldr	r2, [pc, #312]	@ (8004828 <HAL_GPIO_Init+0x324>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d013      	beq.n	800471a <HAL_GPIO_Init+0x216>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a4d      	ldr	r2, [pc, #308]	@ (800482c <HAL_GPIO_Init+0x328>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d00d      	beq.n	8004716 <HAL_GPIO_Init+0x212>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4a4c      	ldr	r2, [pc, #304]	@ (8004830 <HAL_GPIO_Init+0x32c>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d007      	beq.n	8004712 <HAL_GPIO_Init+0x20e>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	4a4b      	ldr	r2, [pc, #300]	@ (8004834 <HAL_GPIO_Init+0x330>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d101      	bne.n	800470e <HAL_GPIO_Init+0x20a>
 800470a:	2307      	movs	r3, #7
 800470c:	e00e      	b.n	800472c <HAL_GPIO_Init+0x228>
 800470e:	2308      	movs	r3, #8
 8004710:	e00c      	b.n	800472c <HAL_GPIO_Init+0x228>
 8004712:	2306      	movs	r3, #6
 8004714:	e00a      	b.n	800472c <HAL_GPIO_Init+0x228>
 8004716:	2305      	movs	r3, #5
 8004718:	e008      	b.n	800472c <HAL_GPIO_Init+0x228>
 800471a:	2304      	movs	r3, #4
 800471c:	e006      	b.n	800472c <HAL_GPIO_Init+0x228>
 800471e:	2303      	movs	r3, #3
 8004720:	e004      	b.n	800472c <HAL_GPIO_Init+0x228>
 8004722:	2302      	movs	r3, #2
 8004724:	e002      	b.n	800472c <HAL_GPIO_Init+0x228>
 8004726:	2301      	movs	r3, #1
 8004728:	e000      	b.n	800472c <HAL_GPIO_Init+0x228>
 800472a:	2300      	movs	r3, #0
 800472c:	69fa      	ldr	r2, [r7, #28]
 800472e:	f002 0203 	and.w	r2, r2, #3
 8004732:	0092      	lsls	r2, r2, #2
 8004734:	4093      	lsls	r3, r2
 8004736:	69ba      	ldr	r2, [r7, #24]
 8004738:	4313      	orrs	r3, r2
 800473a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800473c:	4935      	ldr	r1, [pc, #212]	@ (8004814 <HAL_GPIO_Init+0x310>)
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	089b      	lsrs	r3, r3, #2
 8004742:	3302      	adds	r3, #2
 8004744:	69ba      	ldr	r2, [r7, #24]
 8004746:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800474a:	4b3b      	ldr	r3, [pc, #236]	@ (8004838 <HAL_GPIO_Init+0x334>)
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	43db      	mvns	r3, r3
 8004754:	69ba      	ldr	r2, [r7, #24]
 8004756:	4013      	ands	r3, r2
 8004758:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004762:	2b00      	cmp	r3, #0
 8004764:	d003      	beq.n	800476e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004766:	69ba      	ldr	r2, [r7, #24]
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	4313      	orrs	r3, r2
 800476c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800476e:	4a32      	ldr	r2, [pc, #200]	@ (8004838 <HAL_GPIO_Init+0x334>)
 8004770:	69bb      	ldr	r3, [r7, #24]
 8004772:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004774:	4b30      	ldr	r3, [pc, #192]	@ (8004838 <HAL_GPIO_Init+0x334>)
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	43db      	mvns	r3, r3
 800477e:	69ba      	ldr	r2, [r7, #24]
 8004780:	4013      	ands	r3, r2
 8004782:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800478c:	2b00      	cmp	r3, #0
 800478e:	d003      	beq.n	8004798 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004790:	69ba      	ldr	r2, [r7, #24]
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	4313      	orrs	r3, r2
 8004796:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004798:	4a27      	ldr	r2, [pc, #156]	@ (8004838 <HAL_GPIO_Init+0x334>)
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800479e:	4b26      	ldr	r3, [pc, #152]	@ (8004838 <HAL_GPIO_Init+0x334>)
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	43db      	mvns	r3, r3
 80047a8:	69ba      	ldr	r2, [r7, #24]
 80047aa:	4013      	ands	r3, r2
 80047ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d003      	beq.n	80047c2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80047ba:	69ba      	ldr	r2, [r7, #24]
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	4313      	orrs	r3, r2
 80047c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80047c2:	4a1d      	ldr	r2, [pc, #116]	@ (8004838 <HAL_GPIO_Init+0x334>)
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80047c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004838 <HAL_GPIO_Init+0x334>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	43db      	mvns	r3, r3
 80047d2:	69ba      	ldr	r2, [r7, #24]
 80047d4:	4013      	ands	r3, r2
 80047d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d003      	beq.n	80047ec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80047e4:	69ba      	ldr	r2, [r7, #24]
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80047ec:	4a12      	ldr	r2, [pc, #72]	@ (8004838 <HAL_GPIO_Init+0x334>)
 80047ee:	69bb      	ldr	r3, [r7, #24]
 80047f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80047f2:	69fb      	ldr	r3, [r7, #28]
 80047f4:	3301      	adds	r3, #1
 80047f6:	61fb      	str	r3, [r7, #28]
 80047f8:	69fb      	ldr	r3, [r7, #28]
 80047fa:	2b0f      	cmp	r3, #15
 80047fc:	f67f ae90 	bls.w	8004520 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004800:	bf00      	nop
 8004802:	bf00      	nop
 8004804:	3724      	adds	r7, #36	@ 0x24
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr
 800480e:	bf00      	nop
 8004810:	40023800 	.word	0x40023800
 8004814:	40013800 	.word	0x40013800
 8004818:	40020000 	.word	0x40020000
 800481c:	40020400 	.word	0x40020400
 8004820:	40020800 	.word	0x40020800
 8004824:	40020c00 	.word	0x40020c00
 8004828:	40021000 	.word	0x40021000
 800482c:	40021400 	.word	0x40021400
 8004830:	40021800 	.word	0x40021800
 8004834:	40021c00 	.word	0x40021c00
 8004838:	40013c00 	.word	0x40013c00

0800483c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	460b      	mov	r3, r1
 8004846:	807b      	strh	r3, [r7, #2]
 8004848:	4613      	mov	r3, r2
 800484a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800484c:	787b      	ldrb	r3, [r7, #1]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d003      	beq.n	800485a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004852:	887a      	ldrh	r2, [r7, #2]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004858:	e003      	b.n	8004862 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800485a:	887b      	ldrh	r3, [r7, #2]
 800485c:	041a      	lsls	r2, r3, #16
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	619a      	str	r2, [r3, #24]
}
 8004862:	bf00      	nop
 8004864:	370c      	adds	r7, #12
 8004866:	46bd      	mov	sp, r7
 8004868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486c:	4770      	bx	lr
	...

08004870 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b084      	sub	sp, #16
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d101      	bne.n	8004882 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e12b      	b.n	8004ada <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004888:	b2db      	uxtb	r3, r3
 800488a:	2b00      	cmp	r3, #0
 800488c:	d106      	bne.n	800489c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2200      	movs	r2, #0
 8004892:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f7fc ff54 	bl	8001744 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2224      	movs	r2, #36	@ 0x24
 80048a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f022 0201 	bic.w	r2, r2, #1
 80048b2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80048c2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80048d2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80048d4:	f000 fd40 	bl	8005358 <HAL_RCC_GetPCLK1Freq>
 80048d8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	4a81      	ldr	r2, [pc, #516]	@ (8004ae4 <HAL_I2C_Init+0x274>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d807      	bhi.n	80048f4 <HAL_I2C_Init+0x84>
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	4a80      	ldr	r2, [pc, #512]	@ (8004ae8 <HAL_I2C_Init+0x278>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	bf94      	ite	ls
 80048ec:	2301      	movls	r3, #1
 80048ee:	2300      	movhi	r3, #0
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	e006      	b.n	8004902 <HAL_I2C_Init+0x92>
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	4a7d      	ldr	r2, [pc, #500]	@ (8004aec <HAL_I2C_Init+0x27c>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	bf94      	ite	ls
 80048fc:	2301      	movls	r3, #1
 80048fe:	2300      	movhi	r3, #0
 8004900:	b2db      	uxtb	r3, r3
 8004902:	2b00      	cmp	r3, #0
 8004904:	d001      	beq.n	800490a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e0e7      	b.n	8004ada <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	4a78      	ldr	r2, [pc, #480]	@ (8004af0 <HAL_I2C_Init+0x280>)
 800490e:	fba2 2303 	umull	r2, r3, r2, r3
 8004912:	0c9b      	lsrs	r3, r3, #18
 8004914:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	68ba      	ldr	r2, [r7, #8]
 8004926:	430a      	orrs	r2, r1
 8004928:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	6a1b      	ldr	r3, [r3, #32]
 8004930:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	4a6a      	ldr	r2, [pc, #424]	@ (8004ae4 <HAL_I2C_Init+0x274>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d802      	bhi.n	8004944 <HAL_I2C_Init+0xd4>
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	3301      	adds	r3, #1
 8004942:	e009      	b.n	8004958 <HAL_I2C_Init+0xe8>
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800494a:	fb02 f303 	mul.w	r3, r2, r3
 800494e:	4a69      	ldr	r2, [pc, #420]	@ (8004af4 <HAL_I2C_Init+0x284>)
 8004950:	fba2 2303 	umull	r2, r3, r2, r3
 8004954:	099b      	lsrs	r3, r3, #6
 8004956:	3301      	adds	r3, #1
 8004958:	687a      	ldr	r2, [r7, #4]
 800495a:	6812      	ldr	r2, [r2, #0]
 800495c:	430b      	orrs	r3, r1
 800495e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	69db      	ldr	r3, [r3, #28]
 8004966:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800496a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	495c      	ldr	r1, [pc, #368]	@ (8004ae4 <HAL_I2C_Init+0x274>)
 8004974:	428b      	cmp	r3, r1
 8004976:	d819      	bhi.n	80049ac <HAL_I2C_Init+0x13c>
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	1e59      	subs	r1, r3, #1
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	005b      	lsls	r3, r3, #1
 8004982:	fbb1 f3f3 	udiv	r3, r1, r3
 8004986:	1c59      	adds	r1, r3, #1
 8004988:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800498c:	400b      	ands	r3, r1
 800498e:	2b00      	cmp	r3, #0
 8004990:	d00a      	beq.n	80049a8 <HAL_I2C_Init+0x138>
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	1e59      	subs	r1, r3, #1
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	005b      	lsls	r3, r3, #1
 800499c:	fbb1 f3f3 	udiv	r3, r1, r3
 80049a0:	3301      	adds	r3, #1
 80049a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049a6:	e051      	b.n	8004a4c <HAL_I2C_Init+0x1dc>
 80049a8:	2304      	movs	r3, #4
 80049aa:	e04f      	b.n	8004a4c <HAL_I2C_Init+0x1dc>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d111      	bne.n	80049d8 <HAL_I2C_Init+0x168>
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	1e58      	subs	r0, r3, #1
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6859      	ldr	r1, [r3, #4]
 80049bc:	460b      	mov	r3, r1
 80049be:	005b      	lsls	r3, r3, #1
 80049c0:	440b      	add	r3, r1
 80049c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80049c6:	3301      	adds	r3, #1
 80049c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	bf0c      	ite	eq
 80049d0:	2301      	moveq	r3, #1
 80049d2:	2300      	movne	r3, #0
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	e012      	b.n	80049fe <HAL_I2C_Init+0x18e>
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	1e58      	subs	r0, r3, #1
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6859      	ldr	r1, [r3, #4]
 80049e0:	460b      	mov	r3, r1
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	440b      	add	r3, r1
 80049e6:	0099      	lsls	r1, r3, #2
 80049e8:	440b      	add	r3, r1
 80049ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80049ee:	3301      	adds	r3, #1
 80049f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	bf0c      	ite	eq
 80049f8:	2301      	moveq	r3, #1
 80049fa:	2300      	movne	r3, #0
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d001      	beq.n	8004a06 <HAL_I2C_Init+0x196>
 8004a02:	2301      	movs	r3, #1
 8004a04:	e022      	b.n	8004a4c <HAL_I2C_Init+0x1dc>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d10e      	bne.n	8004a2c <HAL_I2C_Init+0x1bc>
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	1e58      	subs	r0, r3, #1
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6859      	ldr	r1, [r3, #4]
 8004a16:	460b      	mov	r3, r1
 8004a18:	005b      	lsls	r3, r3, #1
 8004a1a:	440b      	add	r3, r1
 8004a1c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a20:	3301      	adds	r3, #1
 8004a22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a2a:	e00f      	b.n	8004a4c <HAL_I2C_Init+0x1dc>
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	1e58      	subs	r0, r3, #1
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6859      	ldr	r1, [r3, #4]
 8004a34:	460b      	mov	r3, r1
 8004a36:	009b      	lsls	r3, r3, #2
 8004a38:	440b      	add	r3, r1
 8004a3a:	0099      	lsls	r1, r3, #2
 8004a3c:	440b      	add	r3, r1
 8004a3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a42:	3301      	adds	r3, #1
 8004a44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a48:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004a4c:	6879      	ldr	r1, [r7, #4]
 8004a4e:	6809      	ldr	r1, [r1, #0]
 8004a50:	4313      	orrs	r3, r2
 8004a52:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	69da      	ldr	r2, [r3, #28]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a1b      	ldr	r3, [r3, #32]
 8004a66:	431a      	orrs	r2, r3
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	430a      	orrs	r2, r1
 8004a6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004a7a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004a7e:	687a      	ldr	r2, [r7, #4]
 8004a80:	6911      	ldr	r1, [r2, #16]
 8004a82:	687a      	ldr	r2, [r7, #4]
 8004a84:	68d2      	ldr	r2, [r2, #12]
 8004a86:	4311      	orrs	r1, r2
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	6812      	ldr	r2, [r2, #0]
 8004a8c:	430b      	orrs	r3, r1
 8004a8e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	68db      	ldr	r3, [r3, #12]
 8004a96:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	695a      	ldr	r2, [r3, #20]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	699b      	ldr	r3, [r3, #24]
 8004aa2:	431a      	orrs	r2, r3
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	430a      	orrs	r2, r1
 8004aaa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f042 0201 	orr.w	r2, r2, #1
 8004aba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2220      	movs	r2, #32
 8004ac6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2200      	movs	r2, #0
 8004ace:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004ad8:	2300      	movs	r3, #0
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3710      	adds	r7, #16
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	000186a0 	.word	0x000186a0
 8004ae8:	001e847f 	.word	0x001e847f
 8004aec:	003d08ff 	.word	0x003d08ff
 8004af0:	431bde83 	.word	0x431bde83
 8004af4:	10624dd3 	.word	0x10624dd3

08004af8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b086      	sub	sp, #24
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d101      	bne.n	8004b0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e267      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 0301 	and.w	r3, r3, #1
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d075      	beq.n	8004c02 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004b16:	4b88      	ldr	r3, [pc, #544]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f003 030c 	and.w	r3, r3, #12
 8004b1e:	2b04      	cmp	r3, #4
 8004b20:	d00c      	beq.n	8004b3c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b22:	4b85      	ldr	r3, [pc, #532]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004b2a:	2b08      	cmp	r3, #8
 8004b2c:	d112      	bne.n	8004b54 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b2e:	4b82      	ldr	r3, [pc, #520]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b36:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b3a:	d10b      	bne.n	8004b54 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b3c:	4b7e      	ldr	r3, [pc, #504]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d05b      	beq.n	8004c00 <HAL_RCC_OscConfig+0x108>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d157      	bne.n	8004c00 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	e242      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b5c:	d106      	bne.n	8004b6c <HAL_RCC_OscConfig+0x74>
 8004b5e:	4b76      	ldr	r3, [pc, #472]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a75      	ldr	r2, [pc, #468]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b68:	6013      	str	r3, [r2, #0]
 8004b6a:	e01d      	b.n	8004ba8 <HAL_RCC_OscConfig+0xb0>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b74:	d10c      	bne.n	8004b90 <HAL_RCC_OscConfig+0x98>
 8004b76:	4b70      	ldr	r3, [pc, #448]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a6f      	ldr	r2, [pc, #444]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b80:	6013      	str	r3, [r2, #0]
 8004b82:	4b6d      	ldr	r3, [pc, #436]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a6c      	ldr	r2, [pc, #432]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b8c:	6013      	str	r3, [r2, #0]
 8004b8e:	e00b      	b.n	8004ba8 <HAL_RCC_OscConfig+0xb0>
 8004b90:	4b69      	ldr	r3, [pc, #420]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a68      	ldr	r2, [pc, #416]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b9a:	6013      	str	r3, [r2, #0]
 8004b9c:	4b66      	ldr	r3, [pc, #408]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a65      	ldr	r2, [pc, #404]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004ba2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ba6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d013      	beq.n	8004bd8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bb0:	f7fd f9b2 	bl	8001f18 <HAL_GetTick>
 8004bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bb6:	e008      	b.n	8004bca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bb8:	f7fd f9ae 	bl	8001f18 <HAL_GetTick>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	1ad3      	subs	r3, r2, r3
 8004bc2:	2b64      	cmp	r3, #100	@ 0x64
 8004bc4:	d901      	bls.n	8004bca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	e207      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bca:	4b5b      	ldr	r3, [pc, #364]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d0f0      	beq.n	8004bb8 <HAL_RCC_OscConfig+0xc0>
 8004bd6:	e014      	b.n	8004c02 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bd8:	f7fd f99e 	bl	8001f18 <HAL_GetTick>
 8004bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bde:	e008      	b.n	8004bf2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004be0:	f7fd f99a 	bl	8001f18 <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	2b64      	cmp	r3, #100	@ 0x64
 8004bec:	d901      	bls.n	8004bf2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e1f3      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bf2:	4b51      	ldr	r3, [pc, #324]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d1f0      	bne.n	8004be0 <HAL_RCC_OscConfig+0xe8>
 8004bfe:	e000      	b.n	8004c02 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0302 	and.w	r3, r3, #2
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d063      	beq.n	8004cd6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004c0e:	4b4a      	ldr	r3, [pc, #296]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	f003 030c 	and.w	r3, r3, #12
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00b      	beq.n	8004c32 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c1a:	4b47      	ldr	r3, [pc, #284]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004c22:	2b08      	cmp	r3, #8
 8004c24:	d11c      	bne.n	8004c60 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c26:	4b44      	ldr	r3, [pc, #272]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d116      	bne.n	8004c60 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c32:	4b41      	ldr	r3, [pc, #260]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 0302 	and.w	r3, r3, #2
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d005      	beq.n	8004c4a <HAL_RCC_OscConfig+0x152>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	68db      	ldr	r3, [r3, #12]
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d001      	beq.n	8004c4a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e1c7      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c4a:	4b3b      	ldr	r3, [pc, #236]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	691b      	ldr	r3, [r3, #16]
 8004c56:	00db      	lsls	r3, r3, #3
 8004c58:	4937      	ldr	r1, [pc, #220]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c5e:	e03a      	b.n	8004cd6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d020      	beq.n	8004caa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c68:	4b34      	ldr	r3, [pc, #208]	@ (8004d3c <HAL_RCC_OscConfig+0x244>)
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c6e:	f7fd f953 	bl	8001f18 <HAL_GetTick>
 8004c72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c74:	e008      	b.n	8004c88 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c76:	f7fd f94f 	bl	8001f18 <HAL_GetTick>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	1ad3      	subs	r3, r2, r3
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d901      	bls.n	8004c88 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004c84:	2303      	movs	r3, #3
 8004c86:	e1a8      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c88:	4b2b      	ldr	r3, [pc, #172]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f003 0302 	and.w	r3, r3, #2
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d0f0      	beq.n	8004c76 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c94:	4b28      	ldr	r3, [pc, #160]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	691b      	ldr	r3, [r3, #16]
 8004ca0:	00db      	lsls	r3, r3, #3
 8004ca2:	4925      	ldr	r1, [pc, #148]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	600b      	str	r3, [r1, #0]
 8004ca8:	e015      	b.n	8004cd6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004caa:	4b24      	ldr	r3, [pc, #144]	@ (8004d3c <HAL_RCC_OscConfig+0x244>)
 8004cac:	2200      	movs	r2, #0
 8004cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb0:	f7fd f932 	bl	8001f18 <HAL_GetTick>
 8004cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cb6:	e008      	b.n	8004cca <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cb8:	f7fd f92e 	bl	8001f18 <HAL_GetTick>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	2b02      	cmp	r3, #2
 8004cc4:	d901      	bls.n	8004cca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	e187      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cca:	4b1b      	ldr	r3, [pc, #108]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 0302 	and.w	r3, r3, #2
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d1f0      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0308 	and.w	r3, r3, #8
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d036      	beq.n	8004d50 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	695b      	ldr	r3, [r3, #20]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d016      	beq.n	8004d18 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cea:	4b15      	ldr	r3, [pc, #84]	@ (8004d40 <HAL_RCC_OscConfig+0x248>)
 8004cec:	2201      	movs	r2, #1
 8004cee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cf0:	f7fd f912 	bl	8001f18 <HAL_GetTick>
 8004cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cf6:	e008      	b.n	8004d0a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cf8:	f7fd f90e 	bl	8001f18 <HAL_GetTick>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	2b02      	cmp	r3, #2
 8004d04:	d901      	bls.n	8004d0a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004d06:	2303      	movs	r3, #3
 8004d08:	e167      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004d0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d0e:	f003 0302 	and.w	r3, r3, #2
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d0f0      	beq.n	8004cf8 <HAL_RCC_OscConfig+0x200>
 8004d16:	e01b      	b.n	8004d50 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d18:	4b09      	ldr	r3, [pc, #36]	@ (8004d40 <HAL_RCC_OscConfig+0x248>)
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d1e:	f7fd f8fb 	bl	8001f18 <HAL_GetTick>
 8004d22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d24:	e00e      	b.n	8004d44 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d26:	f7fd f8f7 	bl	8001f18 <HAL_GetTick>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	d907      	bls.n	8004d44 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004d34:	2303      	movs	r3, #3
 8004d36:	e150      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
 8004d38:	40023800 	.word	0x40023800
 8004d3c:	42470000 	.word	0x42470000
 8004d40:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d44:	4b88      	ldr	r3, [pc, #544]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004d46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d48:	f003 0302 	and.w	r3, r3, #2
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d1ea      	bne.n	8004d26 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 0304 	and.w	r3, r3, #4
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	f000 8097 	beq.w	8004e8c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d62:	4b81      	ldr	r3, [pc, #516]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d10f      	bne.n	8004d8e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d6e:	2300      	movs	r3, #0
 8004d70:	60bb      	str	r3, [r7, #8]
 8004d72:	4b7d      	ldr	r3, [pc, #500]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d76:	4a7c      	ldr	r2, [pc, #496]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004d78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d7e:	4b7a      	ldr	r3, [pc, #488]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d86:	60bb      	str	r3, [r7, #8]
 8004d88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d8e:	4b77      	ldr	r3, [pc, #476]	@ (8004f6c <HAL_RCC_OscConfig+0x474>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d118      	bne.n	8004dcc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d9a:	4b74      	ldr	r3, [pc, #464]	@ (8004f6c <HAL_RCC_OscConfig+0x474>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a73      	ldr	r2, [pc, #460]	@ (8004f6c <HAL_RCC_OscConfig+0x474>)
 8004da0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004da4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004da6:	f7fd f8b7 	bl	8001f18 <HAL_GetTick>
 8004daa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dac:	e008      	b.n	8004dc0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dae:	f7fd f8b3 	bl	8001f18 <HAL_GetTick>
 8004db2:	4602      	mov	r2, r0
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	1ad3      	subs	r3, r2, r3
 8004db8:	2b02      	cmp	r3, #2
 8004dba:	d901      	bls.n	8004dc0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	e10c      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dc0:	4b6a      	ldr	r3, [pc, #424]	@ (8004f6c <HAL_RCC_OscConfig+0x474>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d0f0      	beq.n	8004dae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d106      	bne.n	8004de2 <HAL_RCC_OscConfig+0x2ea>
 8004dd4:	4b64      	ldr	r3, [pc, #400]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004dd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dd8:	4a63      	ldr	r2, [pc, #396]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004dda:	f043 0301 	orr.w	r3, r3, #1
 8004dde:	6713      	str	r3, [r2, #112]	@ 0x70
 8004de0:	e01c      	b.n	8004e1c <HAL_RCC_OscConfig+0x324>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	2b05      	cmp	r3, #5
 8004de8:	d10c      	bne.n	8004e04 <HAL_RCC_OscConfig+0x30c>
 8004dea:	4b5f      	ldr	r3, [pc, #380]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004dec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dee:	4a5e      	ldr	r2, [pc, #376]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004df0:	f043 0304 	orr.w	r3, r3, #4
 8004df4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004df6:	4b5c      	ldr	r3, [pc, #368]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004df8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dfa:	4a5b      	ldr	r2, [pc, #364]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004dfc:	f043 0301 	orr.w	r3, r3, #1
 8004e00:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e02:	e00b      	b.n	8004e1c <HAL_RCC_OscConfig+0x324>
 8004e04:	4b58      	ldr	r3, [pc, #352]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004e06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e08:	4a57      	ldr	r2, [pc, #348]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004e0a:	f023 0301 	bic.w	r3, r3, #1
 8004e0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e10:	4b55      	ldr	r3, [pc, #340]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004e12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e14:	4a54      	ldr	r2, [pc, #336]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004e16:	f023 0304 	bic.w	r3, r3, #4
 8004e1a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d015      	beq.n	8004e50 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e24:	f7fd f878 	bl	8001f18 <HAL_GetTick>
 8004e28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e2a:	e00a      	b.n	8004e42 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e2c:	f7fd f874 	bl	8001f18 <HAL_GetTick>
 8004e30:	4602      	mov	r2, r0
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	1ad3      	subs	r3, r2, r3
 8004e36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d901      	bls.n	8004e42 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e0cb      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e42:	4b49      	ldr	r3, [pc, #292]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004e44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e46:	f003 0302 	and.w	r3, r3, #2
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d0ee      	beq.n	8004e2c <HAL_RCC_OscConfig+0x334>
 8004e4e:	e014      	b.n	8004e7a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e50:	f7fd f862 	bl	8001f18 <HAL_GetTick>
 8004e54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e56:	e00a      	b.n	8004e6e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e58:	f7fd f85e 	bl	8001f18 <HAL_GetTick>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	1ad3      	subs	r3, r2, r3
 8004e62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d901      	bls.n	8004e6e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	e0b5      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e6e:	4b3e      	ldr	r3, [pc, #248]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004e70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e72:	f003 0302 	and.w	r3, r3, #2
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d1ee      	bne.n	8004e58 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004e7a:	7dfb      	ldrb	r3, [r7, #23]
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d105      	bne.n	8004e8c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e80:	4b39      	ldr	r3, [pc, #228]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e84:	4a38      	ldr	r2, [pc, #224]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004e86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e8a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	699b      	ldr	r3, [r3, #24]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	f000 80a1 	beq.w	8004fd8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e96:	4b34      	ldr	r3, [pc, #208]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	f003 030c 	and.w	r3, r3, #12
 8004e9e:	2b08      	cmp	r3, #8
 8004ea0:	d05c      	beq.n	8004f5c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	699b      	ldr	r3, [r3, #24]
 8004ea6:	2b02      	cmp	r3, #2
 8004ea8:	d141      	bne.n	8004f2e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004eaa:	4b31      	ldr	r3, [pc, #196]	@ (8004f70 <HAL_RCC_OscConfig+0x478>)
 8004eac:	2200      	movs	r2, #0
 8004eae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eb0:	f7fd f832 	bl	8001f18 <HAL_GetTick>
 8004eb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eb6:	e008      	b.n	8004eca <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004eb8:	f7fd f82e 	bl	8001f18 <HAL_GetTick>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	1ad3      	subs	r3, r2, r3
 8004ec2:	2b02      	cmp	r3, #2
 8004ec4:	d901      	bls.n	8004eca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004ec6:	2303      	movs	r3, #3
 8004ec8:	e087      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eca:	4b27      	ldr	r3, [pc, #156]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d1f0      	bne.n	8004eb8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	69da      	ldr	r2, [r3, #28]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a1b      	ldr	r3, [r3, #32]
 8004ede:	431a      	orrs	r2, r3
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee4:	019b      	lsls	r3, r3, #6
 8004ee6:	431a      	orrs	r2, r3
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eec:	085b      	lsrs	r3, r3, #1
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	041b      	lsls	r3, r3, #16
 8004ef2:	431a      	orrs	r2, r3
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ef8:	061b      	lsls	r3, r3, #24
 8004efa:	491b      	ldr	r1, [pc, #108]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004efc:	4313      	orrs	r3, r2
 8004efe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f00:	4b1b      	ldr	r3, [pc, #108]	@ (8004f70 <HAL_RCC_OscConfig+0x478>)
 8004f02:	2201      	movs	r2, #1
 8004f04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f06:	f7fd f807 	bl	8001f18 <HAL_GetTick>
 8004f0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f0c:	e008      	b.n	8004f20 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f0e:	f7fd f803 	bl	8001f18 <HAL_GetTick>
 8004f12:	4602      	mov	r2, r0
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	1ad3      	subs	r3, r2, r3
 8004f18:	2b02      	cmp	r3, #2
 8004f1a:	d901      	bls.n	8004f20 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004f1c:	2303      	movs	r3, #3
 8004f1e:	e05c      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f20:	4b11      	ldr	r3, [pc, #68]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d0f0      	beq.n	8004f0e <HAL_RCC_OscConfig+0x416>
 8004f2c:	e054      	b.n	8004fd8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f2e:	4b10      	ldr	r3, [pc, #64]	@ (8004f70 <HAL_RCC_OscConfig+0x478>)
 8004f30:	2200      	movs	r2, #0
 8004f32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f34:	f7fc fff0 	bl	8001f18 <HAL_GetTick>
 8004f38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f3a:	e008      	b.n	8004f4e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f3c:	f7fc ffec 	bl	8001f18 <HAL_GetTick>
 8004f40:	4602      	mov	r2, r0
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	1ad3      	subs	r3, r2, r3
 8004f46:	2b02      	cmp	r3, #2
 8004f48:	d901      	bls.n	8004f4e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004f4a:	2303      	movs	r3, #3
 8004f4c:	e045      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f4e:	4b06      	ldr	r3, [pc, #24]	@ (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d1f0      	bne.n	8004f3c <HAL_RCC_OscConfig+0x444>
 8004f5a:	e03d      	b.n	8004fd8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	699b      	ldr	r3, [r3, #24]
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d107      	bne.n	8004f74 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
 8004f66:	e038      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
 8004f68:	40023800 	.word	0x40023800
 8004f6c:	40007000 	.word	0x40007000
 8004f70:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004f74:	4b1b      	ldr	r3, [pc, #108]	@ (8004fe4 <HAL_RCC_OscConfig+0x4ec>)
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	699b      	ldr	r3, [r3, #24]
 8004f7e:	2b01      	cmp	r3, #1
 8004f80:	d028      	beq.n	8004fd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d121      	bne.n	8004fd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d11a      	bne.n	8004fd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f9e:	68fa      	ldr	r2, [r7, #12]
 8004fa0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	687a      	ldr	r2, [r7, #4]
 8004fa8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004faa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d111      	bne.n	8004fd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fba:	085b      	lsrs	r3, r3, #1
 8004fbc:	3b01      	subs	r3, #1
 8004fbe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d107      	bne.n	8004fd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d001      	beq.n	8004fd8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e000      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004fd8:	2300      	movs	r3, #0
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	3718      	adds	r7, #24
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	bf00      	nop
 8004fe4:	40023800 	.word	0x40023800

08004fe8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
 8004ff0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d101      	bne.n	8004ffc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e0cc      	b.n	8005196 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ffc:	4b68      	ldr	r3, [pc, #416]	@ (80051a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 0307 	and.w	r3, r3, #7
 8005004:	683a      	ldr	r2, [r7, #0]
 8005006:	429a      	cmp	r2, r3
 8005008:	d90c      	bls.n	8005024 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800500a:	4b65      	ldr	r3, [pc, #404]	@ (80051a0 <HAL_RCC_ClockConfig+0x1b8>)
 800500c:	683a      	ldr	r2, [r7, #0]
 800500e:	b2d2      	uxtb	r2, r2
 8005010:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005012:	4b63      	ldr	r3, [pc, #396]	@ (80051a0 <HAL_RCC_ClockConfig+0x1b8>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 0307 	and.w	r3, r3, #7
 800501a:	683a      	ldr	r2, [r7, #0]
 800501c:	429a      	cmp	r2, r3
 800501e:	d001      	beq.n	8005024 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	e0b8      	b.n	8005196 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f003 0302 	and.w	r3, r3, #2
 800502c:	2b00      	cmp	r3, #0
 800502e:	d020      	beq.n	8005072 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0304 	and.w	r3, r3, #4
 8005038:	2b00      	cmp	r3, #0
 800503a:	d005      	beq.n	8005048 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800503c:	4b59      	ldr	r3, [pc, #356]	@ (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	4a58      	ldr	r2, [pc, #352]	@ (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 8005042:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005046:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0308 	and.w	r3, r3, #8
 8005050:	2b00      	cmp	r3, #0
 8005052:	d005      	beq.n	8005060 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005054:	4b53      	ldr	r3, [pc, #332]	@ (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	4a52      	ldr	r2, [pc, #328]	@ (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 800505a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800505e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005060:	4b50      	ldr	r3, [pc, #320]	@ (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	494d      	ldr	r1, [pc, #308]	@ (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 800506e:	4313      	orrs	r3, r2
 8005070:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 0301 	and.w	r3, r3, #1
 800507a:	2b00      	cmp	r3, #0
 800507c:	d044      	beq.n	8005108 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	2b01      	cmp	r3, #1
 8005084:	d107      	bne.n	8005096 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005086:	4b47      	ldr	r3, [pc, #284]	@ (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800508e:	2b00      	cmp	r3, #0
 8005090:	d119      	bne.n	80050c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e07f      	b.n	8005196 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	2b02      	cmp	r3, #2
 800509c:	d003      	beq.n	80050a6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80050a2:	2b03      	cmp	r3, #3
 80050a4:	d107      	bne.n	80050b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050a6:	4b3f      	ldr	r3, [pc, #252]	@ (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d109      	bne.n	80050c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e06f      	b.n	8005196 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050b6:	4b3b      	ldr	r3, [pc, #236]	@ (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 0302 	and.w	r3, r3, #2
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d101      	bne.n	80050c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	e067      	b.n	8005196 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80050c6:	4b37      	ldr	r3, [pc, #220]	@ (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	f023 0203 	bic.w	r2, r3, #3
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	4934      	ldr	r1, [pc, #208]	@ (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 80050d4:	4313      	orrs	r3, r2
 80050d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80050d8:	f7fc ff1e 	bl	8001f18 <HAL_GetTick>
 80050dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050de:	e00a      	b.n	80050f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050e0:	f7fc ff1a 	bl	8001f18 <HAL_GetTick>
 80050e4:	4602      	mov	r2, r0
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	1ad3      	subs	r3, r2, r3
 80050ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d901      	bls.n	80050f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	e04f      	b.n	8005196 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050f6:	4b2b      	ldr	r3, [pc, #172]	@ (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	f003 020c 	and.w	r2, r3, #12
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	429a      	cmp	r2, r3
 8005106:	d1eb      	bne.n	80050e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005108:	4b25      	ldr	r3, [pc, #148]	@ (80051a0 <HAL_RCC_ClockConfig+0x1b8>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 0307 	and.w	r3, r3, #7
 8005110:	683a      	ldr	r2, [r7, #0]
 8005112:	429a      	cmp	r2, r3
 8005114:	d20c      	bcs.n	8005130 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005116:	4b22      	ldr	r3, [pc, #136]	@ (80051a0 <HAL_RCC_ClockConfig+0x1b8>)
 8005118:	683a      	ldr	r2, [r7, #0]
 800511a:	b2d2      	uxtb	r2, r2
 800511c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800511e:	4b20      	ldr	r3, [pc, #128]	@ (80051a0 <HAL_RCC_ClockConfig+0x1b8>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f003 0307 	and.w	r3, r3, #7
 8005126:	683a      	ldr	r2, [r7, #0]
 8005128:	429a      	cmp	r2, r3
 800512a:	d001      	beq.n	8005130 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800512c:	2301      	movs	r3, #1
 800512e:	e032      	b.n	8005196 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f003 0304 	and.w	r3, r3, #4
 8005138:	2b00      	cmp	r3, #0
 800513a:	d008      	beq.n	800514e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800513c:	4b19      	ldr	r3, [pc, #100]	@ (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	68db      	ldr	r3, [r3, #12]
 8005148:	4916      	ldr	r1, [pc, #88]	@ (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 800514a:	4313      	orrs	r3, r2
 800514c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 0308 	and.w	r3, r3, #8
 8005156:	2b00      	cmp	r3, #0
 8005158:	d009      	beq.n	800516e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800515a:	4b12      	ldr	r3, [pc, #72]	@ (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	691b      	ldr	r3, [r3, #16]
 8005166:	00db      	lsls	r3, r3, #3
 8005168:	490e      	ldr	r1, [pc, #56]	@ (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 800516a:	4313      	orrs	r3, r2
 800516c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800516e:	f000 f821 	bl	80051b4 <HAL_RCC_GetSysClockFreq>
 8005172:	4602      	mov	r2, r0
 8005174:	4b0b      	ldr	r3, [pc, #44]	@ (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	091b      	lsrs	r3, r3, #4
 800517a:	f003 030f 	and.w	r3, r3, #15
 800517e:	490a      	ldr	r1, [pc, #40]	@ (80051a8 <HAL_RCC_ClockConfig+0x1c0>)
 8005180:	5ccb      	ldrb	r3, [r1, r3]
 8005182:	fa22 f303 	lsr.w	r3, r2, r3
 8005186:	4a09      	ldr	r2, [pc, #36]	@ (80051ac <HAL_RCC_ClockConfig+0x1c4>)
 8005188:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800518a:	4b09      	ldr	r3, [pc, #36]	@ (80051b0 <HAL_RCC_ClockConfig+0x1c8>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4618      	mov	r0, r3
 8005190:	f7fc fd54 	bl	8001c3c <HAL_InitTick>

  return HAL_OK;
 8005194:	2300      	movs	r3, #0
}
 8005196:	4618      	mov	r0, r3
 8005198:	3710      	adds	r7, #16
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	40023c00 	.word	0x40023c00
 80051a4:	40023800 	.word	0x40023800
 80051a8:	0800a5a8 	.word	0x0800a5a8
 80051ac:	200000b0 	.word	0x200000b0
 80051b0:	200000b4 	.word	0x200000b4

080051b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051b8:	b090      	sub	sp, #64	@ 0x40
 80051ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80051bc:	2300      	movs	r3, #0
 80051be:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80051c0:	2300      	movs	r3, #0
 80051c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80051c4:	2300      	movs	r3, #0
 80051c6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80051c8:	2300      	movs	r3, #0
 80051ca:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80051cc:	4b59      	ldr	r3, [pc, #356]	@ (8005334 <HAL_RCC_GetSysClockFreq+0x180>)
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	f003 030c 	and.w	r3, r3, #12
 80051d4:	2b08      	cmp	r3, #8
 80051d6:	d00d      	beq.n	80051f4 <HAL_RCC_GetSysClockFreq+0x40>
 80051d8:	2b08      	cmp	r3, #8
 80051da:	f200 80a1 	bhi.w	8005320 <HAL_RCC_GetSysClockFreq+0x16c>
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d002      	beq.n	80051e8 <HAL_RCC_GetSysClockFreq+0x34>
 80051e2:	2b04      	cmp	r3, #4
 80051e4:	d003      	beq.n	80051ee <HAL_RCC_GetSysClockFreq+0x3a>
 80051e6:	e09b      	b.n	8005320 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80051e8:	4b53      	ldr	r3, [pc, #332]	@ (8005338 <HAL_RCC_GetSysClockFreq+0x184>)
 80051ea:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80051ec:	e09b      	b.n	8005326 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80051ee:	4b53      	ldr	r3, [pc, #332]	@ (800533c <HAL_RCC_GetSysClockFreq+0x188>)
 80051f0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80051f2:	e098      	b.n	8005326 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80051f4:	4b4f      	ldr	r3, [pc, #316]	@ (8005334 <HAL_RCC_GetSysClockFreq+0x180>)
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80051fc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80051fe:	4b4d      	ldr	r3, [pc, #308]	@ (8005334 <HAL_RCC_GetSysClockFreq+0x180>)
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005206:	2b00      	cmp	r3, #0
 8005208:	d028      	beq.n	800525c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800520a:	4b4a      	ldr	r3, [pc, #296]	@ (8005334 <HAL_RCC_GetSysClockFreq+0x180>)
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	099b      	lsrs	r3, r3, #6
 8005210:	2200      	movs	r2, #0
 8005212:	623b      	str	r3, [r7, #32]
 8005214:	627a      	str	r2, [r7, #36]	@ 0x24
 8005216:	6a3b      	ldr	r3, [r7, #32]
 8005218:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800521c:	2100      	movs	r1, #0
 800521e:	4b47      	ldr	r3, [pc, #284]	@ (800533c <HAL_RCC_GetSysClockFreq+0x188>)
 8005220:	fb03 f201 	mul.w	r2, r3, r1
 8005224:	2300      	movs	r3, #0
 8005226:	fb00 f303 	mul.w	r3, r0, r3
 800522a:	4413      	add	r3, r2
 800522c:	4a43      	ldr	r2, [pc, #268]	@ (800533c <HAL_RCC_GetSysClockFreq+0x188>)
 800522e:	fba0 1202 	umull	r1, r2, r0, r2
 8005232:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005234:	460a      	mov	r2, r1
 8005236:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005238:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800523a:	4413      	add	r3, r2
 800523c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800523e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005240:	2200      	movs	r2, #0
 8005242:	61bb      	str	r3, [r7, #24]
 8005244:	61fa      	str	r2, [r7, #28]
 8005246:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800524a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800524e:	f7fa ffbf 	bl	80001d0 <__aeabi_uldivmod>
 8005252:	4602      	mov	r2, r0
 8005254:	460b      	mov	r3, r1
 8005256:	4613      	mov	r3, r2
 8005258:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800525a:	e053      	b.n	8005304 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800525c:	4b35      	ldr	r3, [pc, #212]	@ (8005334 <HAL_RCC_GetSysClockFreq+0x180>)
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	099b      	lsrs	r3, r3, #6
 8005262:	2200      	movs	r2, #0
 8005264:	613b      	str	r3, [r7, #16]
 8005266:	617a      	str	r2, [r7, #20]
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800526e:	f04f 0b00 	mov.w	fp, #0
 8005272:	4652      	mov	r2, sl
 8005274:	465b      	mov	r3, fp
 8005276:	f04f 0000 	mov.w	r0, #0
 800527a:	f04f 0100 	mov.w	r1, #0
 800527e:	0159      	lsls	r1, r3, #5
 8005280:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005284:	0150      	lsls	r0, r2, #5
 8005286:	4602      	mov	r2, r0
 8005288:	460b      	mov	r3, r1
 800528a:	ebb2 080a 	subs.w	r8, r2, sl
 800528e:	eb63 090b 	sbc.w	r9, r3, fp
 8005292:	f04f 0200 	mov.w	r2, #0
 8005296:	f04f 0300 	mov.w	r3, #0
 800529a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800529e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80052a2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80052a6:	ebb2 0408 	subs.w	r4, r2, r8
 80052aa:	eb63 0509 	sbc.w	r5, r3, r9
 80052ae:	f04f 0200 	mov.w	r2, #0
 80052b2:	f04f 0300 	mov.w	r3, #0
 80052b6:	00eb      	lsls	r3, r5, #3
 80052b8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80052bc:	00e2      	lsls	r2, r4, #3
 80052be:	4614      	mov	r4, r2
 80052c0:	461d      	mov	r5, r3
 80052c2:	eb14 030a 	adds.w	r3, r4, sl
 80052c6:	603b      	str	r3, [r7, #0]
 80052c8:	eb45 030b 	adc.w	r3, r5, fp
 80052cc:	607b      	str	r3, [r7, #4]
 80052ce:	f04f 0200 	mov.w	r2, #0
 80052d2:	f04f 0300 	mov.w	r3, #0
 80052d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80052da:	4629      	mov	r1, r5
 80052dc:	028b      	lsls	r3, r1, #10
 80052de:	4621      	mov	r1, r4
 80052e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80052e4:	4621      	mov	r1, r4
 80052e6:	028a      	lsls	r2, r1, #10
 80052e8:	4610      	mov	r0, r2
 80052ea:	4619      	mov	r1, r3
 80052ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052ee:	2200      	movs	r2, #0
 80052f0:	60bb      	str	r3, [r7, #8]
 80052f2:	60fa      	str	r2, [r7, #12]
 80052f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80052f8:	f7fa ff6a 	bl	80001d0 <__aeabi_uldivmod>
 80052fc:	4602      	mov	r2, r0
 80052fe:	460b      	mov	r3, r1
 8005300:	4613      	mov	r3, r2
 8005302:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005304:	4b0b      	ldr	r3, [pc, #44]	@ (8005334 <HAL_RCC_GetSysClockFreq+0x180>)
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	0c1b      	lsrs	r3, r3, #16
 800530a:	f003 0303 	and.w	r3, r3, #3
 800530e:	3301      	adds	r3, #1
 8005310:	005b      	lsls	r3, r3, #1
 8005312:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005314:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005318:	fbb2 f3f3 	udiv	r3, r2, r3
 800531c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800531e:	e002      	b.n	8005326 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005320:	4b05      	ldr	r3, [pc, #20]	@ (8005338 <HAL_RCC_GetSysClockFreq+0x184>)
 8005322:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005324:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005328:	4618      	mov	r0, r3
 800532a:	3740      	adds	r7, #64	@ 0x40
 800532c:	46bd      	mov	sp, r7
 800532e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005332:	bf00      	nop
 8005334:	40023800 	.word	0x40023800
 8005338:	00f42400 	.word	0x00f42400
 800533c:	017d7840 	.word	0x017d7840

08005340 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005340:	b480      	push	{r7}
 8005342:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005344:	4b03      	ldr	r3, [pc, #12]	@ (8005354 <HAL_RCC_GetHCLKFreq+0x14>)
 8005346:	681b      	ldr	r3, [r3, #0]
}
 8005348:	4618      	mov	r0, r3
 800534a:	46bd      	mov	sp, r7
 800534c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005350:	4770      	bx	lr
 8005352:	bf00      	nop
 8005354:	200000b0 	.word	0x200000b0

08005358 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800535c:	f7ff fff0 	bl	8005340 <HAL_RCC_GetHCLKFreq>
 8005360:	4602      	mov	r2, r0
 8005362:	4b05      	ldr	r3, [pc, #20]	@ (8005378 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	0a9b      	lsrs	r3, r3, #10
 8005368:	f003 0307 	and.w	r3, r3, #7
 800536c:	4903      	ldr	r1, [pc, #12]	@ (800537c <HAL_RCC_GetPCLK1Freq+0x24>)
 800536e:	5ccb      	ldrb	r3, [r1, r3]
 8005370:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005374:	4618      	mov	r0, r3
 8005376:	bd80      	pop	{r7, pc}
 8005378:	40023800 	.word	0x40023800
 800537c:	0800a5b8 	.word	0x0800a5b8

08005380 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005384:	f7ff ffdc 	bl	8005340 <HAL_RCC_GetHCLKFreq>
 8005388:	4602      	mov	r2, r0
 800538a:	4b05      	ldr	r3, [pc, #20]	@ (80053a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	0b5b      	lsrs	r3, r3, #13
 8005390:	f003 0307 	and.w	r3, r3, #7
 8005394:	4903      	ldr	r1, [pc, #12]	@ (80053a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005396:	5ccb      	ldrb	r3, [r1, r3]
 8005398:	fa22 f303 	lsr.w	r3, r2, r3
}
 800539c:	4618      	mov	r0, r3
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	40023800 	.word	0x40023800
 80053a4:	0800a5b8 	.word	0x0800a5b8

080053a8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b083      	sub	sp, #12
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	220f      	movs	r2, #15
 80053b6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80053b8:	4b12      	ldr	r3, [pc, #72]	@ (8005404 <HAL_RCC_GetClockConfig+0x5c>)
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	f003 0203 	and.w	r2, r3, #3
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80053c4:	4b0f      	ldr	r3, [pc, #60]	@ (8005404 <HAL_RCC_GetClockConfig+0x5c>)
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80053d0:	4b0c      	ldr	r3, [pc, #48]	@ (8005404 <HAL_RCC_GetClockConfig+0x5c>)
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80053dc:	4b09      	ldr	r3, [pc, #36]	@ (8005404 <HAL_RCC_GetClockConfig+0x5c>)
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	08db      	lsrs	r3, r3, #3
 80053e2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80053ea:	4b07      	ldr	r3, [pc, #28]	@ (8005408 <HAL_RCC_GetClockConfig+0x60>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f003 0207 	and.w	r2, r3, #7
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	601a      	str	r2, [r3, #0]
}
 80053f6:	bf00      	nop
 80053f8:	370c      	adds	r7, #12
 80053fa:	46bd      	mov	sp, r7
 80053fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005400:	4770      	bx	lr
 8005402:	bf00      	nop
 8005404:	40023800 	.word	0x40023800
 8005408:	40023c00 	.word	0x40023c00

0800540c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b082      	sub	sp, #8
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d101      	bne.n	800541e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	e041      	b.n	80054a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005424:	b2db      	uxtb	r3, r3
 8005426:	2b00      	cmp	r3, #0
 8005428:	d106      	bne.n	8005438 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2200      	movs	r2, #0
 800542e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f7fc f9ce 	bl	80017d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2202      	movs	r2, #2
 800543c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	3304      	adds	r3, #4
 8005448:	4619      	mov	r1, r3
 800544a:	4610      	mov	r0, r2
 800544c:	f000 fb0a 	bl	8005a64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2201      	movs	r2, #1
 800545c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2201      	movs	r2, #1
 8005464:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2201      	movs	r2, #1
 800546c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2201      	movs	r2, #1
 8005474:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2201      	movs	r2, #1
 8005494:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80054a0:	2300      	movs	r3, #0
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	3708      	adds	r7, #8
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}
	...

080054ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b085      	sub	sp, #20
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d001      	beq.n	80054c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e04e      	b.n	8005562 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2202      	movs	r2, #2
 80054c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	68da      	ldr	r2, [r3, #12]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f042 0201 	orr.w	r2, r2, #1
 80054da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a23      	ldr	r2, [pc, #140]	@ (8005570 <HAL_TIM_Base_Start_IT+0xc4>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d022      	beq.n	800552c <HAL_TIM_Base_Start_IT+0x80>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054ee:	d01d      	beq.n	800552c <HAL_TIM_Base_Start_IT+0x80>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a1f      	ldr	r2, [pc, #124]	@ (8005574 <HAL_TIM_Base_Start_IT+0xc8>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d018      	beq.n	800552c <HAL_TIM_Base_Start_IT+0x80>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4a1e      	ldr	r2, [pc, #120]	@ (8005578 <HAL_TIM_Base_Start_IT+0xcc>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d013      	beq.n	800552c <HAL_TIM_Base_Start_IT+0x80>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a1c      	ldr	r2, [pc, #112]	@ (800557c <HAL_TIM_Base_Start_IT+0xd0>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d00e      	beq.n	800552c <HAL_TIM_Base_Start_IT+0x80>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4a1b      	ldr	r2, [pc, #108]	@ (8005580 <HAL_TIM_Base_Start_IT+0xd4>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d009      	beq.n	800552c <HAL_TIM_Base_Start_IT+0x80>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a19      	ldr	r2, [pc, #100]	@ (8005584 <HAL_TIM_Base_Start_IT+0xd8>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d004      	beq.n	800552c <HAL_TIM_Base_Start_IT+0x80>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4a18      	ldr	r2, [pc, #96]	@ (8005588 <HAL_TIM_Base_Start_IT+0xdc>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d111      	bne.n	8005550 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	f003 0307 	and.w	r3, r3, #7
 8005536:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2b06      	cmp	r3, #6
 800553c:	d010      	beq.n	8005560 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f042 0201 	orr.w	r2, r2, #1
 800554c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800554e:	e007      	b.n	8005560 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f042 0201 	orr.w	r2, r2, #1
 800555e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005560:	2300      	movs	r3, #0
}
 8005562:	4618      	mov	r0, r3
 8005564:	3714      	adds	r7, #20
 8005566:	46bd      	mov	sp, r7
 8005568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556c:	4770      	bx	lr
 800556e:	bf00      	nop
 8005570:	40010000 	.word	0x40010000
 8005574:	40000400 	.word	0x40000400
 8005578:	40000800 	.word	0x40000800
 800557c:	40000c00 	.word	0x40000c00
 8005580:	40010400 	.word	0x40010400
 8005584:	40014000 	.word	0x40014000
 8005588:	40001800 	.word	0x40001800

0800558c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b082      	sub	sp, #8
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d101      	bne.n	800559e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	e041      	b.n	8005622 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d106      	bne.n	80055b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2200      	movs	r2, #0
 80055ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f7fc f9f2 	bl	800199c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2202      	movs	r2, #2
 80055bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	3304      	adds	r3, #4
 80055c8:	4619      	mov	r1, r3
 80055ca:	4610      	mov	r0, r2
 80055cc:	f000 fa4a 	bl	8005a64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2201      	movs	r2, #1
 80055dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2201      	movs	r2, #1
 80055ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2201      	movs	r2, #1
 80055f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2201      	movs	r2, #1
 80055fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2201      	movs	r2, #1
 8005604:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005620:	2300      	movs	r3, #0
}
 8005622:	4618      	mov	r0, r3
 8005624:	3708      	adds	r7, #8
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}

0800562a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800562a:	b580      	push	{r7, lr}
 800562c:	b084      	sub	sp, #16
 800562e:	af00      	add	r7, sp, #0
 8005630:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	68db      	ldr	r3, [r3, #12]
 8005638:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	691b      	ldr	r3, [r3, #16]
 8005640:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	f003 0302 	and.w	r3, r3, #2
 8005648:	2b00      	cmp	r3, #0
 800564a:	d020      	beq.n	800568e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	f003 0302 	and.w	r3, r3, #2
 8005652:	2b00      	cmp	r3, #0
 8005654:	d01b      	beq.n	800568e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f06f 0202 	mvn.w	r2, #2
 800565e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2201      	movs	r2, #1
 8005664:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	699b      	ldr	r3, [r3, #24]
 800566c:	f003 0303 	and.w	r3, r3, #3
 8005670:	2b00      	cmp	r3, #0
 8005672:	d003      	beq.n	800567c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005674:	6878      	ldr	r0, [r7, #4]
 8005676:	f000 f9d7 	bl	8005a28 <HAL_TIM_IC_CaptureCallback>
 800567a:	e005      	b.n	8005688 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800567c:	6878      	ldr	r0, [r7, #4]
 800567e:	f000 f9c9 	bl	8005a14 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f000 f9da 	bl	8005a3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2200      	movs	r2, #0
 800568c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	f003 0304 	and.w	r3, r3, #4
 8005694:	2b00      	cmp	r3, #0
 8005696:	d020      	beq.n	80056da <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f003 0304 	and.w	r3, r3, #4
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d01b      	beq.n	80056da <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f06f 0204 	mvn.w	r2, #4
 80056aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2202      	movs	r2, #2
 80056b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	699b      	ldr	r3, [r3, #24]
 80056b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d003      	beq.n	80056c8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f000 f9b1 	bl	8005a28 <HAL_TIM_IC_CaptureCallback>
 80056c6:	e005      	b.n	80056d4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	f000 f9a3 	bl	8005a14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 f9b4 	bl	8005a3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2200      	movs	r2, #0
 80056d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	f003 0308 	and.w	r3, r3, #8
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d020      	beq.n	8005726 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f003 0308 	and.w	r3, r3, #8
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d01b      	beq.n	8005726 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f06f 0208 	mvn.w	r2, #8
 80056f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2204      	movs	r2, #4
 80056fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	69db      	ldr	r3, [r3, #28]
 8005704:	f003 0303 	and.w	r3, r3, #3
 8005708:	2b00      	cmp	r3, #0
 800570a:	d003      	beq.n	8005714 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f000 f98b 	bl	8005a28 <HAL_TIM_IC_CaptureCallback>
 8005712:	e005      	b.n	8005720 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005714:	6878      	ldr	r0, [r7, #4]
 8005716:	f000 f97d 	bl	8005a14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f000 f98e 	bl	8005a3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2200      	movs	r2, #0
 8005724:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	f003 0310 	and.w	r3, r3, #16
 800572c:	2b00      	cmp	r3, #0
 800572e:	d020      	beq.n	8005772 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f003 0310 	and.w	r3, r3, #16
 8005736:	2b00      	cmp	r3, #0
 8005738:	d01b      	beq.n	8005772 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f06f 0210 	mvn.w	r2, #16
 8005742:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2208      	movs	r2, #8
 8005748:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	69db      	ldr	r3, [r3, #28]
 8005750:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005754:	2b00      	cmp	r3, #0
 8005756:	d003      	beq.n	8005760 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f000 f965 	bl	8005a28 <HAL_TIM_IC_CaptureCallback>
 800575e:	e005      	b.n	800576c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	f000 f957 	bl	8005a14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f000 f968 	bl	8005a3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2200      	movs	r2, #0
 8005770:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	f003 0301 	and.w	r3, r3, #1
 8005778:	2b00      	cmp	r3, #0
 800577a:	d00c      	beq.n	8005796 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f003 0301 	and.w	r3, r3, #1
 8005782:	2b00      	cmp	r3, #0
 8005784:	d007      	beq.n	8005796 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f06f 0201 	mvn.w	r2, #1
 800578e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	f7fb fda5 	bl	80012e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800579c:	2b00      	cmp	r3, #0
 800579e:	d00c      	beq.n	80057ba <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d007      	beq.n	80057ba <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80057b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f000 fd93 	bl	80062e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d00c      	beq.n	80057de <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d007      	beq.n	80057de <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80057d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80057d8:	6878      	ldr	r0, [r7, #4]
 80057da:	f000 f939 	bl	8005a50 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	f003 0320 	and.w	r3, r3, #32
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d00c      	beq.n	8005802 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f003 0320 	and.w	r3, r3, #32
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d007      	beq.n	8005802 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f06f 0220 	mvn.w	r2, #32
 80057fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f000 fd65 	bl	80062cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005802:	bf00      	nop
 8005804:	3710      	adds	r7, #16
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
	...

0800580c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b086      	sub	sp, #24
 8005810:	af00      	add	r7, sp, #0
 8005812:	60f8      	str	r0, [r7, #12]
 8005814:	60b9      	str	r1, [r7, #8]
 8005816:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005818:	2300      	movs	r3, #0
 800581a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005822:	2b01      	cmp	r3, #1
 8005824:	d101      	bne.n	800582a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005826:	2302      	movs	r3, #2
 8005828:	e0ae      	b.n	8005988 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2201      	movs	r2, #1
 800582e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2b0c      	cmp	r3, #12
 8005836:	f200 809f 	bhi.w	8005978 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800583a:	a201      	add	r2, pc, #4	@ (adr r2, 8005840 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800583c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005840:	08005875 	.word	0x08005875
 8005844:	08005979 	.word	0x08005979
 8005848:	08005979 	.word	0x08005979
 800584c:	08005979 	.word	0x08005979
 8005850:	080058b5 	.word	0x080058b5
 8005854:	08005979 	.word	0x08005979
 8005858:	08005979 	.word	0x08005979
 800585c:	08005979 	.word	0x08005979
 8005860:	080058f7 	.word	0x080058f7
 8005864:	08005979 	.word	0x08005979
 8005868:	08005979 	.word	0x08005979
 800586c:	08005979 	.word	0x08005979
 8005870:	08005937 	.word	0x08005937
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68b9      	ldr	r1, [r7, #8]
 800587a:	4618      	mov	r0, r3
 800587c:	f000 f998 	bl	8005bb0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	699a      	ldr	r2, [r3, #24]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f042 0208 	orr.w	r2, r2, #8
 800588e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	699a      	ldr	r2, [r3, #24]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f022 0204 	bic.w	r2, r2, #4
 800589e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	6999      	ldr	r1, [r3, #24]
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	691a      	ldr	r2, [r3, #16]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	430a      	orrs	r2, r1
 80058b0:	619a      	str	r2, [r3, #24]
      break;
 80058b2:	e064      	b.n	800597e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	68b9      	ldr	r1, [r7, #8]
 80058ba:	4618      	mov	r0, r3
 80058bc:	f000 f9e8 	bl	8005c90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	699a      	ldr	r2, [r3, #24]
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	699a      	ldr	r2, [r3, #24]
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	6999      	ldr	r1, [r3, #24]
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	691b      	ldr	r3, [r3, #16]
 80058ea:	021a      	lsls	r2, r3, #8
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	430a      	orrs	r2, r1
 80058f2:	619a      	str	r2, [r3, #24]
      break;
 80058f4:	e043      	b.n	800597e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	68b9      	ldr	r1, [r7, #8]
 80058fc:	4618      	mov	r0, r3
 80058fe:	f000 fa3d 	bl	8005d7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	69da      	ldr	r2, [r3, #28]
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f042 0208 	orr.w	r2, r2, #8
 8005910:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	69da      	ldr	r2, [r3, #28]
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f022 0204 	bic.w	r2, r2, #4
 8005920:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	69d9      	ldr	r1, [r3, #28]
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	691a      	ldr	r2, [r3, #16]
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	430a      	orrs	r2, r1
 8005932:	61da      	str	r2, [r3, #28]
      break;
 8005934:	e023      	b.n	800597e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	68b9      	ldr	r1, [r7, #8]
 800593c:	4618      	mov	r0, r3
 800593e:	f000 fa91 	bl	8005e64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	69da      	ldr	r2, [r3, #28]
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005950:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	69da      	ldr	r2, [r3, #28]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005960:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	69d9      	ldr	r1, [r3, #28]
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	691b      	ldr	r3, [r3, #16]
 800596c:	021a      	lsls	r2, r3, #8
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	430a      	orrs	r2, r1
 8005974:	61da      	str	r2, [r3, #28]
      break;
 8005976:	e002      	b.n	800597e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	75fb      	strb	r3, [r7, #23]
      break;
 800597c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2200      	movs	r2, #0
 8005982:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005986:	7dfb      	ldrb	r3, [r7, #23]
}
 8005988:	4618      	mov	r0, r3
 800598a:	3718      	adds	r7, #24
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}

08005990 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b082      	sub	sp, #8
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
 8005998:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059a0:	2b01      	cmp	r3, #1
 80059a2:	d101      	bne.n	80059a8 <HAL_TIM_SlaveConfigSynchro+0x18>
 80059a4:	2302      	movs	r3, #2
 80059a6:	e031      	b.n	8005a0c <HAL_TIM_SlaveConfigSynchro+0x7c>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2201      	movs	r2, #1
 80059ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2202      	movs	r2, #2
 80059b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80059b8:	6839      	ldr	r1, [r7, #0]
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f000 faa8 	bl	8005f10 <TIM_SlaveTimer_SetConfig>
 80059c0:	4603      	mov	r3, r0
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d009      	beq.n	80059da <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2201      	movs	r2, #1
 80059ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e018      	b.n	8005a0c <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	68da      	ldr	r2, [r3, #12]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059e8:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	68da      	ldr	r2, [r3, #12]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80059f8:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2201      	movs	r2, #1
 80059fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005a0a:	2300      	movs	r3, #0
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3708      	adds	r7, #8
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}

08005a14 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b083      	sub	sp, #12
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a1c:	bf00      	nop
 8005a1e:	370c      	adds	r7, #12
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr

08005a28 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b083      	sub	sp, #12
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a30:	bf00      	nop
 8005a32:	370c      	adds	r7, #12
 8005a34:	46bd      	mov	sp, r7
 8005a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3a:	4770      	bx	lr

08005a3c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b083      	sub	sp, #12
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a44:	bf00      	nop
 8005a46:	370c      	adds	r7, #12
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4e:	4770      	bx	lr

08005a50 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b083      	sub	sp, #12
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a58:	bf00      	nop
 8005a5a:	370c      	adds	r7, #12
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a62:	4770      	bx	lr

08005a64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b085      	sub	sp, #20
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
 8005a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	4a43      	ldr	r2, [pc, #268]	@ (8005b84 <TIM_Base_SetConfig+0x120>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d013      	beq.n	8005aa4 <TIM_Base_SetConfig+0x40>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a82:	d00f      	beq.n	8005aa4 <TIM_Base_SetConfig+0x40>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	4a40      	ldr	r2, [pc, #256]	@ (8005b88 <TIM_Base_SetConfig+0x124>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d00b      	beq.n	8005aa4 <TIM_Base_SetConfig+0x40>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	4a3f      	ldr	r2, [pc, #252]	@ (8005b8c <TIM_Base_SetConfig+0x128>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d007      	beq.n	8005aa4 <TIM_Base_SetConfig+0x40>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	4a3e      	ldr	r2, [pc, #248]	@ (8005b90 <TIM_Base_SetConfig+0x12c>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d003      	beq.n	8005aa4 <TIM_Base_SetConfig+0x40>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a3d      	ldr	r2, [pc, #244]	@ (8005b94 <TIM_Base_SetConfig+0x130>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d108      	bne.n	8005ab6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005aaa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	68fa      	ldr	r2, [r7, #12]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	4a32      	ldr	r2, [pc, #200]	@ (8005b84 <TIM_Base_SetConfig+0x120>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d02b      	beq.n	8005b16 <TIM_Base_SetConfig+0xb2>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ac4:	d027      	beq.n	8005b16 <TIM_Base_SetConfig+0xb2>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	4a2f      	ldr	r2, [pc, #188]	@ (8005b88 <TIM_Base_SetConfig+0x124>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d023      	beq.n	8005b16 <TIM_Base_SetConfig+0xb2>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	4a2e      	ldr	r2, [pc, #184]	@ (8005b8c <TIM_Base_SetConfig+0x128>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d01f      	beq.n	8005b16 <TIM_Base_SetConfig+0xb2>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	4a2d      	ldr	r2, [pc, #180]	@ (8005b90 <TIM_Base_SetConfig+0x12c>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d01b      	beq.n	8005b16 <TIM_Base_SetConfig+0xb2>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	4a2c      	ldr	r2, [pc, #176]	@ (8005b94 <TIM_Base_SetConfig+0x130>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d017      	beq.n	8005b16 <TIM_Base_SetConfig+0xb2>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a2b      	ldr	r2, [pc, #172]	@ (8005b98 <TIM_Base_SetConfig+0x134>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d013      	beq.n	8005b16 <TIM_Base_SetConfig+0xb2>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	4a2a      	ldr	r2, [pc, #168]	@ (8005b9c <TIM_Base_SetConfig+0x138>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d00f      	beq.n	8005b16 <TIM_Base_SetConfig+0xb2>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	4a29      	ldr	r2, [pc, #164]	@ (8005ba0 <TIM_Base_SetConfig+0x13c>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d00b      	beq.n	8005b16 <TIM_Base_SetConfig+0xb2>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	4a28      	ldr	r2, [pc, #160]	@ (8005ba4 <TIM_Base_SetConfig+0x140>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d007      	beq.n	8005b16 <TIM_Base_SetConfig+0xb2>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	4a27      	ldr	r2, [pc, #156]	@ (8005ba8 <TIM_Base_SetConfig+0x144>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d003      	beq.n	8005b16 <TIM_Base_SetConfig+0xb2>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	4a26      	ldr	r2, [pc, #152]	@ (8005bac <TIM_Base_SetConfig+0x148>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d108      	bne.n	8005b28 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	68db      	ldr	r3, [r3, #12]
 8005b22:	68fa      	ldr	r2, [r7, #12]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	695b      	ldr	r3, [r3, #20]
 8005b32:	4313      	orrs	r3, r2
 8005b34:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	689a      	ldr	r2, [r3, #8]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	681a      	ldr	r2, [r3, #0]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	4a0e      	ldr	r2, [pc, #56]	@ (8005b84 <TIM_Base_SetConfig+0x120>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d003      	beq.n	8005b56 <TIM_Base_SetConfig+0xf2>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	4a10      	ldr	r2, [pc, #64]	@ (8005b94 <TIM_Base_SetConfig+0x130>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d103      	bne.n	8005b5e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	691a      	ldr	r2, [r3, #16]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f043 0204 	orr.w	r2, r3, #4
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	68fa      	ldr	r2, [r7, #12]
 8005b74:	601a      	str	r2, [r3, #0]
}
 8005b76:	bf00      	nop
 8005b78:	3714      	adds	r7, #20
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b80:	4770      	bx	lr
 8005b82:	bf00      	nop
 8005b84:	40010000 	.word	0x40010000
 8005b88:	40000400 	.word	0x40000400
 8005b8c:	40000800 	.word	0x40000800
 8005b90:	40000c00 	.word	0x40000c00
 8005b94:	40010400 	.word	0x40010400
 8005b98:	40014000 	.word	0x40014000
 8005b9c:	40014400 	.word	0x40014400
 8005ba0:	40014800 	.word	0x40014800
 8005ba4:	40001800 	.word	0x40001800
 8005ba8:	40001c00 	.word	0x40001c00
 8005bac:	40002000 	.word	0x40002000

08005bb0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	b087      	sub	sp, #28
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6a1b      	ldr	r3, [r3, #32]
 8005bbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6a1b      	ldr	r3, [r3, #32]
 8005bc4:	f023 0201 	bic.w	r2, r3, #1
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	699b      	ldr	r3, [r3, #24]
 8005bd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f023 0303 	bic.w	r3, r3, #3
 8005be6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	68fa      	ldr	r2, [r7, #12]
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	f023 0302 	bic.w	r3, r3, #2
 8005bf8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	689b      	ldr	r3, [r3, #8]
 8005bfe:	697a      	ldr	r2, [r7, #20]
 8005c00:	4313      	orrs	r3, r2
 8005c02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	4a20      	ldr	r2, [pc, #128]	@ (8005c88 <TIM_OC1_SetConfig+0xd8>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d003      	beq.n	8005c14 <TIM_OC1_SetConfig+0x64>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	4a1f      	ldr	r2, [pc, #124]	@ (8005c8c <TIM_OC1_SetConfig+0xdc>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d10c      	bne.n	8005c2e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005c14:	697b      	ldr	r3, [r7, #20]
 8005c16:	f023 0308 	bic.w	r3, r3, #8
 8005c1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	68db      	ldr	r3, [r3, #12]
 8005c20:	697a      	ldr	r2, [r7, #20]
 8005c22:	4313      	orrs	r3, r2
 8005c24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	f023 0304 	bic.w	r3, r3, #4
 8005c2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	4a15      	ldr	r2, [pc, #84]	@ (8005c88 <TIM_OC1_SetConfig+0xd8>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d003      	beq.n	8005c3e <TIM_OC1_SetConfig+0x8e>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	4a14      	ldr	r2, [pc, #80]	@ (8005c8c <TIM_OC1_SetConfig+0xdc>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d111      	bne.n	8005c62 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	695b      	ldr	r3, [r3, #20]
 8005c52:	693a      	ldr	r2, [r7, #16]
 8005c54:	4313      	orrs	r3, r2
 8005c56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	699b      	ldr	r3, [r3, #24]
 8005c5c:	693a      	ldr	r2, [r7, #16]
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	693a      	ldr	r2, [r7, #16]
 8005c66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	68fa      	ldr	r2, [r7, #12]
 8005c6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	685a      	ldr	r2, [r3, #4]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	697a      	ldr	r2, [r7, #20]
 8005c7a:	621a      	str	r2, [r3, #32]
}
 8005c7c:	bf00      	nop
 8005c7e:	371c      	adds	r7, #28
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr
 8005c88:	40010000 	.word	0x40010000
 8005c8c:	40010400 	.word	0x40010400

08005c90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b087      	sub	sp, #28
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
 8005c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6a1b      	ldr	r3, [r3, #32]
 8005c9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6a1b      	ldr	r3, [r3, #32]
 8005ca4:	f023 0210 	bic.w	r2, r3, #16
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	699b      	ldr	r3, [r3, #24]
 8005cb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005cbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	021b      	lsls	r3, r3, #8
 8005cce:	68fa      	ldr	r2, [r7, #12]
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	f023 0320 	bic.w	r3, r3, #32
 8005cda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	011b      	lsls	r3, r3, #4
 8005ce2:	697a      	ldr	r2, [r7, #20]
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	4a22      	ldr	r2, [pc, #136]	@ (8005d74 <TIM_OC2_SetConfig+0xe4>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d003      	beq.n	8005cf8 <TIM_OC2_SetConfig+0x68>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	4a21      	ldr	r2, [pc, #132]	@ (8005d78 <TIM_OC2_SetConfig+0xe8>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d10d      	bne.n	8005d14 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005cfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	011b      	lsls	r3, r3, #4
 8005d06:	697a      	ldr	r2, [r7, #20]
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	4a17      	ldr	r2, [pc, #92]	@ (8005d74 <TIM_OC2_SetConfig+0xe4>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d003      	beq.n	8005d24 <TIM_OC2_SetConfig+0x94>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	4a16      	ldr	r2, [pc, #88]	@ (8005d78 <TIM_OC2_SetConfig+0xe8>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d113      	bne.n	8005d4c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	695b      	ldr	r3, [r3, #20]
 8005d38:	009b      	lsls	r3, r3, #2
 8005d3a:	693a      	ldr	r2, [r7, #16]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	699b      	ldr	r3, [r3, #24]
 8005d44:	009b      	lsls	r3, r3, #2
 8005d46:	693a      	ldr	r2, [r7, #16]
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	693a      	ldr	r2, [r7, #16]
 8005d50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	68fa      	ldr	r2, [r7, #12]
 8005d56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	685a      	ldr	r2, [r3, #4]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	697a      	ldr	r2, [r7, #20]
 8005d64:	621a      	str	r2, [r3, #32]
}
 8005d66:	bf00      	nop
 8005d68:	371c      	adds	r7, #28
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop
 8005d74:	40010000 	.word	0x40010000
 8005d78:	40010400 	.word	0x40010400

08005d7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b087      	sub	sp, #28
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
 8005d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6a1b      	ldr	r3, [r3, #32]
 8005d8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6a1b      	ldr	r3, [r3, #32]
 8005d90:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	69db      	ldr	r3, [r3, #28]
 8005da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005daa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f023 0303 	bic.w	r3, r3, #3
 8005db2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	68fa      	ldr	r2, [r7, #12]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005dc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	021b      	lsls	r3, r3, #8
 8005dcc:	697a      	ldr	r2, [r7, #20]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	4a21      	ldr	r2, [pc, #132]	@ (8005e5c <TIM_OC3_SetConfig+0xe0>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d003      	beq.n	8005de2 <TIM_OC3_SetConfig+0x66>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	4a20      	ldr	r2, [pc, #128]	@ (8005e60 <TIM_OC3_SetConfig+0xe4>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d10d      	bne.n	8005dfe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005de8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	68db      	ldr	r3, [r3, #12]
 8005dee:	021b      	lsls	r3, r3, #8
 8005df0:	697a      	ldr	r2, [r7, #20]
 8005df2:	4313      	orrs	r3, r2
 8005df4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005dfc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	4a16      	ldr	r2, [pc, #88]	@ (8005e5c <TIM_OC3_SetConfig+0xe0>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d003      	beq.n	8005e0e <TIM_OC3_SetConfig+0x92>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	4a15      	ldr	r2, [pc, #84]	@ (8005e60 <TIM_OC3_SetConfig+0xe4>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d113      	bne.n	8005e36 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e0e:	693b      	ldr	r3, [r7, #16]
 8005e10:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e16:	693b      	ldr	r3, [r7, #16]
 8005e18:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	695b      	ldr	r3, [r3, #20]
 8005e22:	011b      	lsls	r3, r3, #4
 8005e24:	693a      	ldr	r2, [r7, #16]
 8005e26:	4313      	orrs	r3, r2
 8005e28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	699b      	ldr	r3, [r3, #24]
 8005e2e:	011b      	lsls	r3, r3, #4
 8005e30:	693a      	ldr	r2, [r7, #16]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	693a      	ldr	r2, [r7, #16]
 8005e3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	68fa      	ldr	r2, [r7, #12]
 8005e40:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	685a      	ldr	r2, [r3, #4]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	697a      	ldr	r2, [r7, #20]
 8005e4e:	621a      	str	r2, [r3, #32]
}
 8005e50:	bf00      	nop
 8005e52:	371c      	adds	r7, #28
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr
 8005e5c:	40010000 	.word	0x40010000
 8005e60:	40010400 	.word	0x40010400

08005e64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b087      	sub	sp, #28
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
 8005e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6a1b      	ldr	r3, [r3, #32]
 8005e72:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6a1b      	ldr	r3, [r3, #32]
 8005e78:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	69db      	ldr	r3, [r3, #28]
 8005e8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	021b      	lsls	r3, r3, #8
 8005ea2:	68fa      	ldr	r2, [r7, #12]
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ea8:	693b      	ldr	r3, [r7, #16]
 8005eaa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005eae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	689b      	ldr	r3, [r3, #8]
 8005eb4:	031b      	lsls	r3, r3, #12
 8005eb6:	693a      	ldr	r2, [r7, #16]
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	4a12      	ldr	r2, [pc, #72]	@ (8005f08 <TIM_OC4_SetConfig+0xa4>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d003      	beq.n	8005ecc <TIM_OC4_SetConfig+0x68>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	4a11      	ldr	r2, [pc, #68]	@ (8005f0c <TIM_OC4_SetConfig+0xa8>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d109      	bne.n	8005ee0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005ed2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	695b      	ldr	r3, [r3, #20]
 8005ed8:	019b      	lsls	r3, r3, #6
 8005eda:	697a      	ldr	r2, [r7, #20]
 8005edc:	4313      	orrs	r3, r2
 8005ede:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	697a      	ldr	r2, [r7, #20]
 8005ee4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	68fa      	ldr	r2, [r7, #12]
 8005eea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	685a      	ldr	r2, [r3, #4]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	693a      	ldr	r2, [r7, #16]
 8005ef8:	621a      	str	r2, [r3, #32]
}
 8005efa:	bf00      	nop
 8005efc:	371c      	adds	r7, #28
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr
 8005f06:	bf00      	nop
 8005f08:	40010000 	.word	0x40010000
 8005f0c:	40010400 	.word	0x40010400

08005f10 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b086      	sub	sp, #24
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f26:	693b      	ldr	r3, [r7, #16]
 8005f28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f2c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	693a      	ldr	r2, [r7, #16]
 8005f34:	4313      	orrs	r3, r2
 8005f36:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	f023 0307 	bic.w	r3, r3, #7
 8005f3e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	693a      	ldr	r2, [r7, #16]
 8005f46:	4313      	orrs	r3, r2
 8005f48:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	693a      	ldr	r2, [r7, #16]
 8005f50:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	2b70      	cmp	r3, #112	@ 0x70
 8005f58:	d01a      	beq.n	8005f90 <TIM_SlaveTimer_SetConfig+0x80>
 8005f5a:	2b70      	cmp	r3, #112	@ 0x70
 8005f5c:	d860      	bhi.n	8006020 <TIM_SlaveTimer_SetConfig+0x110>
 8005f5e:	2b60      	cmp	r3, #96	@ 0x60
 8005f60:	d054      	beq.n	800600c <TIM_SlaveTimer_SetConfig+0xfc>
 8005f62:	2b60      	cmp	r3, #96	@ 0x60
 8005f64:	d85c      	bhi.n	8006020 <TIM_SlaveTimer_SetConfig+0x110>
 8005f66:	2b50      	cmp	r3, #80	@ 0x50
 8005f68:	d046      	beq.n	8005ff8 <TIM_SlaveTimer_SetConfig+0xe8>
 8005f6a:	2b50      	cmp	r3, #80	@ 0x50
 8005f6c:	d858      	bhi.n	8006020 <TIM_SlaveTimer_SetConfig+0x110>
 8005f6e:	2b40      	cmp	r3, #64	@ 0x40
 8005f70:	d019      	beq.n	8005fa6 <TIM_SlaveTimer_SetConfig+0x96>
 8005f72:	2b40      	cmp	r3, #64	@ 0x40
 8005f74:	d854      	bhi.n	8006020 <TIM_SlaveTimer_SetConfig+0x110>
 8005f76:	2b30      	cmp	r3, #48	@ 0x30
 8005f78:	d055      	beq.n	8006026 <TIM_SlaveTimer_SetConfig+0x116>
 8005f7a:	2b30      	cmp	r3, #48	@ 0x30
 8005f7c:	d850      	bhi.n	8006020 <TIM_SlaveTimer_SetConfig+0x110>
 8005f7e:	2b20      	cmp	r3, #32
 8005f80:	d051      	beq.n	8006026 <TIM_SlaveTimer_SetConfig+0x116>
 8005f82:	2b20      	cmp	r3, #32
 8005f84:	d84c      	bhi.n	8006020 <TIM_SlaveTimer_SetConfig+0x110>
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d04d      	beq.n	8006026 <TIM_SlaveTimer_SetConfig+0x116>
 8005f8a:	2b10      	cmp	r3, #16
 8005f8c:	d04b      	beq.n	8006026 <TIM_SlaveTimer_SetConfig+0x116>
 8005f8e:	e047      	b.n	8006020 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8005fa0:	f000 f8a6 	bl	80060f0 <TIM_ETR_SetConfig>
      break;
 8005fa4:	e040      	b.n	8006028 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	2b05      	cmp	r3, #5
 8005fac:	d101      	bne.n	8005fb2 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e03b      	b.n	800602a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	6a1b      	ldr	r3, [r3, #32]
 8005fb8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	6a1a      	ldr	r2, [r3, #32]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f022 0201 	bic.w	r2, r2, #1
 8005fc8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	699b      	ldr	r3, [r3, #24]
 8005fd0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005fd8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	691b      	ldr	r3, [r3, #16]
 8005fde:	011b      	lsls	r3, r3, #4
 8005fe0:	68ba      	ldr	r2, [r7, #8]
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	68ba      	ldr	r2, [r7, #8]
 8005fec:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	68fa      	ldr	r2, [r7, #12]
 8005ff4:	621a      	str	r2, [r3, #32]
      break;
 8005ff6:	e017      	b.n	8006028 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006004:	461a      	mov	r2, r3
 8006006:	f000 f814 	bl	8006032 <TIM_TI1_ConfigInputStage>
      break;
 800600a:	e00d      	b.n	8006028 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006018:	461a      	mov	r2, r3
 800601a:	f000 f839 	bl	8006090 <TIM_TI2_ConfigInputStage>
      break;
 800601e:	e003      	b.n	8006028 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006020:	2301      	movs	r3, #1
 8006022:	75fb      	strb	r3, [r7, #23]
      break;
 8006024:	e000      	b.n	8006028 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8006026:	bf00      	nop
  }

  return status;
 8006028:	7dfb      	ldrb	r3, [r7, #23]
}
 800602a:	4618      	mov	r0, r3
 800602c:	3718      	adds	r7, #24
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}

08006032 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006032:	b480      	push	{r7}
 8006034:	b087      	sub	sp, #28
 8006036:	af00      	add	r7, sp, #0
 8006038:	60f8      	str	r0, [r7, #12]
 800603a:	60b9      	str	r1, [r7, #8]
 800603c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	6a1b      	ldr	r3, [r3, #32]
 8006042:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	6a1b      	ldr	r3, [r3, #32]
 8006048:	f023 0201 	bic.w	r2, r3, #1
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	699b      	ldr	r3, [r3, #24]
 8006054:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800605c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	011b      	lsls	r3, r3, #4
 8006062:	693a      	ldr	r2, [r7, #16]
 8006064:	4313      	orrs	r3, r2
 8006066:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	f023 030a 	bic.w	r3, r3, #10
 800606e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006070:	697a      	ldr	r2, [r7, #20]
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	4313      	orrs	r3, r2
 8006076:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	693a      	ldr	r2, [r7, #16]
 800607c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	697a      	ldr	r2, [r7, #20]
 8006082:	621a      	str	r2, [r3, #32]
}
 8006084:	bf00      	nop
 8006086:	371c      	adds	r7, #28
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr

08006090 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006090:	b480      	push	{r7}
 8006092:	b087      	sub	sp, #28
 8006094:	af00      	add	r7, sp, #0
 8006096:	60f8      	str	r0, [r7, #12]
 8006098:	60b9      	str	r1, [r7, #8]
 800609a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	6a1b      	ldr	r3, [r3, #32]
 80060a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	6a1b      	ldr	r3, [r3, #32]
 80060a6:	f023 0210 	bic.w	r2, r3, #16
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	699b      	ldr	r3, [r3, #24]
 80060b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80060b4:	693b      	ldr	r3, [r7, #16]
 80060b6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80060ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	031b      	lsls	r3, r3, #12
 80060c0:	693a      	ldr	r2, [r7, #16]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80060cc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	011b      	lsls	r3, r3, #4
 80060d2:	697a      	ldr	r2, [r7, #20]
 80060d4:	4313      	orrs	r3, r2
 80060d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	693a      	ldr	r2, [r7, #16]
 80060dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	697a      	ldr	r2, [r7, #20]
 80060e2:	621a      	str	r2, [r3, #32]
}
 80060e4:	bf00      	nop
 80060e6:	371c      	adds	r7, #28
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr

080060f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b087      	sub	sp, #28
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	60f8      	str	r0, [r7, #12]
 80060f8:	60b9      	str	r1, [r7, #8]
 80060fa:	607a      	str	r2, [r7, #4]
 80060fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006104:	697b      	ldr	r3, [r7, #20]
 8006106:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800610a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	021a      	lsls	r2, r3, #8
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	431a      	orrs	r2, r3
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	4313      	orrs	r3, r2
 8006118:	697a      	ldr	r2, [r7, #20]
 800611a:	4313      	orrs	r3, r2
 800611c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	697a      	ldr	r2, [r7, #20]
 8006122:	609a      	str	r2, [r3, #8]
}
 8006124:	bf00      	nop
 8006126:	371c      	adds	r7, #28
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr

08006130 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006130:	b480      	push	{r7}
 8006132:	b085      	sub	sp, #20
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
 8006138:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006140:	2b01      	cmp	r3, #1
 8006142:	d101      	bne.n	8006148 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006144:	2302      	movs	r3, #2
 8006146:	e05a      	b.n	80061fe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2201      	movs	r2, #1
 800614c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2202      	movs	r2, #2
 8006154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	685b      	ldr	r3, [r3, #4]
 800615e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	689b      	ldr	r3, [r3, #8]
 8006166:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800616e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	68fa      	ldr	r2, [r7, #12]
 8006176:	4313      	orrs	r3, r2
 8006178:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	68fa      	ldr	r2, [r7, #12]
 8006180:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4a21      	ldr	r2, [pc, #132]	@ (800620c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d022      	beq.n	80061d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006194:	d01d      	beq.n	80061d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4a1d      	ldr	r2, [pc, #116]	@ (8006210 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d018      	beq.n	80061d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4a1b      	ldr	r2, [pc, #108]	@ (8006214 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d013      	beq.n	80061d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4a1a      	ldr	r2, [pc, #104]	@ (8006218 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d00e      	beq.n	80061d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4a18      	ldr	r2, [pc, #96]	@ (800621c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d009      	beq.n	80061d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4a17      	ldr	r2, [pc, #92]	@ (8006220 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d004      	beq.n	80061d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4a15      	ldr	r2, [pc, #84]	@ (8006224 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d10c      	bne.n	80061ec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	68ba      	ldr	r2, [r7, #8]
 80061e0:	4313      	orrs	r3, r2
 80061e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	68ba      	ldr	r2, [r7, #8]
 80061ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2200      	movs	r2, #0
 80061f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80061fc:	2300      	movs	r3, #0
}
 80061fe:	4618      	mov	r0, r3
 8006200:	3714      	adds	r7, #20
 8006202:	46bd      	mov	sp, r7
 8006204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006208:	4770      	bx	lr
 800620a:	bf00      	nop
 800620c:	40010000 	.word	0x40010000
 8006210:	40000400 	.word	0x40000400
 8006214:	40000800 	.word	0x40000800
 8006218:	40000c00 	.word	0x40000c00
 800621c:	40010400 	.word	0x40010400
 8006220:	40014000 	.word	0x40014000
 8006224:	40001800 	.word	0x40001800

08006228 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006228:	b480      	push	{r7}
 800622a:	b085      	sub	sp, #20
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
 8006230:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006232:	2300      	movs	r3, #0
 8006234:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800623c:	2b01      	cmp	r3, #1
 800623e:	d101      	bne.n	8006244 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006240:	2302      	movs	r3, #2
 8006242:	e03d      	b.n	80062c0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	68db      	ldr	r3, [r3, #12]
 8006256:	4313      	orrs	r3, r2
 8006258:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	4313      	orrs	r3, r2
 8006266:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	4313      	orrs	r3, r2
 8006274:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4313      	orrs	r3, r2
 8006282:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	691b      	ldr	r3, [r3, #16]
 800628e:	4313      	orrs	r3, r2
 8006290:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	695b      	ldr	r3, [r3, #20]
 800629c:	4313      	orrs	r3, r2
 800629e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	69db      	ldr	r3, [r3, #28]
 80062aa:	4313      	orrs	r3, r2
 80062ac:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68fa      	ldr	r2, [r7, #12]
 80062b4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80062be:	2300      	movs	r3, #0
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3714      	adds	r7, #20
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr

080062cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062d4:	bf00      	nop
 80062d6:	370c      	adds	r7, #12
 80062d8:	46bd      	mov	sp, r7
 80062da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062de:	4770      	bx	lr

080062e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b083      	sub	sp, #12
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80062e8:	bf00      	nop
 80062ea:	370c      	adds	r7, #12
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr

080062f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b082      	sub	sp, #8
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d101      	bne.n	8006306 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006302:	2301      	movs	r3, #1
 8006304:	e042      	b.n	800638c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800630c:	b2db      	uxtb	r3, r3
 800630e:	2b00      	cmp	r3, #0
 8006310:	d106      	bne.n	8006320 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2200      	movs	r2, #0
 8006316:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	f7fb fbd8 	bl	8001ad0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2224      	movs	r2, #36	@ 0x24
 8006324:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	68da      	ldr	r2, [r3, #12]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006336:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f000 fc85 	bl	8006c48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	691a      	ldr	r2, [r3, #16]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800634c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	695a      	ldr	r2, [r3, #20]
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800635c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	68da      	ldr	r2, [r3, #12]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800636c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2200      	movs	r2, #0
 8006372:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2220      	movs	r2, #32
 8006378:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2220      	movs	r2, #32
 8006380:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2200      	movs	r2, #0
 8006388:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800638a:	2300      	movs	r3, #0
}
 800638c:	4618      	mov	r0, r3
 800638e:	3708      	adds	r7, #8
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}

08006394 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b0ba      	sub	sp, #232	@ 0xe8
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	68db      	ldr	r3, [r3, #12]
 80063ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	695b      	ldr	r3, [r3, #20]
 80063b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80063ba:	2300      	movs	r3, #0
 80063bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80063c0:	2300      	movs	r3, #0
 80063c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80063c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063ca:	f003 030f 	and.w	r3, r3, #15
 80063ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80063d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d10f      	bne.n	80063fa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80063da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063de:	f003 0320 	and.w	r3, r3, #32
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d009      	beq.n	80063fa <HAL_UART_IRQHandler+0x66>
 80063e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063ea:	f003 0320 	and.w	r3, r3, #32
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d003      	beq.n	80063fa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	f000 fb6a 	bl	8006acc <UART_Receive_IT>
      return;
 80063f8:	e273      	b.n	80068e2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80063fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80063fe:	2b00      	cmp	r3, #0
 8006400:	f000 80de 	beq.w	80065c0 <HAL_UART_IRQHandler+0x22c>
 8006404:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006408:	f003 0301 	and.w	r3, r3, #1
 800640c:	2b00      	cmp	r3, #0
 800640e:	d106      	bne.n	800641e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006410:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006414:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006418:	2b00      	cmp	r3, #0
 800641a:	f000 80d1 	beq.w	80065c0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800641e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006422:	f003 0301 	and.w	r3, r3, #1
 8006426:	2b00      	cmp	r3, #0
 8006428:	d00b      	beq.n	8006442 <HAL_UART_IRQHandler+0xae>
 800642a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800642e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006432:	2b00      	cmp	r3, #0
 8006434:	d005      	beq.n	8006442 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800643a:	f043 0201 	orr.w	r2, r3, #1
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006442:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006446:	f003 0304 	and.w	r3, r3, #4
 800644a:	2b00      	cmp	r3, #0
 800644c:	d00b      	beq.n	8006466 <HAL_UART_IRQHandler+0xd2>
 800644e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006452:	f003 0301 	and.w	r3, r3, #1
 8006456:	2b00      	cmp	r3, #0
 8006458:	d005      	beq.n	8006466 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800645e:	f043 0202 	orr.w	r2, r3, #2
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006466:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800646a:	f003 0302 	and.w	r3, r3, #2
 800646e:	2b00      	cmp	r3, #0
 8006470:	d00b      	beq.n	800648a <HAL_UART_IRQHandler+0xf6>
 8006472:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006476:	f003 0301 	and.w	r3, r3, #1
 800647a:	2b00      	cmp	r3, #0
 800647c:	d005      	beq.n	800648a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006482:	f043 0204 	orr.w	r2, r3, #4
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800648a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800648e:	f003 0308 	and.w	r3, r3, #8
 8006492:	2b00      	cmp	r3, #0
 8006494:	d011      	beq.n	80064ba <HAL_UART_IRQHandler+0x126>
 8006496:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800649a:	f003 0320 	and.w	r3, r3, #32
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d105      	bne.n	80064ae <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80064a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064a6:	f003 0301 	and.w	r3, r3, #1
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d005      	beq.n	80064ba <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064b2:	f043 0208 	orr.w	r2, r3, #8
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064be:	2b00      	cmp	r3, #0
 80064c0:	f000 820a 	beq.w	80068d8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80064c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064c8:	f003 0320 	and.w	r3, r3, #32
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d008      	beq.n	80064e2 <HAL_UART_IRQHandler+0x14e>
 80064d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064d4:	f003 0320 	and.w	r3, r3, #32
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d002      	beq.n	80064e2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f000 faf5 	bl	8006acc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	695b      	ldr	r3, [r3, #20]
 80064e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064ec:	2b40      	cmp	r3, #64	@ 0x40
 80064ee:	bf0c      	ite	eq
 80064f0:	2301      	moveq	r3, #1
 80064f2:	2300      	movne	r3, #0
 80064f4:	b2db      	uxtb	r3, r3
 80064f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064fe:	f003 0308 	and.w	r3, r3, #8
 8006502:	2b00      	cmp	r3, #0
 8006504:	d103      	bne.n	800650e <HAL_UART_IRQHandler+0x17a>
 8006506:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800650a:	2b00      	cmp	r3, #0
 800650c:	d04f      	beq.n	80065ae <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f000 fa00 	bl	8006914 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	695b      	ldr	r3, [r3, #20]
 800651a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800651e:	2b40      	cmp	r3, #64	@ 0x40
 8006520:	d141      	bne.n	80065a6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	3314      	adds	r3, #20
 8006528:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800652c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006530:	e853 3f00 	ldrex	r3, [r3]
 8006534:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006538:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800653c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006540:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	3314      	adds	r3, #20
 800654a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800654e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006552:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006556:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800655a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800655e:	e841 2300 	strex	r3, r2, [r1]
 8006562:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006566:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800656a:	2b00      	cmp	r3, #0
 800656c:	d1d9      	bne.n	8006522 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006572:	2b00      	cmp	r3, #0
 8006574:	d013      	beq.n	800659e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800657a:	4a8a      	ldr	r2, [pc, #552]	@ (80067a4 <HAL_UART_IRQHandler+0x410>)
 800657c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006582:	4618      	mov	r0, r3
 8006584:	f7fd f9e2 	bl	800394c <HAL_DMA_Abort_IT>
 8006588:	4603      	mov	r3, r0
 800658a:	2b00      	cmp	r3, #0
 800658c:	d016      	beq.n	80065bc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006592:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006594:	687a      	ldr	r2, [r7, #4]
 8006596:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006598:	4610      	mov	r0, r2
 800659a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800659c:	e00e      	b.n	80065bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f000 f9a2 	bl	80068e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065a4:	e00a      	b.n	80065bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f000 f99e 	bl	80068e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065ac:	e006      	b.n	80065bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f000 f99a 	bl	80068e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2200      	movs	r2, #0
 80065b8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80065ba:	e18d      	b.n	80068d8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065bc:	bf00      	nop
    return;
 80065be:	e18b      	b.n	80068d8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	f040 8167 	bne.w	8006898 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80065ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065ce:	f003 0310 	and.w	r3, r3, #16
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	f000 8160 	beq.w	8006898 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80065d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065dc:	f003 0310 	and.w	r3, r3, #16
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	f000 8159 	beq.w	8006898 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80065e6:	2300      	movs	r3, #0
 80065e8:	60bb      	str	r3, [r7, #8]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	60bb      	str	r3, [r7, #8]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	60bb      	str	r3, [r7, #8]
 80065fa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	695b      	ldr	r3, [r3, #20]
 8006602:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006606:	2b40      	cmp	r3, #64	@ 0x40
 8006608:	f040 80ce 	bne.w	80067a8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006618:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800661c:	2b00      	cmp	r3, #0
 800661e:	f000 80a9 	beq.w	8006774 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006626:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800662a:	429a      	cmp	r2, r3
 800662c:	f080 80a2 	bcs.w	8006774 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006636:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800663c:	69db      	ldr	r3, [r3, #28]
 800663e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006642:	f000 8088 	beq.w	8006756 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	330c      	adds	r3, #12
 800664c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006650:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006654:	e853 3f00 	ldrex	r3, [r3]
 8006658:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800665c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006660:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006664:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	330c      	adds	r3, #12
 800666e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006672:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006676:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800667a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800667e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006682:	e841 2300 	strex	r3, r2, [r1]
 8006686:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800668a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800668e:	2b00      	cmp	r3, #0
 8006690:	d1d9      	bne.n	8006646 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	3314      	adds	r3, #20
 8006698:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800669a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800669c:	e853 3f00 	ldrex	r3, [r3]
 80066a0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80066a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80066a4:	f023 0301 	bic.w	r3, r3, #1
 80066a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	3314      	adds	r3, #20
 80066b2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80066b6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80066ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066bc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80066be:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80066c2:	e841 2300 	strex	r3, r2, [r1]
 80066c6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80066c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d1e1      	bne.n	8006692 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	3314      	adds	r3, #20
 80066d4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80066d8:	e853 3f00 	ldrex	r3, [r3]
 80066dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80066de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80066e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	3314      	adds	r3, #20
 80066ee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80066f2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80066f4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80066f8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80066fa:	e841 2300 	strex	r3, r2, [r1]
 80066fe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006700:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1e3      	bne.n	80066ce <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2220      	movs	r2, #32
 800670a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	330c      	adds	r3, #12
 800671a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800671c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800671e:	e853 3f00 	ldrex	r3, [r3]
 8006722:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006724:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006726:	f023 0310 	bic.w	r3, r3, #16
 800672a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	330c      	adds	r3, #12
 8006734:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006738:	65ba      	str	r2, [r7, #88]	@ 0x58
 800673a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800673c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800673e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006740:	e841 2300 	strex	r3, r2, [r1]
 8006744:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006746:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006748:	2b00      	cmp	r3, #0
 800674a:	d1e3      	bne.n	8006714 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006750:	4618      	mov	r0, r3
 8006752:	f7fd f88b 	bl	800386c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2202      	movs	r2, #2
 800675a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006764:	b29b      	uxth	r3, r3
 8006766:	1ad3      	subs	r3, r2, r3
 8006768:	b29b      	uxth	r3, r3
 800676a:	4619      	mov	r1, r3
 800676c:	6878      	ldr	r0, [r7, #4]
 800676e:	f000 f8c5 	bl	80068fc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006772:	e0b3      	b.n	80068dc <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006778:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800677c:	429a      	cmp	r2, r3
 800677e:	f040 80ad 	bne.w	80068dc <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006786:	69db      	ldr	r3, [r3, #28]
 8006788:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800678c:	f040 80a6 	bne.w	80068dc <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2202      	movs	r2, #2
 8006794:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800679a:	4619      	mov	r1, r3
 800679c:	6878      	ldr	r0, [r7, #4]
 800679e:	f000 f8ad 	bl	80068fc <HAL_UARTEx_RxEventCallback>
      return;
 80067a2:	e09b      	b.n	80068dc <HAL_UART_IRQHandler+0x548>
 80067a4:	080069db 	.word	0x080069db
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	1ad3      	subs	r3, r2, r3
 80067b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80067bc:	b29b      	uxth	r3, r3
 80067be:	2b00      	cmp	r3, #0
 80067c0:	f000 808e 	beq.w	80068e0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80067c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	f000 8089 	beq.w	80068e0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	330c      	adds	r3, #12
 80067d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067d8:	e853 3f00 	ldrex	r3, [r3]
 80067dc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80067de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80067e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	330c      	adds	r3, #12
 80067ee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80067f2:	647a      	str	r2, [r7, #68]	@ 0x44
 80067f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80067f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80067fa:	e841 2300 	strex	r3, r2, [r1]
 80067fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006800:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006802:	2b00      	cmp	r3, #0
 8006804:	d1e3      	bne.n	80067ce <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	3314      	adds	r3, #20
 800680c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800680e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006810:	e853 3f00 	ldrex	r3, [r3]
 8006814:	623b      	str	r3, [r7, #32]
   return(result);
 8006816:	6a3b      	ldr	r3, [r7, #32]
 8006818:	f023 0301 	bic.w	r3, r3, #1
 800681c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	3314      	adds	r3, #20
 8006826:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800682a:	633a      	str	r2, [r7, #48]	@ 0x30
 800682c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800682e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006830:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006832:	e841 2300 	strex	r3, r2, [r1]
 8006836:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800683a:	2b00      	cmp	r3, #0
 800683c:	d1e3      	bne.n	8006806 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2220      	movs	r2, #32
 8006842:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2200      	movs	r2, #0
 800684a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	330c      	adds	r3, #12
 8006852:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	e853 3f00 	ldrex	r3, [r3]
 800685a:	60fb      	str	r3, [r7, #12]
   return(result);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f023 0310 	bic.w	r3, r3, #16
 8006862:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	330c      	adds	r3, #12
 800686c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006870:	61fa      	str	r2, [r7, #28]
 8006872:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006874:	69b9      	ldr	r1, [r7, #24]
 8006876:	69fa      	ldr	r2, [r7, #28]
 8006878:	e841 2300 	strex	r3, r2, [r1]
 800687c:	617b      	str	r3, [r7, #20]
   return(result);
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d1e3      	bne.n	800684c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2202      	movs	r2, #2
 8006888:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800688a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800688e:	4619      	mov	r1, r3
 8006890:	6878      	ldr	r0, [r7, #4]
 8006892:	f000 f833 	bl	80068fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006896:	e023      	b.n	80068e0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006898:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800689c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d009      	beq.n	80068b8 <HAL_UART_IRQHandler+0x524>
 80068a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d003      	beq.n	80068b8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80068b0:	6878      	ldr	r0, [r7, #4]
 80068b2:	f000 f8a3 	bl	80069fc <UART_Transmit_IT>
    return;
 80068b6:	e014      	b.n	80068e2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80068b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d00e      	beq.n	80068e2 <HAL_UART_IRQHandler+0x54e>
 80068c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d008      	beq.n	80068e2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f000 f8e3 	bl	8006a9c <UART_EndTransmit_IT>
    return;
 80068d6:	e004      	b.n	80068e2 <HAL_UART_IRQHandler+0x54e>
    return;
 80068d8:	bf00      	nop
 80068da:	e002      	b.n	80068e2 <HAL_UART_IRQHandler+0x54e>
      return;
 80068dc:	bf00      	nop
 80068de:	e000      	b.n	80068e2 <HAL_UART_IRQHandler+0x54e>
      return;
 80068e0:	bf00      	nop
  }
}
 80068e2:	37e8      	adds	r7, #232	@ 0xe8
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}

080068e8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b083      	sub	sp, #12
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80068f0:	bf00      	nop
 80068f2:	370c      	adds	r7, #12
 80068f4:	46bd      	mov	sp, r7
 80068f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fa:	4770      	bx	lr

080068fc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b083      	sub	sp, #12
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	460b      	mov	r3, r1
 8006906:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006908:	bf00      	nop
 800690a:	370c      	adds	r7, #12
 800690c:	46bd      	mov	sp, r7
 800690e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006912:	4770      	bx	lr

08006914 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006914:	b480      	push	{r7}
 8006916:	b095      	sub	sp, #84	@ 0x54
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	330c      	adds	r3, #12
 8006922:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006924:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006926:	e853 3f00 	ldrex	r3, [r3]
 800692a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800692c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800692e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006932:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	330c      	adds	r3, #12
 800693a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800693c:	643a      	str	r2, [r7, #64]	@ 0x40
 800693e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006940:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006942:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006944:	e841 2300 	strex	r3, r2, [r1]
 8006948:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800694a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800694c:	2b00      	cmp	r3, #0
 800694e:	d1e5      	bne.n	800691c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	3314      	adds	r3, #20
 8006956:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006958:	6a3b      	ldr	r3, [r7, #32]
 800695a:	e853 3f00 	ldrex	r3, [r3]
 800695e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006960:	69fb      	ldr	r3, [r7, #28]
 8006962:	f023 0301 	bic.w	r3, r3, #1
 8006966:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	3314      	adds	r3, #20
 800696e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006970:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006972:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006974:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006976:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006978:	e841 2300 	strex	r3, r2, [r1]
 800697c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800697e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006980:	2b00      	cmp	r3, #0
 8006982:	d1e5      	bne.n	8006950 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006988:	2b01      	cmp	r3, #1
 800698a:	d119      	bne.n	80069c0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	330c      	adds	r3, #12
 8006992:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	e853 3f00 	ldrex	r3, [r3]
 800699a:	60bb      	str	r3, [r7, #8]
   return(result);
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	f023 0310 	bic.w	r3, r3, #16
 80069a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	330c      	adds	r3, #12
 80069aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80069ac:	61ba      	str	r2, [r7, #24]
 80069ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069b0:	6979      	ldr	r1, [r7, #20]
 80069b2:	69ba      	ldr	r2, [r7, #24]
 80069b4:	e841 2300 	strex	r3, r2, [r1]
 80069b8:	613b      	str	r3, [r7, #16]
   return(result);
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d1e5      	bne.n	800698c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2220      	movs	r2, #32
 80069c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2200      	movs	r2, #0
 80069cc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80069ce:	bf00      	nop
 80069d0:	3754      	adds	r7, #84	@ 0x54
 80069d2:	46bd      	mov	sp, r7
 80069d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d8:	4770      	bx	lr

080069da <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80069da:	b580      	push	{r7, lr}
 80069dc:	b084      	sub	sp, #16
 80069de:	af00      	add	r7, sp, #0
 80069e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069e6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2200      	movs	r2, #0
 80069ec:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80069ee:	68f8      	ldr	r0, [r7, #12]
 80069f0:	f7ff ff7a 	bl	80068e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069f4:	bf00      	nop
 80069f6:	3710      	adds	r7, #16
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}

080069fc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b085      	sub	sp, #20
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a0a:	b2db      	uxtb	r3, r3
 8006a0c:	2b21      	cmp	r3, #33	@ 0x21
 8006a0e:	d13e      	bne.n	8006a8e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a18:	d114      	bne.n	8006a44 <UART_Transmit_IT+0x48>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	691b      	ldr	r3, [r3, #16]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d110      	bne.n	8006a44 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6a1b      	ldr	r3, [r3, #32]
 8006a26:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	881b      	ldrh	r3, [r3, #0]
 8006a2c:	461a      	mov	r2, r3
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a36:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6a1b      	ldr	r3, [r3, #32]
 8006a3c:	1c9a      	adds	r2, r3, #2
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	621a      	str	r2, [r3, #32]
 8006a42:	e008      	b.n	8006a56 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6a1b      	ldr	r3, [r3, #32]
 8006a48:	1c59      	adds	r1, r3, #1
 8006a4a:	687a      	ldr	r2, [r7, #4]
 8006a4c:	6211      	str	r1, [r2, #32]
 8006a4e:	781a      	ldrb	r2, [r3, #0]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006a5a:	b29b      	uxth	r3, r3
 8006a5c:	3b01      	subs	r3, #1
 8006a5e:	b29b      	uxth	r3, r3
 8006a60:	687a      	ldr	r2, [r7, #4]
 8006a62:	4619      	mov	r1, r3
 8006a64:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d10f      	bne.n	8006a8a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	68da      	ldr	r2, [r3, #12]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006a78:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	68da      	ldr	r2, [r3, #12]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a88:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	e000      	b.n	8006a90 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006a8e:	2302      	movs	r3, #2
  }
}
 8006a90:	4618      	mov	r0, r3
 8006a92:	3714      	adds	r7, #20
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr

08006a9c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b082      	sub	sp, #8
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	68da      	ldr	r2, [r3, #12]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ab2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2220      	movs	r2, #32
 8006ab8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f7f9 fe61 	bl	8000784 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006ac2:	2300      	movs	r3, #0
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3708      	adds	r7, #8
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}

08006acc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b08c      	sub	sp, #48	@ 0x30
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006ae2:	b2db      	uxtb	r3, r3
 8006ae4:	2b22      	cmp	r3, #34	@ 0x22
 8006ae6:	f040 80aa 	bne.w	8006c3e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	689b      	ldr	r3, [r3, #8]
 8006aee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006af2:	d115      	bne.n	8006b20 <UART_Receive_IT+0x54>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	691b      	ldr	r3, [r3, #16]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d111      	bne.n	8006b20 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b00:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b0e:	b29a      	uxth	r2, r3
 8006b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b12:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b18:	1c9a      	adds	r2, r3, #2
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	629a      	str	r2, [r3, #40]	@ 0x28
 8006b1e:	e024      	b.n	8006b6a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b24:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	689b      	ldr	r3, [r3, #8]
 8006b2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b2e:	d007      	beq.n	8006b40 <UART_Receive_IT+0x74>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	689b      	ldr	r3, [r3, #8]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d10a      	bne.n	8006b4e <UART_Receive_IT+0x82>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	691b      	ldr	r3, [r3, #16]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d106      	bne.n	8006b4e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	b2da      	uxtb	r2, r3
 8006b48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b4a:	701a      	strb	r2, [r3, #0]
 8006b4c:	e008      	b.n	8006b60 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	b2db      	uxtb	r3, r3
 8006b56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b5a:	b2da      	uxtb	r2, r3
 8006b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b5e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b64:	1c5a      	adds	r2, r3, #1
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b6e:	b29b      	uxth	r3, r3
 8006b70:	3b01      	subs	r3, #1
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	687a      	ldr	r2, [r7, #4]
 8006b76:	4619      	mov	r1, r3
 8006b78:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d15d      	bne.n	8006c3a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	68da      	ldr	r2, [r3, #12]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f022 0220 	bic.w	r2, r2, #32
 8006b8c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	68da      	ldr	r2, [r3, #12]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006b9c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	695a      	ldr	r2, [r3, #20]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f022 0201 	bic.w	r2, r2, #1
 8006bac:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2220      	movs	r2, #32
 8006bb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d135      	bne.n	8006c30 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	330c      	adds	r3, #12
 8006bd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	e853 3f00 	ldrex	r3, [r3]
 8006bd8:	613b      	str	r3, [r7, #16]
   return(result);
 8006bda:	693b      	ldr	r3, [r7, #16]
 8006bdc:	f023 0310 	bic.w	r3, r3, #16
 8006be0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	330c      	adds	r3, #12
 8006be8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bea:	623a      	str	r2, [r7, #32]
 8006bec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bee:	69f9      	ldr	r1, [r7, #28]
 8006bf0:	6a3a      	ldr	r2, [r7, #32]
 8006bf2:	e841 2300 	strex	r3, r2, [r1]
 8006bf6:	61bb      	str	r3, [r7, #24]
   return(result);
 8006bf8:	69bb      	ldr	r3, [r7, #24]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d1e5      	bne.n	8006bca <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f003 0310 	and.w	r3, r3, #16
 8006c08:	2b10      	cmp	r3, #16
 8006c0a:	d10a      	bne.n	8006c22 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	60fb      	str	r3, [r7, #12]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	60fb      	str	r3, [r7, #12]
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	60fb      	str	r3, [r7, #12]
 8006c20:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006c26:	4619      	mov	r1, r3
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f7ff fe67 	bl	80068fc <HAL_UARTEx_RxEventCallback>
 8006c2e:	e002      	b.n	8006c36 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f7f9 fdcb 	bl	80007cc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006c36:	2300      	movs	r3, #0
 8006c38:	e002      	b.n	8006c40 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	e000      	b.n	8006c40 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006c3e:	2302      	movs	r3, #2
  }
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3730      	adds	r7, #48	@ 0x30
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}

08006c48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c4c:	b0c0      	sub	sp, #256	@ 0x100
 8006c4e:	af00      	add	r7, sp, #0
 8006c50:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	691b      	ldr	r3, [r3, #16]
 8006c5c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c64:	68d9      	ldr	r1, [r3, #12]
 8006c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c6a:	681a      	ldr	r2, [r3, #0]
 8006c6c:	ea40 0301 	orr.w	r3, r0, r1
 8006c70:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006c72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c76:	689a      	ldr	r2, [r3, #8]
 8006c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c7c:	691b      	ldr	r3, [r3, #16]
 8006c7e:	431a      	orrs	r2, r3
 8006c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c84:	695b      	ldr	r3, [r3, #20]
 8006c86:	431a      	orrs	r2, r3
 8006c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c8c:	69db      	ldr	r3, [r3, #28]
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	68db      	ldr	r3, [r3, #12]
 8006c9c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006ca0:	f021 010c 	bic.w	r1, r1, #12
 8006ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006cae:	430b      	orrs	r3, r1
 8006cb0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006cb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	695b      	ldr	r3, [r3, #20]
 8006cba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006cbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cc2:	6999      	ldr	r1, [r3, #24]
 8006cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cc8:	681a      	ldr	r2, [r3, #0]
 8006cca:	ea40 0301 	orr.w	r3, r0, r1
 8006cce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cd4:	681a      	ldr	r2, [r3, #0]
 8006cd6:	4b8f      	ldr	r3, [pc, #572]	@ (8006f14 <UART_SetConfig+0x2cc>)
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	d005      	beq.n	8006ce8 <UART_SetConfig+0xa0>
 8006cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ce0:	681a      	ldr	r2, [r3, #0]
 8006ce2:	4b8d      	ldr	r3, [pc, #564]	@ (8006f18 <UART_SetConfig+0x2d0>)
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	d104      	bne.n	8006cf2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006ce8:	f7fe fb4a 	bl	8005380 <HAL_RCC_GetPCLK2Freq>
 8006cec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006cf0:	e003      	b.n	8006cfa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006cf2:	f7fe fb31 	bl	8005358 <HAL_RCC_GetPCLK1Freq>
 8006cf6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006cfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cfe:	69db      	ldr	r3, [r3, #28]
 8006d00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d04:	f040 810c 	bne.w	8006f20 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006d08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006d12:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006d16:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006d1a:	4622      	mov	r2, r4
 8006d1c:	462b      	mov	r3, r5
 8006d1e:	1891      	adds	r1, r2, r2
 8006d20:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006d22:	415b      	adcs	r3, r3
 8006d24:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d26:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006d2a:	4621      	mov	r1, r4
 8006d2c:	eb12 0801 	adds.w	r8, r2, r1
 8006d30:	4629      	mov	r1, r5
 8006d32:	eb43 0901 	adc.w	r9, r3, r1
 8006d36:	f04f 0200 	mov.w	r2, #0
 8006d3a:	f04f 0300 	mov.w	r3, #0
 8006d3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006d42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006d46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d4a:	4690      	mov	r8, r2
 8006d4c:	4699      	mov	r9, r3
 8006d4e:	4623      	mov	r3, r4
 8006d50:	eb18 0303 	adds.w	r3, r8, r3
 8006d54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006d58:	462b      	mov	r3, r5
 8006d5a:	eb49 0303 	adc.w	r3, r9, r3
 8006d5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006d6e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006d72:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006d76:	460b      	mov	r3, r1
 8006d78:	18db      	adds	r3, r3, r3
 8006d7a:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d7c:	4613      	mov	r3, r2
 8006d7e:	eb42 0303 	adc.w	r3, r2, r3
 8006d82:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d84:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006d88:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006d8c:	f7f9 fa20 	bl	80001d0 <__aeabi_uldivmod>
 8006d90:	4602      	mov	r2, r0
 8006d92:	460b      	mov	r3, r1
 8006d94:	4b61      	ldr	r3, [pc, #388]	@ (8006f1c <UART_SetConfig+0x2d4>)
 8006d96:	fba3 2302 	umull	r2, r3, r3, r2
 8006d9a:	095b      	lsrs	r3, r3, #5
 8006d9c:	011c      	lsls	r4, r3, #4
 8006d9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006da2:	2200      	movs	r2, #0
 8006da4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006da8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006dac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006db0:	4642      	mov	r2, r8
 8006db2:	464b      	mov	r3, r9
 8006db4:	1891      	adds	r1, r2, r2
 8006db6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006db8:	415b      	adcs	r3, r3
 8006dba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006dbc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006dc0:	4641      	mov	r1, r8
 8006dc2:	eb12 0a01 	adds.w	sl, r2, r1
 8006dc6:	4649      	mov	r1, r9
 8006dc8:	eb43 0b01 	adc.w	fp, r3, r1
 8006dcc:	f04f 0200 	mov.w	r2, #0
 8006dd0:	f04f 0300 	mov.w	r3, #0
 8006dd4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006dd8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006ddc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006de0:	4692      	mov	sl, r2
 8006de2:	469b      	mov	fp, r3
 8006de4:	4643      	mov	r3, r8
 8006de6:	eb1a 0303 	adds.w	r3, sl, r3
 8006dea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006dee:	464b      	mov	r3, r9
 8006df0:	eb4b 0303 	adc.w	r3, fp, r3
 8006df4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006e04:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006e08:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006e0c:	460b      	mov	r3, r1
 8006e0e:	18db      	adds	r3, r3, r3
 8006e10:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e12:	4613      	mov	r3, r2
 8006e14:	eb42 0303 	adc.w	r3, r2, r3
 8006e18:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e1a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006e1e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006e22:	f7f9 f9d5 	bl	80001d0 <__aeabi_uldivmod>
 8006e26:	4602      	mov	r2, r0
 8006e28:	460b      	mov	r3, r1
 8006e2a:	4611      	mov	r1, r2
 8006e2c:	4b3b      	ldr	r3, [pc, #236]	@ (8006f1c <UART_SetConfig+0x2d4>)
 8006e2e:	fba3 2301 	umull	r2, r3, r3, r1
 8006e32:	095b      	lsrs	r3, r3, #5
 8006e34:	2264      	movs	r2, #100	@ 0x64
 8006e36:	fb02 f303 	mul.w	r3, r2, r3
 8006e3a:	1acb      	subs	r3, r1, r3
 8006e3c:	00db      	lsls	r3, r3, #3
 8006e3e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006e42:	4b36      	ldr	r3, [pc, #216]	@ (8006f1c <UART_SetConfig+0x2d4>)
 8006e44:	fba3 2302 	umull	r2, r3, r3, r2
 8006e48:	095b      	lsrs	r3, r3, #5
 8006e4a:	005b      	lsls	r3, r3, #1
 8006e4c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006e50:	441c      	add	r4, r3
 8006e52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e56:	2200      	movs	r2, #0
 8006e58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006e5c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006e60:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006e64:	4642      	mov	r2, r8
 8006e66:	464b      	mov	r3, r9
 8006e68:	1891      	adds	r1, r2, r2
 8006e6a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006e6c:	415b      	adcs	r3, r3
 8006e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e70:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006e74:	4641      	mov	r1, r8
 8006e76:	1851      	adds	r1, r2, r1
 8006e78:	6339      	str	r1, [r7, #48]	@ 0x30
 8006e7a:	4649      	mov	r1, r9
 8006e7c:	414b      	adcs	r3, r1
 8006e7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e80:	f04f 0200 	mov.w	r2, #0
 8006e84:	f04f 0300 	mov.w	r3, #0
 8006e88:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006e8c:	4659      	mov	r1, fp
 8006e8e:	00cb      	lsls	r3, r1, #3
 8006e90:	4651      	mov	r1, sl
 8006e92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e96:	4651      	mov	r1, sl
 8006e98:	00ca      	lsls	r2, r1, #3
 8006e9a:	4610      	mov	r0, r2
 8006e9c:	4619      	mov	r1, r3
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	4642      	mov	r2, r8
 8006ea2:	189b      	adds	r3, r3, r2
 8006ea4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006ea8:	464b      	mov	r3, r9
 8006eaa:	460a      	mov	r2, r1
 8006eac:	eb42 0303 	adc.w	r3, r2, r3
 8006eb0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eb8:	685b      	ldr	r3, [r3, #4]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006ec0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006ec4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006ec8:	460b      	mov	r3, r1
 8006eca:	18db      	adds	r3, r3, r3
 8006ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ece:	4613      	mov	r3, r2
 8006ed0:	eb42 0303 	adc.w	r3, r2, r3
 8006ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ed6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006eda:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006ede:	f7f9 f977 	bl	80001d0 <__aeabi_uldivmod>
 8006ee2:	4602      	mov	r2, r0
 8006ee4:	460b      	mov	r3, r1
 8006ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8006f1c <UART_SetConfig+0x2d4>)
 8006ee8:	fba3 1302 	umull	r1, r3, r3, r2
 8006eec:	095b      	lsrs	r3, r3, #5
 8006eee:	2164      	movs	r1, #100	@ 0x64
 8006ef0:	fb01 f303 	mul.w	r3, r1, r3
 8006ef4:	1ad3      	subs	r3, r2, r3
 8006ef6:	00db      	lsls	r3, r3, #3
 8006ef8:	3332      	adds	r3, #50	@ 0x32
 8006efa:	4a08      	ldr	r2, [pc, #32]	@ (8006f1c <UART_SetConfig+0x2d4>)
 8006efc:	fba2 2303 	umull	r2, r3, r2, r3
 8006f00:	095b      	lsrs	r3, r3, #5
 8006f02:	f003 0207 	and.w	r2, r3, #7
 8006f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4422      	add	r2, r4
 8006f0e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006f10:	e106      	b.n	8007120 <UART_SetConfig+0x4d8>
 8006f12:	bf00      	nop
 8006f14:	40011000 	.word	0x40011000
 8006f18:	40011400 	.word	0x40011400
 8006f1c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006f20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f24:	2200      	movs	r2, #0
 8006f26:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006f2a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006f2e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006f32:	4642      	mov	r2, r8
 8006f34:	464b      	mov	r3, r9
 8006f36:	1891      	adds	r1, r2, r2
 8006f38:	6239      	str	r1, [r7, #32]
 8006f3a:	415b      	adcs	r3, r3
 8006f3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f3e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006f42:	4641      	mov	r1, r8
 8006f44:	1854      	adds	r4, r2, r1
 8006f46:	4649      	mov	r1, r9
 8006f48:	eb43 0501 	adc.w	r5, r3, r1
 8006f4c:	f04f 0200 	mov.w	r2, #0
 8006f50:	f04f 0300 	mov.w	r3, #0
 8006f54:	00eb      	lsls	r3, r5, #3
 8006f56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f5a:	00e2      	lsls	r2, r4, #3
 8006f5c:	4614      	mov	r4, r2
 8006f5e:	461d      	mov	r5, r3
 8006f60:	4643      	mov	r3, r8
 8006f62:	18e3      	adds	r3, r4, r3
 8006f64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006f68:	464b      	mov	r3, r9
 8006f6a:	eb45 0303 	adc.w	r3, r5, r3
 8006f6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006f72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006f7e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006f82:	f04f 0200 	mov.w	r2, #0
 8006f86:	f04f 0300 	mov.w	r3, #0
 8006f8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006f8e:	4629      	mov	r1, r5
 8006f90:	008b      	lsls	r3, r1, #2
 8006f92:	4621      	mov	r1, r4
 8006f94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f98:	4621      	mov	r1, r4
 8006f9a:	008a      	lsls	r2, r1, #2
 8006f9c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006fa0:	f7f9 f916 	bl	80001d0 <__aeabi_uldivmod>
 8006fa4:	4602      	mov	r2, r0
 8006fa6:	460b      	mov	r3, r1
 8006fa8:	4b60      	ldr	r3, [pc, #384]	@ (800712c <UART_SetConfig+0x4e4>)
 8006faa:	fba3 2302 	umull	r2, r3, r3, r2
 8006fae:	095b      	lsrs	r3, r3, #5
 8006fb0:	011c      	lsls	r4, r3, #4
 8006fb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006fbc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006fc0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006fc4:	4642      	mov	r2, r8
 8006fc6:	464b      	mov	r3, r9
 8006fc8:	1891      	adds	r1, r2, r2
 8006fca:	61b9      	str	r1, [r7, #24]
 8006fcc:	415b      	adcs	r3, r3
 8006fce:	61fb      	str	r3, [r7, #28]
 8006fd0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006fd4:	4641      	mov	r1, r8
 8006fd6:	1851      	adds	r1, r2, r1
 8006fd8:	6139      	str	r1, [r7, #16]
 8006fda:	4649      	mov	r1, r9
 8006fdc:	414b      	adcs	r3, r1
 8006fde:	617b      	str	r3, [r7, #20]
 8006fe0:	f04f 0200 	mov.w	r2, #0
 8006fe4:	f04f 0300 	mov.w	r3, #0
 8006fe8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006fec:	4659      	mov	r1, fp
 8006fee:	00cb      	lsls	r3, r1, #3
 8006ff0:	4651      	mov	r1, sl
 8006ff2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ff6:	4651      	mov	r1, sl
 8006ff8:	00ca      	lsls	r2, r1, #3
 8006ffa:	4610      	mov	r0, r2
 8006ffc:	4619      	mov	r1, r3
 8006ffe:	4603      	mov	r3, r0
 8007000:	4642      	mov	r2, r8
 8007002:	189b      	adds	r3, r3, r2
 8007004:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007008:	464b      	mov	r3, r9
 800700a:	460a      	mov	r2, r1
 800700c:	eb42 0303 	adc.w	r3, r2, r3
 8007010:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	2200      	movs	r2, #0
 800701c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800701e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007020:	f04f 0200 	mov.w	r2, #0
 8007024:	f04f 0300 	mov.w	r3, #0
 8007028:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800702c:	4649      	mov	r1, r9
 800702e:	008b      	lsls	r3, r1, #2
 8007030:	4641      	mov	r1, r8
 8007032:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007036:	4641      	mov	r1, r8
 8007038:	008a      	lsls	r2, r1, #2
 800703a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800703e:	f7f9 f8c7 	bl	80001d0 <__aeabi_uldivmod>
 8007042:	4602      	mov	r2, r0
 8007044:	460b      	mov	r3, r1
 8007046:	4611      	mov	r1, r2
 8007048:	4b38      	ldr	r3, [pc, #224]	@ (800712c <UART_SetConfig+0x4e4>)
 800704a:	fba3 2301 	umull	r2, r3, r3, r1
 800704e:	095b      	lsrs	r3, r3, #5
 8007050:	2264      	movs	r2, #100	@ 0x64
 8007052:	fb02 f303 	mul.w	r3, r2, r3
 8007056:	1acb      	subs	r3, r1, r3
 8007058:	011b      	lsls	r3, r3, #4
 800705a:	3332      	adds	r3, #50	@ 0x32
 800705c:	4a33      	ldr	r2, [pc, #204]	@ (800712c <UART_SetConfig+0x4e4>)
 800705e:	fba2 2303 	umull	r2, r3, r2, r3
 8007062:	095b      	lsrs	r3, r3, #5
 8007064:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007068:	441c      	add	r4, r3
 800706a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800706e:	2200      	movs	r2, #0
 8007070:	673b      	str	r3, [r7, #112]	@ 0x70
 8007072:	677a      	str	r2, [r7, #116]	@ 0x74
 8007074:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007078:	4642      	mov	r2, r8
 800707a:	464b      	mov	r3, r9
 800707c:	1891      	adds	r1, r2, r2
 800707e:	60b9      	str	r1, [r7, #8]
 8007080:	415b      	adcs	r3, r3
 8007082:	60fb      	str	r3, [r7, #12]
 8007084:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007088:	4641      	mov	r1, r8
 800708a:	1851      	adds	r1, r2, r1
 800708c:	6039      	str	r1, [r7, #0]
 800708e:	4649      	mov	r1, r9
 8007090:	414b      	adcs	r3, r1
 8007092:	607b      	str	r3, [r7, #4]
 8007094:	f04f 0200 	mov.w	r2, #0
 8007098:	f04f 0300 	mov.w	r3, #0
 800709c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80070a0:	4659      	mov	r1, fp
 80070a2:	00cb      	lsls	r3, r1, #3
 80070a4:	4651      	mov	r1, sl
 80070a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070aa:	4651      	mov	r1, sl
 80070ac:	00ca      	lsls	r2, r1, #3
 80070ae:	4610      	mov	r0, r2
 80070b0:	4619      	mov	r1, r3
 80070b2:	4603      	mov	r3, r0
 80070b4:	4642      	mov	r2, r8
 80070b6:	189b      	adds	r3, r3, r2
 80070b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80070ba:	464b      	mov	r3, r9
 80070bc:	460a      	mov	r2, r1
 80070be:	eb42 0303 	adc.w	r3, r2, r3
 80070c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80070c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	2200      	movs	r2, #0
 80070cc:	663b      	str	r3, [r7, #96]	@ 0x60
 80070ce:	667a      	str	r2, [r7, #100]	@ 0x64
 80070d0:	f04f 0200 	mov.w	r2, #0
 80070d4:	f04f 0300 	mov.w	r3, #0
 80070d8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80070dc:	4649      	mov	r1, r9
 80070de:	008b      	lsls	r3, r1, #2
 80070e0:	4641      	mov	r1, r8
 80070e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80070e6:	4641      	mov	r1, r8
 80070e8:	008a      	lsls	r2, r1, #2
 80070ea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80070ee:	f7f9 f86f 	bl	80001d0 <__aeabi_uldivmod>
 80070f2:	4602      	mov	r2, r0
 80070f4:	460b      	mov	r3, r1
 80070f6:	4b0d      	ldr	r3, [pc, #52]	@ (800712c <UART_SetConfig+0x4e4>)
 80070f8:	fba3 1302 	umull	r1, r3, r3, r2
 80070fc:	095b      	lsrs	r3, r3, #5
 80070fe:	2164      	movs	r1, #100	@ 0x64
 8007100:	fb01 f303 	mul.w	r3, r1, r3
 8007104:	1ad3      	subs	r3, r2, r3
 8007106:	011b      	lsls	r3, r3, #4
 8007108:	3332      	adds	r3, #50	@ 0x32
 800710a:	4a08      	ldr	r2, [pc, #32]	@ (800712c <UART_SetConfig+0x4e4>)
 800710c:	fba2 2303 	umull	r2, r3, r2, r3
 8007110:	095b      	lsrs	r3, r3, #5
 8007112:	f003 020f 	and.w	r2, r3, #15
 8007116:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4422      	add	r2, r4
 800711e:	609a      	str	r2, [r3, #8]
}
 8007120:	bf00      	nop
 8007122:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007126:	46bd      	mov	sp, r7
 8007128:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800712c:	51eb851f 	.word	0x51eb851f

08007130 <__NVIC_SetPriority>:
{
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	4603      	mov	r3, r0
 8007138:	6039      	str	r1, [r7, #0]
 800713a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800713c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007140:	2b00      	cmp	r3, #0
 8007142:	db0a      	blt.n	800715a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	b2da      	uxtb	r2, r3
 8007148:	490c      	ldr	r1, [pc, #48]	@ (800717c <__NVIC_SetPriority+0x4c>)
 800714a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800714e:	0112      	lsls	r2, r2, #4
 8007150:	b2d2      	uxtb	r2, r2
 8007152:	440b      	add	r3, r1
 8007154:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007158:	e00a      	b.n	8007170 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	b2da      	uxtb	r2, r3
 800715e:	4908      	ldr	r1, [pc, #32]	@ (8007180 <__NVIC_SetPriority+0x50>)
 8007160:	79fb      	ldrb	r3, [r7, #7]
 8007162:	f003 030f 	and.w	r3, r3, #15
 8007166:	3b04      	subs	r3, #4
 8007168:	0112      	lsls	r2, r2, #4
 800716a:	b2d2      	uxtb	r2, r2
 800716c:	440b      	add	r3, r1
 800716e:	761a      	strb	r2, [r3, #24]
}
 8007170:	bf00      	nop
 8007172:	370c      	adds	r7, #12
 8007174:	46bd      	mov	sp, r7
 8007176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717a:	4770      	bx	lr
 800717c:	e000e100 	.word	0xe000e100
 8007180:	e000ed00 	.word	0xe000ed00

08007184 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007184:	b580      	push	{r7, lr}
 8007186:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007188:	4b05      	ldr	r3, [pc, #20]	@ (80071a0 <SysTick_Handler+0x1c>)
 800718a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800718c:	f002 f86e 	bl	800926c <xTaskGetSchedulerState>
 8007190:	4603      	mov	r3, r0
 8007192:	2b01      	cmp	r3, #1
 8007194:	d001      	beq.n	800719a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007196:	f002 fe67 	bl	8009e68 <xPortSysTickHandler>
  }
}
 800719a:	bf00      	nop
 800719c:	bd80      	pop	{r7, pc}
 800719e:	bf00      	nop
 80071a0:	e000e010 	.word	0xe000e010

080071a4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80071a4:	b580      	push	{r7, lr}
 80071a6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80071a8:	2100      	movs	r1, #0
 80071aa:	f06f 0004 	mvn.w	r0, #4
 80071ae:	f7ff ffbf 	bl	8007130 <__NVIC_SetPriority>
#endif
}
 80071b2:	bf00      	nop
 80071b4:	bd80      	pop	{r7, pc}
	...

080071b8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80071b8:	b480      	push	{r7}
 80071ba:	b083      	sub	sp, #12
 80071bc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80071be:	f3ef 8305 	mrs	r3, IPSR
 80071c2:	603b      	str	r3, [r7, #0]
  return(result);
 80071c4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d003      	beq.n	80071d2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80071ca:	f06f 0305 	mvn.w	r3, #5
 80071ce:	607b      	str	r3, [r7, #4]
 80071d0:	e00c      	b.n	80071ec <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80071d2:	4b0a      	ldr	r3, [pc, #40]	@ (80071fc <osKernelInitialize+0x44>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d105      	bne.n	80071e6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80071da:	4b08      	ldr	r3, [pc, #32]	@ (80071fc <osKernelInitialize+0x44>)
 80071dc:	2201      	movs	r2, #1
 80071de:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80071e0:	2300      	movs	r3, #0
 80071e2:	607b      	str	r3, [r7, #4]
 80071e4:	e002      	b.n	80071ec <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80071e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80071ea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80071ec:	687b      	ldr	r3, [r7, #4]
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	370c      	adds	r7, #12
 80071f2:	46bd      	mov	sp, r7
 80071f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f8:	4770      	bx	lr
 80071fa:	bf00      	nop
 80071fc:	200007a8 	.word	0x200007a8

08007200 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007200:	b580      	push	{r7, lr}
 8007202:	b082      	sub	sp, #8
 8007204:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007206:	f3ef 8305 	mrs	r3, IPSR
 800720a:	603b      	str	r3, [r7, #0]
  return(result);
 800720c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800720e:	2b00      	cmp	r3, #0
 8007210:	d003      	beq.n	800721a <osKernelStart+0x1a>
    stat = osErrorISR;
 8007212:	f06f 0305 	mvn.w	r3, #5
 8007216:	607b      	str	r3, [r7, #4]
 8007218:	e010      	b.n	800723c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800721a:	4b0b      	ldr	r3, [pc, #44]	@ (8007248 <osKernelStart+0x48>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	2b01      	cmp	r3, #1
 8007220:	d109      	bne.n	8007236 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007222:	f7ff ffbf 	bl	80071a4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007226:	4b08      	ldr	r3, [pc, #32]	@ (8007248 <osKernelStart+0x48>)
 8007228:	2202      	movs	r2, #2
 800722a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800722c:	f001 fbba 	bl	80089a4 <vTaskStartScheduler>
      stat = osOK;
 8007230:	2300      	movs	r3, #0
 8007232:	607b      	str	r3, [r7, #4]
 8007234:	e002      	b.n	800723c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007236:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800723a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800723c:	687b      	ldr	r3, [r7, #4]
}
 800723e:	4618      	mov	r0, r3
 8007240:	3708      	adds	r7, #8
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}
 8007246:	bf00      	nop
 8007248:	200007a8 	.word	0x200007a8

0800724c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800724c:	b580      	push	{r7, lr}
 800724e:	b08e      	sub	sp, #56	@ 0x38
 8007250:	af04      	add	r7, sp, #16
 8007252:	60f8      	str	r0, [r7, #12]
 8007254:	60b9      	str	r1, [r7, #8]
 8007256:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007258:	2300      	movs	r3, #0
 800725a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800725c:	f3ef 8305 	mrs	r3, IPSR
 8007260:	617b      	str	r3, [r7, #20]
  return(result);
 8007262:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007264:	2b00      	cmp	r3, #0
 8007266:	d17e      	bne.n	8007366 <osThreadNew+0x11a>
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d07b      	beq.n	8007366 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800726e:	2380      	movs	r3, #128	@ 0x80
 8007270:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007272:	2318      	movs	r3, #24
 8007274:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007276:	2300      	movs	r3, #0
 8007278:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800727a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800727e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d045      	beq.n	8007312 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d002      	beq.n	8007294 <osThreadNew+0x48>
        name = attr->name;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	699b      	ldr	r3, [r3, #24]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d002      	beq.n	80072a2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	699b      	ldr	r3, [r3, #24]
 80072a0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80072a2:	69fb      	ldr	r3, [r7, #28]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d008      	beq.n	80072ba <osThreadNew+0x6e>
 80072a8:	69fb      	ldr	r3, [r7, #28]
 80072aa:	2b38      	cmp	r3, #56	@ 0x38
 80072ac:	d805      	bhi.n	80072ba <osThreadNew+0x6e>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	f003 0301 	and.w	r3, r3, #1
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d001      	beq.n	80072be <osThreadNew+0x72>
        return (NULL);
 80072ba:	2300      	movs	r3, #0
 80072bc:	e054      	b.n	8007368 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	695b      	ldr	r3, [r3, #20]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d003      	beq.n	80072ce <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	695b      	ldr	r3, [r3, #20]
 80072ca:	089b      	lsrs	r3, r3, #2
 80072cc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d00e      	beq.n	80072f4 <osThreadNew+0xa8>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	68db      	ldr	r3, [r3, #12]
 80072da:	2ba7      	cmp	r3, #167	@ 0xa7
 80072dc:	d90a      	bls.n	80072f4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d006      	beq.n	80072f4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	695b      	ldr	r3, [r3, #20]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d002      	beq.n	80072f4 <osThreadNew+0xa8>
        mem = 1;
 80072ee:	2301      	movs	r3, #1
 80072f0:	61bb      	str	r3, [r7, #24]
 80072f2:	e010      	b.n	8007316 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	689b      	ldr	r3, [r3, #8]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d10c      	bne.n	8007316 <osThreadNew+0xca>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	68db      	ldr	r3, [r3, #12]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d108      	bne.n	8007316 <osThreadNew+0xca>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	691b      	ldr	r3, [r3, #16]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d104      	bne.n	8007316 <osThreadNew+0xca>
          mem = 0;
 800730c:	2300      	movs	r3, #0
 800730e:	61bb      	str	r3, [r7, #24]
 8007310:	e001      	b.n	8007316 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007312:	2300      	movs	r3, #0
 8007314:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007316:	69bb      	ldr	r3, [r7, #24]
 8007318:	2b01      	cmp	r3, #1
 800731a:	d110      	bne.n	800733e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007320:	687a      	ldr	r2, [r7, #4]
 8007322:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007324:	9202      	str	r2, [sp, #8]
 8007326:	9301      	str	r3, [sp, #4]
 8007328:	69fb      	ldr	r3, [r7, #28]
 800732a:	9300      	str	r3, [sp, #0]
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	6a3a      	ldr	r2, [r7, #32]
 8007330:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007332:	68f8      	ldr	r0, [r7, #12]
 8007334:	f001 f942 	bl	80085bc <xTaskCreateStatic>
 8007338:	4603      	mov	r3, r0
 800733a:	613b      	str	r3, [r7, #16]
 800733c:	e013      	b.n	8007366 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800733e:	69bb      	ldr	r3, [r7, #24]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d110      	bne.n	8007366 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007344:	6a3b      	ldr	r3, [r7, #32]
 8007346:	b29a      	uxth	r2, r3
 8007348:	f107 0310 	add.w	r3, r7, #16
 800734c:	9301      	str	r3, [sp, #4]
 800734e:	69fb      	ldr	r3, [r7, #28]
 8007350:	9300      	str	r3, [sp, #0]
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007356:	68f8      	ldr	r0, [r7, #12]
 8007358:	f001 f990 	bl	800867c <xTaskCreate>
 800735c:	4603      	mov	r3, r0
 800735e:	2b01      	cmp	r3, #1
 8007360:	d001      	beq.n	8007366 <osThreadNew+0x11a>
            hTask = NULL;
 8007362:	2300      	movs	r3, #0
 8007364:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007366:	693b      	ldr	r3, [r7, #16]
}
 8007368:	4618      	mov	r0, r3
 800736a:	3728      	adds	r7, #40	@ 0x28
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}

08007370 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007370:	b580      	push	{r7, lr}
 8007372:	b084      	sub	sp, #16
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007378:	f3ef 8305 	mrs	r3, IPSR
 800737c:	60bb      	str	r3, [r7, #8]
  return(result);
 800737e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007380:	2b00      	cmp	r3, #0
 8007382:	d003      	beq.n	800738c <osDelay+0x1c>
    stat = osErrorISR;
 8007384:	f06f 0305 	mvn.w	r3, #5
 8007388:	60fb      	str	r3, [r7, #12]
 800738a:	e007      	b.n	800739c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800738c:	2300      	movs	r3, #0
 800738e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d002      	beq.n	800739c <osDelay+0x2c>
      vTaskDelay(ticks);
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f001 face 	bl	8008938 <vTaskDelay>
    }
  }

  return (stat);
 800739c:	68fb      	ldr	r3, [r7, #12]
}
 800739e:	4618      	mov	r0, r3
 80073a0:	3710      	adds	r7, #16
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}

080073a6 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80073a6:	b580      	push	{r7, lr}
 80073a8:	b08a      	sub	sp, #40	@ 0x28
 80073aa:	af02      	add	r7, sp, #8
 80073ac:	60f8      	str	r0, [r7, #12]
 80073ae:	60b9      	str	r1, [r7, #8]
 80073b0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80073b2:	2300      	movs	r3, #0
 80073b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80073b6:	f3ef 8305 	mrs	r3, IPSR
 80073ba:	613b      	str	r3, [r7, #16]
  return(result);
 80073bc:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d175      	bne.n	80074ae <osSemaphoreNew+0x108>
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d072      	beq.n	80074ae <osSemaphoreNew+0x108>
 80073c8:	68ba      	ldr	r2, [r7, #8]
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	429a      	cmp	r2, r3
 80073ce:	d86e      	bhi.n	80074ae <osSemaphoreNew+0x108>
    mem = -1;
 80073d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80073d4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d015      	beq.n	8007408 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d006      	beq.n	80073f2 <osSemaphoreNew+0x4c>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	68db      	ldr	r3, [r3, #12]
 80073e8:	2b4f      	cmp	r3, #79	@ 0x4f
 80073ea:	d902      	bls.n	80073f2 <osSemaphoreNew+0x4c>
        mem = 1;
 80073ec:	2301      	movs	r3, #1
 80073ee:	61bb      	str	r3, [r7, #24]
 80073f0:	e00c      	b.n	800740c <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	689b      	ldr	r3, [r3, #8]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d108      	bne.n	800740c <osSemaphoreNew+0x66>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	68db      	ldr	r3, [r3, #12]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d104      	bne.n	800740c <osSemaphoreNew+0x66>
          mem = 0;
 8007402:	2300      	movs	r3, #0
 8007404:	61bb      	str	r3, [r7, #24]
 8007406:	e001      	b.n	800740c <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8007408:	2300      	movs	r3, #0
 800740a:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800740c:	69bb      	ldr	r3, [r7, #24]
 800740e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007412:	d04c      	beq.n	80074ae <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2b01      	cmp	r3, #1
 8007418:	d128      	bne.n	800746c <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800741a:	69bb      	ldr	r3, [r7, #24]
 800741c:	2b01      	cmp	r3, #1
 800741e:	d10a      	bne.n	8007436 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	689b      	ldr	r3, [r3, #8]
 8007424:	2203      	movs	r2, #3
 8007426:	9200      	str	r2, [sp, #0]
 8007428:	2200      	movs	r2, #0
 800742a:	2100      	movs	r1, #0
 800742c:	2001      	movs	r0, #1
 800742e:	f000 faad 	bl	800798c <xQueueGenericCreateStatic>
 8007432:	61f8      	str	r0, [r7, #28]
 8007434:	e005      	b.n	8007442 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8007436:	2203      	movs	r2, #3
 8007438:	2100      	movs	r1, #0
 800743a:	2001      	movs	r0, #1
 800743c:	f000 fb23 	bl	8007a86 <xQueueGenericCreate>
 8007440:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8007442:	69fb      	ldr	r3, [r7, #28]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d022      	beq.n	800748e <osSemaphoreNew+0xe8>
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d01f      	beq.n	800748e <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800744e:	2300      	movs	r3, #0
 8007450:	2200      	movs	r2, #0
 8007452:	2100      	movs	r1, #0
 8007454:	69f8      	ldr	r0, [r7, #28]
 8007456:	f000 fbe3 	bl	8007c20 <xQueueGenericSend>
 800745a:	4603      	mov	r3, r0
 800745c:	2b01      	cmp	r3, #1
 800745e:	d016      	beq.n	800748e <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8007460:	69f8      	ldr	r0, [r7, #28]
 8007462:	f000 feef 	bl	8008244 <vQueueDelete>
            hSemaphore = NULL;
 8007466:	2300      	movs	r3, #0
 8007468:	61fb      	str	r3, [r7, #28]
 800746a:	e010      	b.n	800748e <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800746c:	69bb      	ldr	r3, [r7, #24]
 800746e:	2b01      	cmp	r3, #1
 8007470:	d108      	bne.n	8007484 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	689b      	ldr	r3, [r3, #8]
 8007476:	461a      	mov	r2, r3
 8007478:	68b9      	ldr	r1, [r7, #8]
 800747a:	68f8      	ldr	r0, [r7, #12]
 800747c:	f000 fb61 	bl	8007b42 <xQueueCreateCountingSemaphoreStatic>
 8007480:	61f8      	str	r0, [r7, #28]
 8007482:	e004      	b.n	800748e <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007484:	68b9      	ldr	r1, [r7, #8]
 8007486:	68f8      	ldr	r0, [r7, #12]
 8007488:	f000 fb94 	bl	8007bb4 <xQueueCreateCountingSemaphore>
 800748c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800748e:	69fb      	ldr	r3, [r7, #28]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d00c      	beq.n	80074ae <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d003      	beq.n	80074a2 <osSemaphoreNew+0xfc>
          name = attr->name;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	617b      	str	r3, [r7, #20]
 80074a0:	e001      	b.n	80074a6 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80074a2:	2300      	movs	r3, #0
 80074a4:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80074a6:	6979      	ldr	r1, [r7, #20]
 80074a8:	69f8      	ldr	r0, [r7, #28]
 80074aa:	f000 ffff 	bl	80084ac <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80074ae:	69fb      	ldr	r3, [r7, #28]
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	3720      	adds	r7, #32
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <osSemaphoreRelease>:
  }

  return (stat);
}

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b086      	sub	sp, #24
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80074c4:	2300      	movs	r3, #0
 80074c6:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80074c8:	693b      	ldr	r3, [r7, #16]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d103      	bne.n	80074d6 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80074ce:	f06f 0303 	mvn.w	r3, #3
 80074d2:	617b      	str	r3, [r7, #20]
 80074d4:	e02c      	b.n	8007530 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80074d6:	f3ef 8305 	mrs	r3, IPSR
 80074da:	60fb      	str	r3, [r7, #12]
  return(result);
 80074dc:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d01a      	beq.n	8007518 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80074e2:	2300      	movs	r3, #0
 80074e4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80074e6:	f107 0308 	add.w	r3, r7, #8
 80074ea:	4619      	mov	r1, r3
 80074ec:	6938      	ldr	r0, [r7, #16]
 80074ee:	f000 fd37 	bl	8007f60 <xQueueGiveFromISR>
 80074f2:	4603      	mov	r3, r0
 80074f4:	2b01      	cmp	r3, #1
 80074f6:	d003      	beq.n	8007500 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80074f8:	f06f 0302 	mvn.w	r3, #2
 80074fc:	617b      	str	r3, [r7, #20]
 80074fe:	e017      	b.n	8007530 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d014      	beq.n	8007530 <osSemaphoreRelease+0x78>
 8007506:	4b0d      	ldr	r3, [pc, #52]	@ (800753c <osSemaphoreRelease+0x84>)
 8007508:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800750c:	601a      	str	r2, [r3, #0]
 800750e:	f3bf 8f4f 	dsb	sy
 8007512:	f3bf 8f6f 	isb	sy
 8007516:	e00b      	b.n	8007530 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007518:	2300      	movs	r3, #0
 800751a:	2200      	movs	r2, #0
 800751c:	2100      	movs	r1, #0
 800751e:	6938      	ldr	r0, [r7, #16]
 8007520:	f000 fb7e 	bl	8007c20 <xQueueGenericSend>
 8007524:	4603      	mov	r3, r0
 8007526:	2b01      	cmp	r3, #1
 8007528:	d002      	beq.n	8007530 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800752a:	f06f 0302 	mvn.w	r3, #2
 800752e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8007530:	697b      	ldr	r3, [r7, #20]
}
 8007532:	4618      	mov	r0, r3
 8007534:	3718      	adds	r7, #24
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}
 800753a:	bf00      	nop
 800753c:	e000ed04 	.word	0xe000ed04

08007540 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8007540:	b580      	push	{r7, lr}
 8007542:	b08a      	sub	sp, #40	@ 0x28
 8007544:	af02      	add	r7, sp, #8
 8007546:	60f8      	str	r0, [r7, #12]
 8007548:	60b9      	str	r1, [r7, #8]
 800754a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800754c:	2300      	movs	r3, #0
 800754e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007550:	f3ef 8305 	mrs	r3, IPSR
 8007554:	613b      	str	r3, [r7, #16]
  return(result);
 8007556:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007558:	2b00      	cmp	r3, #0
 800755a:	d15f      	bne.n	800761c <osMessageQueueNew+0xdc>
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d05c      	beq.n	800761c <osMessageQueueNew+0xdc>
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d059      	beq.n	800761c <osMessageQueueNew+0xdc>
    mem = -1;
 8007568:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800756c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d029      	beq.n	80075c8 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d012      	beq.n	80075a2 <osMessageQueueNew+0x62>
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	68db      	ldr	r3, [r3, #12]
 8007580:	2b4f      	cmp	r3, #79	@ 0x4f
 8007582:	d90e      	bls.n	80075a2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007588:	2b00      	cmp	r3, #0
 800758a:	d00a      	beq.n	80075a2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	695a      	ldr	r2, [r3, #20]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	68b9      	ldr	r1, [r7, #8]
 8007594:	fb01 f303 	mul.w	r3, r1, r3
 8007598:	429a      	cmp	r2, r3
 800759a:	d302      	bcc.n	80075a2 <osMessageQueueNew+0x62>
        mem = 1;
 800759c:	2301      	movs	r3, #1
 800759e:	61bb      	str	r3, [r7, #24]
 80075a0:	e014      	b.n	80075cc <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	689b      	ldr	r3, [r3, #8]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d110      	bne.n	80075cc <osMessageQueueNew+0x8c>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	68db      	ldr	r3, [r3, #12]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d10c      	bne.n	80075cc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d108      	bne.n	80075cc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	695b      	ldr	r3, [r3, #20]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d104      	bne.n	80075cc <osMessageQueueNew+0x8c>
          mem = 0;
 80075c2:	2300      	movs	r3, #0
 80075c4:	61bb      	str	r3, [r7, #24]
 80075c6:	e001      	b.n	80075cc <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80075c8:	2300      	movs	r3, #0
 80075ca:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80075cc:	69bb      	ldr	r3, [r7, #24]
 80075ce:	2b01      	cmp	r3, #1
 80075d0:	d10b      	bne.n	80075ea <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	691a      	ldr	r2, [r3, #16]
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	689b      	ldr	r3, [r3, #8]
 80075da:	2100      	movs	r1, #0
 80075dc:	9100      	str	r1, [sp, #0]
 80075de:	68b9      	ldr	r1, [r7, #8]
 80075e0:	68f8      	ldr	r0, [r7, #12]
 80075e2:	f000 f9d3 	bl	800798c <xQueueGenericCreateStatic>
 80075e6:	61f8      	str	r0, [r7, #28]
 80075e8:	e008      	b.n	80075fc <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80075ea:	69bb      	ldr	r3, [r7, #24]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d105      	bne.n	80075fc <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80075f0:	2200      	movs	r2, #0
 80075f2:	68b9      	ldr	r1, [r7, #8]
 80075f4:	68f8      	ldr	r0, [r7, #12]
 80075f6:	f000 fa46 	bl	8007a86 <xQueueGenericCreate>
 80075fa:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80075fc:	69fb      	ldr	r3, [r7, #28]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d00c      	beq.n	800761c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d003      	beq.n	8007610 <osMessageQueueNew+0xd0>
        name = attr->name;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	617b      	str	r3, [r7, #20]
 800760e:	e001      	b.n	8007614 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8007610:	2300      	movs	r3, #0
 8007612:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8007614:	6979      	ldr	r1, [r7, #20]
 8007616:	69f8      	ldr	r0, [r7, #28]
 8007618:	f000 ff48 	bl	80084ac <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800761c:	69fb      	ldr	r3, [r7, #28]
}
 800761e:	4618      	mov	r0, r3
 8007620:	3720      	adds	r7, #32
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}
	...

08007628 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8007628:	b580      	push	{r7, lr}
 800762a:	b088      	sub	sp, #32
 800762c:	af00      	add	r7, sp, #0
 800762e:	60f8      	str	r0, [r7, #12]
 8007630:	60b9      	str	r1, [r7, #8]
 8007632:	603b      	str	r3, [r7, #0]
 8007634:	4613      	mov	r3, r2
 8007636:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800763c:	2300      	movs	r3, #0
 800763e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007640:	f3ef 8305 	mrs	r3, IPSR
 8007644:	617b      	str	r3, [r7, #20]
  return(result);
 8007646:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8007648:	2b00      	cmp	r3, #0
 800764a:	d028      	beq.n	800769e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800764c:	69bb      	ldr	r3, [r7, #24]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d005      	beq.n	800765e <osMessageQueuePut+0x36>
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d002      	beq.n	800765e <osMessageQueuePut+0x36>
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d003      	beq.n	8007666 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800765e:	f06f 0303 	mvn.w	r3, #3
 8007662:	61fb      	str	r3, [r7, #28]
 8007664:	e038      	b.n	80076d8 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8007666:	2300      	movs	r3, #0
 8007668:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800766a:	f107 0210 	add.w	r2, r7, #16
 800766e:	2300      	movs	r3, #0
 8007670:	68b9      	ldr	r1, [r7, #8]
 8007672:	69b8      	ldr	r0, [r7, #24]
 8007674:	f000 fbd6 	bl	8007e24 <xQueueGenericSendFromISR>
 8007678:	4603      	mov	r3, r0
 800767a:	2b01      	cmp	r3, #1
 800767c:	d003      	beq.n	8007686 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800767e:	f06f 0302 	mvn.w	r3, #2
 8007682:	61fb      	str	r3, [r7, #28]
 8007684:	e028      	b.n	80076d8 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d025      	beq.n	80076d8 <osMessageQueuePut+0xb0>
 800768c:	4b15      	ldr	r3, [pc, #84]	@ (80076e4 <osMessageQueuePut+0xbc>)
 800768e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007692:	601a      	str	r2, [r3, #0]
 8007694:	f3bf 8f4f 	dsb	sy
 8007698:	f3bf 8f6f 	isb	sy
 800769c:	e01c      	b.n	80076d8 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800769e:	69bb      	ldr	r3, [r7, #24]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d002      	beq.n	80076aa <osMessageQueuePut+0x82>
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d103      	bne.n	80076b2 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80076aa:	f06f 0303 	mvn.w	r3, #3
 80076ae:	61fb      	str	r3, [r7, #28]
 80076b0:	e012      	b.n	80076d8 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80076b2:	2300      	movs	r3, #0
 80076b4:	683a      	ldr	r2, [r7, #0]
 80076b6:	68b9      	ldr	r1, [r7, #8]
 80076b8:	69b8      	ldr	r0, [r7, #24]
 80076ba:	f000 fab1 	bl	8007c20 <xQueueGenericSend>
 80076be:	4603      	mov	r3, r0
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d009      	beq.n	80076d8 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d003      	beq.n	80076d2 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80076ca:	f06f 0301 	mvn.w	r3, #1
 80076ce:	61fb      	str	r3, [r7, #28]
 80076d0:	e002      	b.n	80076d8 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80076d2:	f06f 0302 	mvn.w	r3, #2
 80076d6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80076d8:	69fb      	ldr	r3, [r7, #28]
}
 80076da:	4618      	mov	r0, r3
 80076dc:	3720      	adds	r7, #32
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}
 80076e2:	bf00      	nop
 80076e4:	e000ed04 	.word	0xe000ed04

080076e8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80076e8:	b480      	push	{r7}
 80076ea:	b085      	sub	sp, #20
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	60f8      	str	r0, [r7, #12]
 80076f0:	60b9      	str	r1, [r7, #8]
 80076f2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	4a07      	ldr	r2, [pc, #28]	@ (8007714 <vApplicationGetIdleTaskMemory+0x2c>)
 80076f8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	4a06      	ldr	r2, [pc, #24]	@ (8007718 <vApplicationGetIdleTaskMemory+0x30>)
 80076fe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2280      	movs	r2, #128	@ 0x80
 8007704:	601a      	str	r2, [r3, #0]
}
 8007706:	bf00      	nop
 8007708:	3714      	adds	r7, #20
 800770a:	46bd      	mov	sp, r7
 800770c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007710:	4770      	bx	lr
 8007712:	bf00      	nop
 8007714:	200007ac 	.word	0x200007ac
 8007718:	20000854 	.word	0x20000854

0800771c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800771c:	b480      	push	{r7}
 800771e:	b085      	sub	sp, #20
 8007720:	af00      	add	r7, sp, #0
 8007722:	60f8      	str	r0, [r7, #12]
 8007724:	60b9      	str	r1, [r7, #8]
 8007726:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	4a07      	ldr	r2, [pc, #28]	@ (8007748 <vApplicationGetTimerTaskMemory+0x2c>)
 800772c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	4a06      	ldr	r2, [pc, #24]	@ (800774c <vApplicationGetTimerTaskMemory+0x30>)
 8007732:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800773a:	601a      	str	r2, [r3, #0]
}
 800773c:	bf00      	nop
 800773e:	3714      	adds	r7, #20
 8007740:	46bd      	mov	sp, r7
 8007742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007746:	4770      	bx	lr
 8007748:	20000a54 	.word	0x20000a54
 800774c:	20000afc 	.word	0x20000afc

08007750 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007750:	b480      	push	{r7}
 8007752:	b083      	sub	sp, #12
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f103 0208 	add.w	r2, r3, #8
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007768:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	f103 0208 	add.w	r2, r3, #8
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	f103 0208 	add.w	r2, r3, #8
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2200      	movs	r2, #0
 8007782:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007784:	bf00      	nop
 8007786:	370c      	adds	r7, #12
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr

08007790 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007790:	b480      	push	{r7}
 8007792:	b083      	sub	sp, #12
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2200      	movs	r2, #0
 800779c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800779e:	bf00      	nop
 80077a0:	370c      	adds	r7, #12
 80077a2:	46bd      	mov	sp, r7
 80077a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a8:	4770      	bx	lr

080077aa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80077aa:	b480      	push	{r7}
 80077ac:	b085      	sub	sp, #20
 80077ae:	af00      	add	r7, sp, #0
 80077b0:	6078      	str	r0, [r7, #4]
 80077b2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	68fa      	ldr	r2, [r7, #12]
 80077be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	689a      	ldr	r2, [r3, #8]
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	689b      	ldr	r3, [r3, #8]
 80077cc:	683a      	ldr	r2, [r7, #0]
 80077ce:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	683a      	ldr	r2, [r7, #0]
 80077d4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	687a      	ldr	r2, [r7, #4]
 80077da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	1c5a      	adds	r2, r3, #1
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	601a      	str	r2, [r3, #0]
}
 80077e6:	bf00      	nop
 80077e8:	3714      	adds	r7, #20
 80077ea:	46bd      	mov	sp, r7
 80077ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f0:	4770      	bx	lr

080077f2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80077f2:	b480      	push	{r7}
 80077f4:	b085      	sub	sp, #20
 80077f6:	af00      	add	r7, sp, #0
 80077f8:	6078      	str	r0, [r7, #4]
 80077fa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007808:	d103      	bne.n	8007812 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	691b      	ldr	r3, [r3, #16]
 800780e:	60fb      	str	r3, [r7, #12]
 8007810:	e00c      	b.n	800782c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	3308      	adds	r3, #8
 8007816:	60fb      	str	r3, [r7, #12]
 8007818:	e002      	b.n	8007820 <vListInsert+0x2e>
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	60fb      	str	r3, [r7, #12]
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	68ba      	ldr	r2, [r7, #8]
 8007828:	429a      	cmp	r2, r3
 800782a:	d2f6      	bcs.n	800781a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	685a      	ldr	r2, [r3, #4]
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	685b      	ldr	r3, [r3, #4]
 8007838:	683a      	ldr	r2, [r7, #0]
 800783a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	68fa      	ldr	r2, [r7, #12]
 8007840:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	683a      	ldr	r2, [r7, #0]
 8007846:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	687a      	ldr	r2, [r7, #4]
 800784c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	1c5a      	adds	r2, r3, #1
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	601a      	str	r2, [r3, #0]
}
 8007858:	bf00      	nop
 800785a:	3714      	adds	r7, #20
 800785c:	46bd      	mov	sp, r7
 800785e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007862:	4770      	bx	lr

08007864 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007864:	b480      	push	{r7}
 8007866:	b085      	sub	sp, #20
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	691b      	ldr	r3, [r3, #16]
 8007870:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	687a      	ldr	r2, [r7, #4]
 8007878:	6892      	ldr	r2, [r2, #8]
 800787a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	689b      	ldr	r3, [r3, #8]
 8007880:	687a      	ldr	r2, [r7, #4]
 8007882:	6852      	ldr	r2, [r2, #4]
 8007884:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	685b      	ldr	r3, [r3, #4]
 800788a:	687a      	ldr	r2, [r7, #4]
 800788c:	429a      	cmp	r2, r3
 800788e:	d103      	bne.n	8007898 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	689a      	ldr	r2, [r3, #8]
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2200      	movs	r2, #0
 800789c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	1e5a      	subs	r2, r3, #1
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
}
 80078ac:	4618      	mov	r0, r3
 80078ae:	3714      	adds	r7, #20
 80078b0:	46bd      	mov	sp, r7
 80078b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b6:	4770      	bx	lr

080078b8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b084      	sub	sp, #16
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d10b      	bne.n	80078e4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80078cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078d0:	f383 8811 	msr	BASEPRI, r3
 80078d4:	f3bf 8f6f 	isb	sy
 80078d8:	f3bf 8f4f 	dsb	sy
 80078dc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80078de:	bf00      	nop
 80078e0:	bf00      	nop
 80078e2:	e7fd      	b.n	80078e0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80078e4:	f002 fa30 	bl	8009d48 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681a      	ldr	r2, [r3, #0]
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078f0:	68f9      	ldr	r1, [r7, #12]
 80078f2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80078f4:	fb01 f303 	mul.w	r3, r1, r3
 80078f8:	441a      	add	r2, r3
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	2200      	movs	r2, #0
 8007902:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681a      	ldr	r2, [r3, #0]
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681a      	ldr	r2, [r3, #0]
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007914:	3b01      	subs	r3, #1
 8007916:	68f9      	ldr	r1, [r7, #12]
 8007918:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800791a:	fb01 f303 	mul.w	r3, r1, r3
 800791e:	441a      	add	r2, r3
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	22ff      	movs	r2, #255	@ 0xff
 8007928:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	22ff      	movs	r2, #255	@ 0xff
 8007930:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d114      	bne.n	8007964 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	691b      	ldr	r3, [r3, #16]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d01a      	beq.n	8007978 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	3310      	adds	r3, #16
 8007946:	4618      	mov	r0, r3
 8007948:	f001 faca 	bl	8008ee0 <xTaskRemoveFromEventList>
 800794c:	4603      	mov	r3, r0
 800794e:	2b00      	cmp	r3, #0
 8007950:	d012      	beq.n	8007978 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007952:	4b0d      	ldr	r3, [pc, #52]	@ (8007988 <xQueueGenericReset+0xd0>)
 8007954:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007958:	601a      	str	r2, [r3, #0]
 800795a:	f3bf 8f4f 	dsb	sy
 800795e:	f3bf 8f6f 	isb	sy
 8007962:	e009      	b.n	8007978 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	3310      	adds	r3, #16
 8007968:	4618      	mov	r0, r3
 800796a:	f7ff fef1 	bl	8007750 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	3324      	adds	r3, #36	@ 0x24
 8007972:	4618      	mov	r0, r3
 8007974:	f7ff feec 	bl	8007750 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007978:	f002 fa18 	bl	8009dac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800797c:	2301      	movs	r3, #1
}
 800797e:	4618      	mov	r0, r3
 8007980:	3710      	adds	r7, #16
 8007982:	46bd      	mov	sp, r7
 8007984:	bd80      	pop	{r7, pc}
 8007986:	bf00      	nop
 8007988:	e000ed04 	.word	0xe000ed04

0800798c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800798c:	b580      	push	{r7, lr}
 800798e:	b08e      	sub	sp, #56	@ 0x38
 8007990:	af02      	add	r7, sp, #8
 8007992:	60f8      	str	r0, [r7, #12]
 8007994:	60b9      	str	r1, [r7, #8]
 8007996:	607a      	str	r2, [r7, #4]
 8007998:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d10b      	bne.n	80079b8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80079a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a4:	f383 8811 	msr	BASEPRI, r3
 80079a8:	f3bf 8f6f 	isb	sy
 80079ac:	f3bf 8f4f 	dsb	sy
 80079b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80079b2:	bf00      	nop
 80079b4:	bf00      	nop
 80079b6:	e7fd      	b.n	80079b4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d10b      	bne.n	80079d6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80079be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079c2:	f383 8811 	msr	BASEPRI, r3
 80079c6:	f3bf 8f6f 	isb	sy
 80079ca:	f3bf 8f4f 	dsb	sy
 80079ce:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80079d0:	bf00      	nop
 80079d2:	bf00      	nop
 80079d4:	e7fd      	b.n	80079d2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d002      	beq.n	80079e2 <xQueueGenericCreateStatic+0x56>
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d001      	beq.n	80079e6 <xQueueGenericCreateStatic+0x5a>
 80079e2:	2301      	movs	r3, #1
 80079e4:	e000      	b.n	80079e8 <xQueueGenericCreateStatic+0x5c>
 80079e6:	2300      	movs	r3, #0
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d10b      	bne.n	8007a04 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80079ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079f0:	f383 8811 	msr	BASEPRI, r3
 80079f4:	f3bf 8f6f 	isb	sy
 80079f8:	f3bf 8f4f 	dsb	sy
 80079fc:	623b      	str	r3, [r7, #32]
}
 80079fe:	bf00      	nop
 8007a00:	bf00      	nop
 8007a02:	e7fd      	b.n	8007a00 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d102      	bne.n	8007a10 <xQueueGenericCreateStatic+0x84>
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d101      	bne.n	8007a14 <xQueueGenericCreateStatic+0x88>
 8007a10:	2301      	movs	r3, #1
 8007a12:	e000      	b.n	8007a16 <xQueueGenericCreateStatic+0x8a>
 8007a14:	2300      	movs	r3, #0
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d10b      	bne.n	8007a32 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007a1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a1e:	f383 8811 	msr	BASEPRI, r3
 8007a22:	f3bf 8f6f 	isb	sy
 8007a26:	f3bf 8f4f 	dsb	sy
 8007a2a:	61fb      	str	r3, [r7, #28]
}
 8007a2c:	bf00      	nop
 8007a2e:	bf00      	nop
 8007a30:	e7fd      	b.n	8007a2e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007a32:	2350      	movs	r3, #80	@ 0x50
 8007a34:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007a36:	697b      	ldr	r3, [r7, #20]
 8007a38:	2b50      	cmp	r3, #80	@ 0x50
 8007a3a:	d00b      	beq.n	8007a54 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a40:	f383 8811 	msr	BASEPRI, r3
 8007a44:	f3bf 8f6f 	isb	sy
 8007a48:	f3bf 8f4f 	dsb	sy
 8007a4c:	61bb      	str	r3, [r7, #24]
}
 8007a4e:	bf00      	nop
 8007a50:	bf00      	nop
 8007a52:	e7fd      	b.n	8007a50 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007a54:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007a5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d00d      	beq.n	8007a7c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007a60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a62:	2201      	movs	r2, #1
 8007a64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007a68:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007a6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a6e:	9300      	str	r3, [sp, #0]
 8007a70:	4613      	mov	r3, r2
 8007a72:	687a      	ldr	r2, [r7, #4]
 8007a74:	68b9      	ldr	r1, [r7, #8]
 8007a76:	68f8      	ldr	r0, [r7, #12]
 8007a78:	f000 f840 	bl	8007afc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007a7e:	4618      	mov	r0, r3
 8007a80:	3730      	adds	r7, #48	@ 0x30
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}

08007a86 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007a86:	b580      	push	{r7, lr}
 8007a88:	b08a      	sub	sp, #40	@ 0x28
 8007a8a:	af02      	add	r7, sp, #8
 8007a8c:	60f8      	str	r0, [r7, #12]
 8007a8e:	60b9      	str	r1, [r7, #8]
 8007a90:	4613      	mov	r3, r2
 8007a92:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d10b      	bne.n	8007ab2 <xQueueGenericCreate+0x2c>
	__asm volatile
 8007a9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a9e:	f383 8811 	msr	BASEPRI, r3
 8007aa2:	f3bf 8f6f 	isb	sy
 8007aa6:	f3bf 8f4f 	dsb	sy
 8007aaa:	613b      	str	r3, [r7, #16]
}
 8007aac:	bf00      	nop
 8007aae:	bf00      	nop
 8007ab0:	e7fd      	b.n	8007aae <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	68ba      	ldr	r2, [r7, #8]
 8007ab6:	fb02 f303 	mul.w	r3, r2, r3
 8007aba:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007abc:	69fb      	ldr	r3, [r7, #28]
 8007abe:	3350      	adds	r3, #80	@ 0x50
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	f002 fa63 	bl	8009f8c <pvPortMalloc>
 8007ac6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007ac8:	69bb      	ldr	r3, [r7, #24]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d011      	beq.n	8007af2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007ace:	69bb      	ldr	r3, [r7, #24]
 8007ad0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007ad2:	697b      	ldr	r3, [r7, #20]
 8007ad4:	3350      	adds	r3, #80	@ 0x50
 8007ad6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007ad8:	69bb      	ldr	r3, [r7, #24]
 8007ada:	2200      	movs	r2, #0
 8007adc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007ae0:	79fa      	ldrb	r2, [r7, #7]
 8007ae2:	69bb      	ldr	r3, [r7, #24]
 8007ae4:	9300      	str	r3, [sp, #0]
 8007ae6:	4613      	mov	r3, r2
 8007ae8:	697a      	ldr	r2, [r7, #20]
 8007aea:	68b9      	ldr	r1, [r7, #8]
 8007aec:	68f8      	ldr	r0, [r7, #12]
 8007aee:	f000 f805 	bl	8007afc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007af2:	69bb      	ldr	r3, [r7, #24]
	}
 8007af4:	4618      	mov	r0, r3
 8007af6:	3720      	adds	r7, #32
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bd80      	pop	{r7, pc}

08007afc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b084      	sub	sp, #16
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	60f8      	str	r0, [r7, #12]
 8007b04:	60b9      	str	r1, [r7, #8]
 8007b06:	607a      	str	r2, [r7, #4]
 8007b08:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d103      	bne.n	8007b18 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007b10:	69bb      	ldr	r3, [r7, #24]
 8007b12:	69ba      	ldr	r2, [r7, #24]
 8007b14:	601a      	str	r2, [r3, #0]
 8007b16:	e002      	b.n	8007b1e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007b18:	69bb      	ldr	r3, [r7, #24]
 8007b1a:	687a      	ldr	r2, [r7, #4]
 8007b1c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007b1e:	69bb      	ldr	r3, [r7, #24]
 8007b20:	68fa      	ldr	r2, [r7, #12]
 8007b22:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007b24:	69bb      	ldr	r3, [r7, #24]
 8007b26:	68ba      	ldr	r2, [r7, #8]
 8007b28:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007b2a:	2101      	movs	r1, #1
 8007b2c:	69b8      	ldr	r0, [r7, #24]
 8007b2e:	f7ff fec3 	bl	80078b8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007b32:	69bb      	ldr	r3, [r7, #24]
 8007b34:	78fa      	ldrb	r2, [r7, #3]
 8007b36:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007b3a:	bf00      	nop
 8007b3c:	3710      	adds	r7, #16
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}

08007b42 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8007b42:	b580      	push	{r7, lr}
 8007b44:	b08a      	sub	sp, #40	@ 0x28
 8007b46:	af02      	add	r7, sp, #8
 8007b48:	60f8      	str	r0, [r7, #12]
 8007b4a:	60b9      	str	r1, [r7, #8]
 8007b4c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d10b      	bne.n	8007b6c <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8007b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b58:	f383 8811 	msr	BASEPRI, r3
 8007b5c:	f3bf 8f6f 	isb	sy
 8007b60:	f3bf 8f4f 	dsb	sy
 8007b64:	61bb      	str	r3, [r7, #24]
}
 8007b66:	bf00      	nop
 8007b68:	bf00      	nop
 8007b6a:	e7fd      	b.n	8007b68 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007b6c:	68ba      	ldr	r2, [r7, #8]
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	429a      	cmp	r2, r3
 8007b72:	d90b      	bls.n	8007b8c <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8007b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b78:	f383 8811 	msr	BASEPRI, r3
 8007b7c:	f3bf 8f6f 	isb	sy
 8007b80:	f3bf 8f4f 	dsb	sy
 8007b84:	617b      	str	r3, [r7, #20]
}
 8007b86:	bf00      	nop
 8007b88:	bf00      	nop
 8007b8a:	e7fd      	b.n	8007b88 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007b8c:	2302      	movs	r3, #2
 8007b8e:	9300      	str	r3, [sp, #0]
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2200      	movs	r2, #0
 8007b94:	2100      	movs	r1, #0
 8007b96:	68f8      	ldr	r0, [r7, #12]
 8007b98:	f7ff fef8 	bl	800798c <xQueueGenericCreateStatic>
 8007b9c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8007b9e:	69fb      	ldr	r3, [r7, #28]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d002      	beq.n	8007baa <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007ba4:	69fb      	ldr	r3, [r7, #28]
 8007ba6:	68ba      	ldr	r2, [r7, #8]
 8007ba8:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007baa:	69fb      	ldr	r3, [r7, #28]
	}
 8007bac:	4618      	mov	r0, r3
 8007bae:	3720      	adds	r7, #32
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bd80      	pop	{r7, pc}

08007bb4 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b086      	sub	sp, #24
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
 8007bbc:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d10b      	bne.n	8007bdc <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8007bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bc8:	f383 8811 	msr	BASEPRI, r3
 8007bcc:	f3bf 8f6f 	isb	sy
 8007bd0:	f3bf 8f4f 	dsb	sy
 8007bd4:	613b      	str	r3, [r7, #16]
}
 8007bd6:	bf00      	nop
 8007bd8:	bf00      	nop
 8007bda:	e7fd      	b.n	8007bd8 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007bdc:	683a      	ldr	r2, [r7, #0]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	429a      	cmp	r2, r3
 8007be2:	d90b      	bls.n	8007bfc <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8007be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be8:	f383 8811 	msr	BASEPRI, r3
 8007bec:	f3bf 8f6f 	isb	sy
 8007bf0:	f3bf 8f4f 	dsb	sy
 8007bf4:	60fb      	str	r3, [r7, #12]
}
 8007bf6:	bf00      	nop
 8007bf8:	bf00      	nop
 8007bfa:	e7fd      	b.n	8007bf8 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007bfc:	2202      	movs	r2, #2
 8007bfe:	2100      	movs	r1, #0
 8007c00:	6878      	ldr	r0, [r7, #4]
 8007c02:	f7ff ff40 	bl	8007a86 <xQueueGenericCreate>
 8007c06:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d002      	beq.n	8007c14 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007c0e:	697b      	ldr	r3, [r7, #20]
 8007c10:	683a      	ldr	r2, [r7, #0]
 8007c12:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007c14:	697b      	ldr	r3, [r7, #20]
	}
 8007c16:	4618      	mov	r0, r3
 8007c18:	3718      	adds	r7, #24
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	bd80      	pop	{r7, pc}
	...

08007c20 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b08e      	sub	sp, #56	@ 0x38
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	60f8      	str	r0, [r7, #12]
 8007c28:	60b9      	str	r1, [r7, #8]
 8007c2a:	607a      	str	r2, [r7, #4]
 8007c2c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007c2e:	2300      	movs	r3, #0
 8007c30:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d10b      	bne.n	8007c54 <xQueueGenericSend+0x34>
	__asm volatile
 8007c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c40:	f383 8811 	msr	BASEPRI, r3
 8007c44:	f3bf 8f6f 	isb	sy
 8007c48:	f3bf 8f4f 	dsb	sy
 8007c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007c4e:	bf00      	nop
 8007c50:	bf00      	nop
 8007c52:	e7fd      	b.n	8007c50 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d103      	bne.n	8007c62 <xQueueGenericSend+0x42>
 8007c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d101      	bne.n	8007c66 <xQueueGenericSend+0x46>
 8007c62:	2301      	movs	r3, #1
 8007c64:	e000      	b.n	8007c68 <xQueueGenericSend+0x48>
 8007c66:	2300      	movs	r3, #0
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d10b      	bne.n	8007c84 <xQueueGenericSend+0x64>
	__asm volatile
 8007c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c70:	f383 8811 	msr	BASEPRI, r3
 8007c74:	f3bf 8f6f 	isb	sy
 8007c78:	f3bf 8f4f 	dsb	sy
 8007c7c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007c7e:	bf00      	nop
 8007c80:	bf00      	nop
 8007c82:	e7fd      	b.n	8007c80 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	2b02      	cmp	r3, #2
 8007c88:	d103      	bne.n	8007c92 <xQueueGenericSend+0x72>
 8007c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c8e:	2b01      	cmp	r3, #1
 8007c90:	d101      	bne.n	8007c96 <xQueueGenericSend+0x76>
 8007c92:	2301      	movs	r3, #1
 8007c94:	e000      	b.n	8007c98 <xQueueGenericSend+0x78>
 8007c96:	2300      	movs	r3, #0
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d10b      	bne.n	8007cb4 <xQueueGenericSend+0x94>
	__asm volatile
 8007c9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ca0:	f383 8811 	msr	BASEPRI, r3
 8007ca4:	f3bf 8f6f 	isb	sy
 8007ca8:	f3bf 8f4f 	dsb	sy
 8007cac:	623b      	str	r3, [r7, #32]
}
 8007cae:	bf00      	nop
 8007cb0:	bf00      	nop
 8007cb2:	e7fd      	b.n	8007cb0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007cb4:	f001 fada 	bl	800926c <xTaskGetSchedulerState>
 8007cb8:	4603      	mov	r3, r0
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d102      	bne.n	8007cc4 <xQueueGenericSend+0xa4>
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d101      	bne.n	8007cc8 <xQueueGenericSend+0xa8>
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	e000      	b.n	8007cca <xQueueGenericSend+0xaa>
 8007cc8:	2300      	movs	r3, #0
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d10b      	bne.n	8007ce6 <xQueueGenericSend+0xc6>
	__asm volatile
 8007cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cd2:	f383 8811 	msr	BASEPRI, r3
 8007cd6:	f3bf 8f6f 	isb	sy
 8007cda:	f3bf 8f4f 	dsb	sy
 8007cde:	61fb      	str	r3, [r7, #28]
}
 8007ce0:	bf00      	nop
 8007ce2:	bf00      	nop
 8007ce4:	e7fd      	b.n	8007ce2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007ce6:	f002 f82f 	bl	8009d48 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cf2:	429a      	cmp	r2, r3
 8007cf4:	d302      	bcc.n	8007cfc <xQueueGenericSend+0xdc>
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	2b02      	cmp	r3, #2
 8007cfa:	d129      	bne.n	8007d50 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007cfc:	683a      	ldr	r2, [r7, #0]
 8007cfe:	68b9      	ldr	r1, [r7, #8]
 8007d00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007d02:	f000 fac3 	bl	800828c <prvCopyDataToQueue>
 8007d06:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d010      	beq.n	8007d32 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d12:	3324      	adds	r3, #36	@ 0x24
 8007d14:	4618      	mov	r0, r3
 8007d16:	f001 f8e3 	bl	8008ee0 <xTaskRemoveFromEventList>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d013      	beq.n	8007d48 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007d20:	4b3f      	ldr	r3, [pc, #252]	@ (8007e20 <xQueueGenericSend+0x200>)
 8007d22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d26:	601a      	str	r2, [r3, #0]
 8007d28:	f3bf 8f4f 	dsb	sy
 8007d2c:	f3bf 8f6f 	isb	sy
 8007d30:	e00a      	b.n	8007d48 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d007      	beq.n	8007d48 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007d38:	4b39      	ldr	r3, [pc, #228]	@ (8007e20 <xQueueGenericSend+0x200>)
 8007d3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d3e:	601a      	str	r2, [r3, #0]
 8007d40:	f3bf 8f4f 	dsb	sy
 8007d44:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007d48:	f002 f830 	bl	8009dac <vPortExitCritical>
				return pdPASS;
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	e063      	b.n	8007e18 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d103      	bne.n	8007d5e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007d56:	f002 f829 	bl	8009dac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	e05c      	b.n	8007e18 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007d5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d106      	bne.n	8007d72 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007d64:	f107 0314 	add.w	r3, r7, #20
 8007d68:	4618      	mov	r0, r3
 8007d6a:	f001 f91d 	bl	8008fa8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007d6e:	2301      	movs	r3, #1
 8007d70:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007d72:	f002 f81b 	bl	8009dac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007d76:	f000 fe85 	bl	8008a84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007d7a:	f001 ffe5 	bl	8009d48 <vPortEnterCritical>
 8007d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d80:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007d84:	b25b      	sxtb	r3, r3
 8007d86:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d8a:	d103      	bne.n	8007d94 <xQueueGenericSend+0x174>
 8007d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d8e:	2200      	movs	r2, #0
 8007d90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d96:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d9a:	b25b      	sxtb	r3, r3
 8007d9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007da0:	d103      	bne.n	8007daa <xQueueGenericSend+0x18a>
 8007da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da4:	2200      	movs	r2, #0
 8007da6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007daa:	f001 ffff 	bl	8009dac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007dae:	1d3a      	adds	r2, r7, #4
 8007db0:	f107 0314 	add.w	r3, r7, #20
 8007db4:	4611      	mov	r1, r2
 8007db6:	4618      	mov	r0, r3
 8007db8:	f001 f90c 	bl	8008fd4 <xTaskCheckForTimeOut>
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d124      	bne.n	8007e0c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007dc2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007dc4:	f000 fb5a 	bl	800847c <prvIsQueueFull>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d018      	beq.n	8007e00 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dd0:	3310      	adds	r3, #16
 8007dd2:	687a      	ldr	r2, [r7, #4]
 8007dd4:	4611      	mov	r1, r2
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	f001 f830 	bl	8008e3c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007ddc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007dde:	f000 fae5 	bl	80083ac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007de2:	f000 fe5d 	bl	8008aa0 <xTaskResumeAll>
 8007de6:	4603      	mov	r3, r0
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	f47f af7c 	bne.w	8007ce6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007dee:	4b0c      	ldr	r3, [pc, #48]	@ (8007e20 <xQueueGenericSend+0x200>)
 8007df0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007df4:	601a      	str	r2, [r3, #0]
 8007df6:	f3bf 8f4f 	dsb	sy
 8007dfa:	f3bf 8f6f 	isb	sy
 8007dfe:	e772      	b.n	8007ce6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007e00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007e02:	f000 fad3 	bl	80083ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007e06:	f000 fe4b 	bl	8008aa0 <xTaskResumeAll>
 8007e0a:	e76c      	b.n	8007ce6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007e0c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007e0e:	f000 facd 	bl	80083ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007e12:	f000 fe45 	bl	8008aa0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007e16:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	3738      	adds	r7, #56	@ 0x38
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bd80      	pop	{r7, pc}
 8007e20:	e000ed04 	.word	0xe000ed04

08007e24 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b090      	sub	sp, #64	@ 0x40
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	60f8      	str	r0, [r7, #12]
 8007e2c:	60b9      	str	r1, [r7, #8]
 8007e2e:	607a      	str	r2, [r7, #4]
 8007e30:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007e36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d10b      	bne.n	8007e54 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007e3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e40:	f383 8811 	msr	BASEPRI, r3
 8007e44:	f3bf 8f6f 	isb	sy
 8007e48:	f3bf 8f4f 	dsb	sy
 8007e4c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007e4e:	bf00      	nop
 8007e50:	bf00      	nop
 8007e52:	e7fd      	b.n	8007e50 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d103      	bne.n	8007e62 <xQueueGenericSendFromISR+0x3e>
 8007e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d101      	bne.n	8007e66 <xQueueGenericSendFromISR+0x42>
 8007e62:	2301      	movs	r3, #1
 8007e64:	e000      	b.n	8007e68 <xQueueGenericSendFromISR+0x44>
 8007e66:	2300      	movs	r3, #0
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d10b      	bne.n	8007e84 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e70:	f383 8811 	msr	BASEPRI, r3
 8007e74:	f3bf 8f6f 	isb	sy
 8007e78:	f3bf 8f4f 	dsb	sy
 8007e7c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007e7e:	bf00      	nop
 8007e80:	bf00      	nop
 8007e82:	e7fd      	b.n	8007e80 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	2b02      	cmp	r3, #2
 8007e88:	d103      	bne.n	8007e92 <xQueueGenericSendFromISR+0x6e>
 8007e8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e8e:	2b01      	cmp	r3, #1
 8007e90:	d101      	bne.n	8007e96 <xQueueGenericSendFromISR+0x72>
 8007e92:	2301      	movs	r3, #1
 8007e94:	e000      	b.n	8007e98 <xQueueGenericSendFromISR+0x74>
 8007e96:	2300      	movs	r3, #0
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d10b      	bne.n	8007eb4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ea0:	f383 8811 	msr	BASEPRI, r3
 8007ea4:	f3bf 8f6f 	isb	sy
 8007ea8:	f3bf 8f4f 	dsb	sy
 8007eac:	623b      	str	r3, [r7, #32]
}
 8007eae:	bf00      	nop
 8007eb0:	bf00      	nop
 8007eb2:	e7fd      	b.n	8007eb0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007eb4:	f002 f828 	bl	8009f08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007eb8:	f3ef 8211 	mrs	r2, BASEPRI
 8007ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ec0:	f383 8811 	msr	BASEPRI, r3
 8007ec4:	f3bf 8f6f 	isb	sy
 8007ec8:	f3bf 8f4f 	dsb	sy
 8007ecc:	61fa      	str	r2, [r7, #28]
 8007ece:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007ed0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007ed2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007ed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ed6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007edc:	429a      	cmp	r2, r3
 8007ede:	d302      	bcc.n	8007ee6 <xQueueGenericSendFromISR+0xc2>
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	2b02      	cmp	r3, #2
 8007ee4:	d12f      	bne.n	8007f46 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007ee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ee8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007eec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007ef6:	683a      	ldr	r2, [r7, #0]
 8007ef8:	68b9      	ldr	r1, [r7, #8]
 8007efa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007efc:	f000 f9c6 	bl	800828c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007f00:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007f04:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f08:	d112      	bne.n	8007f30 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d016      	beq.n	8007f40 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f14:	3324      	adds	r3, #36	@ 0x24
 8007f16:	4618      	mov	r0, r3
 8007f18:	f000 ffe2 	bl	8008ee0 <xTaskRemoveFromEventList>
 8007f1c:	4603      	mov	r3, r0
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d00e      	beq.n	8007f40 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d00b      	beq.n	8007f40 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2201      	movs	r2, #1
 8007f2c:	601a      	str	r2, [r3, #0]
 8007f2e:	e007      	b.n	8007f40 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007f30:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007f34:	3301      	adds	r3, #1
 8007f36:	b2db      	uxtb	r3, r3
 8007f38:	b25a      	sxtb	r2, r3
 8007f3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007f40:	2301      	movs	r3, #1
 8007f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007f44:	e001      	b.n	8007f4a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007f46:	2300      	movs	r3, #0
 8007f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007f4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f4c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007f4e:	697b      	ldr	r3, [r7, #20]
 8007f50:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007f54:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007f56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007f58:	4618      	mov	r0, r3
 8007f5a:	3740      	adds	r7, #64	@ 0x40
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	bd80      	pop	{r7, pc}

08007f60 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b08e      	sub	sp, #56	@ 0x38
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
 8007f68:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d10b      	bne.n	8007f8c <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007f74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f78:	f383 8811 	msr	BASEPRI, r3
 8007f7c:	f3bf 8f6f 	isb	sy
 8007f80:	f3bf 8f4f 	dsb	sy
 8007f84:	623b      	str	r3, [r7, #32]
}
 8007f86:	bf00      	nop
 8007f88:	bf00      	nop
 8007f8a:	e7fd      	b.n	8007f88 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d00b      	beq.n	8007fac <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007f94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f98:	f383 8811 	msr	BASEPRI, r3
 8007f9c:	f3bf 8f6f 	isb	sy
 8007fa0:	f3bf 8f4f 	dsb	sy
 8007fa4:	61fb      	str	r3, [r7, #28]
}
 8007fa6:	bf00      	nop
 8007fa8:	bf00      	nop
 8007faa:	e7fd      	b.n	8007fa8 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d103      	bne.n	8007fbc <xQueueGiveFromISR+0x5c>
 8007fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fb6:	689b      	ldr	r3, [r3, #8]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d101      	bne.n	8007fc0 <xQueueGiveFromISR+0x60>
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	e000      	b.n	8007fc2 <xQueueGiveFromISR+0x62>
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d10b      	bne.n	8007fde <xQueueGiveFromISR+0x7e>
	__asm volatile
 8007fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fca:	f383 8811 	msr	BASEPRI, r3
 8007fce:	f3bf 8f6f 	isb	sy
 8007fd2:	f3bf 8f4f 	dsb	sy
 8007fd6:	61bb      	str	r3, [r7, #24]
}
 8007fd8:	bf00      	nop
 8007fda:	bf00      	nop
 8007fdc:	e7fd      	b.n	8007fda <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007fde:	f001 ff93 	bl	8009f08 <vPortValidateInterruptPriority>
	__asm volatile
 8007fe2:	f3ef 8211 	mrs	r2, BASEPRI
 8007fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fea:	f383 8811 	msr	BASEPRI, r3
 8007fee:	f3bf 8f6f 	isb	sy
 8007ff2:	f3bf 8f4f 	dsb	sy
 8007ff6:	617a      	str	r2, [r7, #20]
 8007ff8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007ffa:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008002:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008006:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008008:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800800a:	429a      	cmp	r2, r3
 800800c:	d22b      	bcs.n	8008066 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800800e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008010:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008014:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800801a:	1c5a      	adds	r2, r3, #1
 800801c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800801e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008020:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008024:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008028:	d112      	bne.n	8008050 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800802a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800802c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800802e:	2b00      	cmp	r3, #0
 8008030:	d016      	beq.n	8008060 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008034:	3324      	adds	r3, #36	@ 0x24
 8008036:	4618      	mov	r0, r3
 8008038:	f000 ff52 	bl	8008ee0 <xTaskRemoveFromEventList>
 800803c:	4603      	mov	r3, r0
 800803e:	2b00      	cmp	r3, #0
 8008040:	d00e      	beq.n	8008060 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d00b      	beq.n	8008060 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	2201      	movs	r2, #1
 800804c:	601a      	str	r2, [r3, #0]
 800804e:	e007      	b.n	8008060 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008050:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008054:	3301      	adds	r3, #1
 8008056:	b2db      	uxtb	r3, r3
 8008058:	b25a      	sxtb	r2, r3
 800805a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800805c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008060:	2301      	movs	r3, #1
 8008062:	637b      	str	r3, [r7, #52]	@ 0x34
 8008064:	e001      	b.n	800806a <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008066:	2300      	movs	r3, #0
 8008068:	637b      	str	r3, [r7, #52]	@ 0x34
 800806a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800806c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	f383 8811 	msr	BASEPRI, r3
}
 8008074:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008076:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008078:	4618      	mov	r0, r3
 800807a:	3738      	adds	r7, #56	@ 0x38
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}

08008080 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b08c      	sub	sp, #48	@ 0x30
 8008084:	af00      	add	r7, sp, #0
 8008086:	60f8      	str	r0, [r7, #12]
 8008088:	60b9      	str	r1, [r7, #8]
 800808a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800808c:	2300      	movs	r3, #0
 800808e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008096:	2b00      	cmp	r3, #0
 8008098:	d10b      	bne.n	80080b2 <xQueueReceive+0x32>
	__asm volatile
 800809a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800809e:	f383 8811 	msr	BASEPRI, r3
 80080a2:	f3bf 8f6f 	isb	sy
 80080a6:	f3bf 8f4f 	dsb	sy
 80080aa:	623b      	str	r3, [r7, #32]
}
 80080ac:	bf00      	nop
 80080ae:	bf00      	nop
 80080b0:	e7fd      	b.n	80080ae <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80080b2:	68bb      	ldr	r3, [r7, #8]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d103      	bne.n	80080c0 <xQueueReceive+0x40>
 80080b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d101      	bne.n	80080c4 <xQueueReceive+0x44>
 80080c0:	2301      	movs	r3, #1
 80080c2:	e000      	b.n	80080c6 <xQueueReceive+0x46>
 80080c4:	2300      	movs	r3, #0
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d10b      	bne.n	80080e2 <xQueueReceive+0x62>
	__asm volatile
 80080ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ce:	f383 8811 	msr	BASEPRI, r3
 80080d2:	f3bf 8f6f 	isb	sy
 80080d6:	f3bf 8f4f 	dsb	sy
 80080da:	61fb      	str	r3, [r7, #28]
}
 80080dc:	bf00      	nop
 80080de:	bf00      	nop
 80080e0:	e7fd      	b.n	80080de <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80080e2:	f001 f8c3 	bl	800926c <xTaskGetSchedulerState>
 80080e6:	4603      	mov	r3, r0
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d102      	bne.n	80080f2 <xQueueReceive+0x72>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d101      	bne.n	80080f6 <xQueueReceive+0x76>
 80080f2:	2301      	movs	r3, #1
 80080f4:	e000      	b.n	80080f8 <xQueueReceive+0x78>
 80080f6:	2300      	movs	r3, #0
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d10b      	bne.n	8008114 <xQueueReceive+0x94>
	__asm volatile
 80080fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008100:	f383 8811 	msr	BASEPRI, r3
 8008104:	f3bf 8f6f 	isb	sy
 8008108:	f3bf 8f4f 	dsb	sy
 800810c:	61bb      	str	r3, [r7, #24]
}
 800810e:	bf00      	nop
 8008110:	bf00      	nop
 8008112:	e7fd      	b.n	8008110 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008114:	f001 fe18 	bl	8009d48 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800811a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800811c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800811e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008120:	2b00      	cmp	r3, #0
 8008122:	d01f      	beq.n	8008164 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008124:	68b9      	ldr	r1, [r7, #8]
 8008126:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008128:	f000 f91a 	bl	8008360 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800812c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800812e:	1e5a      	subs	r2, r3, #1
 8008130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008132:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008136:	691b      	ldr	r3, [r3, #16]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d00f      	beq.n	800815c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800813c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800813e:	3310      	adds	r3, #16
 8008140:	4618      	mov	r0, r3
 8008142:	f000 fecd 	bl	8008ee0 <xTaskRemoveFromEventList>
 8008146:	4603      	mov	r3, r0
 8008148:	2b00      	cmp	r3, #0
 800814a:	d007      	beq.n	800815c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800814c:	4b3c      	ldr	r3, [pc, #240]	@ (8008240 <xQueueReceive+0x1c0>)
 800814e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008152:	601a      	str	r2, [r3, #0]
 8008154:	f3bf 8f4f 	dsb	sy
 8008158:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800815c:	f001 fe26 	bl	8009dac <vPortExitCritical>
				return pdPASS;
 8008160:	2301      	movs	r3, #1
 8008162:	e069      	b.n	8008238 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d103      	bne.n	8008172 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800816a:	f001 fe1f 	bl	8009dac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800816e:	2300      	movs	r3, #0
 8008170:	e062      	b.n	8008238 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008174:	2b00      	cmp	r3, #0
 8008176:	d106      	bne.n	8008186 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008178:	f107 0310 	add.w	r3, r7, #16
 800817c:	4618      	mov	r0, r3
 800817e:	f000 ff13 	bl	8008fa8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008182:	2301      	movs	r3, #1
 8008184:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008186:	f001 fe11 	bl	8009dac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800818a:	f000 fc7b 	bl	8008a84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800818e:	f001 fddb 	bl	8009d48 <vPortEnterCritical>
 8008192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008194:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008198:	b25b      	sxtb	r3, r3
 800819a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800819e:	d103      	bne.n	80081a8 <xQueueReceive+0x128>
 80081a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081a2:	2200      	movs	r2, #0
 80081a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80081a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80081ae:	b25b      	sxtb	r3, r3
 80081b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80081b4:	d103      	bne.n	80081be <xQueueReceive+0x13e>
 80081b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081b8:	2200      	movs	r2, #0
 80081ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80081be:	f001 fdf5 	bl	8009dac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80081c2:	1d3a      	adds	r2, r7, #4
 80081c4:	f107 0310 	add.w	r3, r7, #16
 80081c8:	4611      	mov	r1, r2
 80081ca:	4618      	mov	r0, r3
 80081cc:	f000 ff02 	bl	8008fd4 <xTaskCheckForTimeOut>
 80081d0:	4603      	mov	r3, r0
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d123      	bne.n	800821e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80081d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80081d8:	f000 f93a 	bl	8008450 <prvIsQueueEmpty>
 80081dc:	4603      	mov	r3, r0
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d017      	beq.n	8008212 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80081e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081e4:	3324      	adds	r3, #36	@ 0x24
 80081e6:	687a      	ldr	r2, [r7, #4]
 80081e8:	4611      	mov	r1, r2
 80081ea:	4618      	mov	r0, r3
 80081ec:	f000 fe26 	bl	8008e3c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80081f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80081f2:	f000 f8db 	bl	80083ac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80081f6:	f000 fc53 	bl	8008aa0 <xTaskResumeAll>
 80081fa:	4603      	mov	r3, r0
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d189      	bne.n	8008114 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008200:	4b0f      	ldr	r3, [pc, #60]	@ (8008240 <xQueueReceive+0x1c0>)
 8008202:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008206:	601a      	str	r2, [r3, #0]
 8008208:	f3bf 8f4f 	dsb	sy
 800820c:	f3bf 8f6f 	isb	sy
 8008210:	e780      	b.n	8008114 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008212:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008214:	f000 f8ca 	bl	80083ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008218:	f000 fc42 	bl	8008aa0 <xTaskResumeAll>
 800821c:	e77a      	b.n	8008114 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800821e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008220:	f000 f8c4 	bl	80083ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008224:	f000 fc3c 	bl	8008aa0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008228:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800822a:	f000 f911 	bl	8008450 <prvIsQueueEmpty>
 800822e:	4603      	mov	r3, r0
 8008230:	2b00      	cmp	r3, #0
 8008232:	f43f af6f 	beq.w	8008114 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008236:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008238:	4618      	mov	r0, r3
 800823a:	3730      	adds	r7, #48	@ 0x30
 800823c:	46bd      	mov	sp, r7
 800823e:	bd80      	pop	{r7, pc}
 8008240:	e000ed04 	.word	0xe000ed04

08008244 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b084      	sub	sp, #16
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d10b      	bne.n	800826e <vQueueDelete+0x2a>
	__asm volatile
 8008256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800825a:	f383 8811 	msr	BASEPRI, r3
 800825e:	f3bf 8f6f 	isb	sy
 8008262:	f3bf 8f4f 	dsb	sy
 8008266:	60bb      	str	r3, [r7, #8]
}
 8008268:	bf00      	nop
 800826a:	bf00      	nop
 800826c:	e7fd      	b.n	800826a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800826e:	68f8      	ldr	r0, [r7, #12]
 8008270:	f000 f946 	bl	8008500 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800827a:	2b00      	cmp	r3, #0
 800827c:	d102      	bne.n	8008284 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800827e:	68f8      	ldr	r0, [r7, #12]
 8008280:	f001 ff52 	bl	800a128 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8008284:	bf00      	nop
 8008286:	3710      	adds	r7, #16
 8008288:	46bd      	mov	sp, r7
 800828a:	bd80      	pop	{r7, pc}

0800828c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b086      	sub	sp, #24
 8008290:	af00      	add	r7, sp, #0
 8008292:	60f8      	str	r0, [r7, #12]
 8008294:	60b9      	str	r1, [r7, #8]
 8008296:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008298:	2300      	movs	r3, #0
 800829a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082a0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d10d      	bne.n	80082c6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d14d      	bne.n	800834e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	689b      	ldr	r3, [r3, #8]
 80082b6:	4618      	mov	r0, r3
 80082b8:	f000 fff6 	bl	80092a8 <xTaskPriorityDisinherit>
 80082bc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	2200      	movs	r2, #0
 80082c2:	609a      	str	r2, [r3, #8]
 80082c4:	e043      	b.n	800834e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d119      	bne.n	8008300 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	6858      	ldr	r0, [r3, #4]
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082d4:	461a      	mov	r2, r3
 80082d6:	68b9      	ldr	r1, [r7, #8]
 80082d8:	f002 f8d2 	bl	800a480 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	685a      	ldr	r2, [r3, #4]
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082e4:	441a      	add	r2, r3
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	685a      	ldr	r2, [r3, #4]
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	689b      	ldr	r3, [r3, #8]
 80082f2:	429a      	cmp	r2, r3
 80082f4:	d32b      	bcc.n	800834e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681a      	ldr	r2, [r3, #0]
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	605a      	str	r2, [r3, #4]
 80082fe:	e026      	b.n	800834e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	68d8      	ldr	r0, [r3, #12]
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008308:	461a      	mov	r2, r3
 800830a:	68b9      	ldr	r1, [r7, #8]
 800830c:	f002 f8b8 	bl	800a480 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	68da      	ldr	r2, [r3, #12]
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008318:	425b      	negs	r3, r3
 800831a:	441a      	add	r2, r3
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	68da      	ldr	r2, [r3, #12]
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	429a      	cmp	r2, r3
 800832a:	d207      	bcs.n	800833c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	689a      	ldr	r2, [r3, #8]
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008334:	425b      	negs	r3, r3
 8008336:	441a      	add	r2, r3
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2b02      	cmp	r3, #2
 8008340:	d105      	bne.n	800834e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008342:	693b      	ldr	r3, [r7, #16]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d002      	beq.n	800834e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	3b01      	subs	r3, #1
 800834c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800834e:	693b      	ldr	r3, [r7, #16]
 8008350:	1c5a      	adds	r2, r3, #1
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008356:	697b      	ldr	r3, [r7, #20]
}
 8008358:	4618      	mov	r0, r3
 800835a:	3718      	adds	r7, #24
 800835c:	46bd      	mov	sp, r7
 800835e:	bd80      	pop	{r7, pc}

08008360 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b082      	sub	sp, #8
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
 8008368:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800836e:	2b00      	cmp	r3, #0
 8008370:	d018      	beq.n	80083a4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	68da      	ldr	r2, [r3, #12]
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800837a:	441a      	add	r2, r3
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	68da      	ldr	r2, [r3, #12]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	689b      	ldr	r3, [r3, #8]
 8008388:	429a      	cmp	r2, r3
 800838a:	d303      	bcc.n	8008394 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681a      	ldr	r2, [r3, #0]
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	68d9      	ldr	r1, [r3, #12]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800839c:	461a      	mov	r2, r3
 800839e:	6838      	ldr	r0, [r7, #0]
 80083a0:	f002 f86e 	bl	800a480 <memcpy>
	}
}
 80083a4:	bf00      	nop
 80083a6:	3708      	adds	r7, #8
 80083a8:	46bd      	mov	sp, r7
 80083aa:	bd80      	pop	{r7, pc}

080083ac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b084      	sub	sp, #16
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80083b4:	f001 fcc8 	bl	8009d48 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80083be:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80083c0:	e011      	b.n	80083e6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d012      	beq.n	80083f0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	3324      	adds	r3, #36	@ 0x24
 80083ce:	4618      	mov	r0, r3
 80083d0:	f000 fd86 	bl	8008ee0 <xTaskRemoveFromEventList>
 80083d4:	4603      	mov	r3, r0
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d001      	beq.n	80083de <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80083da:	f000 fe5f 	bl	800909c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80083de:	7bfb      	ldrb	r3, [r7, #15]
 80083e0:	3b01      	subs	r3, #1
 80083e2:	b2db      	uxtb	r3, r3
 80083e4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80083e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	dce9      	bgt.n	80083c2 <prvUnlockQueue+0x16>
 80083ee:	e000      	b.n	80083f2 <prvUnlockQueue+0x46>
					break;
 80083f0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	22ff      	movs	r2, #255	@ 0xff
 80083f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80083fa:	f001 fcd7 	bl	8009dac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80083fe:	f001 fca3 	bl	8009d48 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008408:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800840a:	e011      	b.n	8008430 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	691b      	ldr	r3, [r3, #16]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d012      	beq.n	800843a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	3310      	adds	r3, #16
 8008418:	4618      	mov	r0, r3
 800841a:	f000 fd61 	bl	8008ee0 <xTaskRemoveFromEventList>
 800841e:	4603      	mov	r3, r0
 8008420:	2b00      	cmp	r3, #0
 8008422:	d001      	beq.n	8008428 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008424:	f000 fe3a 	bl	800909c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008428:	7bbb      	ldrb	r3, [r7, #14]
 800842a:	3b01      	subs	r3, #1
 800842c:	b2db      	uxtb	r3, r3
 800842e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008430:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008434:	2b00      	cmp	r3, #0
 8008436:	dce9      	bgt.n	800840c <prvUnlockQueue+0x60>
 8008438:	e000      	b.n	800843c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800843a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	22ff      	movs	r2, #255	@ 0xff
 8008440:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008444:	f001 fcb2 	bl	8009dac <vPortExitCritical>
}
 8008448:	bf00      	nop
 800844a:	3710      	adds	r7, #16
 800844c:	46bd      	mov	sp, r7
 800844e:	bd80      	pop	{r7, pc}

08008450 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b084      	sub	sp, #16
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008458:	f001 fc76 	bl	8009d48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008460:	2b00      	cmp	r3, #0
 8008462:	d102      	bne.n	800846a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008464:	2301      	movs	r3, #1
 8008466:	60fb      	str	r3, [r7, #12]
 8008468:	e001      	b.n	800846e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800846a:	2300      	movs	r3, #0
 800846c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800846e:	f001 fc9d 	bl	8009dac <vPortExitCritical>

	return xReturn;
 8008472:	68fb      	ldr	r3, [r7, #12]
}
 8008474:	4618      	mov	r0, r3
 8008476:	3710      	adds	r7, #16
 8008478:	46bd      	mov	sp, r7
 800847a:	bd80      	pop	{r7, pc}

0800847c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b084      	sub	sp, #16
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008484:	f001 fc60 	bl	8009d48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008490:	429a      	cmp	r2, r3
 8008492:	d102      	bne.n	800849a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008494:	2301      	movs	r3, #1
 8008496:	60fb      	str	r3, [r7, #12]
 8008498:	e001      	b.n	800849e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800849a:	2300      	movs	r3, #0
 800849c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800849e:	f001 fc85 	bl	8009dac <vPortExitCritical>

	return xReturn;
 80084a2:	68fb      	ldr	r3, [r7, #12]
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	3710      	adds	r7, #16
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}

080084ac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80084ac:	b480      	push	{r7}
 80084ae:	b085      	sub	sp, #20
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
 80084b4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80084b6:	2300      	movs	r3, #0
 80084b8:	60fb      	str	r3, [r7, #12]
 80084ba:	e014      	b.n	80084e6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80084bc:	4a0f      	ldr	r2, [pc, #60]	@ (80084fc <vQueueAddToRegistry+0x50>)
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d10b      	bne.n	80084e0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80084c8:	490c      	ldr	r1, [pc, #48]	@ (80084fc <vQueueAddToRegistry+0x50>)
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	683a      	ldr	r2, [r7, #0]
 80084ce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80084d2:	4a0a      	ldr	r2, [pc, #40]	@ (80084fc <vQueueAddToRegistry+0x50>)
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	00db      	lsls	r3, r3, #3
 80084d8:	4413      	add	r3, r2
 80084da:	687a      	ldr	r2, [r7, #4]
 80084dc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80084de:	e006      	b.n	80084ee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	3301      	adds	r3, #1
 80084e4:	60fb      	str	r3, [r7, #12]
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2b07      	cmp	r3, #7
 80084ea:	d9e7      	bls.n	80084bc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80084ec:	bf00      	nop
 80084ee:	bf00      	nop
 80084f0:	3714      	adds	r7, #20
 80084f2:	46bd      	mov	sp, r7
 80084f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f8:	4770      	bx	lr
 80084fa:	bf00      	nop
 80084fc:	20000efc 	.word	0x20000efc

08008500 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8008500:	b480      	push	{r7}
 8008502:	b085      	sub	sp, #20
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008508:	2300      	movs	r3, #0
 800850a:	60fb      	str	r3, [r7, #12]
 800850c:	e016      	b.n	800853c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800850e:	4a10      	ldr	r2, [pc, #64]	@ (8008550 <vQueueUnregisterQueue+0x50>)
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	00db      	lsls	r3, r3, #3
 8008514:	4413      	add	r3, r2
 8008516:	685b      	ldr	r3, [r3, #4]
 8008518:	687a      	ldr	r2, [r7, #4]
 800851a:	429a      	cmp	r2, r3
 800851c:	d10b      	bne.n	8008536 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800851e:	4a0c      	ldr	r2, [pc, #48]	@ (8008550 <vQueueUnregisterQueue+0x50>)
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	2100      	movs	r1, #0
 8008524:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008528:	4a09      	ldr	r2, [pc, #36]	@ (8008550 <vQueueUnregisterQueue+0x50>)
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	00db      	lsls	r3, r3, #3
 800852e:	4413      	add	r3, r2
 8008530:	2200      	movs	r2, #0
 8008532:	605a      	str	r2, [r3, #4]
				break;
 8008534:	e006      	b.n	8008544 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	3301      	adds	r3, #1
 800853a:	60fb      	str	r3, [r7, #12]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	2b07      	cmp	r3, #7
 8008540:	d9e5      	bls.n	800850e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8008542:	bf00      	nop
 8008544:	bf00      	nop
 8008546:	3714      	adds	r7, #20
 8008548:	46bd      	mov	sp, r7
 800854a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854e:	4770      	bx	lr
 8008550:	20000efc 	.word	0x20000efc

08008554 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008554:	b580      	push	{r7, lr}
 8008556:	b086      	sub	sp, #24
 8008558:	af00      	add	r7, sp, #0
 800855a:	60f8      	str	r0, [r7, #12]
 800855c:	60b9      	str	r1, [r7, #8]
 800855e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008564:	f001 fbf0 	bl	8009d48 <vPortEnterCritical>
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800856e:	b25b      	sxtb	r3, r3
 8008570:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008574:	d103      	bne.n	800857e <vQueueWaitForMessageRestricted+0x2a>
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	2200      	movs	r2, #0
 800857a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800857e:	697b      	ldr	r3, [r7, #20]
 8008580:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008584:	b25b      	sxtb	r3, r3
 8008586:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800858a:	d103      	bne.n	8008594 <vQueueWaitForMessageRestricted+0x40>
 800858c:	697b      	ldr	r3, [r7, #20]
 800858e:	2200      	movs	r2, #0
 8008590:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008594:	f001 fc0a 	bl	8009dac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008598:	697b      	ldr	r3, [r7, #20]
 800859a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800859c:	2b00      	cmp	r3, #0
 800859e:	d106      	bne.n	80085ae <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	3324      	adds	r3, #36	@ 0x24
 80085a4:	687a      	ldr	r2, [r7, #4]
 80085a6:	68b9      	ldr	r1, [r7, #8]
 80085a8:	4618      	mov	r0, r3
 80085aa:	f000 fc6d 	bl	8008e88 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80085ae:	6978      	ldr	r0, [r7, #20]
 80085b0:	f7ff fefc 	bl	80083ac <prvUnlockQueue>
	}
 80085b4:	bf00      	nop
 80085b6:	3718      	adds	r7, #24
 80085b8:	46bd      	mov	sp, r7
 80085ba:	bd80      	pop	{r7, pc}

080085bc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b08e      	sub	sp, #56	@ 0x38
 80085c0:	af04      	add	r7, sp, #16
 80085c2:	60f8      	str	r0, [r7, #12]
 80085c4:	60b9      	str	r1, [r7, #8]
 80085c6:	607a      	str	r2, [r7, #4]
 80085c8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80085ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d10b      	bne.n	80085e8 <xTaskCreateStatic+0x2c>
	__asm volatile
 80085d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085d4:	f383 8811 	msr	BASEPRI, r3
 80085d8:	f3bf 8f6f 	isb	sy
 80085dc:	f3bf 8f4f 	dsb	sy
 80085e0:	623b      	str	r3, [r7, #32]
}
 80085e2:	bf00      	nop
 80085e4:	bf00      	nop
 80085e6:	e7fd      	b.n	80085e4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80085e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d10b      	bne.n	8008606 <xTaskCreateStatic+0x4a>
	__asm volatile
 80085ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085f2:	f383 8811 	msr	BASEPRI, r3
 80085f6:	f3bf 8f6f 	isb	sy
 80085fa:	f3bf 8f4f 	dsb	sy
 80085fe:	61fb      	str	r3, [r7, #28]
}
 8008600:	bf00      	nop
 8008602:	bf00      	nop
 8008604:	e7fd      	b.n	8008602 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008606:	23a8      	movs	r3, #168	@ 0xa8
 8008608:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800860a:	693b      	ldr	r3, [r7, #16]
 800860c:	2ba8      	cmp	r3, #168	@ 0xa8
 800860e:	d00b      	beq.n	8008628 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008614:	f383 8811 	msr	BASEPRI, r3
 8008618:	f3bf 8f6f 	isb	sy
 800861c:	f3bf 8f4f 	dsb	sy
 8008620:	61bb      	str	r3, [r7, #24]
}
 8008622:	bf00      	nop
 8008624:	bf00      	nop
 8008626:	e7fd      	b.n	8008624 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008628:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800862a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800862c:	2b00      	cmp	r3, #0
 800862e:	d01e      	beq.n	800866e <xTaskCreateStatic+0xb2>
 8008630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008632:	2b00      	cmp	r3, #0
 8008634:	d01b      	beq.n	800866e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008636:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008638:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800863a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800863c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800863e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008642:	2202      	movs	r2, #2
 8008644:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008648:	2300      	movs	r3, #0
 800864a:	9303      	str	r3, [sp, #12]
 800864c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800864e:	9302      	str	r3, [sp, #8]
 8008650:	f107 0314 	add.w	r3, r7, #20
 8008654:	9301      	str	r3, [sp, #4]
 8008656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008658:	9300      	str	r3, [sp, #0]
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	687a      	ldr	r2, [r7, #4]
 800865e:	68b9      	ldr	r1, [r7, #8]
 8008660:	68f8      	ldr	r0, [r7, #12]
 8008662:	f000 f851 	bl	8008708 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008666:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008668:	f000 f8f6 	bl	8008858 <prvAddNewTaskToReadyList>
 800866c:	e001      	b.n	8008672 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800866e:	2300      	movs	r3, #0
 8008670:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008672:	697b      	ldr	r3, [r7, #20]
	}
 8008674:	4618      	mov	r0, r3
 8008676:	3728      	adds	r7, #40	@ 0x28
 8008678:	46bd      	mov	sp, r7
 800867a:	bd80      	pop	{r7, pc}

0800867c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800867c:	b580      	push	{r7, lr}
 800867e:	b08c      	sub	sp, #48	@ 0x30
 8008680:	af04      	add	r7, sp, #16
 8008682:	60f8      	str	r0, [r7, #12]
 8008684:	60b9      	str	r1, [r7, #8]
 8008686:	603b      	str	r3, [r7, #0]
 8008688:	4613      	mov	r3, r2
 800868a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800868c:	88fb      	ldrh	r3, [r7, #6]
 800868e:	009b      	lsls	r3, r3, #2
 8008690:	4618      	mov	r0, r3
 8008692:	f001 fc7b 	bl	8009f8c <pvPortMalloc>
 8008696:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d00e      	beq.n	80086bc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800869e:	20a8      	movs	r0, #168	@ 0xa8
 80086a0:	f001 fc74 	bl	8009f8c <pvPortMalloc>
 80086a4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80086a6:	69fb      	ldr	r3, [r7, #28]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d003      	beq.n	80086b4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80086ac:	69fb      	ldr	r3, [r7, #28]
 80086ae:	697a      	ldr	r2, [r7, #20]
 80086b0:	631a      	str	r2, [r3, #48]	@ 0x30
 80086b2:	e005      	b.n	80086c0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80086b4:	6978      	ldr	r0, [r7, #20]
 80086b6:	f001 fd37 	bl	800a128 <vPortFree>
 80086ba:	e001      	b.n	80086c0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80086bc:	2300      	movs	r3, #0
 80086be:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80086c0:	69fb      	ldr	r3, [r7, #28]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d017      	beq.n	80086f6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80086c6:	69fb      	ldr	r3, [r7, #28]
 80086c8:	2200      	movs	r2, #0
 80086ca:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80086ce:	88fa      	ldrh	r2, [r7, #6]
 80086d0:	2300      	movs	r3, #0
 80086d2:	9303      	str	r3, [sp, #12]
 80086d4:	69fb      	ldr	r3, [r7, #28]
 80086d6:	9302      	str	r3, [sp, #8]
 80086d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086da:	9301      	str	r3, [sp, #4]
 80086dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086de:	9300      	str	r3, [sp, #0]
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	68b9      	ldr	r1, [r7, #8]
 80086e4:	68f8      	ldr	r0, [r7, #12]
 80086e6:	f000 f80f 	bl	8008708 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80086ea:	69f8      	ldr	r0, [r7, #28]
 80086ec:	f000 f8b4 	bl	8008858 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80086f0:	2301      	movs	r3, #1
 80086f2:	61bb      	str	r3, [r7, #24]
 80086f4:	e002      	b.n	80086fc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80086f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80086fa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80086fc:	69bb      	ldr	r3, [r7, #24]
	}
 80086fe:	4618      	mov	r0, r3
 8008700:	3720      	adds	r7, #32
 8008702:	46bd      	mov	sp, r7
 8008704:	bd80      	pop	{r7, pc}
	...

08008708 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b088      	sub	sp, #32
 800870c:	af00      	add	r7, sp, #0
 800870e:	60f8      	str	r0, [r7, #12]
 8008710:	60b9      	str	r1, [r7, #8]
 8008712:	607a      	str	r2, [r7, #4]
 8008714:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008718:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	009b      	lsls	r3, r3, #2
 800871e:	461a      	mov	r2, r3
 8008720:	21a5      	movs	r1, #165	@ 0xa5
 8008722:	f001 fe21 	bl	800a368 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008728:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008730:	3b01      	subs	r3, #1
 8008732:	009b      	lsls	r3, r3, #2
 8008734:	4413      	add	r3, r2
 8008736:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008738:	69bb      	ldr	r3, [r7, #24]
 800873a:	f023 0307 	bic.w	r3, r3, #7
 800873e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008740:	69bb      	ldr	r3, [r7, #24]
 8008742:	f003 0307 	and.w	r3, r3, #7
 8008746:	2b00      	cmp	r3, #0
 8008748:	d00b      	beq.n	8008762 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800874a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800874e:	f383 8811 	msr	BASEPRI, r3
 8008752:	f3bf 8f6f 	isb	sy
 8008756:	f3bf 8f4f 	dsb	sy
 800875a:	617b      	str	r3, [r7, #20]
}
 800875c:	bf00      	nop
 800875e:	bf00      	nop
 8008760:	e7fd      	b.n	800875e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d01f      	beq.n	80087a8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008768:	2300      	movs	r3, #0
 800876a:	61fb      	str	r3, [r7, #28]
 800876c:	e012      	b.n	8008794 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800876e:	68ba      	ldr	r2, [r7, #8]
 8008770:	69fb      	ldr	r3, [r7, #28]
 8008772:	4413      	add	r3, r2
 8008774:	7819      	ldrb	r1, [r3, #0]
 8008776:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008778:	69fb      	ldr	r3, [r7, #28]
 800877a:	4413      	add	r3, r2
 800877c:	3334      	adds	r3, #52	@ 0x34
 800877e:	460a      	mov	r2, r1
 8008780:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008782:	68ba      	ldr	r2, [r7, #8]
 8008784:	69fb      	ldr	r3, [r7, #28]
 8008786:	4413      	add	r3, r2
 8008788:	781b      	ldrb	r3, [r3, #0]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d006      	beq.n	800879c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800878e:	69fb      	ldr	r3, [r7, #28]
 8008790:	3301      	adds	r3, #1
 8008792:	61fb      	str	r3, [r7, #28]
 8008794:	69fb      	ldr	r3, [r7, #28]
 8008796:	2b0f      	cmp	r3, #15
 8008798:	d9e9      	bls.n	800876e <prvInitialiseNewTask+0x66>
 800879a:	e000      	b.n	800879e <prvInitialiseNewTask+0x96>
			{
				break;
 800879c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800879e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a0:	2200      	movs	r2, #0
 80087a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80087a6:	e003      	b.n	80087b0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80087a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087aa:	2200      	movs	r2, #0
 80087ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80087b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087b2:	2b37      	cmp	r3, #55	@ 0x37
 80087b4:	d901      	bls.n	80087ba <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80087b6:	2337      	movs	r3, #55	@ 0x37
 80087b8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80087ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80087be:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80087c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80087c4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80087c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c8:	2200      	movs	r2, #0
 80087ca:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80087cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ce:	3304      	adds	r3, #4
 80087d0:	4618      	mov	r0, r3
 80087d2:	f7fe ffdd 	bl	8007790 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80087d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d8:	3318      	adds	r3, #24
 80087da:	4618      	mov	r0, r3
 80087dc:	f7fe ffd8 	bl	8007790 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80087e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087e4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087e8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80087ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ee:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80087f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087f4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80087f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087f8:	2200      	movs	r2, #0
 80087fa:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80087fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008800:	2200      	movs	r2, #0
 8008802:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008808:	3354      	adds	r3, #84	@ 0x54
 800880a:	224c      	movs	r2, #76	@ 0x4c
 800880c:	2100      	movs	r1, #0
 800880e:	4618      	mov	r0, r3
 8008810:	f001 fdaa 	bl	800a368 <memset>
 8008814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008816:	4a0d      	ldr	r2, [pc, #52]	@ (800884c <prvInitialiseNewTask+0x144>)
 8008818:	659a      	str	r2, [r3, #88]	@ 0x58
 800881a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800881c:	4a0c      	ldr	r2, [pc, #48]	@ (8008850 <prvInitialiseNewTask+0x148>)
 800881e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008822:	4a0c      	ldr	r2, [pc, #48]	@ (8008854 <prvInitialiseNewTask+0x14c>)
 8008824:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008826:	683a      	ldr	r2, [r7, #0]
 8008828:	68f9      	ldr	r1, [r7, #12]
 800882a:	69b8      	ldr	r0, [r7, #24]
 800882c:	f001 f95a 	bl	8009ae4 <pxPortInitialiseStack>
 8008830:	4602      	mov	r2, r0
 8008832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008834:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008838:	2b00      	cmp	r3, #0
 800883a:	d002      	beq.n	8008842 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800883c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800883e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008840:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008842:	bf00      	nop
 8008844:	3720      	adds	r7, #32
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}
 800884a:	bf00      	nop
 800884c:	20005190 	.word	0x20005190
 8008850:	200051f8 	.word	0x200051f8
 8008854:	20005260 	.word	0x20005260

08008858 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b082      	sub	sp, #8
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008860:	f001 fa72 	bl	8009d48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008864:	4b2d      	ldr	r3, [pc, #180]	@ (800891c <prvAddNewTaskToReadyList+0xc4>)
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	3301      	adds	r3, #1
 800886a:	4a2c      	ldr	r2, [pc, #176]	@ (800891c <prvAddNewTaskToReadyList+0xc4>)
 800886c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800886e:	4b2c      	ldr	r3, [pc, #176]	@ (8008920 <prvAddNewTaskToReadyList+0xc8>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d109      	bne.n	800888a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008876:	4a2a      	ldr	r2, [pc, #168]	@ (8008920 <prvAddNewTaskToReadyList+0xc8>)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800887c:	4b27      	ldr	r3, [pc, #156]	@ (800891c <prvAddNewTaskToReadyList+0xc4>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	2b01      	cmp	r3, #1
 8008882:	d110      	bne.n	80088a6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008884:	f000 fc2e 	bl	80090e4 <prvInitialiseTaskLists>
 8008888:	e00d      	b.n	80088a6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800888a:	4b26      	ldr	r3, [pc, #152]	@ (8008924 <prvAddNewTaskToReadyList+0xcc>)
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d109      	bne.n	80088a6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008892:	4b23      	ldr	r3, [pc, #140]	@ (8008920 <prvAddNewTaskToReadyList+0xc8>)
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800889c:	429a      	cmp	r2, r3
 800889e:	d802      	bhi.n	80088a6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80088a0:	4a1f      	ldr	r2, [pc, #124]	@ (8008920 <prvAddNewTaskToReadyList+0xc8>)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80088a6:	4b20      	ldr	r3, [pc, #128]	@ (8008928 <prvAddNewTaskToReadyList+0xd0>)
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	3301      	adds	r3, #1
 80088ac:	4a1e      	ldr	r2, [pc, #120]	@ (8008928 <prvAddNewTaskToReadyList+0xd0>)
 80088ae:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80088b0:	4b1d      	ldr	r3, [pc, #116]	@ (8008928 <prvAddNewTaskToReadyList+0xd0>)
 80088b2:	681a      	ldr	r2, [r3, #0]
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088bc:	4b1b      	ldr	r3, [pc, #108]	@ (800892c <prvAddNewTaskToReadyList+0xd4>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	429a      	cmp	r2, r3
 80088c2:	d903      	bls.n	80088cc <prvAddNewTaskToReadyList+0x74>
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088c8:	4a18      	ldr	r2, [pc, #96]	@ (800892c <prvAddNewTaskToReadyList+0xd4>)
 80088ca:	6013      	str	r3, [r2, #0]
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088d0:	4613      	mov	r3, r2
 80088d2:	009b      	lsls	r3, r3, #2
 80088d4:	4413      	add	r3, r2
 80088d6:	009b      	lsls	r3, r3, #2
 80088d8:	4a15      	ldr	r2, [pc, #84]	@ (8008930 <prvAddNewTaskToReadyList+0xd8>)
 80088da:	441a      	add	r2, r3
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	3304      	adds	r3, #4
 80088e0:	4619      	mov	r1, r3
 80088e2:	4610      	mov	r0, r2
 80088e4:	f7fe ff61 	bl	80077aa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80088e8:	f001 fa60 	bl	8009dac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80088ec:	4b0d      	ldr	r3, [pc, #52]	@ (8008924 <prvAddNewTaskToReadyList+0xcc>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d00e      	beq.n	8008912 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80088f4:	4b0a      	ldr	r3, [pc, #40]	@ (8008920 <prvAddNewTaskToReadyList+0xc8>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088fe:	429a      	cmp	r2, r3
 8008900:	d207      	bcs.n	8008912 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008902:	4b0c      	ldr	r3, [pc, #48]	@ (8008934 <prvAddNewTaskToReadyList+0xdc>)
 8008904:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008908:	601a      	str	r2, [r3, #0]
 800890a:	f3bf 8f4f 	dsb	sy
 800890e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008912:	bf00      	nop
 8008914:	3708      	adds	r7, #8
 8008916:	46bd      	mov	sp, r7
 8008918:	bd80      	pop	{r7, pc}
 800891a:	bf00      	nop
 800891c:	20001410 	.word	0x20001410
 8008920:	20000f3c 	.word	0x20000f3c
 8008924:	2000141c 	.word	0x2000141c
 8008928:	2000142c 	.word	0x2000142c
 800892c:	20001418 	.word	0x20001418
 8008930:	20000f40 	.word	0x20000f40
 8008934:	e000ed04 	.word	0xe000ed04

08008938 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008938:	b580      	push	{r7, lr}
 800893a:	b084      	sub	sp, #16
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008940:	2300      	movs	r3, #0
 8008942:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d018      	beq.n	800897c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800894a:	4b14      	ldr	r3, [pc, #80]	@ (800899c <vTaskDelay+0x64>)
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d00b      	beq.n	800896a <vTaskDelay+0x32>
	__asm volatile
 8008952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008956:	f383 8811 	msr	BASEPRI, r3
 800895a:	f3bf 8f6f 	isb	sy
 800895e:	f3bf 8f4f 	dsb	sy
 8008962:	60bb      	str	r3, [r7, #8]
}
 8008964:	bf00      	nop
 8008966:	bf00      	nop
 8008968:	e7fd      	b.n	8008966 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800896a:	f000 f88b 	bl	8008a84 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800896e:	2100      	movs	r1, #0
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f000 fd09 	bl	8009388 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008976:	f000 f893 	bl	8008aa0 <xTaskResumeAll>
 800897a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d107      	bne.n	8008992 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008982:	4b07      	ldr	r3, [pc, #28]	@ (80089a0 <vTaskDelay+0x68>)
 8008984:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008988:	601a      	str	r2, [r3, #0]
 800898a:	f3bf 8f4f 	dsb	sy
 800898e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008992:	bf00      	nop
 8008994:	3710      	adds	r7, #16
 8008996:	46bd      	mov	sp, r7
 8008998:	bd80      	pop	{r7, pc}
 800899a:	bf00      	nop
 800899c:	20001438 	.word	0x20001438
 80089a0:	e000ed04 	.word	0xe000ed04

080089a4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b08a      	sub	sp, #40	@ 0x28
 80089a8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80089aa:	2300      	movs	r3, #0
 80089ac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80089ae:	2300      	movs	r3, #0
 80089b0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80089b2:	463a      	mov	r2, r7
 80089b4:	1d39      	adds	r1, r7, #4
 80089b6:	f107 0308 	add.w	r3, r7, #8
 80089ba:	4618      	mov	r0, r3
 80089bc:	f7fe fe94 	bl	80076e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80089c0:	6839      	ldr	r1, [r7, #0]
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	68ba      	ldr	r2, [r7, #8]
 80089c6:	9202      	str	r2, [sp, #8]
 80089c8:	9301      	str	r3, [sp, #4]
 80089ca:	2300      	movs	r3, #0
 80089cc:	9300      	str	r3, [sp, #0]
 80089ce:	2300      	movs	r3, #0
 80089d0:	460a      	mov	r2, r1
 80089d2:	4924      	ldr	r1, [pc, #144]	@ (8008a64 <vTaskStartScheduler+0xc0>)
 80089d4:	4824      	ldr	r0, [pc, #144]	@ (8008a68 <vTaskStartScheduler+0xc4>)
 80089d6:	f7ff fdf1 	bl	80085bc <xTaskCreateStatic>
 80089da:	4603      	mov	r3, r0
 80089dc:	4a23      	ldr	r2, [pc, #140]	@ (8008a6c <vTaskStartScheduler+0xc8>)
 80089de:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80089e0:	4b22      	ldr	r3, [pc, #136]	@ (8008a6c <vTaskStartScheduler+0xc8>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d002      	beq.n	80089ee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80089e8:	2301      	movs	r3, #1
 80089ea:	617b      	str	r3, [r7, #20]
 80089ec:	e001      	b.n	80089f2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80089ee:	2300      	movs	r3, #0
 80089f0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	2b01      	cmp	r3, #1
 80089f6:	d102      	bne.n	80089fe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80089f8:	f000 fd1a 	bl	8009430 <xTimerCreateTimerTask>
 80089fc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80089fe:	697b      	ldr	r3, [r7, #20]
 8008a00:	2b01      	cmp	r3, #1
 8008a02:	d11b      	bne.n	8008a3c <vTaskStartScheduler+0x98>
	__asm volatile
 8008a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a08:	f383 8811 	msr	BASEPRI, r3
 8008a0c:	f3bf 8f6f 	isb	sy
 8008a10:	f3bf 8f4f 	dsb	sy
 8008a14:	613b      	str	r3, [r7, #16]
}
 8008a16:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008a18:	4b15      	ldr	r3, [pc, #84]	@ (8008a70 <vTaskStartScheduler+0xcc>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	3354      	adds	r3, #84	@ 0x54
 8008a1e:	4a15      	ldr	r2, [pc, #84]	@ (8008a74 <vTaskStartScheduler+0xd0>)
 8008a20:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008a22:	4b15      	ldr	r3, [pc, #84]	@ (8008a78 <vTaskStartScheduler+0xd4>)
 8008a24:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008a28:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008a2a:	4b14      	ldr	r3, [pc, #80]	@ (8008a7c <vTaskStartScheduler+0xd8>)
 8008a2c:	2201      	movs	r2, #1
 8008a2e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008a30:	4b13      	ldr	r3, [pc, #76]	@ (8008a80 <vTaskStartScheduler+0xdc>)
 8008a32:	2200      	movs	r2, #0
 8008a34:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008a36:	f001 f8e3 	bl	8009c00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008a3a:	e00f      	b.n	8008a5c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008a3c:	697b      	ldr	r3, [r7, #20]
 8008a3e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008a42:	d10b      	bne.n	8008a5c <vTaskStartScheduler+0xb8>
	__asm volatile
 8008a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a48:	f383 8811 	msr	BASEPRI, r3
 8008a4c:	f3bf 8f6f 	isb	sy
 8008a50:	f3bf 8f4f 	dsb	sy
 8008a54:	60fb      	str	r3, [r7, #12]
}
 8008a56:	bf00      	nop
 8008a58:	bf00      	nop
 8008a5a:	e7fd      	b.n	8008a58 <vTaskStartScheduler+0xb4>
}
 8008a5c:	bf00      	nop
 8008a5e:	3718      	adds	r7, #24
 8008a60:	46bd      	mov	sp, r7
 8008a62:	bd80      	pop	{r7, pc}
 8008a64:	0800a56c 	.word	0x0800a56c
 8008a68:	080090b5 	.word	0x080090b5
 8008a6c:	20001434 	.word	0x20001434
 8008a70:	20000f3c 	.word	0x20000f3c
 8008a74:	200000c0 	.word	0x200000c0
 8008a78:	20001430 	.word	0x20001430
 8008a7c:	2000141c 	.word	0x2000141c
 8008a80:	20001414 	.word	0x20001414

08008a84 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008a84:	b480      	push	{r7}
 8008a86:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008a88:	4b04      	ldr	r3, [pc, #16]	@ (8008a9c <vTaskSuspendAll+0x18>)
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	3301      	adds	r3, #1
 8008a8e:	4a03      	ldr	r2, [pc, #12]	@ (8008a9c <vTaskSuspendAll+0x18>)
 8008a90:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008a92:	bf00      	nop
 8008a94:	46bd      	mov	sp, r7
 8008a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9a:	4770      	bx	lr
 8008a9c:	20001438 	.word	0x20001438

08008aa0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b084      	sub	sp, #16
 8008aa4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008aaa:	2300      	movs	r3, #0
 8008aac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008aae:	4b42      	ldr	r3, [pc, #264]	@ (8008bb8 <xTaskResumeAll+0x118>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d10b      	bne.n	8008ace <xTaskResumeAll+0x2e>
	__asm volatile
 8008ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aba:	f383 8811 	msr	BASEPRI, r3
 8008abe:	f3bf 8f6f 	isb	sy
 8008ac2:	f3bf 8f4f 	dsb	sy
 8008ac6:	603b      	str	r3, [r7, #0]
}
 8008ac8:	bf00      	nop
 8008aca:	bf00      	nop
 8008acc:	e7fd      	b.n	8008aca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008ace:	f001 f93b 	bl	8009d48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008ad2:	4b39      	ldr	r3, [pc, #228]	@ (8008bb8 <xTaskResumeAll+0x118>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	3b01      	subs	r3, #1
 8008ad8:	4a37      	ldr	r2, [pc, #220]	@ (8008bb8 <xTaskResumeAll+0x118>)
 8008ada:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008adc:	4b36      	ldr	r3, [pc, #216]	@ (8008bb8 <xTaskResumeAll+0x118>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d162      	bne.n	8008baa <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008ae4:	4b35      	ldr	r3, [pc, #212]	@ (8008bbc <xTaskResumeAll+0x11c>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d05e      	beq.n	8008baa <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008aec:	e02f      	b.n	8008b4e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008aee:	4b34      	ldr	r3, [pc, #208]	@ (8008bc0 <xTaskResumeAll+0x120>)
 8008af0:	68db      	ldr	r3, [r3, #12]
 8008af2:	68db      	ldr	r3, [r3, #12]
 8008af4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	3318      	adds	r3, #24
 8008afa:	4618      	mov	r0, r3
 8008afc:	f7fe feb2 	bl	8007864 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	3304      	adds	r3, #4
 8008b04:	4618      	mov	r0, r3
 8008b06:	f7fe fead 	bl	8007864 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b0e:	4b2d      	ldr	r3, [pc, #180]	@ (8008bc4 <xTaskResumeAll+0x124>)
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	429a      	cmp	r2, r3
 8008b14:	d903      	bls.n	8008b1e <xTaskResumeAll+0x7e>
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b1a:	4a2a      	ldr	r2, [pc, #168]	@ (8008bc4 <xTaskResumeAll+0x124>)
 8008b1c:	6013      	str	r3, [r2, #0]
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b22:	4613      	mov	r3, r2
 8008b24:	009b      	lsls	r3, r3, #2
 8008b26:	4413      	add	r3, r2
 8008b28:	009b      	lsls	r3, r3, #2
 8008b2a:	4a27      	ldr	r2, [pc, #156]	@ (8008bc8 <xTaskResumeAll+0x128>)
 8008b2c:	441a      	add	r2, r3
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	3304      	adds	r3, #4
 8008b32:	4619      	mov	r1, r3
 8008b34:	4610      	mov	r0, r2
 8008b36:	f7fe fe38 	bl	80077aa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b3e:	4b23      	ldr	r3, [pc, #140]	@ (8008bcc <xTaskResumeAll+0x12c>)
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b44:	429a      	cmp	r2, r3
 8008b46:	d302      	bcc.n	8008b4e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008b48:	4b21      	ldr	r3, [pc, #132]	@ (8008bd0 <xTaskResumeAll+0x130>)
 8008b4a:	2201      	movs	r2, #1
 8008b4c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008b4e:	4b1c      	ldr	r3, [pc, #112]	@ (8008bc0 <xTaskResumeAll+0x120>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d1cb      	bne.n	8008aee <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d001      	beq.n	8008b60 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008b5c:	f000 fb66 	bl	800922c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008b60:	4b1c      	ldr	r3, [pc, #112]	@ (8008bd4 <xTaskResumeAll+0x134>)
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d010      	beq.n	8008b8e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008b6c:	f000 f846 	bl	8008bfc <xTaskIncrementTick>
 8008b70:	4603      	mov	r3, r0
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d002      	beq.n	8008b7c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008b76:	4b16      	ldr	r3, [pc, #88]	@ (8008bd0 <xTaskResumeAll+0x130>)
 8008b78:	2201      	movs	r2, #1
 8008b7a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	3b01      	subs	r3, #1
 8008b80:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d1f1      	bne.n	8008b6c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008b88:	4b12      	ldr	r3, [pc, #72]	@ (8008bd4 <xTaskResumeAll+0x134>)
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008b8e:	4b10      	ldr	r3, [pc, #64]	@ (8008bd0 <xTaskResumeAll+0x130>)
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d009      	beq.n	8008baa <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008b96:	2301      	movs	r3, #1
 8008b98:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008b9a:	4b0f      	ldr	r3, [pc, #60]	@ (8008bd8 <xTaskResumeAll+0x138>)
 8008b9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ba0:	601a      	str	r2, [r3, #0]
 8008ba2:	f3bf 8f4f 	dsb	sy
 8008ba6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008baa:	f001 f8ff 	bl	8009dac <vPortExitCritical>

	return xAlreadyYielded;
 8008bae:	68bb      	ldr	r3, [r7, #8]
}
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	3710      	adds	r7, #16
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	bd80      	pop	{r7, pc}
 8008bb8:	20001438 	.word	0x20001438
 8008bbc:	20001410 	.word	0x20001410
 8008bc0:	200013d0 	.word	0x200013d0
 8008bc4:	20001418 	.word	0x20001418
 8008bc8:	20000f40 	.word	0x20000f40
 8008bcc:	20000f3c 	.word	0x20000f3c
 8008bd0:	20001424 	.word	0x20001424
 8008bd4:	20001420 	.word	0x20001420
 8008bd8:	e000ed04 	.word	0xe000ed04

08008bdc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b083      	sub	sp, #12
 8008be0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008be2:	4b05      	ldr	r3, [pc, #20]	@ (8008bf8 <xTaskGetTickCount+0x1c>)
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008be8:	687b      	ldr	r3, [r7, #4]
}
 8008bea:	4618      	mov	r0, r3
 8008bec:	370c      	adds	r7, #12
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf4:	4770      	bx	lr
 8008bf6:	bf00      	nop
 8008bf8:	20001414 	.word	0x20001414

08008bfc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b086      	sub	sp, #24
 8008c00:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008c02:	2300      	movs	r3, #0
 8008c04:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c06:	4b4f      	ldr	r3, [pc, #316]	@ (8008d44 <xTaskIncrementTick+0x148>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	f040 8090 	bne.w	8008d30 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008c10:	4b4d      	ldr	r3, [pc, #308]	@ (8008d48 <xTaskIncrementTick+0x14c>)
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	3301      	adds	r3, #1
 8008c16:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008c18:	4a4b      	ldr	r2, [pc, #300]	@ (8008d48 <xTaskIncrementTick+0x14c>)
 8008c1a:	693b      	ldr	r3, [r7, #16]
 8008c1c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008c1e:	693b      	ldr	r3, [r7, #16]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d121      	bne.n	8008c68 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008c24:	4b49      	ldr	r3, [pc, #292]	@ (8008d4c <xTaskIncrementTick+0x150>)
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d00b      	beq.n	8008c46 <xTaskIncrementTick+0x4a>
	__asm volatile
 8008c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c32:	f383 8811 	msr	BASEPRI, r3
 8008c36:	f3bf 8f6f 	isb	sy
 8008c3a:	f3bf 8f4f 	dsb	sy
 8008c3e:	603b      	str	r3, [r7, #0]
}
 8008c40:	bf00      	nop
 8008c42:	bf00      	nop
 8008c44:	e7fd      	b.n	8008c42 <xTaskIncrementTick+0x46>
 8008c46:	4b41      	ldr	r3, [pc, #260]	@ (8008d4c <xTaskIncrementTick+0x150>)
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	60fb      	str	r3, [r7, #12]
 8008c4c:	4b40      	ldr	r3, [pc, #256]	@ (8008d50 <xTaskIncrementTick+0x154>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	4a3e      	ldr	r2, [pc, #248]	@ (8008d4c <xTaskIncrementTick+0x150>)
 8008c52:	6013      	str	r3, [r2, #0]
 8008c54:	4a3e      	ldr	r2, [pc, #248]	@ (8008d50 <xTaskIncrementTick+0x154>)
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	6013      	str	r3, [r2, #0]
 8008c5a:	4b3e      	ldr	r3, [pc, #248]	@ (8008d54 <xTaskIncrementTick+0x158>)
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	3301      	adds	r3, #1
 8008c60:	4a3c      	ldr	r2, [pc, #240]	@ (8008d54 <xTaskIncrementTick+0x158>)
 8008c62:	6013      	str	r3, [r2, #0]
 8008c64:	f000 fae2 	bl	800922c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008c68:	4b3b      	ldr	r3, [pc, #236]	@ (8008d58 <xTaskIncrementTick+0x15c>)
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	693a      	ldr	r2, [r7, #16]
 8008c6e:	429a      	cmp	r2, r3
 8008c70:	d349      	bcc.n	8008d06 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008c72:	4b36      	ldr	r3, [pc, #216]	@ (8008d4c <xTaskIncrementTick+0x150>)
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d104      	bne.n	8008c86 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c7c:	4b36      	ldr	r3, [pc, #216]	@ (8008d58 <xTaskIncrementTick+0x15c>)
 8008c7e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008c82:	601a      	str	r2, [r3, #0]
					break;
 8008c84:	e03f      	b.n	8008d06 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c86:	4b31      	ldr	r3, [pc, #196]	@ (8008d4c <xTaskIncrementTick+0x150>)
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	68db      	ldr	r3, [r3, #12]
 8008c8c:	68db      	ldr	r3, [r3, #12]
 8008c8e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008c96:	693a      	ldr	r2, [r7, #16]
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	429a      	cmp	r2, r3
 8008c9c:	d203      	bcs.n	8008ca6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008c9e:	4a2e      	ldr	r2, [pc, #184]	@ (8008d58 <xTaskIncrementTick+0x15c>)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008ca4:	e02f      	b.n	8008d06 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	3304      	adds	r3, #4
 8008caa:	4618      	mov	r0, r3
 8008cac:	f7fe fdda 	bl	8007864 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d004      	beq.n	8008cc2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008cb8:	68bb      	ldr	r3, [r7, #8]
 8008cba:	3318      	adds	r3, #24
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	f7fe fdd1 	bl	8007864 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cc6:	4b25      	ldr	r3, [pc, #148]	@ (8008d5c <xTaskIncrementTick+0x160>)
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	429a      	cmp	r2, r3
 8008ccc:	d903      	bls.n	8008cd6 <xTaskIncrementTick+0xda>
 8008cce:	68bb      	ldr	r3, [r7, #8]
 8008cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cd2:	4a22      	ldr	r2, [pc, #136]	@ (8008d5c <xTaskIncrementTick+0x160>)
 8008cd4:	6013      	str	r3, [r2, #0]
 8008cd6:	68bb      	ldr	r3, [r7, #8]
 8008cd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cda:	4613      	mov	r3, r2
 8008cdc:	009b      	lsls	r3, r3, #2
 8008cde:	4413      	add	r3, r2
 8008ce0:	009b      	lsls	r3, r3, #2
 8008ce2:	4a1f      	ldr	r2, [pc, #124]	@ (8008d60 <xTaskIncrementTick+0x164>)
 8008ce4:	441a      	add	r2, r3
 8008ce6:	68bb      	ldr	r3, [r7, #8]
 8008ce8:	3304      	adds	r3, #4
 8008cea:	4619      	mov	r1, r3
 8008cec:	4610      	mov	r0, r2
 8008cee:	f7fe fd5c 	bl	80077aa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008cf2:	68bb      	ldr	r3, [r7, #8]
 8008cf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cf6:	4b1b      	ldr	r3, [pc, #108]	@ (8008d64 <xTaskIncrementTick+0x168>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cfc:	429a      	cmp	r2, r3
 8008cfe:	d3b8      	bcc.n	8008c72 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008d00:	2301      	movs	r3, #1
 8008d02:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008d04:	e7b5      	b.n	8008c72 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008d06:	4b17      	ldr	r3, [pc, #92]	@ (8008d64 <xTaskIncrementTick+0x168>)
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d0c:	4914      	ldr	r1, [pc, #80]	@ (8008d60 <xTaskIncrementTick+0x164>)
 8008d0e:	4613      	mov	r3, r2
 8008d10:	009b      	lsls	r3, r3, #2
 8008d12:	4413      	add	r3, r2
 8008d14:	009b      	lsls	r3, r3, #2
 8008d16:	440b      	add	r3, r1
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	2b01      	cmp	r3, #1
 8008d1c:	d901      	bls.n	8008d22 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008d1e:	2301      	movs	r3, #1
 8008d20:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008d22:	4b11      	ldr	r3, [pc, #68]	@ (8008d68 <xTaskIncrementTick+0x16c>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d007      	beq.n	8008d3a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	617b      	str	r3, [r7, #20]
 8008d2e:	e004      	b.n	8008d3a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008d30:	4b0e      	ldr	r3, [pc, #56]	@ (8008d6c <xTaskIncrementTick+0x170>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	3301      	adds	r3, #1
 8008d36:	4a0d      	ldr	r2, [pc, #52]	@ (8008d6c <xTaskIncrementTick+0x170>)
 8008d38:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008d3a:	697b      	ldr	r3, [r7, #20]
}
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	3718      	adds	r7, #24
 8008d40:	46bd      	mov	sp, r7
 8008d42:	bd80      	pop	{r7, pc}
 8008d44:	20001438 	.word	0x20001438
 8008d48:	20001414 	.word	0x20001414
 8008d4c:	200013c8 	.word	0x200013c8
 8008d50:	200013cc 	.word	0x200013cc
 8008d54:	20001428 	.word	0x20001428
 8008d58:	20001430 	.word	0x20001430
 8008d5c:	20001418 	.word	0x20001418
 8008d60:	20000f40 	.word	0x20000f40
 8008d64:	20000f3c 	.word	0x20000f3c
 8008d68:	20001424 	.word	0x20001424
 8008d6c:	20001420 	.word	0x20001420

08008d70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008d70:	b480      	push	{r7}
 8008d72:	b085      	sub	sp, #20
 8008d74:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008d76:	4b2b      	ldr	r3, [pc, #172]	@ (8008e24 <vTaskSwitchContext+0xb4>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d003      	beq.n	8008d86 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008d7e:	4b2a      	ldr	r3, [pc, #168]	@ (8008e28 <vTaskSwitchContext+0xb8>)
 8008d80:	2201      	movs	r2, #1
 8008d82:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008d84:	e047      	b.n	8008e16 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8008d86:	4b28      	ldr	r3, [pc, #160]	@ (8008e28 <vTaskSwitchContext+0xb8>)
 8008d88:	2200      	movs	r2, #0
 8008d8a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d8c:	4b27      	ldr	r3, [pc, #156]	@ (8008e2c <vTaskSwitchContext+0xbc>)
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	60fb      	str	r3, [r7, #12]
 8008d92:	e011      	b.n	8008db8 <vTaskSwitchContext+0x48>
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d10b      	bne.n	8008db2 <vTaskSwitchContext+0x42>
	__asm volatile
 8008d9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d9e:	f383 8811 	msr	BASEPRI, r3
 8008da2:	f3bf 8f6f 	isb	sy
 8008da6:	f3bf 8f4f 	dsb	sy
 8008daa:	607b      	str	r3, [r7, #4]
}
 8008dac:	bf00      	nop
 8008dae:	bf00      	nop
 8008db0:	e7fd      	b.n	8008dae <vTaskSwitchContext+0x3e>
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	3b01      	subs	r3, #1
 8008db6:	60fb      	str	r3, [r7, #12]
 8008db8:	491d      	ldr	r1, [pc, #116]	@ (8008e30 <vTaskSwitchContext+0xc0>)
 8008dba:	68fa      	ldr	r2, [r7, #12]
 8008dbc:	4613      	mov	r3, r2
 8008dbe:	009b      	lsls	r3, r3, #2
 8008dc0:	4413      	add	r3, r2
 8008dc2:	009b      	lsls	r3, r3, #2
 8008dc4:	440b      	add	r3, r1
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d0e3      	beq.n	8008d94 <vTaskSwitchContext+0x24>
 8008dcc:	68fa      	ldr	r2, [r7, #12]
 8008dce:	4613      	mov	r3, r2
 8008dd0:	009b      	lsls	r3, r3, #2
 8008dd2:	4413      	add	r3, r2
 8008dd4:	009b      	lsls	r3, r3, #2
 8008dd6:	4a16      	ldr	r2, [pc, #88]	@ (8008e30 <vTaskSwitchContext+0xc0>)
 8008dd8:	4413      	add	r3, r2
 8008dda:	60bb      	str	r3, [r7, #8]
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	685b      	ldr	r3, [r3, #4]
 8008de0:	685a      	ldr	r2, [r3, #4]
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	605a      	str	r2, [r3, #4]
 8008de6:	68bb      	ldr	r3, [r7, #8]
 8008de8:	685a      	ldr	r2, [r3, #4]
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	3308      	adds	r3, #8
 8008dee:	429a      	cmp	r2, r3
 8008df0:	d104      	bne.n	8008dfc <vTaskSwitchContext+0x8c>
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	685b      	ldr	r3, [r3, #4]
 8008df6:	685a      	ldr	r2, [r3, #4]
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	605a      	str	r2, [r3, #4]
 8008dfc:	68bb      	ldr	r3, [r7, #8]
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	68db      	ldr	r3, [r3, #12]
 8008e02:	4a0c      	ldr	r2, [pc, #48]	@ (8008e34 <vTaskSwitchContext+0xc4>)
 8008e04:	6013      	str	r3, [r2, #0]
 8008e06:	4a09      	ldr	r2, [pc, #36]	@ (8008e2c <vTaskSwitchContext+0xbc>)
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008e0c:	4b09      	ldr	r3, [pc, #36]	@ (8008e34 <vTaskSwitchContext+0xc4>)
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	3354      	adds	r3, #84	@ 0x54
 8008e12:	4a09      	ldr	r2, [pc, #36]	@ (8008e38 <vTaskSwitchContext+0xc8>)
 8008e14:	6013      	str	r3, [r2, #0]
}
 8008e16:	bf00      	nop
 8008e18:	3714      	adds	r7, #20
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e20:	4770      	bx	lr
 8008e22:	bf00      	nop
 8008e24:	20001438 	.word	0x20001438
 8008e28:	20001424 	.word	0x20001424
 8008e2c:	20001418 	.word	0x20001418
 8008e30:	20000f40 	.word	0x20000f40
 8008e34:	20000f3c 	.word	0x20000f3c
 8008e38:	200000c0 	.word	0x200000c0

08008e3c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b084      	sub	sp, #16
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
 8008e44:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d10b      	bne.n	8008e64 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008e4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e50:	f383 8811 	msr	BASEPRI, r3
 8008e54:	f3bf 8f6f 	isb	sy
 8008e58:	f3bf 8f4f 	dsb	sy
 8008e5c:	60fb      	str	r3, [r7, #12]
}
 8008e5e:	bf00      	nop
 8008e60:	bf00      	nop
 8008e62:	e7fd      	b.n	8008e60 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008e64:	4b07      	ldr	r3, [pc, #28]	@ (8008e84 <vTaskPlaceOnEventList+0x48>)
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	3318      	adds	r3, #24
 8008e6a:	4619      	mov	r1, r3
 8008e6c:	6878      	ldr	r0, [r7, #4]
 8008e6e:	f7fe fcc0 	bl	80077f2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008e72:	2101      	movs	r1, #1
 8008e74:	6838      	ldr	r0, [r7, #0]
 8008e76:	f000 fa87 	bl	8009388 <prvAddCurrentTaskToDelayedList>
}
 8008e7a:	bf00      	nop
 8008e7c:	3710      	adds	r7, #16
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	bd80      	pop	{r7, pc}
 8008e82:	bf00      	nop
 8008e84:	20000f3c 	.word	0x20000f3c

08008e88 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b086      	sub	sp, #24
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	60f8      	str	r0, [r7, #12]
 8008e90:	60b9      	str	r1, [r7, #8]
 8008e92:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d10b      	bne.n	8008eb2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e9e:	f383 8811 	msr	BASEPRI, r3
 8008ea2:	f3bf 8f6f 	isb	sy
 8008ea6:	f3bf 8f4f 	dsb	sy
 8008eaa:	617b      	str	r3, [r7, #20]
}
 8008eac:	bf00      	nop
 8008eae:	bf00      	nop
 8008eb0:	e7fd      	b.n	8008eae <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8008edc <vTaskPlaceOnEventListRestricted+0x54>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	3318      	adds	r3, #24
 8008eb8:	4619      	mov	r1, r3
 8008eba:	68f8      	ldr	r0, [r7, #12]
 8008ebc:	f7fe fc75 	bl	80077aa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d002      	beq.n	8008ecc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008ec6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008eca:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008ecc:	6879      	ldr	r1, [r7, #4]
 8008ece:	68b8      	ldr	r0, [r7, #8]
 8008ed0:	f000 fa5a 	bl	8009388 <prvAddCurrentTaskToDelayedList>
	}
 8008ed4:	bf00      	nop
 8008ed6:	3718      	adds	r7, #24
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}
 8008edc:	20000f3c 	.word	0x20000f3c

08008ee0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b086      	sub	sp, #24
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	68db      	ldr	r3, [r3, #12]
 8008eec:	68db      	ldr	r3, [r3, #12]
 8008eee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008ef0:	693b      	ldr	r3, [r7, #16]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d10b      	bne.n	8008f0e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008efa:	f383 8811 	msr	BASEPRI, r3
 8008efe:	f3bf 8f6f 	isb	sy
 8008f02:	f3bf 8f4f 	dsb	sy
 8008f06:	60fb      	str	r3, [r7, #12]
}
 8008f08:	bf00      	nop
 8008f0a:	bf00      	nop
 8008f0c:	e7fd      	b.n	8008f0a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008f0e:	693b      	ldr	r3, [r7, #16]
 8008f10:	3318      	adds	r3, #24
 8008f12:	4618      	mov	r0, r3
 8008f14:	f7fe fca6 	bl	8007864 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f18:	4b1d      	ldr	r3, [pc, #116]	@ (8008f90 <xTaskRemoveFromEventList+0xb0>)
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d11d      	bne.n	8008f5c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	3304      	adds	r3, #4
 8008f24:	4618      	mov	r0, r3
 8008f26:	f7fe fc9d 	bl	8007864 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008f2a:	693b      	ldr	r3, [r7, #16]
 8008f2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f2e:	4b19      	ldr	r3, [pc, #100]	@ (8008f94 <xTaskRemoveFromEventList+0xb4>)
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	429a      	cmp	r2, r3
 8008f34:	d903      	bls.n	8008f3e <xTaskRemoveFromEventList+0x5e>
 8008f36:	693b      	ldr	r3, [r7, #16]
 8008f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f3a:	4a16      	ldr	r2, [pc, #88]	@ (8008f94 <xTaskRemoveFromEventList+0xb4>)
 8008f3c:	6013      	str	r3, [r2, #0]
 8008f3e:	693b      	ldr	r3, [r7, #16]
 8008f40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f42:	4613      	mov	r3, r2
 8008f44:	009b      	lsls	r3, r3, #2
 8008f46:	4413      	add	r3, r2
 8008f48:	009b      	lsls	r3, r3, #2
 8008f4a:	4a13      	ldr	r2, [pc, #76]	@ (8008f98 <xTaskRemoveFromEventList+0xb8>)
 8008f4c:	441a      	add	r2, r3
 8008f4e:	693b      	ldr	r3, [r7, #16]
 8008f50:	3304      	adds	r3, #4
 8008f52:	4619      	mov	r1, r3
 8008f54:	4610      	mov	r0, r2
 8008f56:	f7fe fc28 	bl	80077aa <vListInsertEnd>
 8008f5a:	e005      	b.n	8008f68 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	3318      	adds	r3, #24
 8008f60:	4619      	mov	r1, r3
 8008f62:	480e      	ldr	r0, [pc, #56]	@ (8008f9c <xTaskRemoveFromEventList+0xbc>)
 8008f64:	f7fe fc21 	bl	80077aa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008f68:	693b      	ldr	r3, [r7, #16]
 8008f6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f6c:	4b0c      	ldr	r3, [pc, #48]	@ (8008fa0 <xTaskRemoveFromEventList+0xc0>)
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f72:	429a      	cmp	r2, r3
 8008f74:	d905      	bls.n	8008f82 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008f76:	2301      	movs	r3, #1
 8008f78:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008f7a:	4b0a      	ldr	r3, [pc, #40]	@ (8008fa4 <xTaskRemoveFromEventList+0xc4>)
 8008f7c:	2201      	movs	r2, #1
 8008f7e:	601a      	str	r2, [r3, #0]
 8008f80:	e001      	b.n	8008f86 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008f82:	2300      	movs	r3, #0
 8008f84:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008f86:	697b      	ldr	r3, [r7, #20]
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	3718      	adds	r7, #24
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	bd80      	pop	{r7, pc}
 8008f90:	20001438 	.word	0x20001438
 8008f94:	20001418 	.word	0x20001418
 8008f98:	20000f40 	.word	0x20000f40
 8008f9c:	200013d0 	.word	0x200013d0
 8008fa0:	20000f3c 	.word	0x20000f3c
 8008fa4:	20001424 	.word	0x20001424

08008fa8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b083      	sub	sp, #12
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008fb0:	4b06      	ldr	r3, [pc, #24]	@ (8008fcc <vTaskInternalSetTimeOutState+0x24>)
 8008fb2:	681a      	ldr	r2, [r3, #0]
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008fb8:	4b05      	ldr	r3, [pc, #20]	@ (8008fd0 <vTaskInternalSetTimeOutState+0x28>)
 8008fba:	681a      	ldr	r2, [r3, #0]
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	605a      	str	r2, [r3, #4]
}
 8008fc0:	bf00      	nop
 8008fc2:	370c      	adds	r7, #12
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fca:	4770      	bx	lr
 8008fcc:	20001428 	.word	0x20001428
 8008fd0:	20001414 	.word	0x20001414

08008fd4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b088      	sub	sp, #32
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
 8008fdc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d10b      	bne.n	8008ffc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008fe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fe8:	f383 8811 	msr	BASEPRI, r3
 8008fec:	f3bf 8f6f 	isb	sy
 8008ff0:	f3bf 8f4f 	dsb	sy
 8008ff4:	613b      	str	r3, [r7, #16]
}
 8008ff6:	bf00      	nop
 8008ff8:	bf00      	nop
 8008ffa:	e7fd      	b.n	8008ff8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d10b      	bne.n	800901a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009006:	f383 8811 	msr	BASEPRI, r3
 800900a:	f3bf 8f6f 	isb	sy
 800900e:	f3bf 8f4f 	dsb	sy
 8009012:	60fb      	str	r3, [r7, #12]
}
 8009014:	bf00      	nop
 8009016:	bf00      	nop
 8009018:	e7fd      	b.n	8009016 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800901a:	f000 fe95 	bl	8009d48 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800901e:	4b1d      	ldr	r3, [pc, #116]	@ (8009094 <xTaskCheckForTimeOut+0xc0>)
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	685b      	ldr	r3, [r3, #4]
 8009028:	69ba      	ldr	r2, [r7, #24]
 800902a:	1ad3      	subs	r3, r2, r3
 800902c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009036:	d102      	bne.n	800903e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009038:	2300      	movs	r3, #0
 800903a:	61fb      	str	r3, [r7, #28]
 800903c:	e023      	b.n	8009086 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681a      	ldr	r2, [r3, #0]
 8009042:	4b15      	ldr	r3, [pc, #84]	@ (8009098 <xTaskCheckForTimeOut+0xc4>)
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	429a      	cmp	r2, r3
 8009048:	d007      	beq.n	800905a <xTaskCheckForTimeOut+0x86>
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	685b      	ldr	r3, [r3, #4]
 800904e:	69ba      	ldr	r2, [r7, #24]
 8009050:	429a      	cmp	r2, r3
 8009052:	d302      	bcc.n	800905a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009054:	2301      	movs	r3, #1
 8009056:	61fb      	str	r3, [r7, #28]
 8009058:	e015      	b.n	8009086 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	697a      	ldr	r2, [r7, #20]
 8009060:	429a      	cmp	r2, r3
 8009062:	d20b      	bcs.n	800907c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	681a      	ldr	r2, [r3, #0]
 8009068:	697b      	ldr	r3, [r7, #20]
 800906a:	1ad2      	subs	r2, r2, r3
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009070:	6878      	ldr	r0, [r7, #4]
 8009072:	f7ff ff99 	bl	8008fa8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009076:	2300      	movs	r3, #0
 8009078:	61fb      	str	r3, [r7, #28]
 800907a:	e004      	b.n	8009086 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	2200      	movs	r2, #0
 8009080:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009082:	2301      	movs	r3, #1
 8009084:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009086:	f000 fe91 	bl	8009dac <vPortExitCritical>

	return xReturn;
 800908a:	69fb      	ldr	r3, [r7, #28]
}
 800908c:	4618      	mov	r0, r3
 800908e:	3720      	adds	r7, #32
 8009090:	46bd      	mov	sp, r7
 8009092:	bd80      	pop	{r7, pc}
 8009094:	20001414 	.word	0x20001414
 8009098:	20001428 	.word	0x20001428

0800909c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800909c:	b480      	push	{r7}
 800909e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80090a0:	4b03      	ldr	r3, [pc, #12]	@ (80090b0 <vTaskMissedYield+0x14>)
 80090a2:	2201      	movs	r2, #1
 80090a4:	601a      	str	r2, [r3, #0]
}
 80090a6:	bf00      	nop
 80090a8:	46bd      	mov	sp, r7
 80090aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ae:	4770      	bx	lr
 80090b0:	20001424 	.word	0x20001424

080090b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80090b4:	b580      	push	{r7, lr}
 80090b6:	b082      	sub	sp, #8
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80090bc:	f000 f852 	bl	8009164 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80090c0:	4b06      	ldr	r3, [pc, #24]	@ (80090dc <prvIdleTask+0x28>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	2b01      	cmp	r3, #1
 80090c6:	d9f9      	bls.n	80090bc <prvIdleTask+0x8>
			{
				taskYIELD();
 80090c8:	4b05      	ldr	r3, [pc, #20]	@ (80090e0 <prvIdleTask+0x2c>)
 80090ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090ce:	601a      	str	r2, [r3, #0]
 80090d0:	f3bf 8f4f 	dsb	sy
 80090d4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80090d8:	e7f0      	b.n	80090bc <prvIdleTask+0x8>
 80090da:	bf00      	nop
 80090dc:	20000f40 	.word	0x20000f40
 80090e0:	e000ed04 	.word	0xe000ed04

080090e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b082      	sub	sp, #8
 80090e8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80090ea:	2300      	movs	r3, #0
 80090ec:	607b      	str	r3, [r7, #4]
 80090ee:	e00c      	b.n	800910a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80090f0:	687a      	ldr	r2, [r7, #4]
 80090f2:	4613      	mov	r3, r2
 80090f4:	009b      	lsls	r3, r3, #2
 80090f6:	4413      	add	r3, r2
 80090f8:	009b      	lsls	r3, r3, #2
 80090fa:	4a12      	ldr	r2, [pc, #72]	@ (8009144 <prvInitialiseTaskLists+0x60>)
 80090fc:	4413      	add	r3, r2
 80090fe:	4618      	mov	r0, r3
 8009100:	f7fe fb26 	bl	8007750 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	3301      	adds	r3, #1
 8009108:	607b      	str	r3, [r7, #4]
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2b37      	cmp	r3, #55	@ 0x37
 800910e:	d9ef      	bls.n	80090f0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009110:	480d      	ldr	r0, [pc, #52]	@ (8009148 <prvInitialiseTaskLists+0x64>)
 8009112:	f7fe fb1d 	bl	8007750 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009116:	480d      	ldr	r0, [pc, #52]	@ (800914c <prvInitialiseTaskLists+0x68>)
 8009118:	f7fe fb1a 	bl	8007750 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800911c:	480c      	ldr	r0, [pc, #48]	@ (8009150 <prvInitialiseTaskLists+0x6c>)
 800911e:	f7fe fb17 	bl	8007750 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009122:	480c      	ldr	r0, [pc, #48]	@ (8009154 <prvInitialiseTaskLists+0x70>)
 8009124:	f7fe fb14 	bl	8007750 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009128:	480b      	ldr	r0, [pc, #44]	@ (8009158 <prvInitialiseTaskLists+0x74>)
 800912a:	f7fe fb11 	bl	8007750 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800912e:	4b0b      	ldr	r3, [pc, #44]	@ (800915c <prvInitialiseTaskLists+0x78>)
 8009130:	4a05      	ldr	r2, [pc, #20]	@ (8009148 <prvInitialiseTaskLists+0x64>)
 8009132:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009134:	4b0a      	ldr	r3, [pc, #40]	@ (8009160 <prvInitialiseTaskLists+0x7c>)
 8009136:	4a05      	ldr	r2, [pc, #20]	@ (800914c <prvInitialiseTaskLists+0x68>)
 8009138:	601a      	str	r2, [r3, #0]
}
 800913a:	bf00      	nop
 800913c:	3708      	adds	r7, #8
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}
 8009142:	bf00      	nop
 8009144:	20000f40 	.word	0x20000f40
 8009148:	200013a0 	.word	0x200013a0
 800914c:	200013b4 	.word	0x200013b4
 8009150:	200013d0 	.word	0x200013d0
 8009154:	200013e4 	.word	0x200013e4
 8009158:	200013fc 	.word	0x200013fc
 800915c:	200013c8 	.word	0x200013c8
 8009160:	200013cc 	.word	0x200013cc

08009164 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b082      	sub	sp, #8
 8009168:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800916a:	e019      	b.n	80091a0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800916c:	f000 fdec 	bl	8009d48 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009170:	4b10      	ldr	r3, [pc, #64]	@ (80091b4 <prvCheckTasksWaitingTermination+0x50>)
 8009172:	68db      	ldr	r3, [r3, #12]
 8009174:	68db      	ldr	r3, [r3, #12]
 8009176:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	3304      	adds	r3, #4
 800917c:	4618      	mov	r0, r3
 800917e:	f7fe fb71 	bl	8007864 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009182:	4b0d      	ldr	r3, [pc, #52]	@ (80091b8 <prvCheckTasksWaitingTermination+0x54>)
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	3b01      	subs	r3, #1
 8009188:	4a0b      	ldr	r2, [pc, #44]	@ (80091b8 <prvCheckTasksWaitingTermination+0x54>)
 800918a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800918c:	4b0b      	ldr	r3, [pc, #44]	@ (80091bc <prvCheckTasksWaitingTermination+0x58>)
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	3b01      	subs	r3, #1
 8009192:	4a0a      	ldr	r2, [pc, #40]	@ (80091bc <prvCheckTasksWaitingTermination+0x58>)
 8009194:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009196:	f000 fe09 	bl	8009dac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f000 f810 	bl	80091c0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80091a0:	4b06      	ldr	r3, [pc, #24]	@ (80091bc <prvCheckTasksWaitingTermination+0x58>)
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d1e1      	bne.n	800916c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80091a8:	bf00      	nop
 80091aa:	bf00      	nop
 80091ac:	3708      	adds	r7, #8
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bd80      	pop	{r7, pc}
 80091b2:	bf00      	nop
 80091b4:	200013e4 	.word	0x200013e4
 80091b8:	20001410 	.word	0x20001410
 80091bc:	200013f8 	.word	0x200013f8

080091c0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b084      	sub	sp, #16
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	3354      	adds	r3, #84	@ 0x54
 80091cc:	4618      	mov	r0, r3
 80091ce:	f001 f8f9 	bl	800a3c4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d108      	bne.n	80091ee <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091e0:	4618      	mov	r0, r3
 80091e2:	f000 ffa1 	bl	800a128 <vPortFree>
				vPortFree( pxTCB );
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f000 ff9e 	bl	800a128 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80091ec:	e019      	b.n	8009222 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80091f4:	2b01      	cmp	r3, #1
 80091f6:	d103      	bne.n	8009200 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	f000 ff95 	bl	800a128 <vPortFree>
	}
 80091fe:	e010      	b.n	8009222 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009206:	2b02      	cmp	r3, #2
 8009208:	d00b      	beq.n	8009222 <prvDeleteTCB+0x62>
	__asm volatile
 800920a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800920e:	f383 8811 	msr	BASEPRI, r3
 8009212:	f3bf 8f6f 	isb	sy
 8009216:	f3bf 8f4f 	dsb	sy
 800921a:	60fb      	str	r3, [r7, #12]
}
 800921c:	bf00      	nop
 800921e:	bf00      	nop
 8009220:	e7fd      	b.n	800921e <prvDeleteTCB+0x5e>
	}
 8009222:	bf00      	nop
 8009224:	3710      	adds	r7, #16
 8009226:	46bd      	mov	sp, r7
 8009228:	bd80      	pop	{r7, pc}
	...

0800922c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800922c:	b480      	push	{r7}
 800922e:	b083      	sub	sp, #12
 8009230:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009232:	4b0c      	ldr	r3, [pc, #48]	@ (8009264 <prvResetNextTaskUnblockTime+0x38>)
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d104      	bne.n	8009246 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800923c:	4b0a      	ldr	r3, [pc, #40]	@ (8009268 <prvResetNextTaskUnblockTime+0x3c>)
 800923e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009242:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009244:	e008      	b.n	8009258 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009246:	4b07      	ldr	r3, [pc, #28]	@ (8009264 <prvResetNextTaskUnblockTime+0x38>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	68db      	ldr	r3, [r3, #12]
 800924c:	68db      	ldr	r3, [r3, #12]
 800924e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	4a04      	ldr	r2, [pc, #16]	@ (8009268 <prvResetNextTaskUnblockTime+0x3c>)
 8009256:	6013      	str	r3, [r2, #0]
}
 8009258:	bf00      	nop
 800925a:	370c      	adds	r7, #12
 800925c:	46bd      	mov	sp, r7
 800925e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009262:	4770      	bx	lr
 8009264:	200013c8 	.word	0x200013c8
 8009268:	20001430 	.word	0x20001430

0800926c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800926c:	b480      	push	{r7}
 800926e:	b083      	sub	sp, #12
 8009270:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009272:	4b0b      	ldr	r3, [pc, #44]	@ (80092a0 <xTaskGetSchedulerState+0x34>)
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d102      	bne.n	8009280 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800927a:	2301      	movs	r3, #1
 800927c:	607b      	str	r3, [r7, #4]
 800927e:	e008      	b.n	8009292 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009280:	4b08      	ldr	r3, [pc, #32]	@ (80092a4 <xTaskGetSchedulerState+0x38>)
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d102      	bne.n	800928e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009288:	2302      	movs	r3, #2
 800928a:	607b      	str	r3, [r7, #4]
 800928c:	e001      	b.n	8009292 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800928e:	2300      	movs	r3, #0
 8009290:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009292:	687b      	ldr	r3, [r7, #4]
	}
 8009294:	4618      	mov	r0, r3
 8009296:	370c      	adds	r7, #12
 8009298:	46bd      	mov	sp, r7
 800929a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929e:	4770      	bx	lr
 80092a0:	2000141c 	.word	0x2000141c
 80092a4:	20001438 	.word	0x20001438

080092a8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b086      	sub	sp, #24
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80092b4:	2300      	movs	r3, #0
 80092b6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d058      	beq.n	8009370 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80092be:	4b2f      	ldr	r3, [pc, #188]	@ (800937c <xTaskPriorityDisinherit+0xd4>)
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	693a      	ldr	r2, [r7, #16]
 80092c4:	429a      	cmp	r2, r3
 80092c6:	d00b      	beq.n	80092e0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80092c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092cc:	f383 8811 	msr	BASEPRI, r3
 80092d0:	f3bf 8f6f 	isb	sy
 80092d4:	f3bf 8f4f 	dsb	sy
 80092d8:	60fb      	str	r3, [r7, #12]
}
 80092da:	bf00      	nop
 80092dc:	bf00      	nop
 80092de:	e7fd      	b.n	80092dc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80092e0:	693b      	ldr	r3, [r7, #16]
 80092e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d10b      	bne.n	8009300 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80092e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092ec:	f383 8811 	msr	BASEPRI, r3
 80092f0:	f3bf 8f6f 	isb	sy
 80092f4:	f3bf 8f4f 	dsb	sy
 80092f8:	60bb      	str	r3, [r7, #8]
}
 80092fa:	bf00      	nop
 80092fc:	bf00      	nop
 80092fe:	e7fd      	b.n	80092fc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009300:	693b      	ldr	r3, [r7, #16]
 8009302:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009304:	1e5a      	subs	r2, r3, #1
 8009306:	693b      	ldr	r3, [r7, #16]
 8009308:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800930a:	693b      	ldr	r3, [r7, #16]
 800930c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800930e:	693b      	ldr	r3, [r7, #16]
 8009310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009312:	429a      	cmp	r2, r3
 8009314:	d02c      	beq.n	8009370 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009316:	693b      	ldr	r3, [r7, #16]
 8009318:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800931a:	2b00      	cmp	r3, #0
 800931c:	d128      	bne.n	8009370 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800931e:	693b      	ldr	r3, [r7, #16]
 8009320:	3304      	adds	r3, #4
 8009322:	4618      	mov	r0, r3
 8009324:	f7fe fa9e 	bl	8007864 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009328:	693b      	ldr	r3, [r7, #16]
 800932a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800932c:	693b      	ldr	r3, [r7, #16]
 800932e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009330:	693b      	ldr	r3, [r7, #16]
 8009332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009334:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009338:	693b      	ldr	r3, [r7, #16]
 800933a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800933c:	693b      	ldr	r3, [r7, #16]
 800933e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009340:	4b0f      	ldr	r3, [pc, #60]	@ (8009380 <xTaskPriorityDisinherit+0xd8>)
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	429a      	cmp	r2, r3
 8009346:	d903      	bls.n	8009350 <xTaskPriorityDisinherit+0xa8>
 8009348:	693b      	ldr	r3, [r7, #16]
 800934a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800934c:	4a0c      	ldr	r2, [pc, #48]	@ (8009380 <xTaskPriorityDisinherit+0xd8>)
 800934e:	6013      	str	r3, [r2, #0]
 8009350:	693b      	ldr	r3, [r7, #16]
 8009352:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009354:	4613      	mov	r3, r2
 8009356:	009b      	lsls	r3, r3, #2
 8009358:	4413      	add	r3, r2
 800935a:	009b      	lsls	r3, r3, #2
 800935c:	4a09      	ldr	r2, [pc, #36]	@ (8009384 <xTaskPriorityDisinherit+0xdc>)
 800935e:	441a      	add	r2, r3
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	3304      	adds	r3, #4
 8009364:	4619      	mov	r1, r3
 8009366:	4610      	mov	r0, r2
 8009368:	f7fe fa1f 	bl	80077aa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800936c:	2301      	movs	r3, #1
 800936e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009370:	697b      	ldr	r3, [r7, #20]
	}
 8009372:	4618      	mov	r0, r3
 8009374:	3718      	adds	r7, #24
 8009376:	46bd      	mov	sp, r7
 8009378:	bd80      	pop	{r7, pc}
 800937a:	bf00      	nop
 800937c:	20000f3c 	.word	0x20000f3c
 8009380:	20001418 	.word	0x20001418
 8009384:	20000f40 	.word	0x20000f40

08009388 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b084      	sub	sp, #16
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
 8009390:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009392:	4b21      	ldr	r3, [pc, #132]	@ (8009418 <prvAddCurrentTaskToDelayedList+0x90>)
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009398:	4b20      	ldr	r3, [pc, #128]	@ (800941c <prvAddCurrentTaskToDelayedList+0x94>)
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	3304      	adds	r3, #4
 800939e:	4618      	mov	r0, r3
 80093a0:	f7fe fa60 	bl	8007864 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80093aa:	d10a      	bne.n	80093c2 <prvAddCurrentTaskToDelayedList+0x3a>
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d007      	beq.n	80093c2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80093b2:	4b1a      	ldr	r3, [pc, #104]	@ (800941c <prvAddCurrentTaskToDelayedList+0x94>)
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	3304      	adds	r3, #4
 80093b8:	4619      	mov	r1, r3
 80093ba:	4819      	ldr	r0, [pc, #100]	@ (8009420 <prvAddCurrentTaskToDelayedList+0x98>)
 80093bc:	f7fe f9f5 	bl	80077aa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80093c0:	e026      	b.n	8009410 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80093c2:	68fa      	ldr	r2, [r7, #12]
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	4413      	add	r3, r2
 80093c8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80093ca:	4b14      	ldr	r3, [pc, #80]	@ (800941c <prvAddCurrentTaskToDelayedList+0x94>)
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	68ba      	ldr	r2, [r7, #8]
 80093d0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80093d2:	68ba      	ldr	r2, [r7, #8]
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	429a      	cmp	r2, r3
 80093d8:	d209      	bcs.n	80093ee <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80093da:	4b12      	ldr	r3, [pc, #72]	@ (8009424 <prvAddCurrentTaskToDelayedList+0x9c>)
 80093dc:	681a      	ldr	r2, [r3, #0]
 80093de:	4b0f      	ldr	r3, [pc, #60]	@ (800941c <prvAddCurrentTaskToDelayedList+0x94>)
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	3304      	adds	r3, #4
 80093e4:	4619      	mov	r1, r3
 80093e6:	4610      	mov	r0, r2
 80093e8:	f7fe fa03 	bl	80077f2 <vListInsert>
}
 80093ec:	e010      	b.n	8009410 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80093ee:	4b0e      	ldr	r3, [pc, #56]	@ (8009428 <prvAddCurrentTaskToDelayedList+0xa0>)
 80093f0:	681a      	ldr	r2, [r3, #0]
 80093f2:	4b0a      	ldr	r3, [pc, #40]	@ (800941c <prvAddCurrentTaskToDelayedList+0x94>)
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	3304      	adds	r3, #4
 80093f8:	4619      	mov	r1, r3
 80093fa:	4610      	mov	r0, r2
 80093fc:	f7fe f9f9 	bl	80077f2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009400:	4b0a      	ldr	r3, [pc, #40]	@ (800942c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	68ba      	ldr	r2, [r7, #8]
 8009406:	429a      	cmp	r2, r3
 8009408:	d202      	bcs.n	8009410 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800940a:	4a08      	ldr	r2, [pc, #32]	@ (800942c <prvAddCurrentTaskToDelayedList+0xa4>)
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	6013      	str	r3, [r2, #0]
}
 8009410:	bf00      	nop
 8009412:	3710      	adds	r7, #16
 8009414:	46bd      	mov	sp, r7
 8009416:	bd80      	pop	{r7, pc}
 8009418:	20001414 	.word	0x20001414
 800941c:	20000f3c 	.word	0x20000f3c
 8009420:	200013fc 	.word	0x200013fc
 8009424:	200013cc 	.word	0x200013cc
 8009428:	200013c8 	.word	0x200013c8
 800942c:	20001430 	.word	0x20001430

08009430 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009430:	b580      	push	{r7, lr}
 8009432:	b08a      	sub	sp, #40	@ 0x28
 8009434:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009436:	2300      	movs	r3, #0
 8009438:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800943a:	f000 fb13 	bl	8009a64 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800943e:	4b1d      	ldr	r3, [pc, #116]	@ (80094b4 <xTimerCreateTimerTask+0x84>)
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d021      	beq.n	800948a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009446:	2300      	movs	r3, #0
 8009448:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800944a:	2300      	movs	r3, #0
 800944c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800944e:	1d3a      	adds	r2, r7, #4
 8009450:	f107 0108 	add.w	r1, r7, #8
 8009454:	f107 030c 	add.w	r3, r7, #12
 8009458:	4618      	mov	r0, r3
 800945a:	f7fe f95f 	bl	800771c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800945e:	6879      	ldr	r1, [r7, #4]
 8009460:	68bb      	ldr	r3, [r7, #8]
 8009462:	68fa      	ldr	r2, [r7, #12]
 8009464:	9202      	str	r2, [sp, #8]
 8009466:	9301      	str	r3, [sp, #4]
 8009468:	2302      	movs	r3, #2
 800946a:	9300      	str	r3, [sp, #0]
 800946c:	2300      	movs	r3, #0
 800946e:	460a      	mov	r2, r1
 8009470:	4911      	ldr	r1, [pc, #68]	@ (80094b8 <xTimerCreateTimerTask+0x88>)
 8009472:	4812      	ldr	r0, [pc, #72]	@ (80094bc <xTimerCreateTimerTask+0x8c>)
 8009474:	f7ff f8a2 	bl	80085bc <xTaskCreateStatic>
 8009478:	4603      	mov	r3, r0
 800947a:	4a11      	ldr	r2, [pc, #68]	@ (80094c0 <xTimerCreateTimerTask+0x90>)
 800947c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800947e:	4b10      	ldr	r3, [pc, #64]	@ (80094c0 <xTimerCreateTimerTask+0x90>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d001      	beq.n	800948a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009486:	2301      	movs	r3, #1
 8009488:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800948a:	697b      	ldr	r3, [r7, #20]
 800948c:	2b00      	cmp	r3, #0
 800948e:	d10b      	bne.n	80094a8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009494:	f383 8811 	msr	BASEPRI, r3
 8009498:	f3bf 8f6f 	isb	sy
 800949c:	f3bf 8f4f 	dsb	sy
 80094a0:	613b      	str	r3, [r7, #16]
}
 80094a2:	bf00      	nop
 80094a4:	bf00      	nop
 80094a6:	e7fd      	b.n	80094a4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80094a8:	697b      	ldr	r3, [r7, #20]
}
 80094aa:	4618      	mov	r0, r3
 80094ac:	3718      	adds	r7, #24
 80094ae:	46bd      	mov	sp, r7
 80094b0:	bd80      	pop	{r7, pc}
 80094b2:	bf00      	nop
 80094b4:	2000146c 	.word	0x2000146c
 80094b8:	0800a574 	.word	0x0800a574
 80094bc:	080095fd 	.word	0x080095fd
 80094c0:	20001470 	.word	0x20001470

080094c4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b08a      	sub	sp, #40	@ 0x28
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	60f8      	str	r0, [r7, #12]
 80094cc:	60b9      	str	r1, [r7, #8]
 80094ce:	607a      	str	r2, [r7, #4]
 80094d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80094d2:	2300      	movs	r3, #0
 80094d4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d10b      	bne.n	80094f4 <xTimerGenericCommand+0x30>
	__asm volatile
 80094dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094e0:	f383 8811 	msr	BASEPRI, r3
 80094e4:	f3bf 8f6f 	isb	sy
 80094e8:	f3bf 8f4f 	dsb	sy
 80094ec:	623b      	str	r3, [r7, #32]
}
 80094ee:	bf00      	nop
 80094f0:	bf00      	nop
 80094f2:	e7fd      	b.n	80094f0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80094f4:	4b19      	ldr	r3, [pc, #100]	@ (800955c <xTimerGenericCommand+0x98>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d02a      	beq.n	8009552 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009508:	68bb      	ldr	r3, [r7, #8]
 800950a:	2b05      	cmp	r3, #5
 800950c:	dc18      	bgt.n	8009540 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800950e:	f7ff fead 	bl	800926c <xTaskGetSchedulerState>
 8009512:	4603      	mov	r3, r0
 8009514:	2b02      	cmp	r3, #2
 8009516:	d109      	bne.n	800952c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009518:	4b10      	ldr	r3, [pc, #64]	@ (800955c <xTimerGenericCommand+0x98>)
 800951a:	6818      	ldr	r0, [r3, #0]
 800951c:	f107 0110 	add.w	r1, r7, #16
 8009520:	2300      	movs	r3, #0
 8009522:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009524:	f7fe fb7c 	bl	8007c20 <xQueueGenericSend>
 8009528:	6278      	str	r0, [r7, #36]	@ 0x24
 800952a:	e012      	b.n	8009552 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800952c:	4b0b      	ldr	r3, [pc, #44]	@ (800955c <xTimerGenericCommand+0x98>)
 800952e:	6818      	ldr	r0, [r3, #0]
 8009530:	f107 0110 	add.w	r1, r7, #16
 8009534:	2300      	movs	r3, #0
 8009536:	2200      	movs	r2, #0
 8009538:	f7fe fb72 	bl	8007c20 <xQueueGenericSend>
 800953c:	6278      	str	r0, [r7, #36]	@ 0x24
 800953e:	e008      	b.n	8009552 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009540:	4b06      	ldr	r3, [pc, #24]	@ (800955c <xTimerGenericCommand+0x98>)
 8009542:	6818      	ldr	r0, [r3, #0]
 8009544:	f107 0110 	add.w	r1, r7, #16
 8009548:	2300      	movs	r3, #0
 800954a:	683a      	ldr	r2, [r7, #0]
 800954c:	f7fe fc6a 	bl	8007e24 <xQueueGenericSendFromISR>
 8009550:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009554:	4618      	mov	r0, r3
 8009556:	3728      	adds	r7, #40	@ 0x28
 8009558:	46bd      	mov	sp, r7
 800955a:	bd80      	pop	{r7, pc}
 800955c:	2000146c 	.word	0x2000146c

08009560 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b088      	sub	sp, #32
 8009564:	af02      	add	r7, sp, #8
 8009566:	6078      	str	r0, [r7, #4]
 8009568:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800956a:	4b23      	ldr	r3, [pc, #140]	@ (80095f8 <prvProcessExpiredTimer+0x98>)
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	68db      	ldr	r3, [r3, #12]
 8009570:	68db      	ldr	r3, [r3, #12]
 8009572:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009574:	697b      	ldr	r3, [r7, #20]
 8009576:	3304      	adds	r3, #4
 8009578:	4618      	mov	r0, r3
 800957a:	f7fe f973 	bl	8007864 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800957e:	697b      	ldr	r3, [r7, #20]
 8009580:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009584:	f003 0304 	and.w	r3, r3, #4
 8009588:	2b00      	cmp	r3, #0
 800958a:	d023      	beq.n	80095d4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800958c:	697b      	ldr	r3, [r7, #20]
 800958e:	699a      	ldr	r2, [r3, #24]
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	18d1      	adds	r1, r2, r3
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	683a      	ldr	r2, [r7, #0]
 8009598:	6978      	ldr	r0, [r7, #20]
 800959a:	f000 f8d5 	bl	8009748 <prvInsertTimerInActiveList>
 800959e:	4603      	mov	r3, r0
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d020      	beq.n	80095e6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80095a4:	2300      	movs	r3, #0
 80095a6:	9300      	str	r3, [sp, #0]
 80095a8:	2300      	movs	r3, #0
 80095aa:	687a      	ldr	r2, [r7, #4]
 80095ac:	2100      	movs	r1, #0
 80095ae:	6978      	ldr	r0, [r7, #20]
 80095b0:	f7ff ff88 	bl	80094c4 <xTimerGenericCommand>
 80095b4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80095b6:	693b      	ldr	r3, [r7, #16]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d114      	bne.n	80095e6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80095bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095c0:	f383 8811 	msr	BASEPRI, r3
 80095c4:	f3bf 8f6f 	isb	sy
 80095c8:	f3bf 8f4f 	dsb	sy
 80095cc:	60fb      	str	r3, [r7, #12]
}
 80095ce:	bf00      	nop
 80095d0:	bf00      	nop
 80095d2:	e7fd      	b.n	80095d0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80095d4:	697b      	ldr	r3, [r7, #20]
 80095d6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80095da:	f023 0301 	bic.w	r3, r3, #1
 80095de:	b2da      	uxtb	r2, r3
 80095e0:	697b      	ldr	r3, [r7, #20]
 80095e2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80095e6:	697b      	ldr	r3, [r7, #20]
 80095e8:	6a1b      	ldr	r3, [r3, #32]
 80095ea:	6978      	ldr	r0, [r7, #20]
 80095ec:	4798      	blx	r3
}
 80095ee:	bf00      	nop
 80095f0:	3718      	adds	r7, #24
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}
 80095f6:	bf00      	nop
 80095f8:	20001464 	.word	0x20001464

080095fc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b084      	sub	sp, #16
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009604:	f107 0308 	add.w	r3, r7, #8
 8009608:	4618      	mov	r0, r3
 800960a:	f000 f859 	bl	80096c0 <prvGetNextExpireTime>
 800960e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009610:	68bb      	ldr	r3, [r7, #8]
 8009612:	4619      	mov	r1, r3
 8009614:	68f8      	ldr	r0, [r7, #12]
 8009616:	f000 f805 	bl	8009624 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800961a:	f000 f8d7 	bl	80097cc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800961e:	bf00      	nop
 8009620:	e7f0      	b.n	8009604 <prvTimerTask+0x8>
	...

08009624 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b084      	sub	sp, #16
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
 800962c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800962e:	f7ff fa29 	bl	8008a84 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009632:	f107 0308 	add.w	r3, r7, #8
 8009636:	4618      	mov	r0, r3
 8009638:	f000 f866 	bl	8009708 <prvSampleTimeNow>
 800963c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800963e:	68bb      	ldr	r3, [r7, #8]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d130      	bne.n	80096a6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009644:	683b      	ldr	r3, [r7, #0]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d10a      	bne.n	8009660 <prvProcessTimerOrBlockTask+0x3c>
 800964a:	687a      	ldr	r2, [r7, #4]
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	429a      	cmp	r2, r3
 8009650:	d806      	bhi.n	8009660 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009652:	f7ff fa25 	bl	8008aa0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009656:	68f9      	ldr	r1, [r7, #12]
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	f7ff ff81 	bl	8009560 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800965e:	e024      	b.n	80096aa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d008      	beq.n	8009678 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009666:	4b13      	ldr	r3, [pc, #76]	@ (80096b4 <prvProcessTimerOrBlockTask+0x90>)
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d101      	bne.n	8009674 <prvProcessTimerOrBlockTask+0x50>
 8009670:	2301      	movs	r3, #1
 8009672:	e000      	b.n	8009676 <prvProcessTimerOrBlockTask+0x52>
 8009674:	2300      	movs	r3, #0
 8009676:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009678:	4b0f      	ldr	r3, [pc, #60]	@ (80096b8 <prvProcessTimerOrBlockTask+0x94>)
 800967a:	6818      	ldr	r0, [r3, #0]
 800967c:	687a      	ldr	r2, [r7, #4]
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	1ad3      	subs	r3, r2, r3
 8009682:	683a      	ldr	r2, [r7, #0]
 8009684:	4619      	mov	r1, r3
 8009686:	f7fe ff65 	bl	8008554 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800968a:	f7ff fa09 	bl	8008aa0 <xTaskResumeAll>
 800968e:	4603      	mov	r3, r0
 8009690:	2b00      	cmp	r3, #0
 8009692:	d10a      	bne.n	80096aa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009694:	4b09      	ldr	r3, [pc, #36]	@ (80096bc <prvProcessTimerOrBlockTask+0x98>)
 8009696:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800969a:	601a      	str	r2, [r3, #0]
 800969c:	f3bf 8f4f 	dsb	sy
 80096a0:	f3bf 8f6f 	isb	sy
}
 80096a4:	e001      	b.n	80096aa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80096a6:	f7ff f9fb 	bl	8008aa0 <xTaskResumeAll>
}
 80096aa:	bf00      	nop
 80096ac:	3710      	adds	r7, #16
 80096ae:	46bd      	mov	sp, r7
 80096b0:	bd80      	pop	{r7, pc}
 80096b2:	bf00      	nop
 80096b4:	20001468 	.word	0x20001468
 80096b8:	2000146c 	.word	0x2000146c
 80096bc:	e000ed04 	.word	0xe000ed04

080096c0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80096c0:	b480      	push	{r7}
 80096c2:	b085      	sub	sp, #20
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80096c8:	4b0e      	ldr	r3, [pc, #56]	@ (8009704 <prvGetNextExpireTime+0x44>)
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d101      	bne.n	80096d6 <prvGetNextExpireTime+0x16>
 80096d2:	2201      	movs	r2, #1
 80096d4:	e000      	b.n	80096d8 <prvGetNextExpireTime+0x18>
 80096d6:	2200      	movs	r2, #0
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d105      	bne.n	80096f0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80096e4:	4b07      	ldr	r3, [pc, #28]	@ (8009704 <prvGetNextExpireTime+0x44>)
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	68db      	ldr	r3, [r3, #12]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	60fb      	str	r3, [r7, #12]
 80096ee:	e001      	b.n	80096f4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80096f0:	2300      	movs	r3, #0
 80096f2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80096f4:	68fb      	ldr	r3, [r7, #12]
}
 80096f6:	4618      	mov	r0, r3
 80096f8:	3714      	adds	r7, #20
 80096fa:	46bd      	mov	sp, r7
 80096fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009700:	4770      	bx	lr
 8009702:	bf00      	nop
 8009704:	20001464 	.word	0x20001464

08009708 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b084      	sub	sp, #16
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009710:	f7ff fa64 	bl	8008bdc <xTaskGetTickCount>
 8009714:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009716:	4b0b      	ldr	r3, [pc, #44]	@ (8009744 <prvSampleTimeNow+0x3c>)
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	68fa      	ldr	r2, [r7, #12]
 800971c:	429a      	cmp	r2, r3
 800971e:	d205      	bcs.n	800972c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009720:	f000 f93a 	bl	8009998 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2201      	movs	r2, #1
 8009728:	601a      	str	r2, [r3, #0]
 800972a:	e002      	b.n	8009732 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	2200      	movs	r2, #0
 8009730:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009732:	4a04      	ldr	r2, [pc, #16]	@ (8009744 <prvSampleTimeNow+0x3c>)
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009738:	68fb      	ldr	r3, [r7, #12]
}
 800973a:	4618      	mov	r0, r3
 800973c:	3710      	adds	r7, #16
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}
 8009742:	bf00      	nop
 8009744:	20001474 	.word	0x20001474

08009748 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b086      	sub	sp, #24
 800974c:	af00      	add	r7, sp, #0
 800974e:	60f8      	str	r0, [r7, #12]
 8009750:	60b9      	str	r1, [r7, #8]
 8009752:	607a      	str	r2, [r7, #4]
 8009754:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009756:	2300      	movs	r3, #0
 8009758:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	68ba      	ldr	r2, [r7, #8]
 800975e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	68fa      	ldr	r2, [r7, #12]
 8009764:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009766:	68ba      	ldr	r2, [r7, #8]
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	429a      	cmp	r2, r3
 800976c:	d812      	bhi.n	8009794 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800976e:	687a      	ldr	r2, [r7, #4]
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	1ad2      	subs	r2, r2, r3
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	699b      	ldr	r3, [r3, #24]
 8009778:	429a      	cmp	r2, r3
 800977a:	d302      	bcc.n	8009782 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800977c:	2301      	movs	r3, #1
 800977e:	617b      	str	r3, [r7, #20]
 8009780:	e01b      	b.n	80097ba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009782:	4b10      	ldr	r3, [pc, #64]	@ (80097c4 <prvInsertTimerInActiveList+0x7c>)
 8009784:	681a      	ldr	r2, [r3, #0]
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	3304      	adds	r3, #4
 800978a:	4619      	mov	r1, r3
 800978c:	4610      	mov	r0, r2
 800978e:	f7fe f830 	bl	80077f2 <vListInsert>
 8009792:	e012      	b.n	80097ba <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009794:	687a      	ldr	r2, [r7, #4]
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	429a      	cmp	r2, r3
 800979a:	d206      	bcs.n	80097aa <prvInsertTimerInActiveList+0x62>
 800979c:	68ba      	ldr	r2, [r7, #8]
 800979e:	683b      	ldr	r3, [r7, #0]
 80097a0:	429a      	cmp	r2, r3
 80097a2:	d302      	bcc.n	80097aa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80097a4:	2301      	movs	r3, #1
 80097a6:	617b      	str	r3, [r7, #20]
 80097a8:	e007      	b.n	80097ba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80097aa:	4b07      	ldr	r3, [pc, #28]	@ (80097c8 <prvInsertTimerInActiveList+0x80>)
 80097ac:	681a      	ldr	r2, [r3, #0]
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	3304      	adds	r3, #4
 80097b2:	4619      	mov	r1, r3
 80097b4:	4610      	mov	r0, r2
 80097b6:	f7fe f81c 	bl	80077f2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80097ba:	697b      	ldr	r3, [r7, #20]
}
 80097bc:	4618      	mov	r0, r3
 80097be:	3718      	adds	r7, #24
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}
 80097c4:	20001468 	.word	0x20001468
 80097c8:	20001464 	.word	0x20001464

080097cc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b08e      	sub	sp, #56	@ 0x38
 80097d0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80097d2:	e0ce      	b.n	8009972 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	da19      	bge.n	800980e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80097da:	1d3b      	adds	r3, r7, #4
 80097dc:	3304      	adds	r3, #4
 80097de:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80097e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d10b      	bne.n	80097fe <prvProcessReceivedCommands+0x32>
	__asm volatile
 80097e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097ea:	f383 8811 	msr	BASEPRI, r3
 80097ee:	f3bf 8f6f 	isb	sy
 80097f2:	f3bf 8f4f 	dsb	sy
 80097f6:	61fb      	str	r3, [r7, #28]
}
 80097f8:	bf00      	nop
 80097fa:	bf00      	nop
 80097fc:	e7fd      	b.n	80097fa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80097fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009804:	6850      	ldr	r0, [r2, #4]
 8009806:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009808:	6892      	ldr	r2, [r2, #8]
 800980a:	4611      	mov	r1, r2
 800980c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	2b00      	cmp	r3, #0
 8009812:	f2c0 80ae 	blt.w	8009972 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800981a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800981c:	695b      	ldr	r3, [r3, #20]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d004      	beq.n	800982c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009824:	3304      	adds	r3, #4
 8009826:	4618      	mov	r0, r3
 8009828:	f7fe f81c 	bl	8007864 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800982c:	463b      	mov	r3, r7
 800982e:	4618      	mov	r0, r3
 8009830:	f7ff ff6a 	bl	8009708 <prvSampleTimeNow>
 8009834:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	2b09      	cmp	r3, #9
 800983a:	f200 8097 	bhi.w	800996c <prvProcessReceivedCommands+0x1a0>
 800983e:	a201      	add	r2, pc, #4	@ (adr r2, 8009844 <prvProcessReceivedCommands+0x78>)
 8009840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009844:	0800986d 	.word	0x0800986d
 8009848:	0800986d 	.word	0x0800986d
 800984c:	0800986d 	.word	0x0800986d
 8009850:	080098e3 	.word	0x080098e3
 8009854:	080098f7 	.word	0x080098f7
 8009858:	08009943 	.word	0x08009943
 800985c:	0800986d 	.word	0x0800986d
 8009860:	0800986d 	.word	0x0800986d
 8009864:	080098e3 	.word	0x080098e3
 8009868:	080098f7 	.word	0x080098f7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800986c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800986e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009872:	f043 0301 	orr.w	r3, r3, #1
 8009876:	b2da      	uxtb	r2, r3
 8009878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800987a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800987e:	68ba      	ldr	r2, [r7, #8]
 8009880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009882:	699b      	ldr	r3, [r3, #24]
 8009884:	18d1      	adds	r1, r2, r3
 8009886:	68bb      	ldr	r3, [r7, #8]
 8009888:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800988a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800988c:	f7ff ff5c 	bl	8009748 <prvInsertTimerInActiveList>
 8009890:	4603      	mov	r3, r0
 8009892:	2b00      	cmp	r3, #0
 8009894:	d06c      	beq.n	8009970 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009898:	6a1b      	ldr	r3, [r3, #32]
 800989a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800989c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800989e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80098a4:	f003 0304 	and.w	r3, r3, #4
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d061      	beq.n	8009970 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80098ac:	68ba      	ldr	r2, [r7, #8]
 80098ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098b0:	699b      	ldr	r3, [r3, #24]
 80098b2:	441a      	add	r2, r3
 80098b4:	2300      	movs	r3, #0
 80098b6:	9300      	str	r3, [sp, #0]
 80098b8:	2300      	movs	r3, #0
 80098ba:	2100      	movs	r1, #0
 80098bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80098be:	f7ff fe01 	bl	80094c4 <xTimerGenericCommand>
 80098c2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80098c4:	6a3b      	ldr	r3, [r7, #32]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d152      	bne.n	8009970 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80098ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098ce:	f383 8811 	msr	BASEPRI, r3
 80098d2:	f3bf 8f6f 	isb	sy
 80098d6:	f3bf 8f4f 	dsb	sy
 80098da:	61bb      	str	r3, [r7, #24]
}
 80098dc:	bf00      	nop
 80098de:	bf00      	nop
 80098e0:	e7fd      	b.n	80098de <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80098e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80098e8:	f023 0301 	bic.w	r3, r3, #1
 80098ec:	b2da      	uxtb	r2, r3
 80098ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098f0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80098f4:	e03d      	b.n	8009972 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80098f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80098fc:	f043 0301 	orr.w	r3, r3, #1
 8009900:	b2da      	uxtb	r2, r3
 8009902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009904:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009908:	68ba      	ldr	r2, [r7, #8]
 800990a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800990c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800990e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009910:	699b      	ldr	r3, [r3, #24]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d10b      	bne.n	800992e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800991a:	f383 8811 	msr	BASEPRI, r3
 800991e:	f3bf 8f6f 	isb	sy
 8009922:	f3bf 8f4f 	dsb	sy
 8009926:	617b      	str	r3, [r7, #20]
}
 8009928:	bf00      	nop
 800992a:	bf00      	nop
 800992c:	e7fd      	b.n	800992a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800992e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009930:	699a      	ldr	r2, [r3, #24]
 8009932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009934:	18d1      	adds	r1, r2, r3
 8009936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009938:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800993a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800993c:	f7ff ff04 	bl	8009748 <prvInsertTimerInActiveList>
					break;
 8009940:	e017      	b.n	8009972 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009944:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009948:	f003 0302 	and.w	r3, r3, #2
 800994c:	2b00      	cmp	r3, #0
 800994e:	d103      	bne.n	8009958 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009950:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009952:	f000 fbe9 	bl	800a128 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009956:	e00c      	b.n	8009972 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800995a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800995e:	f023 0301 	bic.w	r3, r3, #1
 8009962:	b2da      	uxtb	r2, r3
 8009964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009966:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800996a:	e002      	b.n	8009972 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800996c:	bf00      	nop
 800996e:	e000      	b.n	8009972 <prvProcessReceivedCommands+0x1a6>
					break;
 8009970:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009972:	4b08      	ldr	r3, [pc, #32]	@ (8009994 <prvProcessReceivedCommands+0x1c8>)
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	1d39      	adds	r1, r7, #4
 8009978:	2200      	movs	r2, #0
 800997a:	4618      	mov	r0, r3
 800997c:	f7fe fb80 	bl	8008080 <xQueueReceive>
 8009980:	4603      	mov	r3, r0
 8009982:	2b00      	cmp	r3, #0
 8009984:	f47f af26 	bne.w	80097d4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009988:	bf00      	nop
 800998a:	bf00      	nop
 800998c:	3730      	adds	r7, #48	@ 0x30
 800998e:	46bd      	mov	sp, r7
 8009990:	bd80      	pop	{r7, pc}
 8009992:	bf00      	nop
 8009994:	2000146c 	.word	0x2000146c

08009998 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b088      	sub	sp, #32
 800999c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800999e:	e049      	b.n	8009a34 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80099a0:	4b2e      	ldr	r3, [pc, #184]	@ (8009a5c <prvSwitchTimerLists+0xc4>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	68db      	ldr	r3, [r3, #12]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099aa:	4b2c      	ldr	r3, [pc, #176]	@ (8009a5c <prvSwitchTimerLists+0xc4>)
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	68db      	ldr	r3, [r3, #12]
 80099b0:	68db      	ldr	r3, [r3, #12]
 80099b2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	3304      	adds	r3, #4
 80099b8:	4618      	mov	r0, r3
 80099ba:	f7fd ff53 	bl	8007864 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	6a1b      	ldr	r3, [r3, #32]
 80099c2:	68f8      	ldr	r0, [r7, #12]
 80099c4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80099cc:	f003 0304 	and.w	r3, r3, #4
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d02f      	beq.n	8009a34 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	699b      	ldr	r3, [r3, #24]
 80099d8:	693a      	ldr	r2, [r7, #16]
 80099da:	4413      	add	r3, r2
 80099dc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80099de:	68ba      	ldr	r2, [r7, #8]
 80099e0:	693b      	ldr	r3, [r7, #16]
 80099e2:	429a      	cmp	r2, r3
 80099e4:	d90e      	bls.n	8009a04 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	68ba      	ldr	r2, [r7, #8]
 80099ea:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	68fa      	ldr	r2, [r7, #12]
 80099f0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80099f2:	4b1a      	ldr	r3, [pc, #104]	@ (8009a5c <prvSwitchTimerLists+0xc4>)
 80099f4:	681a      	ldr	r2, [r3, #0]
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	3304      	adds	r3, #4
 80099fa:	4619      	mov	r1, r3
 80099fc:	4610      	mov	r0, r2
 80099fe:	f7fd fef8 	bl	80077f2 <vListInsert>
 8009a02:	e017      	b.n	8009a34 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009a04:	2300      	movs	r3, #0
 8009a06:	9300      	str	r3, [sp, #0]
 8009a08:	2300      	movs	r3, #0
 8009a0a:	693a      	ldr	r2, [r7, #16]
 8009a0c:	2100      	movs	r1, #0
 8009a0e:	68f8      	ldr	r0, [r7, #12]
 8009a10:	f7ff fd58 	bl	80094c4 <xTimerGenericCommand>
 8009a14:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d10b      	bne.n	8009a34 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a20:	f383 8811 	msr	BASEPRI, r3
 8009a24:	f3bf 8f6f 	isb	sy
 8009a28:	f3bf 8f4f 	dsb	sy
 8009a2c:	603b      	str	r3, [r7, #0]
}
 8009a2e:	bf00      	nop
 8009a30:	bf00      	nop
 8009a32:	e7fd      	b.n	8009a30 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009a34:	4b09      	ldr	r3, [pc, #36]	@ (8009a5c <prvSwitchTimerLists+0xc4>)
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d1b0      	bne.n	80099a0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009a3e:	4b07      	ldr	r3, [pc, #28]	@ (8009a5c <prvSwitchTimerLists+0xc4>)
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009a44:	4b06      	ldr	r3, [pc, #24]	@ (8009a60 <prvSwitchTimerLists+0xc8>)
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	4a04      	ldr	r2, [pc, #16]	@ (8009a5c <prvSwitchTimerLists+0xc4>)
 8009a4a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009a4c:	4a04      	ldr	r2, [pc, #16]	@ (8009a60 <prvSwitchTimerLists+0xc8>)
 8009a4e:	697b      	ldr	r3, [r7, #20]
 8009a50:	6013      	str	r3, [r2, #0]
}
 8009a52:	bf00      	nop
 8009a54:	3718      	adds	r7, #24
 8009a56:	46bd      	mov	sp, r7
 8009a58:	bd80      	pop	{r7, pc}
 8009a5a:	bf00      	nop
 8009a5c:	20001464 	.word	0x20001464
 8009a60:	20001468 	.word	0x20001468

08009a64 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b082      	sub	sp, #8
 8009a68:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009a6a:	f000 f96d 	bl	8009d48 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009a6e:	4b15      	ldr	r3, [pc, #84]	@ (8009ac4 <prvCheckForValidListAndQueue+0x60>)
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d120      	bne.n	8009ab8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009a76:	4814      	ldr	r0, [pc, #80]	@ (8009ac8 <prvCheckForValidListAndQueue+0x64>)
 8009a78:	f7fd fe6a 	bl	8007750 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009a7c:	4813      	ldr	r0, [pc, #76]	@ (8009acc <prvCheckForValidListAndQueue+0x68>)
 8009a7e:	f7fd fe67 	bl	8007750 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009a82:	4b13      	ldr	r3, [pc, #76]	@ (8009ad0 <prvCheckForValidListAndQueue+0x6c>)
 8009a84:	4a10      	ldr	r2, [pc, #64]	@ (8009ac8 <prvCheckForValidListAndQueue+0x64>)
 8009a86:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009a88:	4b12      	ldr	r3, [pc, #72]	@ (8009ad4 <prvCheckForValidListAndQueue+0x70>)
 8009a8a:	4a10      	ldr	r2, [pc, #64]	@ (8009acc <prvCheckForValidListAndQueue+0x68>)
 8009a8c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009a8e:	2300      	movs	r3, #0
 8009a90:	9300      	str	r3, [sp, #0]
 8009a92:	4b11      	ldr	r3, [pc, #68]	@ (8009ad8 <prvCheckForValidListAndQueue+0x74>)
 8009a94:	4a11      	ldr	r2, [pc, #68]	@ (8009adc <prvCheckForValidListAndQueue+0x78>)
 8009a96:	2110      	movs	r1, #16
 8009a98:	200a      	movs	r0, #10
 8009a9a:	f7fd ff77 	bl	800798c <xQueueGenericCreateStatic>
 8009a9e:	4603      	mov	r3, r0
 8009aa0:	4a08      	ldr	r2, [pc, #32]	@ (8009ac4 <prvCheckForValidListAndQueue+0x60>)
 8009aa2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009aa4:	4b07      	ldr	r3, [pc, #28]	@ (8009ac4 <prvCheckForValidListAndQueue+0x60>)
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d005      	beq.n	8009ab8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009aac:	4b05      	ldr	r3, [pc, #20]	@ (8009ac4 <prvCheckForValidListAndQueue+0x60>)
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	490b      	ldr	r1, [pc, #44]	@ (8009ae0 <prvCheckForValidListAndQueue+0x7c>)
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	f7fe fcfa 	bl	80084ac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009ab8:	f000 f978 	bl	8009dac <vPortExitCritical>
}
 8009abc:	bf00      	nop
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	bd80      	pop	{r7, pc}
 8009ac2:	bf00      	nop
 8009ac4:	2000146c 	.word	0x2000146c
 8009ac8:	2000143c 	.word	0x2000143c
 8009acc:	20001450 	.word	0x20001450
 8009ad0:	20001464 	.word	0x20001464
 8009ad4:	20001468 	.word	0x20001468
 8009ad8:	20001518 	.word	0x20001518
 8009adc:	20001478 	.word	0x20001478
 8009ae0:	0800a57c 	.word	0x0800a57c

08009ae4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009ae4:	b480      	push	{r7}
 8009ae6:	b085      	sub	sp, #20
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	60f8      	str	r0, [r7, #12]
 8009aec:	60b9      	str	r1, [r7, #8]
 8009aee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	3b04      	subs	r3, #4
 8009af4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009afc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	3b04      	subs	r3, #4
 8009b02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	f023 0201 	bic.w	r2, r3, #1
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	3b04      	subs	r3, #4
 8009b12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009b14:	4a0c      	ldr	r2, [pc, #48]	@ (8009b48 <pxPortInitialiseStack+0x64>)
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	3b14      	subs	r3, #20
 8009b1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009b20:	687a      	ldr	r2, [r7, #4]
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	3b04      	subs	r3, #4
 8009b2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	f06f 0202 	mvn.w	r2, #2
 8009b32:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	3b20      	subs	r3, #32
 8009b38:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
}
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	3714      	adds	r7, #20
 8009b40:	46bd      	mov	sp, r7
 8009b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b46:	4770      	bx	lr
 8009b48:	08009b4d 	.word	0x08009b4d

08009b4c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	b085      	sub	sp, #20
 8009b50:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009b52:	2300      	movs	r3, #0
 8009b54:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009b56:	4b13      	ldr	r3, [pc, #76]	@ (8009ba4 <prvTaskExitError+0x58>)
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009b5e:	d00b      	beq.n	8009b78 <prvTaskExitError+0x2c>
	__asm volatile
 8009b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b64:	f383 8811 	msr	BASEPRI, r3
 8009b68:	f3bf 8f6f 	isb	sy
 8009b6c:	f3bf 8f4f 	dsb	sy
 8009b70:	60fb      	str	r3, [r7, #12]
}
 8009b72:	bf00      	nop
 8009b74:	bf00      	nop
 8009b76:	e7fd      	b.n	8009b74 <prvTaskExitError+0x28>
	__asm volatile
 8009b78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b7c:	f383 8811 	msr	BASEPRI, r3
 8009b80:	f3bf 8f6f 	isb	sy
 8009b84:	f3bf 8f4f 	dsb	sy
 8009b88:	60bb      	str	r3, [r7, #8]
}
 8009b8a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009b8c:	bf00      	nop
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d0fc      	beq.n	8009b8e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009b94:	bf00      	nop
 8009b96:	bf00      	nop
 8009b98:	3714      	adds	r7, #20
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba0:	4770      	bx	lr
 8009ba2:	bf00      	nop
 8009ba4:	200000bc 	.word	0x200000bc
	...

08009bb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009bb0:	4b07      	ldr	r3, [pc, #28]	@ (8009bd0 <pxCurrentTCBConst2>)
 8009bb2:	6819      	ldr	r1, [r3, #0]
 8009bb4:	6808      	ldr	r0, [r1, #0]
 8009bb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bba:	f380 8809 	msr	PSP, r0
 8009bbe:	f3bf 8f6f 	isb	sy
 8009bc2:	f04f 0000 	mov.w	r0, #0
 8009bc6:	f380 8811 	msr	BASEPRI, r0
 8009bca:	4770      	bx	lr
 8009bcc:	f3af 8000 	nop.w

08009bd0 <pxCurrentTCBConst2>:
 8009bd0:	20000f3c 	.word	0x20000f3c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009bd4:	bf00      	nop
 8009bd6:	bf00      	nop

08009bd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009bd8:	4808      	ldr	r0, [pc, #32]	@ (8009bfc <prvPortStartFirstTask+0x24>)
 8009bda:	6800      	ldr	r0, [r0, #0]
 8009bdc:	6800      	ldr	r0, [r0, #0]
 8009bde:	f380 8808 	msr	MSP, r0
 8009be2:	f04f 0000 	mov.w	r0, #0
 8009be6:	f380 8814 	msr	CONTROL, r0
 8009bea:	b662      	cpsie	i
 8009bec:	b661      	cpsie	f
 8009bee:	f3bf 8f4f 	dsb	sy
 8009bf2:	f3bf 8f6f 	isb	sy
 8009bf6:	df00      	svc	0
 8009bf8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009bfa:	bf00      	nop
 8009bfc:	e000ed08 	.word	0xe000ed08

08009c00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b086      	sub	sp, #24
 8009c04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009c06:	4b47      	ldr	r3, [pc, #284]	@ (8009d24 <xPortStartScheduler+0x124>)
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	4a47      	ldr	r2, [pc, #284]	@ (8009d28 <xPortStartScheduler+0x128>)
 8009c0c:	4293      	cmp	r3, r2
 8009c0e:	d10b      	bne.n	8009c28 <xPortStartScheduler+0x28>
	__asm volatile
 8009c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c14:	f383 8811 	msr	BASEPRI, r3
 8009c18:	f3bf 8f6f 	isb	sy
 8009c1c:	f3bf 8f4f 	dsb	sy
 8009c20:	60fb      	str	r3, [r7, #12]
}
 8009c22:	bf00      	nop
 8009c24:	bf00      	nop
 8009c26:	e7fd      	b.n	8009c24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009c28:	4b3e      	ldr	r3, [pc, #248]	@ (8009d24 <xPortStartScheduler+0x124>)
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	4a3f      	ldr	r2, [pc, #252]	@ (8009d2c <xPortStartScheduler+0x12c>)
 8009c2e:	4293      	cmp	r3, r2
 8009c30:	d10b      	bne.n	8009c4a <xPortStartScheduler+0x4a>
	__asm volatile
 8009c32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c36:	f383 8811 	msr	BASEPRI, r3
 8009c3a:	f3bf 8f6f 	isb	sy
 8009c3e:	f3bf 8f4f 	dsb	sy
 8009c42:	613b      	str	r3, [r7, #16]
}
 8009c44:	bf00      	nop
 8009c46:	bf00      	nop
 8009c48:	e7fd      	b.n	8009c46 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009c4a:	4b39      	ldr	r3, [pc, #228]	@ (8009d30 <xPortStartScheduler+0x130>)
 8009c4c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	781b      	ldrb	r3, [r3, #0]
 8009c52:	b2db      	uxtb	r3, r3
 8009c54:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009c56:	697b      	ldr	r3, [r7, #20]
 8009c58:	22ff      	movs	r2, #255	@ 0xff
 8009c5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009c5c:	697b      	ldr	r3, [r7, #20]
 8009c5e:	781b      	ldrb	r3, [r3, #0]
 8009c60:	b2db      	uxtb	r3, r3
 8009c62:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009c64:	78fb      	ldrb	r3, [r7, #3]
 8009c66:	b2db      	uxtb	r3, r3
 8009c68:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009c6c:	b2da      	uxtb	r2, r3
 8009c6e:	4b31      	ldr	r3, [pc, #196]	@ (8009d34 <xPortStartScheduler+0x134>)
 8009c70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009c72:	4b31      	ldr	r3, [pc, #196]	@ (8009d38 <xPortStartScheduler+0x138>)
 8009c74:	2207      	movs	r2, #7
 8009c76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009c78:	e009      	b.n	8009c8e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009c7a:	4b2f      	ldr	r3, [pc, #188]	@ (8009d38 <xPortStartScheduler+0x138>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	3b01      	subs	r3, #1
 8009c80:	4a2d      	ldr	r2, [pc, #180]	@ (8009d38 <xPortStartScheduler+0x138>)
 8009c82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009c84:	78fb      	ldrb	r3, [r7, #3]
 8009c86:	b2db      	uxtb	r3, r3
 8009c88:	005b      	lsls	r3, r3, #1
 8009c8a:	b2db      	uxtb	r3, r3
 8009c8c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009c8e:	78fb      	ldrb	r3, [r7, #3]
 8009c90:	b2db      	uxtb	r3, r3
 8009c92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c96:	2b80      	cmp	r3, #128	@ 0x80
 8009c98:	d0ef      	beq.n	8009c7a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009c9a:	4b27      	ldr	r3, [pc, #156]	@ (8009d38 <xPortStartScheduler+0x138>)
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	f1c3 0307 	rsb	r3, r3, #7
 8009ca2:	2b04      	cmp	r3, #4
 8009ca4:	d00b      	beq.n	8009cbe <xPortStartScheduler+0xbe>
	__asm volatile
 8009ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009caa:	f383 8811 	msr	BASEPRI, r3
 8009cae:	f3bf 8f6f 	isb	sy
 8009cb2:	f3bf 8f4f 	dsb	sy
 8009cb6:	60bb      	str	r3, [r7, #8]
}
 8009cb8:	bf00      	nop
 8009cba:	bf00      	nop
 8009cbc:	e7fd      	b.n	8009cba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8009d38 <xPortStartScheduler+0x138>)
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	021b      	lsls	r3, r3, #8
 8009cc4:	4a1c      	ldr	r2, [pc, #112]	@ (8009d38 <xPortStartScheduler+0x138>)
 8009cc6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009cc8:	4b1b      	ldr	r3, [pc, #108]	@ (8009d38 <xPortStartScheduler+0x138>)
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009cd0:	4a19      	ldr	r2, [pc, #100]	@ (8009d38 <xPortStartScheduler+0x138>)
 8009cd2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	b2da      	uxtb	r2, r3
 8009cd8:	697b      	ldr	r3, [r7, #20]
 8009cda:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009cdc:	4b17      	ldr	r3, [pc, #92]	@ (8009d3c <xPortStartScheduler+0x13c>)
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	4a16      	ldr	r2, [pc, #88]	@ (8009d3c <xPortStartScheduler+0x13c>)
 8009ce2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009ce6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009ce8:	4b14      	ldr	r3, [pc, #80]	@ (8009d3c <xPortStartScheduler+0x13c>)
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	4a13      	ldr	r2, [pc, #76]	@ (8009d3c <xPortStartScheduler+0x13c>)
 8009cee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009cf2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009cf4:	f000 f8da 	bl	8009eac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009cf8:	4b11      	ldr	r3, [pc, #68]	@ (8009d40 <xPortStartScheduler+0x140>)
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009cfe:	f000 f8f9 	bl	8009ef4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009d02:	4b10      	ldr	r3, [pc, #64]	@ (8009d44 <xPortStartScheduler+0x144>)
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	4a0f      	ldr	r2, [pc, #60]	@ (8009d44 <xPortStartScheduler+0x144>)
 8009d08:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009d0c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009d0e:	f7ff ff63 	bl	8009bd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009d12:	f7ff f82d 	bl	8008d70 <vTaskSwitchContext>
	prvTaskExitError();
 8009d16:	f7ff ff19 	bl	8009b4c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009d1a:	2300      	movs	r3, #0
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	3718      	adds	r7, #24
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bd80      	pop	{r7, pc}
 8009d24:	e000ed00 	.word	0xe000ed00
 8009d28:	410fc271 	.word	0x410fc271
 8009d2c:	410fc270 	.word	0x410fc270
 8009d30:	e000e400 	.word	0xe000e400
 8009d34:	20001568 	.word	0x20001568
 8009d38:	2000156c 	.word	0x2000156c
 8009d3c:	e000ed20 	.word	0xe000ed20
 8009d40:	200000bc 	.word	0x200000bc
 8009d44:	e000ef34 	.word	0xe000ef34

08009d48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b083      	sub	sp, #12
 8009d4c:	af00      	add	r7, sp, #0
	__asm volatile
 8009d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d52:	f383 8811 	msr	BASEPRI, r3
 8009d56:	f3bf 8f6f 	isb	sy
 8009d5a:	f3bf 8f4f 	dsb	sy
 8009d5e:	607b      	str	r3, [r7, #4]
}
 8009d60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009d62:	4b10      	ldr	r3, [pc, #64]	@ (8009da4 <vPortEnterCritical+0x5c>)
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	3301      	adds	r3, #1
 8009d68:	4a0e      	ldr	r2, [pc, #56]	@ (8009da4 <vPortEnterCritical+0x5c>)
 8009d6a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009d6c:	4b0d      	ldr	r3, [pc, #52]	@ (8009da4 <vPortEnterCritical+0x5c>)
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	2b01      	cmp	r3, #1
 8009d72:	d110      	bne.n	8009d96 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009d74:	4b0c      	ldr	r3, [pc, #48]	@ (8009da8 <vPortEnterCritical+0x60>)
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	b2db      	uxtb	r3, r3
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d00b      	beq.n	8009d96 <vPortEnterCritical+0x4e>
	__asm volatile
 8009d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d82:	f383 8811 	msr	BASEPRI, r3
 8009d86:	f3bf 8f6f 	isb	sy
 8009d8a:	f3bf 8f4f 	dsb	sy
 8009d8e:	603b      	str	r3, [r7, #0]
}
 8009d90:	bf00      	nop
 8009d92:	bf00      	nop
 8009d94:	e7fd      	b.n	8009d92 <vPortEnterCritical+0x4a>
	}
}
 8009d96:	bf00      	nop
 8009d98:	370c      	adds	r7, #12
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da0:	4770      	bx	lr
 8009da2:	bf00      	nop
 8009da4:	200000bc 	.word	0x200000bc
 8009da8:	e000ed04 	.word	0xe000ed04

08009dac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009dac:	b480      	push	{r7}
 8009dae:	b083      	sub	sp, #12
 8009db0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009db2:	4b12      	ldr	r3, [pc, #72]	@ (8009dfc <vPortExitCritical+0x50>)
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d10b      	bne.n	8009dd2 <vPortExitCritical+0x26>
	__asm volatile
 8009dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dbe:	f383 8811 	msr	BASEPRI, r3
 8009dc2:	f3bf 8f6f 	isb	sy
 8009dc6:	f3bf 8f4f 	dsb	sy
 8009dca:	607b      	str	r3, [r7, #4]
}
 8009dcc:	bf00      	nop
 8009dce:	bf00      	nop
 8009dd0:	e7fd      	b.n	8009dce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009dd2:	4b0a      	ldr	r3, [pc, #40]	@ (8009dfc <vPortExitCritical+0x50>)
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	3b01      	subs	r3, #1
 8009dd8:	4a08      	ldr	r2, [pc, #32]	@ (8009dfc <vPortExitCritical+0x50>)
 8009dda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009ddc:	4b07      	ldr	r3, [pc, #28]	@ (8009dfc <vPortExitCritical+0x50>)
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d105      	bne.n	8009df0 <vPortExitCritical+0x44>
 8009de4:	2300      	movs	r3, #0
 8009de6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009de8:	683b      	ldr	r3, [r7, #0]
 8009dea:	f383 8811 	msr	BASEPRI, r3
}
 8009dee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009df0:	bf00      	nop
 8009df2:	370c      	adds	r7, #12
 8009df4:	46bd      	mov	sp, r7
 8009df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfa:	4770      	bx	lr
 8009dfc:	200000bc 	.word	0x200000bc

08009e00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009e00:	f3ef 8009 	mrs	r0, PSP
 8009e04:	f3bf 8f6f 	isb	sy
 8009e08:	4b15      	ldr	r3, [pc, #84]	@ (8009e60 <pxCurrentTCBConst>)
 8009e0a:	681a      	ldr	r2, [r3, #0]
 8009e0c:	f01e 0f10 	tst.w	lr, #16
 8009e10:	bf08      	it	eq
 8009e12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009e16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e1a:	6010      	str	r0, [r2, #0]
 8009e1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009e20:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009e24:	f380 8811 	msr	BASEPRI, r0
 8009e28:	f3bf 8f4f 	dsb	sy
 8009e2c:	f3bf 8f6f 	isb	sy
 8009e30:	f7fe ff9e 	bl	8008d70 <vTaskSwitchContext>
 8009e34:	f04f 0000 	mov.w	r0, #0
 8009e38:	f380 8811 	msr	BASEPRI, r0
 8009e3c:	bc09      	pop	{r0, r3}
 8009e3e:	6819      	ldr	r1, [r3, #0]
 8009e40:	6808      	ldr	r0, [r1, #0]
 8009e42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e46:	f01e 0f10 	tst.w	lr, #16
 8009e4a:	bf08      	it	eq
 8009e4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009e50:	f380 8809 	msr	PSP, r0
 8009e54:	f3bf 8f6f 	isb	sy
 8009e58:	4770      	bx	lr
 8009e5a:	bf00      	nop
 8009e5c:	f3af 8000 	nop.w

08009e60 <pxCurrentTCBConst>:
 8009e60:	20000f3c 	.word	0x20000f3c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009e64:	bf00      	nop
 8009e66:	bf00      	nop

08009e68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b082      	sub	sp, #8
 8009e6c:	af00      	add	r7, sp, #0
	__asm volatile
 8009e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e72:	f383 8811 	msr	BASEPRI, r3
 8009e76:	f3bf 8f6f 	isb	sy
 8009e7a:	f3bf 8f4f 	dsb	sy
 8009e7e:	607b      	str	r3, [r7, #4]
}
 8009e80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009e82:	f7fe febb 	bl	8008bfc <xTaskIncrementTick>
 8009e86:	4603      	mov	r3, r0
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d003      	beq.n	8009e94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009e8c:	4b06      	ldr	r3, [pc, #24]	@ (8009ea8 <xPortSysTickHandler+0x40>)
 8009e8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e92:	601a      	str	r2, [r3, #0]
 8009e94:	2300      	movs	r3, #0
 8009e96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	f383 8811 	msr	BASEPRI, r3
}
 8009e9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009ea0:	bf00      	nop
 8009ea2:	3708      	adds	r7, #8
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	bd80      	pop	{r7, pc}
 8009ea8:	e000ed04 	.word	0xe000ed04

08009eac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009eac:	b480      	push	{r7}
 8009eae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009eb0:	4b0b      	ldr	r3, [pc, #44]	@ (8009ee0 <vPortSetupTimerInterrupt+0x34>)
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8009ee4 <vPortSetupTimerInterrupt+0x38>)
 8009eb8:	2200      	movs	r2, #0
 8009eba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8009ee8 <vPortSetupTimerInterrupt+0x3c>)
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	4a0a      	ldr	r2, [pc, #40]	@ (8009eec <vPortSetupTimerInterrupt+0x40>)
 8009ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8009ec6:	099b      	lsrs	r3, r3, #6
 8009ec8:	4a09      	ldr	r2, [pc, #36]	@ (8009ef0 <vPortSetupTimerInterrupt+0x44>)
 8009eca:	3b01      	subs	r3, #1
 8009ecc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009ece:	4b04      	ldr	r3, [pc, #16]	@ (8009ee0 <vPortSetupTimerInterrupt+0x34>)
 8009ed0:	2207      	movs	r2, #7
 8009ed2:	601a      	str	r2, [r3, #0]
}
 8009ed4:	bf00      	nop
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009edc:	4770      	bx	lr
 8009ede:	bf00      	nop
 8009ee0:	e000e010 	.word	0xe000e010
 8009ee4:	e000e018 	.word	0xe000e018
 8009ee8:	200000b0 	.word	0x200000b0
 8009eec:	10624dd3 	.word	0x10624dd3
 8009ef0:	e000e014 	.word	0xe000e014

08009ef4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009ef4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009f04 <vPortEnableVFP+0x10>
 8009ef8:	6801      	ldr	r1, [r0, #0]
 8009efa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009efe:	6001      	str	r1, [r0, #0]
 8009f00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009f02:	bf00      	nop
 8009f04:	e000ed88 	.word	0xe000ed88

08009f08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009f08:	b480      	push	{r7}
 8009f0a:	b085      	sub	sp, #20
 8009f0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009f0e:	f3ef 8305 	mrs	r3, IPSR
 8009f12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	2b0f      	cmp	r3, #15
 8009f18:	d915      	bls.n	8009f46 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009f1a:	4a18      	ldr	r2, [pc, #96]	@ (8009f7c <vPortValidateInterruptPriority+0x74>)
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	4413      	add	r3, r2
 8009f20:	781b      	ldrb	r3, [r3, #0]
 8009f22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009f24:	4b16      	ldr	r3, [pc, #88]	@ (8009f80 <vPortValidateInterruptPriority+0x78>)
 8009f26:	781b      	ldrb	r3, [r3, #0]
 8009f28:	7afa      	ldrb	r2, [r7, #11]
 8009f2a:	429a      	cmp	r2, r3
 8009f2c:	d20b      	bcs.n	8009f46 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f32:	f383 8811 	msr	BASEPRI, r3
 8009f36:	f3bf 8f6f 	isb	sy
 8009f3a:	f3bf 8f4f 	dsb	sy
 8009f3e:	607b      	str	r3, [r7, #4]
}
 8009f40:	bf00      	nop
 8009f42:	bf00      	nop
 8009f44:	e7fd      	b.n	8009f42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009f46:	4b0f      	ldr	r3, [pc, #60]	@ (8009f84 <vPortValidateInterruptPriority+0x7c>)
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009f4e:	4b0e      	ldr	r3, [pc, #56]	@ (8009f88 <vPortValidateInterruptPriority+0x80>)
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	429a      	cmp	r2, r3
 8009f54:	d90b      	bls.n	8009f6e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f5a:	f383 8811 	msr	BASEPRI, r3
 8009f5e:	f3bf 8f6f 	isb	sy
 8009f62:	f3bf 8f4f 	dsb	sy
 8009f66:	603b      	str	r3, [r7, #0]
}
 8009f68:	bf00      	nop
 8009f6a:	bf00      	nop
 8009f6c:	e7fd      	b.n	8009f6a <vPortValidateInterruptPriority+0x62>
	}
 8009f6e:	bf00      	nop
 8009f70:	3714      	adds	r7, #20
 8009f72:	46bd      	mov	sp, r7
 8009f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f78:	4770      	bx	lr
 8009f7a:	bf00      	nop
 8009f7c:	e000e3f0 	.word	0xe000e3f0
 8009f80:	20001568 	.word	0x20001568
 8009f84:	e000ed0c 	.word	0xe000ed0c
 8009f88:	2000156c 	.word	0x2000156c

08009f8c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009f8c:	b580      	push	{r7, lr}
 8009f8e:	b08a      	sub	sp, #40	@ 0x28
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009f94:	2300      	movs	r3, #0
 8009f96:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009f98:	f7fe fd74 	bl	8008a84 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009f9c:	4b5c      	ldr	r3, [pc, #368]	@ (800a110 <pvPortMalloc+0x184>)
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d101      	bne.n	8009fa8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009fa4:	f000 f924 	bl	800a1f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009fa8:	4b5a      	ldr	r3, [pc, #360]	@ (800a114 <pvPortMalloc+0x188>)
 8009faa:	681a      	ldr	r2, [r3, #0]
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	4013      	ands	r3, r2
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	f040 8095 	bne.w	800a0e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d01e      	beq.n	8009ffa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009fbc:	2208      	movs	r2, #8
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	4413      	add	r3, r2
 8009fc2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f003 0307 	and.w	r3, r3, #7
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d015      	beq.n	8009ffa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	f023 0307 	bic.w	r3, r3, #7
 8009fd4:	3308      	adds	r3, #8
 8009fd6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f003 0307 	and.w	r3, r3, #7
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d00b      	beq.n	8009ffa <pvPortMalloc+0x6e>
	__asm volatile
 8009fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fe6:	f383 8811 	msr	BASEPRI, r3
 8009fea:	f3bf 8f6f 	isb	sy
 8009fee:	f3bf 8f4f 	dsb	sy
 8009ff2:	617b      	str	r3, [r7, #20]
}
 8009ff4:	bf00      	nop
 8009ff6:	bf00      	nop
 8009ff8:	e7fd      	b.n	8009ff6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d06f      	beq.n	800a0e0 <pvPortMalloc+0x154>
 800a000:	4b45      	ldr	r3, [pc, #276]	@ (800a118 <pvPortMalloc+0x18c>)
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	687a      	ldr	r2, [r7, #4]
 800a006:	429a      	cmp	r2, r3
 800a008:	d86a      	bhi.n	800a0e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a00a:	4b44      	ldr	r3, [pc, #272]	@ (800a11c <pvPortMalloc+0x190>)
 800a00c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a00e:	4b43      	ldr	r3, [pc, #268]	@ (800a11c <pvPortMalloc+0x190>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a014:	e004      	b.n	800a020 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a018:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a01a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a022:	685b      	ldr	r3, [r3, #4]
 800a024:	687a      	ldr	r2, [r7, #4]
 800a026:	429a      	cmp	r2, r3
 800a028:	d903      	bls.n	800a032 <pvPortMalloc+0xa6>
 800a02a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d1f1      	bne.n	800a016 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a032:	4b37      	ldr	r3, [pc, #220]	@ (800a110 <pvPortMalloc+0x184>)
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a038:	429a      	cmp	r2, r3
 800a03a:	d051      	beq.n	800a0e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a03c:	6a3b      	ldr	r3, [r7, #32]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	2208      	movs	r2, #8
 800a042:	4413      	add	r3, r2
 800a044:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a048:	681a      	ldr	r2, [r3, #0]
 800a04a:	6a3b      	ldr	r3, [r7, #32]
 800a04c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a04e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a050:	685a      	ldr	r2, [r3, #4]
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	1ad2      	subs	r2, r2, r3
 800a056:	2308      	movs	r3, #8
 800a058:	005b      	lsls	r3, r3, #1
 800a05a:	429a      	cmp	r2, r3
 800a05c:	d920      	bls.n	800a0a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a05e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	4413      	add	r3, r2
 800a064:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a066:	69bb      	ldr	r3, [r7, #24]
 800a068:	f003 0307 	and.w	r3, r3, #7
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d00b      	beq.n	800a088 <pvPortMalloc+0xfc>
	__asm volatile
 800a070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a074:	f383 8811 	msr	BASEPRI, r3
 800a078:	f3bf 8f6f 	isb	sy
 800a07c:	f3bf 8f4f 	dsb	sy
 800a080:	613b      	str	r3, [r7, #16]
}
 800a082:	bf00      	nop
 800a084:	bf00      	nop
 800a086:	e7fd      	b.n	800a084 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a08a:	685a      	ldr	r2, [r3, #4]
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	1ad2      	subs	r2, r2, r3
 800a090:	69bb      	ldr	r3, [r7, #24]
 800a092:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a096:	687a      	ldr	r2, [r7, #4]
 800a098:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a09a:	69b8      	ldr	r0, [r7, #24]
 800a09c:	f000 f90a 	bl	800a2b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a0a0:	4b1d      	ldr	r3, [pc, #116]	@ (800a118 <pvPortMalloc+0x18c>)
 800a0a2:	681a      	ldr	r2, [r3, #0]
 800a0a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0a6:	685b      	ldr	r3, [r3, #4]
 800a0a8:	1ad3      	subs	r3, r2, r3
 800a0aa:	4a1b      	ldr	r2, [pc, #108]	@ (800a118 <pvPortMalloc+0x18c>)
 800a0ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a0ae:	4b1a      	ldr	r3, [pc, #104]	@ (800a118 <pvPortMalloc+0x18c>)
 800a0b0:	681a      	ldr	r2, [r3, #0]
 800a0b2:	4b1b      	ldr	r3, [pc, #108]	@ (800a120 <pvPortMalloc+0x194>)
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	429a      	cmp	r2, r3
 800a0b8:	d203      	bcs.n	800a0c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a0ba:	4b17      	ldr	r3, [pc, #92]	@ (800a118 <pvPortMalloc+0x18c>)
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	4a18      	ldr	r2, [pc, #96]	@ (800a120 <pvPortMalloc+0x194>)
 800a0c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a0c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0c4:	685a      	ldr	r2, [r3, #4]
 800a0c6:	4b13      	ldr	r3, [pc, #76]	@ (800a114 <pvPortMalloc+0x188>)
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	431a      	orrs	r2, r3
 800a0cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a0d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a0d6:	4b13      	ldr	r3, [pc, #76]	@ (800a124 <pvPortMalloc+0x198>)
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	3301      	adds	r3, #1
 800a0dc:	4a11      	ldr	r2, [pc, #68]	@ (800a124 <pvPortMalloc+0x198>)
 800a0de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a0e0:	f7fe fcde 	bl	8008aa0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a0e4:	69fb      	ldr	r3, [r7, #28]
 800a0e6:	f003 0307 	and.w	r3, r3, #7
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d00b      	beq.n	800a106 <pvPortMalloc+0x17a>
	__asm volatile
 800a0ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0f2:	f383 8811 	msr	BASEPRI, r3
 800a0f6:	f3bf 8f6f 	isb	sy
 800a0fa:	f3bf 8f4f 	dsb	sy
 800a0fe:	60fb      	str	r3, [r7, #12]
}
 800a100:	bf00      	nop
 800a102:	bf00      	nop
 800a104:	e7fd      	b.n	800a102 <pvPortMalloc+0x176>
	return pvReturn;
 800a106:	69fb      	ldr	r3, [r7, #28]
}
 800a108:	4618      	mov	r0, r3
 800a10a:	3728      	adds	r7, #40	@ 0x28
 800a10c:	46bd      	mov	sp, r7
 800a10e:	bd80      	pop	{r7, pc}
 800a110:	20005178 	.word	0x20005178
 800a114:	2000518c 	.word	0x2000518c
 800a118:	2000517c 	.word	0x2000517c
 800a11c:	20005170 	.word	0x20005170
 800a120:	20005180 	.word	0x20005180
 800a124:	20005184 	.word	0x20005184

0800a128 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b086      	sub	sp, #24
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d04f      	beq.n	800a1da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a13a:	2308      	movs	r3, #8
 800a13c:	425b      	negs	r3, r3
 800a13e:	697a      	ldr	r2, [r7, #20]
 800a140:	4413      	add	r3, r2
 800a142:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a144:	697b      	ldr	r3, [r7, #20]
 800a146:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a148:	693b      	ldr	r3, [r7, #16]
 800a14a:	685a      	ldr	r2, [r3, #4]
 800a14c:	4b25      	ldr	r3, [pc, #148]	@ (800a1e4 <vPortFree+0xbc>)
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	4013      	ands	r3, r2
 800a152:	2b00      	cmp	r3, #0
 800a154:	d10b      	bne.n	800a16e <vPortFree+0x46>
	__asm volatile
 800a156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a15a:	f383 8811 	msr	BASEPRI, r3
 800a15e:	f3bf 8f6f 	isb	sy
 800a162:	f3bf 8f4f 	dsb	sy
 800a166:	60fb      	str	r3, [r7, #12]
}
 800a168:	bf00      	nop
 800a16a:	bf00      	nop
 800a16c:	e7fd      	b.n	800a16a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a16e:	693b      	ldr	r3, [r7, #16]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	2b00      	cmp	r3, #0
 800a174:	d00b      	beq.n	800a18e <vPortFree+0x66>
	__asm volatile
 800a176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a17a:	f383 8811 	msr	BASEPRI, r3
 800a17e:	f3bf 8f6f 	isb	sy
 800a182:	f3bf 8f4f 	dsb	sy
 800a186:	60bb      	str	r3, [r7, #8]
}
 800a188:	bf00      	nop
 800a18a:	bf00      	nop
 800a18c:	e7fd      	b.n	800a18a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a18e:	693b      	ldr	r3, [r7, #16]
 800a190:	685a      	ldr	r2, [r3, #4]
 800a192:	4b14      	ldr	r3, [pc, #80]	@ (800a1e4 <vPortFree+0xbc>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	4013      	ands	r3, r2
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d01e      	beq.n	800a1da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a19c:	693b      	ldr	r3, [r7, #16]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d11a      	bne.n	800a1da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a1a4:	693b      	ldr	r3, [r7, #16]
 800a1a6:	685a      	ldr	r2, [r3, #4]
 800a1a8:	4b0e      	ldr	r3, [pc, #56]	@ (800a1e4 <vPortFree+0xbc>)
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	43db      	mvns	r3, r3
 800a1ae:	401a      	ands	r2, r3
 800a1b0:	693b      	ldr	r3, [r7, #16]
 800a1b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a1b4:	f7fe fc66 	bl	8008a84 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a1b8:	693b      	ldr	r3, [r7, #16]
 800a1ba:	685a      	ldr	r2, [r3, #4]
 800a1bc:	4b0a      	ldr	r3, [pc, #40]	@ (800a1e8 <vPortFree+0xc0>)
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	4413      	add	r3, r2
 800a1c2:	4a09      	ldr	r2, [pc, #36]	@ (800a1e8 <vPortFree+0xc0>)
 800a1c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a1c6:	6938      	ldr	r0, [r7, #16]
 800a1c8:	f000 f874 	bl	800a2b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a1cc:	4b07      	ldr	r3, [pc, #28]	@ (800a1ec <vPortFree+0xc4>)
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	3301      	adds	r3, #1
 800a1d2:	4a06      	ldr	r2, [pc, #24]	@ (800a1ec <vPortFree+0xc4>)
 800a1d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a1d6:	f7fe fc63 	bl	8008aa0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a1da:	bf00      	nop
 800a1dc:	3718      	adds	r7, #24
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	bd80      	pop	{r7, pc}
 800a1e2:	bf00      	nop
 800a1e4:	2000518c 	.word	0x2000518c
 800a1e8:	2000517c 	.word	0x2000517c
 800a1ec:	20005188 	.word	0x20005188

0800a1f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a1f0:	b480      	push	{r7}
 800a1f2:	b085      	sub	sp, #20
 800a1f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a1f6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a1fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a1fc:	4b27      	ldr	r3, [pc, #156]	@ (800a29c <prvHeapInit+0xac>)
 800a1fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	f003 0307 	and.w	r3, r3, #7
 800a206:	2b00      	cmp	r3, #0
 800a208:	d00c      	beq.n	800a224 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	3307      	adds	r3, #7
 800a20e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	f023 0307 	bic.w	r3, r3, #7
 800a216:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a218:	68ba      	ldr	r2, [r7, #8]
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	1ad3      	subs	r3, r2, r3
 800a21e:	4a1f      	ldr	r2, [pc, #124]	@ (800a29c <prvHeapInit+0xac>)
 800a220:	4413      	add	r3, r2
 800a222:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a228:	4a1d      	ldr	r2, [pc, #116]	@ (800a2a0 <prvHeapInit+0xb0>)
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a22e:	4b1c      	ldr	r3, [pc, #112]	@ (800a2a0 <prvHeapInit+0xb0>)
 800a230:	2200      	movs	r2, #0
 800a232:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	68ba      	ldr	r2, [r7, #8]
 800a238:	4413      	add	r3, r2
 800a23a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a23c:	2208      	movs	r2, #8
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	1a9b      	subs	r3, r3, r2
 800a242:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	f023 0307 	bic.w	r3, r3, #7
 800a24a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	4a15      	ldr	r2, [pc, #84]	@ (800a2a4 <prvHeapInit+0xb4>)
 800a250:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a252:	4b14      	ldr	r3, [pc, #80]	@ (800a2a4 <prvHeapInit+0xb4>)
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	2200      	movs	r2, #0
 800a258:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a25a:	4b12      	ldr	r3, [pc, #72]	@ (800a2a4 <prvHeapInit+0xb4>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	2200      	movs	r2, #0
 800a260:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	68fa      	ldr	r2, [r7, #12]
 800a26a:	1ad2      	subs	r2, r2, r3
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a270:	4b0c      	ldr	r3, [pc, #48]	@ (800a2a4 <prvHeapInit+0xb4>)
 800a272:	681a      	ldr	r2, [r3, #0]
 800a274:	683b      	ldr	r3, [r7, #0]
 800a276:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	685b      	ldr	r3, [r3, #4]
 800a27c:	4a0a      	ldr	r2, [pc, #40]	@ (800a2a8 <prvHeapInit+0xb8>)
 800a27e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	685b      	ldr	r3, [r3, #4]
 800a284:	4a09      	ldr	r2, [pc, #36]	@ (800a2ac <prvHeapInit+0xbc>)
 800a286:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a288:	4b09      	ldr	r3, [pc, #36]	@ (800a2b0 <prvHeapInit+0xc0>)
 800a28a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a28e:	601a      	str	r2, [r3, #0]
}
 800a290:	bf00      	nop
 800a292:	3714      	adds	r7, #20
 800a294:	46bd      	mov	sp, r7
 800a296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29a:	4770      	bx	lr
 800a29c:	20001570 	.word	0x20001570
 800a2a0:	20005170 	.word	0x20005170
 800a2a4:	20005178 	.word	0x20005178
 800a2a8:	20005180 	.word	0x20005180
 800a2ac:	2000517c 	.word	0x2000517c
 800a2b0:	2000518c 	.word	0x2000518c

0800a2b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	b085      	sub	sp, #20
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a2bc:	4b28      	ldr	r3, [pc, #160]	@ (800a360 <prvInsertBlockIntoFreeList+0xac>)
 800a2be:	60fb      	str	r3, [r7, #12]
 800a2c0:	e002      	b.n	800a2c8 <prvInsertBlockIntoFreeList+0x14>
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	60fb      	str	r3, [r7, #12]
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	687a      	ldr	r2, [r7, #4]
 800a2ce:	429a      	cmp	r2, r3
 800a2d0:	d8f7      	bhi.n	800a2c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	685b      	ldr	r3, [r3, #4]
 800a2da:	68ba      	ldr	r2, [r7, #8]
 800a2dc:	4413      	add	r3, r2
 800a2de:	687a      	ldr	r2, [r7, #4]
 800a2e0:	429a      	cmp	r2, r3
 800a2e2:	d108      	bne.n	800a2f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	685a      	ldr	r2, [r3, #4]
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	685b      	ldr	r3, [r3, #4]
 800a2ec:	441a      	add	r2, r3
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	685b      	ldr	r3, [r3, #4]
 800a2fe:	68ba      	ldr	r2, [r7, #8]
 800a300:	441a      	add	r2, r3
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	429a      	cmp	r2, r3
 800a308:	d118      	bne.n	800a33c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	681a      	ldr	r2, [r3, #0]
 800a30e:	4b15      	ldr	r3, [pc, #84]	@ (800a364 <prvInsertBlockIntoFreeList+0xb0>)
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	429a      	cmp	r2, r3
 800a314:	d00d      	beq.n	800a332 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	685a      	ldr	r2, [r3, #4]
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	685b      	ldr	r3, [r3, #4]
 800a320:	441a      	add	r2, r3
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	681a      	ldr	r2, [r3, #0]
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	601a      	str	r2, [r3, #0]
 800a330:	e008      	b.n	800a344 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a332:	4b0c      	ldr	r3, [pc, #48]	@ (800a364 <prvInsertBlockIntoFreeList+0xb0>)
 800a334:	681a      	ldr	r2, [r3, #0]
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	601a      	str	r2, [r3, #0]
 800a33a:	e003      	b.n	800a344 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	681a      	ldr	r2, [r3, #0]
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a344:	68fa      	ldr	r2, [r7, #12]
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	429a      	cmp	r2, r3
 800a34a:	d002      	beq.n	800a352 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	687a      	ldr	r2, [r7, #4]
 800a350:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a352:	bf00      	nop
 800a354:	3714      	adds	r7, #20
 800a356:	46bd      	mov	sp, r7
 800a358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35c:	4770      	bx	lr
 800a35e:	bf00      	nop
 800a360:	20005170 	.word	0x20005170
 800a364:	20005178 	.word	0x20005178

0800a368 <memset>:
 800a368:	4402      	add	r2, r0
 800a36a:	4603      	mov	r3, r0
 800a36c:	4293      	cmp	r3, r2
 800a36e:	d100      	bne.n	800a372 <memset+0xa>
 800a370:	4770      	bx	lr
 800a372:	f803 1b01 	strb.w	r1, [r3], #1
 800a376:	e7f9      	b.n	800a36c <memset+0x4>

0800a378 <__libc_init_array>:
 800a378:	b570      	push	{r4, r5, r6, lr}
 800a37a:	4d0d      	ldr	r5, [pc, #52]	@ (800a3b0 <__libc_init_array+0x38>)
 800a37c:	4c0d      	ldr	r4, [pc, #52]	@ (800a3b4 <__libc_init_array+0x3c>)
 800a37e:	1b64      	subs	r4, r4, r5
 800a380:	10a4      	asrs	r4, r4, #2
 800a382:	2600      	movs	r6, #0
 800a384:	42a6      	cmp	r6, r4
 800a386:	d109      	bne.n	800a39c <__libc_init_array+0x24>
 800a388:	4d0b      	ldr	r5, [pc, #44]	@ (800a3b8 <__libc_init_array+0x40>)
 800a38a:	4c0c      	ldr	r4, [pc, #48]	@ (800a3bc <__libc_init_array+0x44>)
 800a38c:	f000 f8dc 	bl	800a548 <_init>
 800a390:	1b64      	subs	r4, r4, r5
 800a392:	10a4      	asrs	r4, r4, #2
 800a394:	2600      	movs	r6, #0
 800a396:	42a6      	cmp	r6, r4
 800a398:	d105      	bne.n	800a3a6 <__libc_init_array+0x2e>
 800a39a:	bd70      	pop	{r4, r5, r6, pc}
 800a39c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3a0:	4798      	blx	r3
 800a3a2:	3601      	adds	r6, #1
 800a3a4:	e7ee      	b.n	800a384 <__libc_init_array+0xc>
 800a3a6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3aa:	4798      	blx	r3
 800a3ac:	3601      	adds	r6, #1
 800a3ae:	e7f2      	b.n	800a396 <__libc_init_array+0x1e>
 800a3b0:	0800a5d0 	.word	0x0800a5d0
 800a3b4:	0800a5d0 	.word	0x0800a5d0
 800a3b8:	0800a5d0 	.word	0x0800a5d0
 800a3bc:	0800a5d4 	.word	0x0800a5d4

0800a3c0 <__retarget_lock_acquire_recursive>:
 800a3c0:	4770      	bx	lr

0800a3c2 <__retarget_lock_release_recursive>:
 800a3c2:	4770      	bx	lr

0800a3c4 <_reclaim_reent>:
 800a3c4:	4b2d      	ldr	r3, [pc, #180]	@ (800a47c <_reclaim_reent+0xb8>)
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	4283      	cmp	r3, r0
 800a3ca:	b570      	push	{r4, r5, r6, lr}
 800a3cc:	4604      	mov	r4, r0
 800a3ce:	d053      	beq.n	800a478 <_reclaim_reent+0xb4>
 800a3d0:	69c3      	ldr	r3, [r0, #28]
 800a3d2:	b31b      	cbz	r3, 800a41c <_reclaim_reent+0x58>
 800a3d4:	68db      	ldr	r3, [r3, #12]
 800a3d6:	b163      	cbz	r3, 800a3f2 <_reclaim_reent+0x2e>
 800a3d8:	2500      	movs	r5, #0
 800a3da:	69e3      	ldr	r3, [r4, #28]
 800a3dc:	68db      	ldr	r3, [r3, #12]
 800a3de:	5959      	ldr	r1, [r3, r5]
 800a3e0:	b9b1      	cbnz	r1, 800a410 <_reclaim_reent+0x4c>
 800a3e2:	3504      	adds	r5, #4
 800a3e4:	2d80      	cmp	r5, #128	@ 0x80
 800a3e6:	d1f8      	bne.n	800a3da <_reclaim_reent+0x16>
 800a3e8:	69e3      	ldr	r3, [r4, #28]
 800a3ea:	4620      	mov	r0, r4
 800a3ec:	68d9      	ldr	r1, [r3, #12]
 800a3ee:	f000 f855 	bl	800a49c <_free_r>
 800a3f2:	69e3      	ldr	r3, [r4, #28]
 800a3f4:	6819      	ldr	r1, [r3, #0]
 800a3f6:	b111      	cbz	r1, 800a3fe <_reclaim_reent+0x3a>
 800a3f8:	4620      	mov	r0, r4
 800a3fa:	f000 f84f 	bl	800a49c <_free_r>
 800a3fe:	69e3      	ldr	r3, [r4, #28]
 800a400:	689d      	ldr	r5, [r3, #8]
 800a402:	b15d      	cbz	r5, 800a41c <_reclaim_reent+0x58>
 800a404:	4629      	mov	r1, r5
 800a406:	4620      	mov	r0, r4
 800a408:	682d      	ldr	r5, [r5, #0]
 800a40a:	f000 f847 	bl	800a49c <_free_r>
 800a40e:	e7f8      	b.n	800a402 <_reclaim_reent+0x3e>
 800a410:	680e      	ldr	r6, [r1, #0]
 800a412:	4620      	mov	r0, r4
 800a414:	f000 f842 	bl	800a49c <_free_r>
 800a418:	4631      	mov	r1, r6
 800a41a:	e7e1      	b.n	800a3e0 <_reclaim_reent+0x1c>
 800a41c:	6961      	ldr	r1, [r4, #20]
 800a41e:	b111      	cbz	r1, 800a426 <_reclaim_reent+0x62>
 800a420:	4620      	mov	r0, r4
 800a422:	f000 f83b 	bl	800a49c <_free_r>
 800a426:	69e1      	ldr	r1, [r4, #28]
 800a428:	b111      	cbz	r1, 800a430 <_reclaim_reent+0x6c>
 800a42a:	4620      	mov	r0, r4
 800a42c:	f000 f836 	bl	800a49c <_free_r>
 800a430:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a432:	b111      	cbz	r1, 800a43a <_reclaim_reent+0x76>
 800a434:	4620      	mov	r0, r4
 800a436:	f000 f831 	bl	800a49c <_free_r>
 800a43a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a43c:	b111      	cbz	r1, 800a444 <_reclaim_reent+0x80>
 800a43e:	4620      	mov	r0, r4
 800a440:	f000 f82c 	bl	800a49c <_free_r>
 800a444:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a446:	b111      	cbz	r1, 800a44e <_reclaim_reent+0x8a>
 800a448:	4620      	mov	r0, r4
 800a44a:	f000 f827 	bl	800a49c <_free_r>
 800a44e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a450:	b111      	cbz	r1, 800a458 <_reclaim_reent+0x94>
 800a452:	4620      	mov	r0, r4
 800a454:	f000 f822 	bl	800a49c <_free_r>
 800a458:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a45a:	b111      	cbz	r1, 800a462 <_reclaim_reent+0x9e>
 800a45c:	4620      	mov	r0, r4
 800a45e:	f000 f81d 	bl	800a49c <_free_r>
 800a462:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a464:	b111      	cbz	r1, 800a46c <_reclaim_reent+0xa8>
 800a466:	4620      	mov	r0, r4
 800a468:	f000 f818 	bl	800a49c <_free_r>
 800a46c:	6a23      	ldr	r3, [r4, #32]
 800a46e:	b11b      	cbz	r3, 800a478 <_reclaim_reent+0xb4>
 800a470:	4620      	mov	r0, r4
 800a472:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a476:	4718      	bx	r3
 800a478:	bd70      	pop	{r4, r5, r6, pc}
 800a47a:	bf00      	nop
 800a47c:	200000c0 	.word	0x200000c0

0800a480 <memcpy>:
 800a480:	440a      	add	r2, r1
 800a482:	4291      	cmp	r1, r2
 800a484:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a488:	d100      	bne.n	800a48c <memcpy+0xc>
 800a48a:	4770      	bx	lr
 800a48c:	b510      	push	{r4, lr}
 800a48e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a492:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a496:	4291      	cmp	r1, r2
 800a498:	d1f9      	bne.n	800a48e <memcpy+0xe>
 800a49a:	bd10      	pop	{r4, pc}

0800a49c <_free_r>:
 800a49c:	b538      	push	{r3, r4, r5, lr}
 800a49e:	4605      	mov	r5, r0
 800a4a0:	2900      	cmp	r1, #0
 800a4a2:	d041      	beq.n	800a528 <_free_r+0x8c>
 800a4a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4a8:	1f0c      	subs	r4, r1, #4
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	bfb8      	it	lt
 800a4ae:	18e4      	addlt	r4, r4, r3
 800a4b0:	f000 f83e 	bl	800a530 <__malloc_lock>
 800a4b4:	4a1d      	ldr	r2, [pc, #116]	@ (800a52c <_free_r+0x90>)
 800a4b6:	6813      	ldr	r3, [r2, #0]
 800a4b8:	b933      	cbnz	r3, 800a4c8 <_free_r+0x2c>
 800a4ba:	6063      	str	r3, [r4, #4]
 800a4bc:	6014      	str	r4, [r2, #0]
 800a4be:	4628      	mov	r0, r5
 800a4c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4c4:	f000 b83a 	b.w	800a53c <__malloc_unlock>
 800a4c8:	42a3      	cmp	r3, r4
 800a4ca:	d908      	bls.n	800a4de <_free_r+0x42>
 800a4cc:	6820      	ldr	r0, [r4, #0]
 800a4ce:	1821      	adds	r1, r4, r0
 800a4d0:	428b      	cmp	r3, r1
 800a4d2:	bf01      	itttt	eq
 800a4d4:	6819      	ldreq	r1, [r3, #0]
 800a4d6:	685b      	ldreq	r3, [r3, #4]
 800a4d8:	1809      	addeq	r1, r1, r0
 800a4da:	6021      	streq	r1, [r4, #0]
 800a4dc:	e7ed      	b.n	800a4ba <_free_r+0x1e>
 800a4de:	461a      	mov	r2, r3
 800a4e0:	685b      	ldr	r3, [r3, #4]
 800a4e2:	b10b      	cbz	r3, 800a4e8 <_free_r+0x4c>
 800a4e4:	42a3      	cmp	r3, r4
 800a4e6:	d9fa      	bls.n	800a4de <_free_r+0x42>
 800a4e8:	6811      	ldr	r1, [r2, #0]
 800a4ea:	1850      	adds	r0, r2, r1
 800a4ec:	42a0      	cmp	r0, r4
 800a4ee:	d10b      	bne.n	800a508 <_free_r+0x6c>
 800a4f0:	6820      	ldr	r0, [r4, #0]
 800a4f2:	4401      	add	r1, r0
 800a4f4:	1850      	adds	r0, r2, r1
 800a4f6:	4283      	cmp	r3, r0
 800a4f8:	6011      	str	r1, [r2, #0]
 800a4fa:	d1e0      	bne.n	800a4be <_free_r+0x22>
 800a4fc:	6818      	ldr	r0, [r3, #0]
 800a4fe:	685b      	ldr	r3, [r3, #4]
 800a500:	6053      	str	r3, [r2, #4]
 800a502:	4408      	add	r0, r1
 800a504:	6010      	str	r0, [r2, #0]
 800a506:	e7da      	b.n	800a4be <_free_r+0x22>
 800a508:	d902      	bls.n	800a510 <_free_r+0x74>
 800a50a:	230c      	movs	r3, #12
 800a50c:	602b      	str	r3, [r5, #0]
 800a50e:	e7d6      	b.n	800a4be <_free_r+0x22>
 800a510:	6820      	ldr	r0, [r4, #0]
 800a512:	1821      	adds	r1, r4, r0
 800a514:	428b      	cmp	r3, r1
 800a516:	bf04      	itt	eq
 800a518:	6819      	ldreq	r1, [r3, #0]
 800a51a:	685b      	ldreq	r3, [r3, #4]
 800a51c:	6063      	str	r3, [r4, #4]
 800a51e:	bf04      	itt	eq
 800a520:	1809      	addeq	r1, r1, r0
 800a522:	6021      	streq	r1, [r4, #0]
 800a524:	6054      	str	r4, [r2, #4]
 800a526:	e7ca      	b.n	800a4be <_free_r+0x22>
 800a528:	bd38      	pop	{r3, r4, r5, pc}
 800a52a:	bf00      	nop
 800a52c:	200052cc 	.word	0x200052cc

0800a530 <__malloc_lock>:
 800a530:	4801      	ldr	r0, [pc, #4]	@ (800a538 <__malloc_lock+0x8>)
 800a532:	f7ff bf45 	b.w	800a3c0 <__retarget_lock_acquire_recursive>
 800a536:	bf00      	nop
 800a538:	200052c8 	.word	0x200052c8

0800a53c <__malloc_unlock>:
 800a53c:	4801      	ldr	r0, [pc, #4]	@ (800a544 <__malloc_unlock+0x8>)
 800a53e:	f7ff bf40 	b.w	800a3c2 <__retarget_lock_release_recursive>
 800a542:	bf00      	nop
 800a544:	200052c8 	.word	0x200052c8

0800a548 <_init>:
 800a548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a54a:	bf00      	nop
 800a54c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a54e:	bc08      	pop	{r3}
 800a550:	469e      	mov	lr, r3
 800a552:	4770      	bx	lr

0800a554 <_fini>:
 800a554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a556:	bf00      	nop
 800a558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a55a:	bc08      	pop	{r3}
 800a55c:	469e      	mov	lr, r3
 800a55e:	4770      	bx	lr
