# ğŸ”’ ZedBlock â€“ Blockchain on ZedBoard with AES-CBC & SHA-256

## ğŸ“Œ Project Overview
**ZedBlock** is a hardware-software co-design project implemented on the **Xilinx ZedBoard (Zynq-7000 SoC)**.  
It demonstrates a **secure blockchain system** by integrating **AES-CBC encryption**, **SHA-256 hashing**, and **SD card storage** with a **UART-based CLI**.  

Users can add new blocks containing temperature values or validate existing ones. The blockchain ensures **immutability**, and any tampering is detected during validation.

---

## âš™ï¸ Features
- ğŸ”‘ **AES-CBC Encryption** â€“ Secure storage of temperature data  
- ğŸ›¡ **SHA-256 Hashing** â€“ Ensures data integrity & block immutability  
- ğŸ’¾ **SD Card Storage (FAT32)** â€“ Blocks stored in `.dat` files  
- ğŸ–¥ **UART Terminal Interface** â€“ User-friendly CLI (Add / Validate block)  
- ğŸ” **Block Validation** â€“ Detects tampered or invalid blocks  
- âš¡ Real-time execution on **ZedBoard**  

---

## ğŸ§© Block Structure
Each block in the blockchain consists of:

| Field                        | Description                                                                 |
|-------------------------------|-----------------------------------------------------------------------------|
| **Block Index**              | Position of the block in the blockchain sequence.                          |
| **Temperature Value**        | Actual temperature data entered via UART terminal.                         |
| **Previous Hash**            | SHA-256 hash of the previous block, ensuring chain integrity.              |
| **Encrypted Data (AES-CBC)** | Temperature value encrypted using AES in CBC mode.                         |
| **Current Hash (SHA-256)**   | SHA-256 hash of `(Previous Hash + Encrypted Data)` securing the block.     |

---

## ğŸ–¥ï¸ System Workflow
1. User enters **temperature data** via the UART terminal.  
2. Data is **AES-CBC encrypted**.  
3. A **SHA-256 hash** is generated using `(Prev_Hash + Encrypted Data)`.  
4. Block is stored in the **SD card** as a `.dat` file (FAT32 format).  
5. Validation process:
   - Recompute hash â†’ Compare with stored hash  
   - âœ… Match â†’ Block valid  
   - âŒ Mismatch â†’ Block tampered, blockchain broken
  ---

## ğŸ–¥ï¸ Example Workflow
1. User enters temperature = 27Â°C.
2. Data is encrypted using AES-CBC.
3. SHA-256 generates block hash = abc123....
4. Block is saved to blockchain.dat.
5. On validation, system recomputes hash:
   - If match â†’ âœ… Valid block
   - If mismatch â†’ âŒ Invalid block, blockchain broken.  


---

## ğŸ“‚ Folder Structure
```
â”œâ”€â”€ .metadata/                 # Eclipse/Vitis metadata files
â”œâ”€â”€ RemoteSystemsTempFiles/    # Temp system files
â”œâ”€â”€ blockchain_sd/             # Main Vitis application
â”‚   â”œâ”€â”€ .settings/             # Project settings
â”‚   â”œâ”€â”€ .ide/                  # IDE configs
â”‚   â”œâ”€â”€ src/                   # Main source code
â”‚   â”‚   â”œâ”€â”€ aes.c / aes.h      # AES-CBC encryption implementation
â”‚   â”‚   â”œâ”€â”€ sha256.c / sha256.h# SHA-256 hashing implementation
â”‚   â”‚   â”œâ”€â”€ platform.c/.h      # Platform initialization
â”‚   â”‚   â”œâ”€â”€ helloworld.c       # Main application (UART menu + blockchain logic)
â”‚   â”‚   â”œâ”€â”€ lscript.ld         # Linker script
â”‚   â”‚   â””â”€â”€ platform_config.h  # Platform configurations
â”‚   â”œâ”€â”€ Xilinx.spec            # Xilinx project config
â”‚   â””â”€â”€ .project               # Eclipse/Vitis project file
â”‚
â”œâ”€â”€ blockchain_sd_system/      # System configuration files
â”œâ”€â”€ zed_platform/              # Hardware platform (generated by Vivado â†’ exported to Vitis)
â”‚
â”œâ”€â”€ design_1_wrapper.xsa       # Hardware wrapper exported from Vivado
â”œâ”€â”€ IDE.log                    # IDE build logs
â”œâ”€â”€ .analytics                 # Auto-generated analytics
```

---

## ğŸ“Š Example Interaction
```bash
> Enter option: 1 (Add Block)
> Enter temperature: 28
Block added successfully. Index: 1, Hash: f3a7b9...

> Enter option: 2 (Validate Block)
> Enter block index: 1
Validation: âœ… Block is valid
```
---
## Output

<img width="662" height="844" alt="Screenshot 2025-07-07 175853" src="https://github.com/user-attachments/assets/258b12e3-eaf0-4ab2-898c-507614a832f1" />

---

## ğŸ”§ Tools & Technologies
- **Hardware:** Xilinx ZedBoard (Zynq-7000 SoC)  
- **HDL Design:** Vivado 2020.2  
- **Software Development:** Vitis 2020.2  
- **Language:** C (AES-CBC, SHA-256, FatFs APIs)  
- **Filesystem:** FatFs (FAT32 for SD card)  
- **Interface:** UART (Tera Term / PuTTY, 115200 baud rate)  

---
## ğŸ‘¨â€ğŸ’» Author
Developed by : Priyank Tyagi 
ğŸ“§ Contact: priyanktyagi404@gmail.com

