; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
; RUN: opt -passes="vplan-vec" -vplan-vec-scenario="n0;v4;m2" -S < %s 2>&1 | FileCheck %s

;; Check that store intitalizing the inscan reduction is unmasked for
;; masked mode loop.

;; void foo(float *A, float *B) {
;;   float x = 0.0f;
;; #pragma omp simd reduction(inscan, + : x)
;;   for (int i=0; i<1024; i++) {
;;     x += A[i];
;; #pragma omp scan inclusive(x)
;;     B[i] = x;
;;   }
;; }

target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

define void @omp_scan(ptr %A, ptr %B) {
; CHECK-LABEL:  Single loop scenario:
; CHECK-NEXT:   MainLoop: unmasked, VF=4
; CHECK-NEXT:   PeelLoop: none
; CHECK-NEXT:   Remainders: masked, VF=2,
;
; CHECK:        entry:
; CHECK-NEXT:    [[X_RED0:%.*]] = alloca float, align 4
; CHECK-NEXT:    [[X_RED_VEC0:%.*]] = alloca <4 x float>, align 16
; CHECK:         [[DOTVEC0:%.*]] = alloca <2 x float>, align 8
; CHECK:         br label [[DIR_OMP_SIMD_10:%.*]]
; CHECK-EMPTY:
; CHECK:        VPlannedBB25:
; CHECK-NEXT:    call void @llvm.lifetime.start.p0(i64 8, ptr [[DOTVEC0_1:%.*]])
; CHECK-NEXT:    [[TMP19:%.*]] = load float, ptr [[X_RED0]], align 1
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT560:%.*]] = insertelement <2 x float> poison, float [[TMP19]], i64 0
; CHECK-NEXT:    [[BROADCAST_SPLAT570:%.*]] = shufflevector <2 x float> [[BROADCAST_SPLATINSERT560]], <2 x float> poison, <2 x i32> zeroinitializer
; CHECK-NEXT:    [[TMP20:%.*]] = load float, ptr [[X_RED0]], align 1
; CHECK-NEXT:    [[TMP21:%.*]] = sub i64 1024, [[UNI_PHI230:%.*]]
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT320:%.*]] = insertelement <2 x i64> poison, i64 [[TMP21]], i64 0
; CHECK-NEXT:    [[BROADCAST_SPLAT330:%.*]] = shufflevector <2 x i64> [[BROADCAST_SPLATINSERT320]], <2 x i64> poison, <2 x i32> zeroinitializer
; CHECK-NEXT:    br label [[VPLANNEDBB260:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  VPlannedBB26:
; CHECK-NEXT:    [[UNI_PHI270:%.*]] = phi i64 [ 0, [[VPLANNEDBB250:%.*]] ], [ [[TMP35:%.*]], [[NEW_LATCH0:%.*]] ]
; CHECK-NEXT:    [[VEC_PHI280:%.*]] = phi <2 x i64> [ <i64 0, i64 1>, [[VPLANNEDBB250]] ], [ [[TMP34:%.*]], [[NEW_LATCH0]] ]
; CHECK-NEXT:    [[VEC_PHI290:%.*]] = phi <2 x float> [ [[BROADCAST_SPLAT570]], [[VPLANNEDBB250]] ], [ [[PREDBLEND0:%.*]], [[NEW_LATCH0]] ]
; CHECK-NEXT:    [[TMP22:%.*]] = add nuw nsw  <2 x i64> [[VEC_PHI280]], [[BROADCAST_SPLAT310:%.*]]
; CHECK-NEXT:    [[DOTEXTRACT_0_0:%.*]] = extractelement <2 x i64> [[TMP22]], i32 0
; CHECK-NEXT:    store <2 x float> zeroinitializer, ptr [[DOTVEC0]], align 1
; CHECK-NEXT:    [[TMP23:%.*]] = icmp ult i64 [[UNI_PHI270]], [[TMP21]]
; CHECK-NEXT:    [[TMP24:%.*]] = icmp ult <2 x i64> [[VEC_PHI280]], [[BROADCAST_SPLAT330]]
; CHECK-NEXT:    br label [[VPLANNEDBB340:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  VPlannedBB34:
; CHECK-NEXT:    br label [[VPLANNEDBB350:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  VPlannedBB35:
; CHECK-NEXT:    br label [[VPLANNEDBB360:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  VPlannedBB36:
; CHECK-NEXT:    br label [[VPLANNEDBB370:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  VPlannedBB37:
; CHECK-NEXT:    [[TMP25:%.*]] = trunc <2 x i64> [[TMP22]] to <2 x i32>
; CHECK-NEXT:    [[SCALAR_GEP380:%.*]] = getelementptr inbounds float, ptr [[A0:%.*]], i64 [[DOTEXTRACT_0_0]]
; CHECK-NEXT:    [[WIDE_MASKED_LOAD0:%.*]] = call <2 x float> @llvm.masked.load.v2f32.p0(ptr [[SCALAR_GEP380]], i32 4, <2 x i1> [[TMP24]], <2 x float> poison)
; CHECK-NEXT:    [[WIDE_LOAD390:%.*]] = load <2 x float>, ptr [[DOTVEC0]], align 4
; CHECK-NEXT:    [[TMP27:%.*]] = fadd fast <2 x float> [[WIDE_LOAD390]], [[WIDE_MASKED_LOAD0]]
; CHECK-NEXT:    call void @llvm.masked.store.v2f32.p0(<2 x float> [[TMP27]], ptr [[DOTVEC0]], i32 4, <2 x i1> [[TMP24]])
; CHECK-NEXT:    br label [[VPLANNEDBB400:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  VPlannedBB40:
; CHECK-NEXT:    br label [[VPLANNEDBB410:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  VPlannedBB41:
; CHECK-NEXT:    br label [[VPLANNEDBB420:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  VPlannedBB42:
; CHECK-NEXT:    [[WIDE_LOAD430:%.*]] = load <2 x float>, ptr [[DOTVEC0]], align 1
; CHECK-NEXT:    [[TMP28:%.*]] = shufflevector <2 x float> [[WIDE_LOAD430]], <2 x float> zeroinitializer, <2 x i32> <i32 2, i32 0>
; CHECK-NEXT:    [[TMP29:%.*]] = fadd fast <2 x float> [[WIDE_LOAD430]], [[TMP28]]
; CHECK-NEXT:    [[TMP30:%.*]] = fadd fast <2 x float> [[TMP29]], [[VEC_PHI290]]
; CHECK-NEXT:    call void @llvm.masked.store.v2f32.p0(<2 x float> [[TMP30]], ptr [[DOTVEC0]], i32 1, <2 x i1> [[TMP24]])
; CHECK-NEXT:    [[TMP31:%.*]] = bitcast <2 x i1> [[TMP24]] to i2
; CHECK-NEXT:    [[CTLZ0:%.*]] = call i2 @llvm.ctlz.i2(i2 [[TMP31]], i1 true)
; CHECK-NEXT:    [[TMP32:%.*]] = sub i2 1, [[CTLZ0]]
; CHECK-NEXT:    [[LAST_ACTIVE_LANE0:%.*]] = extractelement <2 x float> [[TMP30]], i2 [[TMP32]]
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT510:%.*]] = insertelement <2 x float> poison, float [[LAST_ACTIVE_LANE0]], i64 0
; CHECK-NEXT:    [[BROADCAST_SPLAT520:%.*]] = shufflevector <2 x float> [[BROADCAST_SPLATINSERT510]], <2 x float> poison, <2 x i32> zeroinitializer
; CHECK-NEXT:    br label [[VPLANNEDBB440:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  VPlannedBB44:
; CHECK-NEXT:    br label [[VPLANNEDBB450:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  VPlannedBB45:
; CHECK-NEXT:    br label [[VPLANNEDBB460:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  VPlannedBB46:
; CHECK-NEXT:    [[WIDE_LOAD470:%.*]] = load <2 x float>, ptr [[DOTVEC0]], align 4
; CHECK-NEXT:    [[SCALAR_GEP480:%.*]] = getelementptr inbounds float, ptr [[B0:%.*]], i64 [[DOTEXTRACT_0_0]]
; CHECK-NEXT:    call void @llvm.masked.store.v2f32.p0(<2 x float> [[WIDE_LOAD470]], ptr [[SCALAR_GEP480]], i32 4, <2 x i1> [[TMP24]])
; CHECK-NEXT:    br label [[VPLANNEDBB490:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  VPlannedBB49:
; CHECK-NEXT:    br label [[VPLANNEDBB500:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  VPlannedBB50:
; CHECK-NEXT:    br label [[NEW_LATCH0]]
; CHECK-EMPTY:
; CHECK-NEXT:  new_latch:
; CHECK-NEXT:    [[PREDBLEND0]] = select <2 x i1> [[TMP24]], <2 x float> [[BROADCAST_SPLAT520]], <2 x float> [[VEC_PHI290]]
; CHECK-NEXT:    [[PREDBLEND_EXTRACT_0_0:%.*]] = extractelement <2 x float> [[PREDBLEND0]], i32 0
; CHECK-NEXT:    [[TMP34]] = add nuw nsw <2 x i64> [[VEC_PHI280]], <i64 2, i64 2>
; CHECK-NEXT:    [[TMP35]] = add nuw nsw i64 [[UNI_PHI270]], 2
; CHECK-NEXT:    [[TMP36:%.*]] = icmp ult <2 x i64> [[TMP34]], [[BROADCAST_SPLAT330]]
; CHECK-NEXT:    [[TMP37:%.*]] = bitcast <2 x i1> [[TMP36]] to i2
; CHECK-NEXT:    [[TMP38:%.*]] = icmp eq i2 [[TMP37]], 0
; CHECK-NEXT:    br i1 [[TMP38]], label [[VPLANNEDBB530:%.*]], label [[VPLANNEDBB260]]
;
entry:
  %x.red = alloca float, align 4
  br label %DIR.OMP.SIMD.1

DIR.OMP.SIMD.1:                                   ; preds = %entry
  store float 0.000000e+00, ptr %x.red, align 4
  br label %DIR.OMP.SIMD.138

DIR.OMP.SIMD.138:                                 ; preds = %DIR.OMP.SIMD.1
  %0 = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"(), "QUAL.OMP.REDUCTION.ADD:INSCAN.TYPED"(ptr %x.red, float zeroinitializer, i32 1, i64 1) ]
  br label %DIR.VPO.END.GUARD.MEM.MOTION.426

DIR.VPO.END.GUARD.MEM.MOTION.426:                 ; preds = %DIR.OMP.SIMD.138, %DIR.VPO.END.GUARD.MEM.MOTION.4
  %indvars.iv = phi i64 [ 0, %DIR.OMP.SIMD.138 ], [ %indvars.iv.next, %DIR.VPO.END.GUARD.MEM.MOTION.4 ]
  br label %DIR.VPO.GUARD.MEM.MOTION.2

DIR.VPO.GUARD.MEM.MOTION.2:                       ; preds = %DIR.VPO.END.GUARD.MEM.MOTION.426
  %guard.start1 = call token @llvm.directive.region.entry() [ "DIR.VPO.GUARD.MEM.MOTION"(), "QUAL.OMP.LIVEIN"(ptr %x.red) ]
  br label %DIR.OMP.SIMD.139

DIR.OMP.SIMD.139:                                 ; preds = %DIR.VPO.GUARD.MEM.MOTION.2
  br label %DIR.OMP.END.SCAN.335

DIR.OMP.END.SCAN.335:                             ; preds = %DIR.OMP.SIMD.139
  %1 = trunc i64 %indvars.iv to i32
  %arrayidx = getelementptr inbounds float, ptr %A, i64 %indvars.iv
  %2 = load float, ptr %arrayidx, align 4
  %3 = load float, ptr %x.red, align 4
  %add5 = fadd fast float %3, %2
  store float %add5, ptr %x.red, align 4
  br label %DIR.VPO.END.GUARD.MEM.MOTION.552

DIR.VPO.END.GUARD.MEM.MOTION.552:                 ; preds = %DIR.OMP.END.SCAN.335
  call void @llvm.directive.region.exit(token %guard.start1) [ "DIR.VPO.END.GUARD.MEM.MOTION"() ]
  br label %DIR.OMP.SCAN.3

DIR.OMP.SCAN.3:                                   ; preds = %DIR.VPO.END.GUARD.MEM.MOTION.552
  %4 = call token @llvm.directive.region.entry() [ "DIR.OMP.SCAN"(), "QUAL.OMP.INCLUSIVE"(ptr %x.red, i64 1) ]
  br label %DIR.OMP.SCAN.2

DIR.OMP.SCAN.2:                                   ; preds = %DIR.OMP.SCAN.3
  fence acq_rel
  br label %DIR.OMP.END.SCAN.5

DIR.OMP.END.SCAN.5:                               ; preds = %DIR.OMP.SCAN.2
  call void @llvm.directive.region.exit(token %4) [ "DIR.OMP.END.SCAN"() ]
  br label %DIR.OMP.END.SCAN.9.split

DIR.OMP.END.SCAN.9.split:
  %guard.start2 = call token @llvm.directive.region.entry() [ "DIR.VPO.GUARD.MEM.MOTION"(), "QUAL.OMP.LIVEIN"(ptr %x.red) ]
  br label %DIR.OMP.END.SCAN.3

DIR.OMP.END.SCAN.3:                               ; preds = %DIR.OMP.END.SCAN.5
  %5 = load float, ptr %x.red, align 4
  %arrayidx7 = getelementptr inbounds float, ptr %B, i64 %indvars.iv
  store float %5, ptr %arrayidx7, align 4
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
  br label %DIR.VPO.END.GUARD.MEM.MOTION.8

DIR.VPO.END.GUARD.MEM.MOTION.8:                   ; preds = %DIR.OMP.END.SCAN.335
  call void @llvm.directive.region.exit(token %guard.start2) [ "DIR.VPO.END.GUARD.MEM.MOTION"() ]
  br label %DIR.VPO.END.GUARD.MEM.MOTION.4

DIR.VPO.END.GUARD.MEM.MOTION.4:                   ; preds = %DIR.VPO.END.GUARD.MEM.MOTION.8
  %exitcond.not = icmp eq i64 %indvars.iv.next, 1024
  br i1 %exitcond.not, label %DIR.OMP.END.SIMD.1, label %DIR.VPO.END.GUARD.MEM.MOTION.426, !llvm.loop !0

DIR.OMP.END.SIMD.1:                               ; preds = %DIR.VPO.END.GUARD.MEM.MOTION.4
  call void @llvm.directive.region.exit(token %0) [ "DIR.OMP.END.SIMD"() ]
  br label %omp.precond.end

omp.precond.end:                                  ; preds = %DIR.OMP.END.SIMD.1, %entry
  ret void
}

declare token @llvm.directive.region.entry()

declare void @llvm.directive.region.exit(token)

!0 = distinct !{!0, !1, !2}
!1 = !{!"llvm.loop.vectorize.enable", i1 true}
!2 = !{!"llvm.loop.vectorize.ivdep_loop", i32 0}
