/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/


/* clang-format off */
#define DEF_tof2_reg_device_select_address  0x0ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_address  0x0ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_scratch_reg_address  0x0ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_scratch_reg_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_scratch_reg_array_count  0x4ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_scratch_reg_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_scratch_reg_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_freerun_cnt_address  0x10ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_dma_glb_ctrl_address  0x14ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_wrr_table0_address  0x18ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_wrr_table1_address  0x1cul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_wrr_table2_address  0x20ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_wrr_table3_address  0x24ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_dmard_thruput_ctrl_address  0x28ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_int_timeout_ctrl_address  0x2cul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_cpu_glb_ctrl_address  0x30ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_cpu_ind_addr_low_address  0x38ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_cpu_ind_addr_high_address  0x3cul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_cpu_ind_data00_address  0x40ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_cpu_ind_data01_address  0x44ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_cpu_ind_data10_address  0x48ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_cpu_ind_data11_address  0x4cul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_cpu_ind_rerr_address  0x50ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_dma_tag_pndg_address  0x54ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_glb_shadow_int_address  0x58ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_shadow_int_address  0x80ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_shadow_int_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_shadow_int_array_count  0x10ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_shadow_int_array_index_max  0xful
#define DEF_tof2_reg_device_select_pcie_bar01_regs_shadow_int_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_shadow_msk_address  0xc0ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_shadow_msk_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_shadow_msk_array_count  0x10ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_shadow_msk_array_index_max  0xful
#define DEF_tof2_reg_device_select_pcie_bar01_regs_shadow_msk_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_window0_base_param_address  0x100ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_window0_base_high_address  0x104ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_window0_limit_low_address  0x108ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_window0_limit_high_address  0x10cul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_window1_base_param_address  0x110ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_window1_base_high_address  0x114ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_window1_limit_low_address  0x118ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_window1_limit_high_address  0x11cul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_default_pciehdr_param_address  0x120ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_pcie_intr_address  0x140ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_pcie_intr_stat_address  0x140ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_pcie_intr_en0_address  0x144ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_pcie_intr_en1_address  0x148ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_pcie_intr_inj_address  0x14cul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_pcie_intr_freeze_enable_address  0x150ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_sram_ecc_address  0x154ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_rxbuf_sbe_err_log_address  0x158ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_rxbuf_mbe_err_log_address  0x15cul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_rxcpl_sbe_err_log_address  0x160ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_rxcpl_mbe_err_log_address  0x164ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_txbuf_sbe_err_log_address  0x168ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_txbuf_mbe_err_log_address  0x16cul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_msix_sbe_err_log_address  0x170ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_msix_mbe_err_log_address  0x174ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_pcie_dev_info_address  0x180ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_pcie_dev_info_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_pcie_dev_info_array_count  0x8ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_pcie_dev_info_array_index_max  0x7ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_pcie_dev_info_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_pcie_bus_dev_address  0x1a0ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_pcie_dma_temp_stall_address  0x1a4ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_pcie_mst_cred_address  0x1a8ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_dft_csr_address  0x1acul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_pcie_bw_change_address  0x1b0ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_tl_tx_proterr_address  0x1b4ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_msix_map_address  0x200ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_msix_map_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_msix_map_array_count  0x80ul
#define DEF_tof2_reg_device_select_pcie_bar01_regs_msix_map_array_index_max  0x7ful
#define DEF_tof2_reg_device_select_pcie_bar01_regs_msix_map_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_misc_regs_address  0x80000ul
#define DEF_tof2_reg_device_select_misc_regs_soft_reset_address  0x80000ul
#define DEF_tof2_reg_device_select_misc_regs_reset_option_address  0x80004ul
#define DEF_tof2_reg_device_select_misc_regs_pciectl_reset_ctrl_address  0x80008ul
#define DEF_tof2_reg_device_select_misc_regs_dbg_rst_address  0x8000cul
#define DEF_tof2_reg_device_select_misc_regs_gpio_ctrl_address  0x80010ul
#define DEF_tof2_reg_device_select_misc_regs_clkobs_ctrl_address  0x80014ul
#define DEF_tof2_reg_device_select_misc_regs_pps_pll_ctrl0_address  0x80018ul
#define DEF_tof2_reg_device_select_misc_regs_pps_pll_ctrl1_address  0x8001cul
#define DEF_tof2_reg_device_select_misc_regs_core_pll_ctrl0_address  0x80020ul
#define DEF_tof2_reg_device_select_misc_regs_core_pll_ctrl1_address  0x80024ul
#define DEF_tof2_reg_device_select_misc_regs_mac0_pll_ctrl0_address  0x80028ul
#define DEF_tof2_reg_device_select_misc_regs_mac0_pll_ctrl1_address  0x8002cul
#define DEF_tof2_reg_device_select_misc_regs_mac1_pll_ctrl0_address  0x80030ul
#define DEF_tof2_reg_device_select_misc_regs_mac1_pll_ctrl1_address  0x80034ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_lane_ctrl0_address  0x80038ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_lane_ctrl1_address  0x8003cul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_lane_status0_address  0x80040ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_lane_status1_address  0x80044ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_sram_bypass_address  0x80048ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_sram_init_status_address  0x8004cul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_pipe_config_address  0x80050ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_rtune_address  0x80054ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_mode_address  0x80058ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_bs_ref_tx_dco_ctrl_address  0x8005cul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rx_ctrl_address  0x80060ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_mplla_ctrl0_address  0x80064ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_mplla_ctrl1_address  0x80068ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_mplla_ctrl2_address  0x8006cul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_mplla_ctrl3_address  0x80070ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_mplla_ctrl4_address  0x80074ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_mpllb_ctrl0_address  0x80078ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_mpllb_ctrl1_address  0x8007cul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_mpllb_ctrl2_address  0x80080ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_mpllb_ctrl3_address  0x80084ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_mpllb_ctrl4_address  0x80088ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq0_ctrl_g1_address  0x80090ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq0_ctrl_g1_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq0_ctrl_g1_array_count  0x4ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq0_ctrl_g1_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq0_ctrl_g1_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq0_ctrl_g2_address  0x800a0ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq0_ctrl_g2_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq0_ctrl_g2_array_count  0x4ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq0_ctrl_g2_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq0_ctrl_g2_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq0_ctrl_g3_address  0x800b0ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq0_ctrl_g3_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq0_ctrl_g3_array_count  0x4ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq0_ctrl_g3_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq0_ctrl_g3_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq1_ctrl_g1_address  0x800c0ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq1_ctrl_g1_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq1_ctrl_g1_array_count  0x4ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq1_ctrl_g1_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq1_ctrl_g1_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq1_ctrl_g2_address  0x800d0ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq1_ctrl_g2_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq1_ctrl_g2_array_count  0x4ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq1_ctrl_g2_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq1_ctrl_g2_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq1_ctrl_g3_address  0x800e0ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq1_ctrl_g3_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq1_ctrl_g3_array_count  0x4ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq1_ctrl_g3_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_rxeq1_ctrl_g3_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_txeq_ctrl_g1_address  0x800f0ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_txeq_ctrl_g1_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_txeq_ctrl_g1_array_count  0x4ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_txeq_ctrl_g1_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_txeq_ctrl_g1_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_txeq_ctrl_g2_address  0x80100ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_txeq_ctrl_g2_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_txeq_ctrl_g2_array_count  0x4ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_txeq_ctrl_g2_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_txeq_ctrl_g2_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_txeq_ctrl_g3_address  0x80110ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_txeq_ctrl_g3_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_txeq_ctrl_g3_array_count  0x4ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_txeq_ctrl_g3_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_phy_ovr_txeq_ctrl_g3_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_misc_regs_spi_outdata0_address  0x80120ul
#define DEF_tof2_reg_device_select_misc_regs_spi_outdata1_address  0x80124ul
#define DEF_tof2_reg_device_select_misc_regs_spi_command_address  0x80128ul
#define DEF_tof2_reg_device_select_misc_regs_spi_indata_address  0x8012cul
#define DEF_tof2_reg_device_select_misc_regs_spi_idcode_address  0x80130ul
#define DEF_tof2_reg_device_select_misc_regs_pciectl_gen3_default_address  0x80134ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_rxeq_ctrl_address  0x80138ul
#define DEF_tof2_reg_device_select_misc_regs_baresync_ctrl_address  0x8013cul
#define DEF_tof2_reg_device_select_misc_regs_fuse_ctrl_address  0x80140ul
#define DEF_tof2_reg_device_select_misc_regs_func_fuse_address  0x80180ul
#define DEF_tof2_reg_device_select_misc_regs_func_fuse_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_misc_regs_func_fuse_array_count  0x10ul
#define DEF_tof2_reg_device_select_misc_regs_func_fuse_array_index_max  0xful
#define DEF_tof2_reg_device_select_misc_regs_func_fuse_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_misc_regs_fuse_status_address  0x801c0ul
#define DEF_tof2_reg_device_select_misc_regs_tcu_control0_address  0x801c4ul
#define DEF_tof2_reg_device_select_misc_regs_tcu_control1_address  0x801c8ul
#define DEF_tof2_reg_device_select_misc_regs_tcu_wrack_address  0x801ccul
#define DEF_tof2_reg_device_select_misc_regs_tcu_status_address  0x801d0ul
#define DEF_tof2_reg_device_select_misc_regs_tv80_debug_ctrl_address  0x801d4ul
#define DEF_tof2_reg_device_select_misc_regs_tv80_debug_head_ptr_address  0x801d8ul
#define DEF_tof2_reg_device_select_misc_regs_tv80_debug_tail_ptr_address  0x801dcul
#define DEF_tof2_reg_device_select_misc_regs_tv80_stall_on_error_address  0x801e0ul
#define DEF_tof2_reg_device_select_misc_regs_tv80_halted_status_address  0x801e4ul
#define DEF_tof2_reg_device_select_misc_regs_tv80_watchdog_ctrl_address  0x801e8ul
#define DEF_tof2_reg_device_select_misc_regs_tv80_watchdog_count_address  0x801ecul
#define DEF_tof2_reg_device_select_misc_regs_tv80_addr_msb_address  0x801f0ul
#define DEF_tof2_reg_device_select_misc_regs_pvt_ctrl_address  0x801f4ul
#define DEF_tof2_reg_device_select_misc_regs_pvt_int_address  0x801f8ul
#define DEF_tof2_reg_device_select_misc_regs_pvt_status_address  0x801fcul
#define DEF_tof2_reg_device_select_misc_regs_misc_intr_address  0x80200ul
#define DEF_tof2_reg_device_select_misc_regs_misc_intr_stat_address  0x80200ul
#define DEF_tof2_reg_device_select_misc_regs_misc_intr_en0_address  0x80204ul
#define DEF_tof2_reg_device_select_misc_regs_misc_intr_en1_address  0x80208ul
#define DEF_tof2_reg_device_select_misc_regs_misc_intr_inj_address  0x8020cul
#define DEF_tof2_reg_device_select_misc_regs_misc_intr_freeze_enable_address  0x80210ul
#define DEF_tof2_reg_device_select_misc_regs_sram_ecc_address  0x80214ul
#define DEF_tof2_reg_device_select_misc_regs_pciephy_sram_sbe_err_log_address  0x80218ul
#define DEF_tof2_reg_device_select_misc_regs_pciephy_sram_mbe_err_log_address  0x8021cul
#define DEF_tof2_reg_device_select_misc_regs_tv80mem_sbe_err_log_address  0x80220ul
#define DEF_tof2_reg_device_select_misc_regs_tv80mem_mbe_err_log_address  0x80224ul
#define DEF_tof2_reg_device_select_misc_regs_tv80_intr_address  0x80240ul
#define DEF_tof2_reg_device_select_misc_regs_tv80_intr_stat_address  0x80240ul
#define DEF_tof2_reg_device_select_misc_regs_tv80_intr_en0_address  0x80244ul
#define DEF_tof2_reg_device_select_misc_regs_tv80_intr_en1_address  0x80248ul
#define DEF_tof2_reg_device_select_misc_regs_tv80_intr_inj_address  0x8024cul
#define DEF_tof2_reg_device_select_misc_regs_tv80_intr_freeze_enable_address  0x80250ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_debug_ctrl_address  0x80254ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_debug_tail_ptr_address  0x80258ul
#define DEF_tof2_reg_device_select_misc_regs_pcie_debug_head_ptr_address  0x8025cul
#define DEF_tof2_reg_device_select_misc_regs_fuse_vid_override_address  0x80260ul
#define DEF_tof2_reg_device_select_misc_regs_clkpad_ctrl_address  0x80264ul
#define DEF_tof2_reg_device_select_misc_regs_barealt_ctrl_address  0x80268ul
#define DEF_tof2_reg_device_select_misc_regs_scratch_address  0x80280ul
#define DEF_tof2_reg_device_select_misc_regs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_misc_regs_scratch_array_count  0x20ul
#define DEF_tof2_reg_device_select_misc_regs_scratch_array_index_max  0x1ful
#define DEF_tof2_reg_device_select_misc_regs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_misc_tv80_regs_address  0x84000ul
#define DEF_tof2_reg_device_select_misc_tv80_regs_dummy_register_address  0x84000ul
#define DEF_tof2_reg_device_select_misc_tv80_regs_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_misc_tv80_regs_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_device_select_misc_tv80_regs_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_device_select_misc_tv80_regs_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_mbc_address  0x180000ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_address  0x180000ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_scratch_address  0x180000ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_scratch_array_count  0x4ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_dft_csr_address  0x180010ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_ctrl_address  0x180014ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_flush_address  0x180018ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_link_down_address  0x18001cul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_ts_set_value_address  0x180020ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_ts_set_value_baresync_ts_set_value_0_2_address  0x180020ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_ts_set_value_baresync_ts_set_value_1_2_address  0x180024ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_ts_inc_address  0x180030ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_ts_inc_baresync_ts_inc_0_3_address  0x180030ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_ts_inc_baresync_ts_inc_1_3_address  0x180034ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_ts_inc_baresync_ts_inc_2_3_address  0x180038ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_global_ts_set_address  0x180040ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_global_ts_set_global_ts_set_0_2_address  0x180040ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_global_ts_set_global_ts_set_1_2_address  0x180044ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_global_ts_inc_address  0x180048ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_global_ts_inc_global_ts_inc_0_2_address  0x180048ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_global_ts_inc_global_ts_inc_1_2_address  0x18004cul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_global_ts_inc_value_address  0x180050ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_global_ts_offset_value_address  0x180058ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_global_ts_offset_value_global_ts_offset_value_0_2_address  0x180058ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_global_ts_offset_value_global_ts_offset_value_1_2_address  0x18005cul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_ts_timer_address  0x180060ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_ts_capture_address  0x180064ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_global_ts_value_address  0x180068ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_global_ts_value_global_ts_value_0_2_address  0x180068ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_global_ts_value_global_ts_value_1_2_address  0x18006cul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_ts_value_address  0x180070ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_ts_value_baresync_ts_value_0_2_address  0x180070ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_ts_value_baresync_ts_value_1_2_address  0x180074ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_alt_ts_value_address  0x180078ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_alt_ts_value_baresync_alt_ts_value_0_2_address  0x180078ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_alt_ts_value_baresync_alt_ts_value_1_2_address  0x18007cul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_intr_stat_address  0x180080ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_intr_en_0_address  0x180084ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_intr_en_1_address  0x180088ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_freeze_en_address  0x18008cul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_intr_inj_address  0x180090ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_mac_0_tx_dr_rd_err_log_address  0x180094ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_wb_tx_dr_rd_err_log_address  0x180098ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_controller_mbe_log_address  0x18009cul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_controller_sbe_log_address  0x1800a0ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_parity_err_log_address  0x1800b0ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_parity_err_log_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_parity_err_log_array_count  0x4ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_parity_err_log_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_parity_err_log_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_host_creq_credit_address  0x1800c0ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_host_creq_credit_host_creq_credit_0_2_address  0x1800c0ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_host_creq_credit_host_creq_credit_1_2_address  0x1800c4ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_mac_0_creq_credit_address  0x1800c8ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_mac_0_creq_credit_mac_0_creq_credit_0_2_address  0x1800c8ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_mac_0_creq_credit_mac_0_creq_credit_1_2_address  0x1800ccul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_wb_creq_credit_address  0x1800e0ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_wb_creq_credit_wb_creq_credit_0_7_address  0x1800e0ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_wb_creq_credit_wb_creq_credit_1_7_address  0x1800e4ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_wb_creq_credit_wb_creq_credit_2_7_address  0x1800e8ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_wb_creq_credit_wb_creq_credit_3_7_address  0x1800ecul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_wb_creq_credit_wb_creq_credit_4_7_address  0x1800f0ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_wb_creq_credit_wb_creq_credit_5_7_address  0x1800f4ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_wb_creq_credit_wb_creq_credit_6_7_address  0x1800f8ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_host_slave_credit_address  0x1800fcul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_mac_0_dma_log_address  0x180100ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_wb_dma_log_address  0x180104ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_ts_4ns_set_value_address  0x180108ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_ts_4ns_inc_value_address  0x18010cul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_mac_wb_multicast_address  0x180110ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_mac_wb_multicast_mac_wb_multicast_0_2_address  0x180110ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_mac_wb_multicast_mac_wb_multicast_1_2_address  0x180114ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_ts_inc_alt_address  0x180120ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_ts_inc_alt_baresync_ts_inc_alt_0_3_address  0x180120ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_ts_inc_alt_baresync_ts_inc_alt_1_3_address  0x180124ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_ts_inc_alt_baresync_ts_inc_alt_2_3_address  0x180128ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_ts_4ns_value_address  0x18012cul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_ts_4ns_capture_address  0x180130ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_alt_cyc_address  0x180138ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_alt_cyc_baresync_alt_cyc_0_2_address  0x180138ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_alt_cyc_baresync_alt_cyc_1_2_address  0x18013cul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_ts_inc_alt_gap_address  0x180140ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_baresync_ts_inc_alt_cyc_address  0x180144ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_mst_ctrl_log_address  0x180148ul
#define DEF_tof2_reg_device_select_mbc_mbc_mbus_global_ts_log_address  0x18014cul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_tx_dr_address  0x180200ul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_tx_dr_ctrl_address  0x180200ul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_tx_dr_base_addr_low_address  0x180204ul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_tx_dr_base_addr_high_address  0x180208ul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_tx_dr_limit_addr_low_address  0x18020cul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_tx_dr_limit_addr_high_address  0x180210ul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_tx_dr_size_address  0x180214ul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_tx_dr_head_ptr_address  0x180218ul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_tx_dr_tail_ptr_address  0x18021cul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_tx_dr_ring_timeout_address  0x180220ul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_tx_dr_data_timeout_address  0x180224ul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_tx_dr_status_address  0x180228ul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_tx_dr_empty_int_time_address  0x18022cul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_tx_dr_empty_int_count_address  0x180230ul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_cpl_dr_address  0x180240ul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_cpl_dr_ctrl_address  0x180240ul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_cpl_dr_base_addr_low_address  0x180244ul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_cpl_dr_base_addr_high_address  0x180248ul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_cpl_dr_limit_addr_low_address  0x18024cul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_cpl_dr_limit_addr_high_address  0x180250ul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_cpl_dr_size_address  0x180254ul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_cpl_dr_head_ptr_address  0x180258ul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_cpl_dr_tail_ptr_address  0x18025cul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_cpl_dr_ring_timeout_address  0x180260ul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_cpl_dr_data_timeout_address  0x180264ul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_cpl_dr_status_address  0x180268ul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_cpl_dr_empty_int_time_address  0x18026cul
#define DEF_tof2_reg_device_select_mbc_mbc_mac_0_cpl_dr_empty_int_count_address  0x180270ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_tx_dr_address  0x180280ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_tx_dr_ctrl_address  0x180280ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_tx_dr_base_addr_low_address  0x180284ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_tx_dr_base_addr_high_address  0x180288ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_tx_dr_limit_addr_low_address  0x18028cul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_tx_dr_limit_addr_high_address  0x180290ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_tx_dr_size_address  0x180294ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_tx_dr_head_ptr_address  0x180298ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_tx_dr_tail_ptr_address  0x18029cul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_tx_dr_ring_timeout_address  0x1802a0ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_tx_dr_data_timeout_address  0x1802a4ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_tx_dr_status_address  0x1802a8ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_tx_dr_empty_int_time_address  0x1802acul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_tx_dr_empty_int_count_address  0x1802b0ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_cpl_dr_address  0x1802c0ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_cpl_dr_ctrl_address  0x1802c0ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_cpl_dr_base_addr_low_address  0x1802c4ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_cpl_dr_base_addr_high_address  0x1802c8ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_cpl_dr_limit_addr_low_address  0x1802ccul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_cpl_dr_limit_addr_high_address  0x1802d0ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_cpl_dr_size_address  0x1802d4ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_cpl_dr_head_ptr_address  0x1802d8ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_cpl_dr_tail_ptr_address  0x1802dcul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_cpl_dr_ring_timeout_address  0x1802e0ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_cpl_dr_data_timeout_address  0x1802e4ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_cpl_dr_status_address  0x1802e8ul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_cpl_dr_empty_int_time_address  0x1802ecul
#define DEF_tof2_reg_device_select_mbc_mbc_wb_cpl_dr_empty_int_count_address  0x1802f0ul
#define DEF_tof2_reg_device_select_pbc_address  0x200000ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_address  0x200000ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_scratch_address  0x200000ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_scratch_array_count  0x4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_ctrl_address  0x200010ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_flush_address  0x200014ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_link_down_address  0x200018ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_arb_ctrl0_address  0x200020ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_arb_ctrl1_address  0x200030ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_arb_ctrl1_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_arb_ctrl1_array_count  0x4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_arb_ctrl1_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_arb_ctrl1_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_pri_ctrl_address  0x200040ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_stat0_address  0x200050ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_stat1_address  0x200054ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_stat2_address  0x200058ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_stat3_address  0x20005cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en0_0_address  0x200060ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en0_1_address  0x200064ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en0_2_address  0x200068ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en0_3_address  0x20006cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en0_4_address  0x200070ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en0_5_address  0x200074ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en0_6_address  0x200078ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en0_7_address  0x20007cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en1_0_address  0x200080ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en1_1_address  0x200084ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en1_2_address  0x200088ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en1_3_address  0x20008cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en1_4_address  0x200090ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en1_5_address  0x200094ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en1_6_address  0x200098ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en1_7_address  0x20009cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en2_0_address  0x2000a0ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en2_1_address  0x2000a4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en2_2_address  0x2000a8ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en2_3_address  0x2000acul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en2_4_address  0x2000b0ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en2_5_address  0x2000b4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en2_6_address  0x2000b8ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en2_7_address  0x2000bcul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en3_0_address  0x2000c0ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en3_1_address  0x2000c4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en3_2_address  0x2000c8ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en3_3_address  0x2000ccul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en3_4_address  0x2000d0ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en3_5_address  0x2000d4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en3_6_address  0x2000d8ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_en3_7_address  0x2000dcul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_freeze_en0_address  0x2000e0ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_freeze_en1_address  0x2000e4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_freeze_en2_address  0x2000e8ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_freeze_en3_address  0x2000ecul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_intr_inj_address  0x2000f0ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_diag_ts_address  0x2000f4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_diag_delay_address  0x2000f8ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_diag_edge_address  0x200100ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_diag_edge_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_diag_edge_array_count  0x4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_diag_edge_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_diag_edge_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_diag_value_address  0x200110ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_diag_value_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_diag_value_array_count  0x4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_diag_value_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_diag_value_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_diag_mask_address  0x200120ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_diag_mask_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_diag_mask_array_count  0x4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_diag_mask_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_diag_mask_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_address_address  0x200130ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_address_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_address_array_count  0x4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_address_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_address_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_tx_dr_rd_err_log_address  0x200140ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_tx_dr_rd_err_log_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_tx_dr_rd_err_log_array_count  0x4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_tx_dr_rd_err_log_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_tx_dr_rd_err_log_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_tx_dr_rd_err_log_address  0x200150ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_tx_dr_rd_err_log_address  0x200154ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_stat_fm_dr_rd_err_log_address  0x200158ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_idle_fm_dr_rd_err_log_address  0x20015cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_diag_fm_dr_rd_err_log_address  0x200160ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_controller_mbe_log_address  0x200164ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_controller_sbe_log_address  0x200168ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_parity_err_log_address  0x200180ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_parity_err_log_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_parity_err_log_array_count  0x7ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_parity_err_log_array_index_max  0x6ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_parity_err_log_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_address  0x200200ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_0_24_address  0x200200ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_1_24_address  0x200204ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_2_24_address  0x200208ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_3_24_address  0x20020cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_4_24_address  0x200210ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_5_24_address  0x200214ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_6_24_address  0x200218ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_7_24_address  0x20021cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_8_24_address  0x200220ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_9_24_address  0x200224ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_10_24_address  0x200228ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_11_24_address  0x20022cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_12_24_address  0x200230ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_13_24_address  0x200234ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_14_24_address  0x200238ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_15_24_address  0x20023cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_16_24_address  0x200240ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_17_24_address  0x200244ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_18_24_address  0x200248ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_19_24_address  0x20024cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_20_24_address  0x200250ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_21_24_address  0x200254ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_22_24_address  0x200258ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_23_24_address  0x20025cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_address  0x200300ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_array_element_size  0x60ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_array_count  0x2ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_array_index_max  0x1ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_0_24_address  0x200300ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_1_24_address  0x200304ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_2_24_address  0x200308ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_3_24_address  0x20030cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_4_24_address  0x200310ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_5_24_address  0x200314ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_6_24_address  0x200318ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_7_24_address  0x20031cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_8_24_address  0x200320ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_9_24_address  0x200324ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_10_24_address  0x200328ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_11_24_address  0x20032cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_12_24_address  0x200330ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_13_24_address  0x200334ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_14_24_address  0x200338ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_15_24_address  0x20033cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_16_24_address  0x200340ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_17_24_address  0x200344ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_18_24_address  0x200348ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_19_24_address  0x20034cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_20_24_address  0x200350ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_21_24_address  0x200354ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_22_24_address  0x200358ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_23_24_address  0x20035cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_address  0x200400ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_0_24_address  0x200400ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_1_24_address  0x200404ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_2_24_address  0x200408ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_3_24_address  0x20040cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_4_24_address  0x200410ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_5_24_address  0x200414ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_6_24_address  0x200418ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_7_24_address  0x20041cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_8_24_address  0x200420ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_9_24_address  0x200424ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_10_24_address  0x200428ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_11_24_address  0x20042cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_12_24_address  0x200430ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_13_24_address  0x200434ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_14_24_address  0x200438ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_15_24_address  0x20043cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_16_24_address  0x200440ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_17_24_address  0x200444ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_18_24_address  0x200448ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_19_24_address  0x20044cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_20_24_address  0x200450ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_21_24_address  0x200454ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_22_24_address  0x200458ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_23_24_address  0x20045cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_address  0x200480ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_0_24_address  0x200480ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_1_24_address  0x200484ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_2_24_address  0x200488ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_3_24_address  0x20048cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_4_24_address  0x200490ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_5_24_address  0x200494ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_6_24_address  0x200498ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_7_24_address  0x20049cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_8_24_address  0x2004a0ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_9_24_address  0x2004a4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_10_24_address  0x2004a8ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_11_24_address  0x2004acul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_12_24_address  0x2004b0ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_13_24_address  0x2004b4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_14_24_address  0x2004b8ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_15_24_address  0x2004bcul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_16_24_address  0x2004c0ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_17_24_address  0x2004c4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_18_24_address  0x2004c8ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_19_24_address  0x2004ccul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_20_24_address  0x2004d0ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_21_24_address  0x2004d4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_22_24_address  0x2004d8ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_23_24_address  0x2004dcul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_sreq_slot_credit_address  0x2004e0ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_host_slave_credit_address  0x2004e4ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_il_qid_map_address  0x2004e8ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_stn_fairness_address  0x2004ecul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_dma_log_address  0x200500ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_dma_log_dma_log_0_7_address  0x200500ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_dma_log_dma_log_1_7_address  0x200504ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_dma_log_dma_log_2_7_address  0x200508ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_dma_log_dma_log_3_7_address  0x20050cul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_dma_log_dma_log_4_7_address  0x200510ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_dma_log_dma_log_5_7_address  0x200514ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_dma_log_dma_log_6_7_address  0x200518ul
#define DEF_tof2_reg_device_select_pbc_pbc_pbus_mst_ctrl_log_address  0x20051cul
#define DEF_tof2_reg_device_select_pbc_pbc_il_tx_dr_address  0x200600ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_tx_dr_array_element_size  0x34ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_tx_dr_array_count  0x4ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_tx_dr_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_tx_dr_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_tx_dr_ctrl_address  0x200600ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_tx_dr_base_addr_low_address  0x200604ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_tx_dr_base_addr_high_address  0x200608ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_tx_dr_limit_addr_low_address  0x20060cul
#define DEF_tof2_reg_device_select_pbc_pbc_il_tx_dr_limit_addr_high_address  0x200610ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_tx_dr_size_address  0x200614ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_tx_dr_head_ptr_address  0x200618ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_tx_dr_tail_ptr_address  0x20061cul
#define DEF_tof2_reg_device_select_pbc_pbc_il_tx_dr_ring_timeout_address  0x200620ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_tx_dr_data_timeout_address  0x200624ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_tx_dr_status_address  0x200628ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_tx_dr_empty_int_time_address  0x20062cul
#define DEF_tof2_reg_device_select_pbc_pbc_il_tx_dr_empty_int_count_address  0x200630ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_cpl_dr_address  0x200700ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_cpl_dr_array_element_size  0x34ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_cpl_dr_array_count  0x4ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_cpl_dr_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_cpl_dr_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_cpl_dr_ctrl_address  0x200700ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_cpl_dr_base_addr_low_address  0x200704ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_cpl_dr_base_addr_high_address  0x200708ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_cpl_dr_limit_addr_low_address  0x20070cul
#define DEF_tof2_reg_device_select_pbc_pbc_il_cpl_dr_limit_addr_high_address  0x200710ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_cpl_dr_size_address  0x200714ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_cpl_dr_head_ptr_address  0x200718ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_cpl_dr_tail_ptr_address  0x20071cul
#define DEF_tof2_reg_device_select_pbc_pbc_il_cpl_dr_ring_timeout_address  0x200720ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_cpl_dr_data_timeout_address  0x200724ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_cpl_dr_status_address  0x200728ul
#define DEF_tof2_reg_device_select_pbc_pbc_il_cpl_dr_empty_int_time_address  0x20072cul
#define DEF_tof2_reg_device_select_pbc_pbc_il_cpl_dr_empty_int_count_address  0x200730ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_tx_dr_address  0x200800ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_tx_dr_ctrl_address  0x200800ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_tx_dr_base_addr_low_address  0x200804ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_tx_dr_base_addr_high_address  0x200808ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_tx_dr_limit_addr_low_address  0x20080cul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_tx_dr_limit_addr_high_address  0x200810ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_tx_dr_size_address  0x200814ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_tx_dr_head_ptr_address  0x200818ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_tx_dr_tail_ptr_address  0x20081cul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_tx_dr_ring_timeout_address  0x200820ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_tx_dr_data_timeout_address  0x200824ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_tx_dr_status_address  0x200828ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_tx_dr_empty_int_time_address  0x20082cul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_tx_dr_empty_int_count_address  0x200830ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_cpl_dr_address  0x200840ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_cpl_dr_ctrl_address  0x200840ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_cpl_dr_base_addr_low_address  0x200844ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_cpl_dr_base_addr_high_address  0x200848ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_cpl_dr_limit_addr_low_address  0x20084cul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_cpl_dr_limit_addr_high_address  0x200850ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_cpl_dr_size_address  0x200854ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_cpl_dr_head_ptr_address  0x200858ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_cpl_dr_tail_ptr_address  0x20085cul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_cpl_dr_ring_timeout_address  0x200860ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_cpl_dr_data_timeout_address  0x200864ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_cpl_dr_status_address  0x200868ul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_cpl_dr_empty_int_time_address  0x20086cul
#define DEF_tof2_reg_device_select_pbc_pbc_wb_cpl_dr_empty_int_count_address  0x200870ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_tx_dr_address  0x200880ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_tx_dr_ctrl_address  0x200880ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_tx_dr_base_addr_low_address  0x200884ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_tx_dr_base_addr_high_address  0x200888ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_tx_dr_limit_addr_low_address  0x20088cul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_tx_dr_limit_addr_high_address  0x200890ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_tx_dr_size_address  0x200894ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_tx_dr_head_ptr_address  0x200898ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_tx_dr_tail_ptr_address  0x20089cul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_tx_dr_ring_timeout_address  0x2008a0ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_tx_dr_data_timeout_address  0x2008a4ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_tx_dr_status_address  0x2008a8ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_tx_dr_empty_int_time_address  0x2008acul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_tx_dr_empty_int_count_address  0x2008b0ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_cpl_dr_address  0x2008c0ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_cpl_dr_ctrl_address  0x2008c0ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_cpl_dr_base_addr_low_address  0x2008c4ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_cpl_dr_base_addr_high_address  0x2008c8ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_cpl_dr_limit_addr_low_address  0x2008ccul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_cpl_dr_limit_addr_high_address  0x2008d0ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_cpl_dr_size_address  0x2008d4ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_cpl_dr_head_ptr_address  0x2008d8ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_cpl_dr_tail_ptr_address  0x2008dcul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_cpl_dr_ring_timeout_address  0x2008e0ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_cpl_dr_data_timeout_address  0x2008e4ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_cpl_dr_status_address  0x2008e8ul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_cpl_dr_empty_int_time_address  0x2008ecul
#define DEF_tof2_reg_device_select_pbc_pbc_rb_cpl_dr_empty_int_count_address  0x2008f0ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_fm_dr_address  0x200900ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_fm_dr_ctrl_address  0x200900ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_fm_dr_base_addr_low_address  0x200904ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_fm_dr_base_addr_high_address  0x200908ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_fm_dr_limit_addr_low_address  0x20090cul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_fm_dr_limit_addr_high_address  0x200910ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_fm_dr_size_address  0x200914ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_fm_dr_head_ptr_address  0x200918ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_fm_dr_tail_ptr_address  0x20091cul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_fm_dr_ring_timeout_address  0x200920ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_fm_dr_data_timeout_address  0x200924ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_fm_dr_status_address  0x200928ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_fm_dr_empty_int_time_address  0x20092cul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_fm_dr_empty_int_count_address  0x200930ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_rx_dr_address  0x200940ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_rx_dr_ctrl_address  0x200940ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_rx_dr_base_addr_low_address  0x200944ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_rx_dr_base_addr_high_address  0x200948ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_rx_dr_limit_addr_low_address  0x20094cul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_rx_dr_limit_addr_high_address  0x200950ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_rx_dr_size_address  0x200954ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_rx_dr_head_ptr_address  0x200958ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_rx_dr_tail_ptr_address  0x20095cul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_rx_dr_ring_timeout_address  0x200960ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_rx_dr_data_timeout_address  0x200964ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_rx_dr_status_address  0x200968ul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_rx_dr_empty_int_time_address  0x20096cul
#define DEF_tof2_reg_device_select_pbc_pbc_stat_rx_dr_empty_int_count_address  0x200970ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_fm_dr_address  0x200980ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_fm_dr_ctrl_address  0x200980ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_fm_dr_base_addr_low_address  0x200984ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_fm_dr_base_addr_high_address  0x200988ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_fm_dr_limit_addr_low_address  0x20098cul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_fm_dr_limit_addr_high_address  0x200990ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_fm_dr_size_address  0x200994ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_fm_dr_head_ptr_address  0x200998ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_fm_dr_tail_ptr_address  0x20099cul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_fm_dr_ring_timeout_address  0x2009a0ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_fm_dr_data_timeout_address  0x2009a4ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_fm_dr_status_address  0x2009a8ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_fm_dr_empty_int_time_address  0x2009acul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_fm_dr_empty_int_count_address  0x2009b0ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_rx_dr_address  0x2009c0ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_rx_dr_ctrl_address  0x2009c0ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_rx_dr_base_addr_low_address  0x2009c4ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_rx_dr_base_addr_high_address  0x2009c8ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_rx_dr_limit_addr_low_address  0x2009ccul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_rx_dr_limit_addr_high_address  0x2009d0ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_rx_dr_size_address  0x2009d4ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_rx_dr_head_ptr_address  0x2009d8ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_rx_dr_tail_ptr_address  0x2009dcul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_rx_dr_ring_timeout_address  0x2009e0ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_rx_dr_data_timeout_address  0x2009e4ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_rx_dr_status_address  0x2009e8ul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_rx_dr_empty_int_time_address  0x2009ecul
#define DEF_tof2_reg_device_select_pbc_pbc_idle_rx_dr_empty_int_count_address  0x2009f0ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_fm_dr_address  0x200a00ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_fm_dr_ctrl_address  0x200a00ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_fm_dr_base_addr_low_address  0x200a04ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_fm_dr_base_addr_high_address  0x200a08ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_fm_dr_limit_addr_low_address  0x200a0cul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_fm_dr_limit_addr_high_address  0x200a10ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_fm_dr_size_address  0x200a14ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_fm_dr_head_ptr_address  0x200a18ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_fm_dr_tail_ptr_address  0x200a1cul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_fm_dr_ring_timeout_address  0x200a20ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_fm_dr_data_timeout_address  0x200a24ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_fm_dr_status_address  0x200a28ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_fm_dr_empty_int_time_address  0x200a2cul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_fm_dr_empty_int_count_address  0x200a30ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_rx_dr_address  0x200a40ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_rx_dr_ctrl_address  0x200a40ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_rx_dr_base_addr_low_address  0x200a44ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_rx_dr_base_addr_high_address  0x200a48ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_rx_dr_limit_addr_low_address  0x200a4cul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_rx_dr_limit_addr_high_address  0x200a50ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_rx_dr_size_address  0x200a54ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_rx_dr_head_ptr_address  0x200a58ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_rx_dr_tail_ptr_address  0x200a5cul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_rx_dr_ring_timeout_address  0x200a60ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_rx_dr_data_timeout_address  0x200a64ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_rx_dr_status_address  0x200a68ul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_rx_dr_empty_int_time_address  0x200a6cul
#define DEF_tof2_reg_device_select_pbc_pbc_diag_rx_dr_empty_int_count_address  0x200a70ul
#define DEF_tof2_reg_device_select_cbc_address  0x280000ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_address  0x280000ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_scratch_address  0x280000ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_scratch_array_count  0x4ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_ctrl_address  0x280010ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_flush_address  0x280014ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_link_down_address  0x280018ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_arb_ctrl_address  0x28001cul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_pri_ctrl_address  0x280020ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_intr_stat0_address  0x280024ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_intr_stat1_address  0x280028ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_intr_en0_0_address  0x28002cul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_intr_en0_1_address  0x280030ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_intr_en0_2_address  0x280034ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_intr_en0_3_address  0x280038ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_intr_en1_0_address  0x28003cul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_intr_en1_1_address  0x280040ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_intr_en1_2_address  0x280044ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_intr_en1_3_address  0x280048ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_freeze_en0_address  0x28004cul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_freeze_en1_address  0x280050ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_intr_inj_address  0x280054ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_wl_tx_dr_rd_err_log_address  0x280058ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_wl_tx_dr_rd_err_log_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_wl_tx_dr_rd_err_log_array_count  0x2ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_wl_tx_dr_rd_err_log_array_index_max  0x1ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_wl_tx_dr_rd_err_log_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_rb_tx_dr_rd_err_log_address  0x280060ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_rb_tx_dr_rd_err_log_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_rb_tx_dr_rd_err_log_array_count  0x2ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_rb_tx_dr_rd_err_log_array_index_max  0x1ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_rb_tx_dr_rd_err_log_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_lq_fm_dr_rd_err_log_address  0x280068ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_controller_mbe_log_address  0x28006cul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_controller_sbe_log_address  0x280070ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_parity_err_log_address  0x280080ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_parity_err_log_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_parity_err_log_array_count  0x7ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_parity_err_log_array_index_max  0x6ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_parity_err_log_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_host_creq_credit_address  0x2800a0ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_host_creq_credit_host_creq_credit_0_3_address  0x2800a0ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_host_creq_credit_host_creq_credit_1_3_address  0x2800a4ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_host_creq_credit_host_creq_credit_2_3_address  0x2800a8ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_wl_creq_credit_address  0x2800b0ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_wl_creq_credit_wl_creq_credit_0_3_address  0x2800b0ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_wl_creq_credit_wl_creq_credit_1_3_address  0x2800b4ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_wl_creq_credit_wl_creq_credit_2_3_address  0x2800b8ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_rb_creq_credit_address  0x2800c0ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_rb_creq_credit_rb_creq_credit_0_3_address  0x2800c0ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_rb_creq_credit_rb_creq_credit_1_3_address  0x2800c4ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_rb_creq_credit_rb_creq_credit_2_3_address  0x2800c8ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_lq_slot_credit_address  0x2800ccul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_host_slave_credit_address  0x2800d0ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_dma_log_address  0x2800e0ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_dma_log_dma_log_0_3_address  0x2800e0ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_dma_log_dma_log_1_3_address  0x2800e4ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_dma_log_dma_log_2_3_address  0x2800e8ul
#define DEF_tof2_reg_device_select_cbc_cbc_cbus_mst_ctrl_log_address  0x2800ecul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_tx_dr_address  0x280400ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_tx_dr_ctrl_address  0x280400ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_tx_dr_base_addr_low_address  0x280404ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_tx_dr_base_addr_high_address  0x280408ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_tx_dr_limit_addr_low_address  0x28040cul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_tx_dr_limit_addr_high_address  0x280410ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_tx_dr_size_address  0x280414ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_tx_dr_head_ptr_address  0x280418ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_tx_dr_tail_ptr_address  0x28041cul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_tx_dr_ring_timeout_address  0x280420ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_tx_dr_data_timeout_address  0x280424ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_tx_dr_status_address  0x280428ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_tx_dr_empty_int_time_address  0x28042cul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_tx_dr_empty_int_count_address  0x280430ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_cpl_dr_address  0x280440ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_cpl_dr_ctrl_address  0x280440ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_cpl_dr_base_addr_low_address  0x280444ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_cpl_dr_base_addr_high_address  0x280448ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_cpl_dr_limit_addr_low_address  0x28044cul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_cpl_dr_limit_addr_high_address  0x280450ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_cpl_dr_size_address  0x280454ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_cpl_dr_head_ptr_address  0x280458ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_cpl_dr_tail_ptr_address  0x28045cul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_cpl_dr_ring_timeout_address  0x280460ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_cpl_dr_data_timeout_address  0x280464ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_cpl_dr_status_address  0x280468ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_cpl_dr_empty_int_time_address  0x28046cul
#define DEF_tof2_reg_device_select_cbc_cbc_wl0_cpl_dr_empty_int_count_address  0x280470ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_tx_dr_address  0x280480ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_tx_dr_ctrl_address  0x280480ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_tx_dr_base_addr_low_address  0x280484ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_tx_dr_base_addr_high_address  0x280488ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_tx_dr_limit_addr_low_address  0x28048cul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_tx_dr_limit_addr_high_address  0x280490ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_tx_dr_size_address  0x280494ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_tx_dr_head_ptr_address  0x280498ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_tx_dr_tail_ptr_address  0x28049cul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_tx_dr_ring_timeout_address  0x2804a0ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_tx_dr_data_timeout_address  0x2804a4ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_tx_dr_status_address  0x2804a8ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_tx_dr_empty_int_time_address  0x2804acul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_tx_dr_empty_int_count_address  0x2804b0ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_cpl_dr_address  0x2804c0ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_cpl_dr_ctrl_address  0x2804c0ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_cpl_dr_base_addr_low_address  0x2804c4ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_cpl_dr_base_addr_high_address  0x2804c8ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_cpl_dr_limit_addr_low_address  0x2804ccul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_cpl_dr_limit_addr_high_address  0x2804d0ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_cpl_dr_size_address  0x2804d4ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_cpl_dr_head_ptr_address  0x2804d8ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_cpl_dr_tail_ptr_address  0x2804dcul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_cpl_dr_ring_timeout_address  0x2804e0ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_cpl_dr_data_timeout_address  0x2804e4ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_cpl_dr_status_address  0x2804e8ul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_cpl_dr_empty_int_time_address  0x2804ecul
#define DEF_tof2_reg_device_select_cbc_cbc_wl1_cpl_dr_empty_int_count_address  0x2804f0ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_tx_dr_address  0x280500ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_tx_dr_ctrl_address  0x280500ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_tx_dr_base_addr_low_address  0x280504ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_tx_dr_base_addr_high_address  0x280508ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_tx_dr_limit_addr_low_address  0x28050cul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_tx_dr_limit_addr_high_address  0x280510ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_tx_dr_size_address  0x280514ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_tx_dr_head_ptr_address  0x280518ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_tx_dr_tail_ptr_address  0x28051cul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_tx_dr_ring_timeout_address  0x280520ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_tx_dr_data_timeout_address  0x280524ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_tx_dr_status_address  0x280528ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_tx_dr_empty_int_time_address  0x28052cul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_tx_dr_empty_int_count_address  0x280530ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_cpl_dr_address  0x280540ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_cpl_dr_ctrl_address  0x280540ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_cpl_dr_base_addr_low_address  0x280544ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_cpl_dr_base_addr_high_address  0x280548ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_cpl_dr_limit_addr_low_address  0x28054cul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_cpl_dr_limit_addr_high_address  0x280550ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_cpl_dr_size_address  0x280554ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_cpl_dr_head_ptr_address  0x280558ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_cpl_dr_tail_ptr_address  0x28055cul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_cpl_dr_ring_timeout_address  0x280560ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_cpl_dr_data_timeout_address  0x280564ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_cpl_dr_status_address  0x280568ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_cpl_dr_empty_int_time_address  0x28056cul
#define DEF_tof2_reg_device_select_cbc_cbc_rb0_cpl_dr_empty_int_count_address  0x280570ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_tx_dr_address  0x280580ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_tx_dr_ctrl_address  0x280580ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_tx_dr_base_addr_low_address  0x280584ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_tx_dr_base_addr_high_address  0x280588ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_tx_dr_limit_addr_low_address  0x28058cul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_tx_dr_limit_addr_high_address  0x280590ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_tx_dr_size_address  0x280594ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_tx_dr_head_ptr_address  0x280598ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_tx_dr_tail_ptr_address  0x28059cul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_tx_dr_ring_timeout_address  0x2805a0ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_tx_dr_data_timeout_address  0x2805a4ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_tx_dr_status_address  0x2805a8ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_tx_dr_empty_int_time_address  0x2805acul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_tx_dr_empty_int_count_address  0x2805b0ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_cpl_dr_address  0x2805c0ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_cpl_dr_ctrl_address  0x2805c0ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_cpl_dr_base_addr_low_address  0x2805c4ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_cpl_dr_base_addr_high_address  0x2805c8ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_cpl_dr_limit_addr_low_address  0x2805ccul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_cpl_dr_limit_addr_high_address  0x2805d0ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_cpl_dr_size_address  0x2805d4ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_cpl_dr_head_ptr_address  0x2805d8ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_cpl_dr_tail_ptr_address  0x2805dcul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_cpl_dr_ring_timeout_address  0x2805e0ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_cpl_dr_data_timeout_address  0x2805e4ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_cpl_dr_status_address  0x2805e8ul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_cpl_dr_empty_int_time_address  0x2805ecul
#define DEF_tof2_reg_device_select_cbc_cbc_rb1_cpl_dr_empty_int_count_address  0x2805f0ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_fm_dr_address  0x280600ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_fm_dr_ctrl_address  0x280600ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_fm_dr_base_addr_low_address  0x280604ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_fm_dr_base_addr_high_address  0x280608ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_fm_dr_limit_addr_low_address  0x28060cul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_fm_dr_limit_addr_high_address  0x280610ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_fm_dr_size_address  0x280614ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_fm_dr_head_ptr_address  0x280618ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_fm_dr_tail_ptr_address  0x28061cul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_fm_dr_ring_timeout_address  0x280620ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_fm_dr_data_timeout_address  0x280624ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_fm_dr_status_address  0x280628ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_fm_dr_empty_int_time_address  0x28062cul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_fm_dr_empty_int_count_address  0x280630ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_rx_dr_address  0x280640ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_rx_dr_ctrl_address  0x280640ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_rx_dr_base_addr_low_address  0x280644ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_rx_dr_base_addr_high_address  0x280648ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_rx_dr_limit_addr_low_address  0x28064cul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_rx_dr_limit_addr_high_address  0x280650ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_rx_dr_size_address  0x280654ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_rx_dr_head_ptr_address  0x280658ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_rx_dr_tail_ptr_address  0x28065cul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_rx_dr_ring_timeout_address  0x280660ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_rx_dr_data_timeout_address  0x280664ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_rx_dr_status_address  0x280668ul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_rx_dr_empty_int_time_address  0x28066cul
#define DEF_tof2_reg_device_select_cbc_cbc_lq_rx_dr_empty_int_count_address  0x280670ul
#define DEF_tof2_reg_device_select_tbc_address  0x300000ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_address  0x300000ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_scratch_address  0x300000ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_scratch_array_count  0x4ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_ctrl_address  0x300010ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_flush_address  0x300014ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_link_down_address  0x300018ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_ts_address  0x30001cul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_intr_stat0_address  0x300020ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_intr_stat1_address  0x300024ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_intr_stat2_address  0x300028ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_intr_en0_0_address  0x30002cul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_intr_en0_1_address  0x300030ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_intr_en1_0_address  0x300034ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_intr_en1_1_address  0x300038ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_intr_en2_0_address  0x30003cul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_intr_en2_1_address  0x300040ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_freeze_en0_address  0x300044ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_freeze_en1_address  0x300048ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_freeze_en2_address  0x30004cul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_intr_inj_address  0x300050ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_tx_dr_rd_err_log_address  0x300060ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_tx_dr_rd_err_log_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_tx_dr_rd_err_log_array_count  0x4ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_tx_dr_rd_err_log_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_tx_dr_rd_err_log_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_fm_dr_rd_err_log_address  0x300080ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_fm_dr_rd_err_log_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_fm_dr_rd_err_log_array_count  0x8ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_fm_dr_rd_err_log_array_index_max  0x7ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_fm_dr_rd_err_log_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_controller_mbe_log_address  0x3000a0ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_controller_sbe_log_address  0x3000a4ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_host_slave_credit_address  0x3000a8ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_dma_log_address  0x3000acul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_mst_ctrl_log_address  0x3000b0ul
#define DEF_tof2_reg_device_select_tbc_tbc_tbus_credit_ctrl_address  0x3000b4ul
#define DEF_tof2_reg_device_select_tbc_tbc_tx_dr_address  0x300100ul
#define DEF_tof2_reg_device_select_tbc_tbc_tx_dr_array_element_size  0x34ul
#define DEF_tof2_reg_device_select_tbc_tbc_tx_dr_array_count  0x4ul
#define DEF_tof2_reg_device_select_tbc_tbc_tx_dr_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tbc_tbc_tx_dr_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tbc_tbc_tx_dr_ctrl_address  0x300100ul
#define DEF_tof2_reg_device_select_tbc_tbc_tx_dr_base_addr_low_address  0x300104ul
#define DEF_tof2_reg_device_select_tbc_tbc_tx_dr_base_addr_high_address  0x300108ul
#define DEF_tof2_reg_device_select_tbc_tbc_tx_dr_limit_addr_low_address  0x30010cul
#define DEF_tof2_reg_device_select_tbc_tbc_tx_dr_limit_addr_high_address  0x300110ul
#define DEF_tof2_reg_device_select_tbc_tbc_tx_dr_size_address  0x300114ul
#define DEF_tof2_reg_device_select_tbc_tbc_tx_dr_head_ptr_address  0x300118ul
#define DEF_tof2_reg_device_select_tbc_tbc_tx_dr_tail_ptr_address  0x30011cul
#define DEF_tof2_reg_device_select_tbc_tbc_tx_dr_ring_timeout_address  0x300120ul
#define DEF_tof2_reg_device_select_tbc_tbc_tx_dr_data_timeout_address  0x300124ul
#define DEF_tof2_reg_device_select_tbc_tbc_tx_dr_status_address  0x300128ul
#define DEF_tof2_reg_device_select_tbc_tbc_tx_dr_empty_int_time_address  0x30012cul
#define DEF_tof2_reg_device_select_tbc_tbc_tx_dr_empty_int_count_address  0x300130ul
#define DEF_tof2_reg_device_select_tbc_tbc_cpl_dr_address  0x300200ul
#define DEF_tof2_reg_device_select_tbc_tbc_cpl_dr_array_element_size  0x34ul
#define DEF_tof2_reg_device_select_tbc_tbc_cpl_dr_array_count  0x4ul
#define DEF_tof2_reg_device_select_tbc_tbc_cpl_dr_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tbc_tbc_cpl_dr_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tbc_tbc_cpl_dr_ctrl_address  0x300200ul
#define DEF_tof2_reg_device_select_tbc_tbc_cpl_dr_base_addr_low_address  0x300204ul
#define DEF_tof2_reg_device_select_tbc_tbc_cpl_dr_base_addr_high_address  0x300208ul
#define DEF_tof2_reg_device_select_tbc_tbc_cpl_dr_limit_addr_low_address  0x30020cul
#define DEF_tof2_reg_device_select_tbc_tbc_cpl_dr_limit_addr_high_address  0x300210ul
#define DEF_tof2_reg_device_select_tbc_tbc_cpl_dr_size_address  0x300214ul
#define DEF_tof2_reg_device_select_tbc_tbc_cpl_dr_head_ptr_address  0x300218ul
#define DEF_tof2_reg_device_select_tbc_tbc_cpl_dr_tail_ptr_address  0x30021cul
#define DEF_tof2_reg_device_select_tbc_tbc_cpl_dr_ring_timeout_address  0x300220ul
#define DEF_tof2_reg_device_select_tbc_tbc_cpl_dr_data_timeout_address  0x300224ul
#define DEF_tof2_reg_device_select_tbc_tbc_cpl_dr_status_address  0x300228ul
#define DEF_tof2_reg_device_select_tbc_tbc_cpl_dr_empty_int_time_address  0x30022cul
#define DEF_tof2_reg_device_select_tbc_tbc_cpl_dr_empty_int_count_address  0x300230ul
#define DEF_tof2_reg_device_select_tbc_tbc_fm_dr_address  0x300400ul
#define DEF_tof2_reg_device_select_tbc_tbc_fm_dr_array_element_size  0x34ul
#define DEF_tof2_reg_device_select_tbc_tbc_fm_dr_array_count  0x8ul
#define DEF_tof2_reg_device_select_tbc_tbc_fm_dr_array_index_max  0x7ul
#define DEF_tof2_reg_device_select_tbc_tbc_fm_dr_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tbc_tbc_fm_dr_ctrl_address  0x300400ul
#define DEF_tof2_reg_device_select_tbc_tbc_fm_dr_base_addr_low_address  0x300404ul
#define DEF_tof2_reg_device_select_tbc_tbc_fm_dr_base_addr_high_address  0x300408ul
#define DEF_tof2_reg_device_select_tbc_tbc_fm_dr_limit_addr_low_address  0x30040cul
#define DEF_tof2_reg_device_select_tbc_tbc_fm_dr_limit_addr_high_address  0x300410ul
#define DEF_tof2_reg_device_select_tbc_tbc_fm_dr_size_address  0x300414ul
#define DEF_tof2_reg_device_select_tbc_tbc_fm_dr_head_ptr_address  0x300418ul
#define DEF_tof2_reg_device_select_tbc_tbc_fm_dr_tail_ptr_address  0x30041cul
#define DEF_tof2_reg_device_select_tbc_tbc_fm_dr_ring_timeout_address  0x300420ul
#define DEF_tof2_reg_device_select_tbc_tbc_fm_dr_data_timeout_address  0x300424ul
#define DEF_tof2_reg_device_select_tbc_tbc_fm_dr_status_address  0x300428ul
#define DEF_tof2_reg_device_select_tbc_tbc_fm_dr_empty_int_time_address  0x30042cul
#define DEF_tof2_reg_device_select_tbc_tbc_fm_dr_empty_int_count_address  0x300430ul
#define DEF_tof2_reg_device_select_tbc_tbc_rx_dr_address  0x300600ul
#define DEF_tof2_reg_device_select_tbc_tbc_rx_dr_array_element_size  0x34ul
#define DEF_tof2_reg_device_select_tbc_tbc_rx_dr_array_count  0x8ul
#define DEF_tof2_reg_device_select_tbc_tbc_rx_dr_array_index_max  0x7ul
#define DEF_tof2_reg_device_select_tbc_tbc_rx_dr_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tbc_tbc_rx_dr_ctrl_address  0x300600ul
#define DEF_tof2_reg_device_select_tbc_tbc_rx_dr_base_addr_low_address  0x300604ul
#define DEF_tof2_reg_device_select_tbc_tbc_rx_dr_base_addr_high_address  0x300608ul
#define DEF_tof2_reg_device_select_tbc_tbc_rx_dr_limit_addr_low_address  0x30060cul
#define DEF_tof2_reg_device_select_tbc_tbc_rx_dr_limit_addr_high_address  0x300610ul
#define DEF_tof2_reg_device_select_tbc_tbc_rx_dr_size_address  0x300614ul
#define DEF_tof2_reg_device_select_tbc_tbc_rx_dr_head_ptr_address  0x300618ul
#define DEF_tof2_reg_device_select_tbc_tbc_rx_dr_tail_ptr_address  0x30061cul
#define DEF_tof2_reg_device_select_tbc_tbc_rx_dr_ring_timeout_address  0x300620ul
#define DEF_tof2_reg_device_select_tbc_tbc_rx_dr_data_timeout_address  0x300624ul
#define DEF_tof2_reg_device_select_tbc_tbc_rx_dr_status_address  0x300628ul
#define DEF_tof2_reg_device_select_tbc_tbc_rx_dr_empty_int_time_address  0x30062cul
#define DEF_tof2_reg_device_select_tbc_tbc_rx_dr_empty_int_count_address  0x300630ul
#define DEF_tof2_reg_device_select_lfltr_address  0x400000ul
#define DEF_tof2_reg_device_select_lfltr_array_element_size  0x80000ul
#define DEF_tof2_reg_device_select_lfltr_array_count  0x4ul
#define DEF_tof2_reg_device_select_lfltr_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_lfltr_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_lfltr_hash_address  0x400000ul
#define DEF_tof2_reg_device_select_lfltr_hash_array_element_size  0x8000ul
#define DEF_tof2_reg_device_select_lfltr_hash_array_count  0x4ul
#define DEF_tof2_reg_device_select_lfltr_hash_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_lfltr_hash_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_lfltr_hash_hash_array_address  0x400000ul
#define DEF_tof2_reg_device_select_lfltr_hash_hash_array_array_element_size  0x30ul
#define DEF_tof2_reg_device_select_lfltr_hash_hash_array_array_count  0x10ul
#define DEF_tof2_reg_device_select_lfltr_hash_hash_array_array_index_max  0xful
#define DEF_tof2_reg_device_select_lfltr_hash_hash_array_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_lfltr_hash_hash_array_hash_array_0_12_address  0x400000ul
#define DEF_tof2_reg_device_select_lfltr_hash_hash_array_hash_array_1_12_address  0x400004ul
#define DEF_tof2_reg_device_select_lfltr_hash_hash_array_hash_array_2_12_address  0x400008ul
#define DEF_tof2_reg_device_select_lfltr_hash_hash_array_hash_array_3_12_address  0x40000cul
#define DEF_tof2_reg_device_select_lfltr_hash_hash_array_hash_array_4_12_address  0x400010ul
#define DEF_tof2_reg_device_select_lfltr_hash_hash_array_hash_array_5_12_address  0x400014ul
#define DEF_tof2_reg_device_select_lfltr_hash_hash_array_hash_array_6_12_address  0x400018ul
#define DEF_tof2_reg_device_select_lfltr_hash_hash_array_hash_array_7_12_address  0x40001cul
#define DEF_tof2_reg_device_select_lfltr_hash_hash_array_hash_array_8_12_address  0x400020ul
#define DEF_tof2_reg_device_select_lfltr_hash_hash_array_hash_array_9_12_address  0x400024ul
#define DEF_tof2_reg_device_select_lfltr_hash_hash_array_hash_array_10_12_address  0x400028ul
#define DEF_tof2_reg_device_select_lfltr_hash_hash_array_hash_array_11_12_address  0x40002cul
#define DEF_tof2_reg_device_select_lfltr_ctrl_address  0x420000ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_scratch_address  0x420000ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_scratch_array_count  0x4ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_dft_csr_address  0x420010ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_common_ctrl_address  0x420014ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_lqt_timeout_address  0x420018ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_bft_ctrl_address  0x42001cul
#define DEF_tof2_reg_device_select_lfltr_ctrl_hash_seed_address  0x420020ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_hash_seed_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_hash_seed_array_count  0x4ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_hash_seed_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_hash_seed_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_intr_stat_address  0x420030ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_intr_en0_address  0x420034ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_intr_en1_address  0x420038ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_freeze_en_address  0x42003cul
#define DEF_tof2_reg_device_select_lfltr_ctrl_intr_inj_address  0x420040ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_lq_sop_in_address  0x420048ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_lq_sop_in_lq_sop_in_0_2_address  0x420048ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_lq_sop_in_lq_sop_in_1_2_address  0x42004cul
#define DEF_tof2_reg_device_select_lfltr_ctrl_lq_eop_in_err_address  0x420050ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_lq_eop_in_err_lq_eop_in_err_0_2_address  0x420050ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_lq_eop_in_err_lq_eop_in_err_1_2_address  0x420054ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_lq_in_address  0x420058ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_lq_in_lq_in_0_2_address  0x420058ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_lq_in_lq_in_1_2_address  0x42005cul
#define DEF_tof2_reg_device_select_lfltr_ctrl_lq_dropped_state_address  0x420060ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_lq_dropped_state_lq_dropped_state_0_2_address  0x420060ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_lq_dropped_state_lq_dropped_state_1_2_address  0x420064ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_lq_dropped_learned_address  0x420068ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_lq_dropped_learned_lq_dropped_learned_0_2_address  0x420068ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_lq_dropped_learned_lq_dropped_learned_1_2_address  0x42006cul
#define DEF_tof2_reg_device_select_lfltr_ctrl_lq_learned_address  0x420070ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_lq_learned_lq_learned_0_2_address  0x420070ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_lq_learned_lq_learned_1_2_address  0x420074ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_pbe_log_address  0x420078ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_sbe_log_address  0x42007cul
#define DEF_tof2_reg_device_select_lfltr_ctrl_mbe_log_address  0x420080ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_bft_state_address  0x420084ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_lqt_state_address  0x420088ul
#define DEF_tof2_reg_device_select_lfltr_ctrl_creq_state_address  0x42008cul
#define DEF_tof2_reg_device_select_lfltr_ctrl_debug_bus_ctrl_address  0x420090ul
#define DEF_tof2_reg_device_select_tm_top_address  0x800000ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_address  0x800000ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_address  0x800000ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_array_element_size  0x8000ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_address  0x800000ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pipe_ctrl_address  0x800000ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pipe_mac_spd_address  0x800040ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pipe_mac_spd_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pipe_mac_spd_array_count  0x9ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pipe_mac_spd_array_index_max  0x8ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pipe_mac_spd_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_bypass_config_address  0x800064ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_drop_in_err_address  0x800068ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_drop_fuse_pipe_address  0x80006cul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_drop_no_dst_address  0x800070ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_red_drop_address  0x800080ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_red_drop_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_red_drop_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_red_drop_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_red_drop_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_yel_drop_address  0x800090ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_yel_drop_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_yel_drop_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_yel_drop_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_yel_drop_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_green_drop_address  0x8000a0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_green_drop_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_green_drop_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_green_drop_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_green_drop_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_drop_sop_by_sop_address  0x8000b0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_caa_full_address  0x8000b4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_ctrl_pkt_address  0x8000b8ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_ctrl_pkt_ctr_ctrl_pkt_0_2_address  0x8000b8ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_ctrl_pkt_ctr_ctrl_pkt_1_2_address  0x8000bcul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_vld_sop_address  0x8000c0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_vld_sop_ctr_vld_sop_0_2_address  0x8000c0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_vld_sop_ctr_vld_sop_1_2_address  0x8000c4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_drop_buf_full_address  0x8000c8ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_drop_buf_full_wac_drop_buf_full_0_2_address  0x8000c8ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_drop_buf_full_wac_drop_buf_full_1_2_address  0x8000ccul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_drop_psc_full_address  0x8000d0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_drop_psc_full_wac_drop_psc_full_0_2_address  0x8000d0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_drop_psc_full_wac_drop_psc_full_1_2_address  0x8000d4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_inerror_drop_address  0x8000d8ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_inerror_drop_wac_inerror_drop_0_2_address  0x8000d8ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_inerror_drop_wac_inerror_drop_1_2_address  0x8000dcul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_inerror_skip_drop_address  0x8000e0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_inerror_skip_drop_wac_inerror_skip_drop_0_2_address  0x8000e0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_inerror_skip_drop_wac_inerror_skip_drop_1_2_address  0x8000e4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_iport_sop_cnt_address  0x800200ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_iport_sop_cnt_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_iport_sop_cnt_array_count  0x49ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_iport_sop_cnt_array_index_max  0x48ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_iport_sop_cnt_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_debug_register_address  0x800324ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_offset_profile_address  0x800380ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_offset_profile_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_offset_profile_array_count  0x20ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_offset_profile_array_index_max  0x1ful
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_offset_profile_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_port_config_address  0x800400ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_port_config_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_port_config_array_count  0x49ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_port_config_array_index_max  0x48ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_port_config_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_rm_pfc_state_address  0x800600ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_rm_pfc_state_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_rm_pfc_state_array_count  0x48ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_rm_pfc_state_array_index_max  0x47ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_rm_pfc_state_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_port_ct_dis_address  0x800720ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_port_ct_dis_wac_port_ct_dis_0_3_address  0x800720ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_port_ct_dis_wac_port_ct_dis_1_3_address  0x800724ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_port_ct_dis_wac_port_ct_dis_2_3_address  0x800728ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_ecc_address  0x80072cul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_intr_address  0x800740ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_intr_stat_address  0x800740ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_intr_en0_address  0x800744ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_intr_en1_address  0x800748ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_intr_inj_address  0x80074cul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_intr_freeze_enable_address  0x800750ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ppg_mapping_table_sbe_err_log_address  0x800754ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ppg_mapping_table_mbe_err_log_address  0x800758ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_drop_cnt_table_sbe_err_log_address  0x80075cul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_drop_cnt_table_mbe_err_log_address  0x800760ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_qid_map_sbe_err_log_address  0x800764ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_qid_map_mbe_err_log_address  0x800768ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pre_fifo_mapping_address  0x800780ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pre_fifo_mapping_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pre_fifo_mapping_array_count  0x8ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pre_fifo_mapping_array_index_max  0x7ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pre_fifo_mapping_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_debug_bus_ctrl_address  0x8007a0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_address  0x820000ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_address  0x820000ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_scratch_address  0x820000ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_scratch_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_dft_csr_address  0x820010ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_glb_config_address  0x820014ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_qac_afull_th_address  0x820018ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_mem_init_done_address  0x82001cul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_limit_cell_address  0x820020ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_limit_cell_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_limit_cell_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_limit_cell_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_limit_cell_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_offset_cell_address  0x820030ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_red_limit_cell_address  0x820040ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_red_limit_cell_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_red_limit_cell_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_red_limit_cell_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_red_limit_cell_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_red_offset_cell_address  0x820050ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_yel_limit_cell_address  0x820060ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_yel_limit_cell_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_yel_limit_cell_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_yel_limit_cell_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_yel_limit_cell_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_yel_offset_cell_address  0x820070ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_dod_limit_cell_address  0x820074ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_glb_min_limit_cell_address  0x820078ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_caa_block_hdr_cell_address  0x82007cul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_caa_rsvd_blocks_address  0x820080ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_glb_cell_limit_address  0x820084ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_cnt_cell_address  0x820090ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_cnt_cell_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_cnt_cell_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_cnt_cell_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_cnt_cell_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_wm_ap_cnt_cell_address  0x8200a0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_wm_ap_cnt_cell_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_wm_ap_cnt_cell_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_wm_ap_cnt_cell_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_wm_ap_cnt_cell_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_wm_tot_cnt_cell_address  0x8200b0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_hdr_cnt_cell_address  0x8200b4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_wm_hdr_cnt_cell_address  0x8200b8ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_hdr_limit_cell_address  0x8200bcul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_hdr_offset_cell_address  0x8200c0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_dod_cnt_cell_address  0x8200c4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_0_limit_cell_address  0x8200e0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_0_limit_cell_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_0_limit_cell_array_count  0x8ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_0_limit_cell_array_index_max  0x7ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_0_limit_cell_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_1_limit_cell_address  0x820100ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_1_limit_cell_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_1_limit_cell_array_count  0x8ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_1_limit_cell_array_index_max  0x7ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_1_limit_cell_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_2_limit_cell_address  0x820120ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_2_limit_cell_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_2_limit_cell_array_count  0x8ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_2_limit_cell_array_index_max  0x7ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_2_limit_cell_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_3_limit_cell_address  0x820140ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_3_limit_cell_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_3_limit_cell_array_count  0x8ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_3_limit_cell_array_index_max  0x7ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_3_limit_cell_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_dod_cnt48_address  0x820160ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_dod_cnt48_wac_dod_cnt48_0_2_address  0x820160ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_dod_cnt48_wac_dod_cnt48_1_2_address  0x820164ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_dod_drop_cnt48_address  0x820168ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_dod_drop_cnt48_wac_dod_drop_cnt48_0_2_address  0x820168ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_dod_drop_cnt48_wac_dod_drop_cnt48_1_2_address  0x82016cul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_sop_cred_rtn_cnt_address  0x820180ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_sop_cred_rtn_cnt_array_element_size  0x8ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_sop_cred_rtn_cnt_array_count  0x10ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_sop_cred_rtn_cnt_array_index_max  0xful
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_sop_cred_rtn_cnt_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_sop_cred_rtn_cnt_wac_sop_cred_rtn_cnt_0_2_address  0x820180ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_sop_cred_rtn_cnt_wac_sop_cred_rtn_cnt_1_2_address  0x820184ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_step_timer_address  0x820200ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_block_drop_st_address  0x820210ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_block_drop_st_drop_state_cell_address  0x820210ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_block_drop_st_drop_state_cell_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_block_drop_st_drop_state_cell_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_block_drop_st_drop_state_cell_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_block_drop_st_drop_state_cell_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_address  0x880000ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_scratch_address  0x880000ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_scratch_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_dft_csr_address  0x880010ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_org_address  0x880014ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ctrl_address  0x880018ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_full_threshold_address  0x88001cul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_hyst_threshold_address  0x880020ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_almost_full_threshold_address  0x880024ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_valid_address  0x880200ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_valid_block_valid_0_6_address  0x880200ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_valid_block_valid_1_6_address  0x880204ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_valid_block_valid_2_6_address  0x880208ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_valid_block_valid_3_6_address  0x88020cul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_valid_block_valid_4_6_address  0x880210ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_valid_block_valid_5_6_address  0x880214ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_reset_address  0x880220ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_reset_block_reset_0_6_address  0x880220ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_reset_block_reset_1_6_address  0x880224ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_reset_block_reset_2_6_address  0x880228ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_reset_block_reset_3_6_address  0x88022cul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_reset_block_reset_4_6_address  0x880230ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_reset_block_reset_5_6_address  0x880234ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_enable_address  0x880240ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_enable_block_enable_0_6_address  0x880240ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_enable_block_enable_1_6_address  0x880244ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_enable_block_enable_2_6_address  0x880248ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_enable_block_enable_3_6_address  0x88024cul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_enable_block_enable_4_6_address  0x880250ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_enable_block_enable_5_6_address  0x880254ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_ready_address  0x880260ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_ready_block_ready_0_6_address  0x880260ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_ready_block_ready_1_6_address  0x880264ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_ready_block_ready_2_6_address  0x880268ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_ready_block_ready_3_6_address  0x88026cul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_ready_block_ready_4_6_address  0x880270ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_ready_block_ready_5_6_address  0x880274ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_blocks_freecnt_address  0x880278ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_epipe_address  0x881000ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_epipe_array_element_size  0x18ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_epipe_array_count  0x10ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_epipe_array_index_max  0xful
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_epipe_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_epipe_enable_address  0x881000ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_epipe_blks_usecnt_address  0x881004ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_epipe_blks_max_usecnt_address  0x881008ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_epipe_pkt_dropcnt_address  0x881010ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_epipe_pkt_dropcnt_pkt_dropcnt_0_2_address  0x881010ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_epipe_pkt_dropcnt_pkt_dropcnt_1_2_address  0x881014ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_address  0x882000ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_array_element_size  0xcul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_array_count  0xc0ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_array_index_max  0xbful
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_state_address  0x882000ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_addr_usecnt_address  0x882004ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_block_addr_max_usecnt_address  0x882008ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_caa_bank_ctr_address  0x883000ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_caa_bank_ctr_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_caa_bank_ctr_array_count  0x180ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_caa_bank_ctr_array_index_max  0x17ful
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_caa_bank_ctr_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_lmem_indir_access_addr_address  0x883600ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_lmem_indir_access_data_address  0x883604ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_address  0x883680ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_0_24_address  0x883680ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_1_24_address  0x883684ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_2_24_address  0x883688ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_3_24_address  0x88368cul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_4_24_address  0x883690ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_5_24_address  0x883694ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_6_24_address  0x883698ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_7_24_address  0x88369cul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_8_24_address  0x8836a0ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_9_24_address  0x8836a4ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_10_24_address  0x8836a8ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_11_24_address  0x8836acul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_12_24_address  0x8836b0ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_13_24_address  0x8836b4ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_14_24_address  0x8836b8ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_15_24_address  0x8836bcul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_16_24_address  0x8836c0ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_17_24_address  0x8836c4ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_18_24_address  0x8836c8ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_19_24_address  0x8836ccul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_20_24_address  0x8836d0ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_21_24_address  0x8836d4ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_22_24_address  0x8836d8ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_ecc_ecc_23_24_address  0x8836dcul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_intr_address  0x8836e0ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_intr_stat_address  0x8836e0ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_intr_en0_address  0x8836e4ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_intr_en1_address  0x8836e8ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_intr_inj_address  0x8836ecul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_intr_freeze_enable_address  0x8836f0ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_linkmem_sbe_err_log_address  0x8836f4ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_linkmem_mbe_err_log_address  0x8836f8ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_overflow_err_log_address  0x8836fcul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_underflow_err_log_address  0x883700ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_debug_bus_ctrl_address  0x883704ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_address  0x8a0000ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_dft_csr_address  0x8a0000ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_addr_address  0x8a0004ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_address  0x8a0080ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_0_22_address  0x8a0080ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_1_22_address  0x8a0084ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_2_22_address  0x8a0088ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_3_22_address  0x8a008cul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_4_22_address  0x8a0090ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_5_22_address  0x8a0094ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_6_22_address  0x8a0098ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_7_22_address  0x8a009cul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_8_22_address  0x8a00a0ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_9_22_address  0x8a00a4ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_10_22_address  0x8a00a8ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_11_22_address  0x8a00acul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_12_22_address  0x8a00b0ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_13_22_address  0x8a00b4ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_14_22_address  0x8a00b8ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_15_22_address  0x8a00bcul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_16_22_address  0x8a00c0ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_17_22_address  0x8a00c4ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_18_22_address  0x8a00c8ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_19_22_address  0x8a00ccul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_20_22_address  0x8a00d0ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_lo_cdm_indir_access_data_cdm_indir_access_data_21_22_address  0x8a00d4ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_address  0x8a8000ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_dft_csr_address  0x8a8000ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_addr_address  0x8a8004ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_address  0x8a8080ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_0_22_address  0x8a8080ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_1_22_address  0x8a8084ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_2_22_address  0x8a8088ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_3_22_address  0x8a808cul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_4_22_address  0x8a8090ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_5_22_address  0x8a8094ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_6_22_address  0x8a8098ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_7_22_address  0x8a809cul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_8_22_address  0x8a80a0ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_9_22_address  0x8a80a4ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_10_22_address  0x8a80a8ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_11_22_address  0x8a80acul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_12_22_address  0x8a80b0ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_13_22_address  0x8a80b4ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_14_22_address  0x8a80b8ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_15_22_address  0x8a80bcul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_16_22_address  0x8a80c0ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_17_22_address  0x8a80c4ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_18_22_address  0x8a80c8ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_19_22_address  0x8a80ccul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_20_22_address  0x8a80d0ul
#define DEF_tof2_reg_device_select_tm_top_tm_caa_top_cdm_hi_cdm_indir_access_data_cdm_indir_access_data_21_22_address  0x8a80d4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_address  0x900000ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_address  0x900000ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_address  0x900000ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_dft_csr_address  0x900000ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_config_address  0x900004ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_dod_limit_cell_address  0x900008ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_mem_init_done_address  0x90000cul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_mem_init_en_address  0x900010ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_dod_cnt_cell_address  0x900014ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_limit_cell_address  0x900020ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_limit_cell_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_limit_cell_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_limit_cell_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_limit_cell_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_resume_offset_cell_address  0x900030ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_discard_queue_throttleer_address  0x900034ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_uc_disc_disable_address  0x900038ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_intr_stat_address  0x90003cul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_gre_limit_cell_address  0x900040ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_gre_limit_cell_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_gre_limit_cell_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_gre_limit_cell_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_gre_limit_cell_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_gre_resume_offset_cell_address  0x900050ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_red_limit_cell_address  0x900060ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_red_limit_cell_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_red_limit_cell_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_red_limit_cell_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_red_limit_cell_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_red_resume_offset_cell_address  0x900070ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_yel_limit_cell_address  0x900080ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_yel_limit_cell_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_yel_limit_cell_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_yel_limit_cell_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_yel_limit_cell_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_yel_resume_offset_cell_address  0x900090ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_cnt_cell_address  0x9000a0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_cnt_cell_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_cnt_cell_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_cnt_cell_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_cnt_cell_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_ep_cnt_cell_address  0x9000b0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_ep_cnt_cell_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_ep_cnt_cell_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_ep_cnt_cell_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_ep_cnt_cell_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_cnt_ph_address  0x9000c0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_cnt_ph_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_cnt_ph_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_cnt_ph_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_cnt_ph_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_cnt_ph_address  0x9000d0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_cnt_ph_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_cnt_ph_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_cnt_ph_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_cnt_ph_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_glb_ap_cnt_ph_address  0x9000e0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_glb_ap_cnt_ph_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_glb_ap_cnt_ph_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_glb_ap_cnt_ph_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_glb_ap_cnt_ph_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_cnt_cell_address  0x9000f0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_cnt_cell_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_cnt_cell_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_cnt_cell_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_cnt_cell_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_glb_ap_cnt_cell_address  0x900100ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_glb_ap_cnt_cell_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_glb_ap_cnt_cell_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_glb_ap_cnt_cell_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_glb_ap_cnt_cell_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe0_address  0x900110ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe0_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe0_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe0_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe0_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe0_address  0x900120ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe0_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe0_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe0_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe0_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe1_address  0x900130ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe1_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe1_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe1_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe1_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe1_address  0x900140ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe1_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe1_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe1_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe1_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe2_address  0x900150ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe2_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe2_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe2_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe2_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe2_address  0x900160ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe2_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe2_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe2_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe2_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe3_address  0x900170ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe3_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe3_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe3_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe3_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe3_address  0x900180ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe3_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe3_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe3_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe3_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_offset_cell_address  0x900190ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe0_address  0x9001a0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe0_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe0_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe0_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe0_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe1_address  0x9001b0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe1_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe1_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe1_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe1_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe2_address  0x9001c0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe2_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe2_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe2_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe2_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe3_address  0x9001d0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe3_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe3_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe3_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe3_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe0_address  0x9001e0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe0_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe0_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe0_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe0_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe1_address  0x9001f0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe1_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe1_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe1_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe1_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe2_address  0x900200ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe2_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe2_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe2_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe2_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe3_address  0x900210ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe3_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe3_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe3_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe3_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe0_address  0x900220ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe0_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe0_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe0_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe0_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe1_address  0x900230ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe1_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe1_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe1_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe1_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe2_address  0x900240ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe2_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe2_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe2_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe2_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe3_address  0x900250ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe3_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe3_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe3_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe3_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_mcct_pkt_limit_address  0x900260ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_mcct_dis_pkt_hys_address  0x900264ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_mcct_cnt_pkt_address  0x900268ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_queue_parser_fifo_cred_address  0x90026cul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pipe_disable_address  0x900270ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_block_drop_st_address  0x900280ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_block_drop_st_qac_glb_ap_drop_state_cell_address  0x900280ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_block_drop_st_qac_glb_ap_drop_state_cell_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_block_drop_st_qac_glb_ap_drop_state_cell_array_count  0x8ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_block_drop_st_qac_glb_ap_drop_state_cell_array_index_max  0x7ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_block_drop_st_qac_glb_ap_drop_state_cell_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_address  0x920000ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_array_element_size  0x8000ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_address  0x920000ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_scratch_address  0x920000ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr48_drop_pre_fifo_address  0x920020ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr48_drop_pre_fifo_array_element_size  0x8ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr48_drop_pre_fifo_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr48_drop_pre_fifo_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr48_drop_pre_fifo_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr48_drop_pre_fifo_qac_ctr48_drop_pre_fifo_0_2_address  0x920020ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr48_drop_pre_fifo_qac_ctr48_drop_pre_fifo_1_2_address  0x920024ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_drop_no_dst_address  0x920040ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_pre_mc_drop_address  0x920044ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_pre_mc_enq_address  0x920048ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_clc_intf_address  0x920050ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_clc_intf_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_clc_intf_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_clc_intf_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_clc_intf_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_offset_profile_address  0x920080ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_offset_profile_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_offset_profile_array_count  0x20ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_offset_profile_array_index_max  0x1ful
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_offset_profile_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_mc_apid_address  0x920100ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_pipe_config_address  0x920104ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_discard_queue_cnt_cell_address  0x920108ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_discard_queue_wm_cnt_cell_address  0x92010cul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_port_rx_disable_address  0x920110ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_port_rx_disable_qac_port_rx_disable_0_3_address  0x920110ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_port_rx_disable_qac_port_rx_disable_1_3_address  0x920114ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_port_rx_disable_qac_port_rx_disable_2_3_address  0x920118ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_debug_register_address  0x92011cul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ecc_address  0x920120ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_intr_address  0x920140ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_intr_stat_address  0x920140ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_intr_en0_address  0x920144ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_intr_en1_address  0x920148ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_intr_inj_address  0x92014cul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_intr_freeze_enable_address  0x920150ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_table_sbe_err_log_address  0x920154ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_table_mbe_err_log_address  0x920158ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_port_drop_cnt_table_sbe_err_log_address  0x92015cul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_port_drop_cnt_table_mbe_err_log_address  0x920160ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qid_mapping_table_sbe_err_log_address  0x920164ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qid_mapping_table_mbe_err_log_address  0x920168ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac2prc_fifo_sbe_err_log_address  0x92016cul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac2prc_fifo_mbe_err_log_address  0x920170ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_prc2psc_fifo_sbe_err_log_address  0x920174ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_prc2psc_fifo_mbe_err_log_address  0x920178ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_debug_bus_ctrl_address  0x92017cul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_state_address  0x920200ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_state_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_state_array_count  0x24ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_state_array_index_max  0x23ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_state_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_yel_state_address  0x920300ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_yel_state_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_yel_state_array_count  0x24ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_yel_state_array_index_max  0x23ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_yel_state_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_red_state_address  0x920400ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_red_state_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_red_state_array_count  0x24ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_red_state_array_index_max  0x23ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_red_state_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_queue_state_mask_address  0x920490ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_port_drop_state_address  0x920600ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_port_drop_state_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_port_drop_state_array_count  0x48ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_port_drop_state_array_index_max  0x47ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_port_drop_state_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_queue_state_visible_bmp_address  0x920800ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_queue_state_visible_bmp_array_element_size  0x10ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_queue_state_visible_bmp_array_count  0x9ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_queue_state_visible_bmp_array_index_max  0x8ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_queue_state_visible_bmp_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_queue_state_visible_bmp_qac_queue_state_visible_bmp_0_4_address  0x920800ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_queue_state_visible_bmp_qac_queue_state_visible_bmp_1_4_address  0x920804ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_queue_state_visible_bmp_qac_queue_state_visible_bmp_2_4_address  0x920808ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_queue_state_visible_bmp_qac_queue_state_visible_bmp_3_4_address  0x92080cul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_drop_reason_bmp_address  0x920a00ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_drop_reason_bmp_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_drop_reason_bmp_array_count  0x48ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_drop_reason_bmp_array_index_max  0x47ul
#define DEF_tof2_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_drop_reason_bmp_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_address  0x980000ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_address  0x980000ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_array_element_size  0x8000ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_array_count  0x2ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_array_index_max  0x1ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_scratch_address  0x980000ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_dft_csr_address  0x980004ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_ecc_address  0x980020ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_ecc_ecc_0_5_address  0x980020ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_ecc_ecc_1_5_address  0x980024ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_ecc_ecc_2_5_address  0x980028ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_ecc_ecc_3_5_address  0x98002cul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_ecc_ecc_4_5_address  0x980030ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_intr_address  0x980040ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_intr_stat_address  0x980040ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_intr_en0_address  0x980044ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_intr_en1_address  0x980048ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_intr_inj_address  0x98004cul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_intr_freeze_enable_address  0x980050ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_tdm_table_sbe_err_log_address  0x980054ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_tdm_table_mbe_err_log_address  0x980058ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_upd_wac_sbe_err_log_address  0x98005cul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_upd_wac_mbe_err_log_address  0x980060ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_upd_edprsr_advfc_sbe_err_log_address  0x980064ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_upd_edprsr_advfc_mbe_err_log_address  0x980068ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_q_minrate_sbe_err_log_address  0x98006cul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_q_minrate_mbe_err_log_address  0x980070ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_q_excrate_sbe_err_log_address  0x980074ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_q_excrate_mbe_err_log_address  0x980078ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_q_maxrate_sbe_err_log_address  0x98007cul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_q_maxrate_mbe_err_log_address  0x980080ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_l1_minrate_sbe_err_log_address  0x980084ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_l1_minrate_mbe_err_log_address  0x980088ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_l1_excrate_sbe_err_log_address  0x98008cul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_l1_excrate_mbe_err_log_address  0x980090ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_l1_maxrate_sbe_err_log_address  0x980094ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_l1_maxrate_mbe_err_log_address  0x980098ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_p_maxrate_sbe_err_log_address  0x98009cul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_p_maxrate_mbe_err_log_address  0x9800a0ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_upd_pex0_sbe_err_log_address  0x9800a4ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_upd_pex0_mbe_err_log_address  0x9800a8ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_upd_pex1_sbe_err_log_address  0x9800acul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_upd_pex1_mbe_err_log_address  0x9800b0ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_upd_edprsr_sbe_err_log_address  0x9800b4ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_upd_edprsr_mbe_err_log_address  0x9800b8ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_pex_credit_err_log_address  0x9800bcul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_pex_mac_credit_err_log_address  0x9800c0ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_q_watchdog_sbe_err_log_address  0x9800c4ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_q_watchdog_mbe_err_log_address  0x9800c8ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_ctrl_address  0x980100ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_ready_address  0x980104ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_global_bytecnt_adj_address  0x980108ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_tdm_config_address  0x98010cul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_tdm_table_address  0x980200ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_tdm_table_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_tdm_table_array_count  0x80ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_tdm_table_array_index_max  0x7ful
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_tdm_table_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_port_arb_ctrl_address  0x980400ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_pex_credit_ctrl_address  0x980404ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_port_config_address  0x980600ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_port_config_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_port_config_array_count  0x48ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_port_config_array_index_max  0x47ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_port_config_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_port_pfc_status_mem_address  0x980800ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_port_pfc_status_mem_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_port_pfc_status_mem_array_count  0x48ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_port_pfc_status_mem_array_index_max  0x47ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_port_pfc_status_mem_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_port_pex_status_mem_address  0x981000ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_port_pex_status_mem_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_port_pex_status_mem_array_count  0x240ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_port_pex_status_mem_array_index_max  0x23ful
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_port_pex_status_mem_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_mac_pex_status_mem_address  0x981900ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_mac_pex_status_mem_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_mac_pex_status_mem_array_count  0x5ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_mac_pex_status_mem_array_index_max  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_mac_pex_status_mem_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_l1_config_address  0x982000ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_l1_config_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_l1_config_array_count  0x120ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_l1_config_array_index_max  0x11ful
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_l1_config_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_queue_config_address  0x984000ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_queue_config_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_queue_config_array_count  0x480ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_queue_config_array_index_max  0x47ful
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_queue_config_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_queue_flush_ctrl_address  0x985200ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_queue_flush_mask_address  0x985210ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_queue_flush_mask_queue_flush_mask_0_4_address  0x985210ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_queue_flush_mask_queue_flush_mask_1_4_address  0x985214ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_queue_flush_mask_queue_flush_mask_2_4_address  0x985218ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_queue_flush_mask_queue_flush_mask_3_4_address  0x98521cul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_watchdog_config_address  0x985220ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_watchdog_status_address  0x986000ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_watchdog_status_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_watchdog_status_array_count  0x480ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_watchdog_status_array_index_max  0x47ful
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_watchdog_status_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_watchdog_timer_address  0x987200ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_watchdog_timer_watchdog_timer_0_2_address  0x987200ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_watchdog_timer_watchdog_timer_1_2_address  0x987204ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_iadvfc_config_address  0x987208ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_iadvfc_status_address  0x98720cul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_iadvfc_ctr_address  0x987210ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_eadvfc_config_address  0x987214ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_eadvfc_status_address  0x987218ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_eadvfc_ctr_address  0x98721cul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_pq_ctrl_address  0x987220ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_pq_port_en_address  0x987230ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_pq_port_en_pq_port_en_0_3_address  0x987230ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_pq_port_en_pq_port_en_1_3_address  0x987234ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_pq_port_en_pq_port_en_2_3_address  0x987238ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_pq_port_profile_sel_address  0x987240ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_pq_port_profile_sel_pq_port_profile_sel_0_3_address  0x987240ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_pq_port_profile_sel_pq_port_profile_sel_1_3_address  0x987244ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_pq_port_profile_sel_pq_port_profile_sel_2_3_address  0x987248ul
#define DEF_tof2_reg_device_select_tm_top_tm_scha_top_sch_debug_bus_ctrl_address  0x98724cul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_address  0xa00000ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_address  0xa00000ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_array_element_size  0x8000ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_array_count  0x2ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_array_index_max  0x1ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_scratch_address  0xa00000ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_dft_csr_address  0xa00004ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_ecc_address  0xa00020ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_ecc_ecc_0_5_address  0xa00020ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_ecc_ecc_1_5_address  0xa00024ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_ecc_ecc_2_5_address  0xa00028ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_ecc_ecc_3_5_address  0xa0002cul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_ecc_ecc_4_5_address  0xa00030ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_intr_address  0xa00040ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_intr_stat_address  0xa00040ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_intr_en0_address  0xa00044ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_intr_en1_address  0xa00048ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_intr_inj_address  0xa0004cul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_intr_freeze_enable_address  0xa00050ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_tdm_table_sbe_err_log_address  0xa00054ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_tdm_table_mbe_err_log_address  0xa00058ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_upd_wac_sbe_err_log_address  0xa0005cul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_upd_wac_mbe_err_log_address  0xa00060ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_upd_edprsr_advfc_sbe_err_log_address  0xa00064ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_upd_edprsr_advfc_mbe_err_log_address  0xa00068ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_q_minrate_sbe_err_log_address  0xa0006cul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_q_minrate_mbe_err_log_address  0xa00070ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_q_excrate_sbe_err_log_address  0xa00074ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_q_excrate_mbe_err_log_address  0xa00078ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_q_maxrate_sbe_err_log_address  0xa0007cul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_q_maxrate_mbe_err_log_address  0xa00080ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_l1_minrate_sbe_err_log_address  0xa00084ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_l1_minrate_mbe_err_log_address  0xa00088ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_l1_excrate_sbe_err_log_address  0xa0008cul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_l1_excrate_mbe_err_log_address  0xa00090ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_l1_maxrate_sbe_err_log_address  0xa00094ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_l1_maxrate_mbe_err_log_address  0xa00098ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_p_maxrate_sbe_err_log_address  0xa0009cul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_p_maxrate_mbe_err_log_address  0xa000a0ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_upd_pex0_sbe_err_log_address  0xa000a4ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_upd_pex0_mbe_err_log_address  0xa000a8ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_upd_pex1_sbe_err_log_address  0xa000acul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_upd_pex1_mbe_err_log_address  0xa000b0ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_upd_edprsr_sbe_err_log_address  0xa000b4ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_upd_edprsr_mbe_err_log_address  0xa000b8ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_pex_credit_err_log_address  0xa000bcul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_pex_mac_credit_err_log_address  0xa000c0ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_q_watchdog_sbe_err_log_address  0xa000c4ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_q_watchdog_mbe_err_log_address  0xa000c8ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_ctrl_address  0xa00100ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_ready_address  0xa00104ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_global_bytecnt_adj_address  0xa00108ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_tdm_config_address  0xa0010cul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_tdm_table_address  0xa00200ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_tdm_table_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_tdm_table_array_count  0x80ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_tdm_table_array_index_max  0x7ful
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_tdm_table_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_port_arb_ctrl_address  0xa00400ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_pex_credit_ctrl_address  0xa00404ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_port_config_address  0xa00600ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_port_config_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_port_config_array_count  0x48ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_port_config_array_index_max  0x47ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_port_config_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_port_pfc_status_mem_address  0xa00800ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_port_pfc_status_mem_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_port_pfc_status_mem_array_count  0x48ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_port_pfc_status_mem_array_index_max  0x47ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_port_pfc_status_mem_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_port_pex_status_mem_address  0xa01000ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_port_pex_status_mem_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_port_pex_status_mem_array_count  0x240ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_port_pex_status_mem_array_index_max  0x23ful
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_port_pex_status_mem_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_mac_pex_status_mem_address  0xa01900ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_mac_pex_status_mem_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_mac_pex_status_mem_array_count  0x5ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_mac_pex_status_mem_array_index_max  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_mac_pex_status_mem_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_l1_config_address  0xa02000ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_l1_config_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_l1_config_array_count  0x120ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_l1_config_array_index_max  0x11ful
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_l1_config_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_queue_config_address  0xa04000ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_queue_config_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_queue_config_array_count  0x480ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_queue_config_array_index_max  0x47ful
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_queue_config_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_queue_flush_ctrl_address  0xa05200ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_queue_flush_mask_address  0xa05210ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_queue_flush_mask_queue_flush_mask_0_4_address  0xa05210ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_queue_flush_mask_queue_flush_mask_1_4_address  0xa05214ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_queue_flush_mask_queue_flush_mask_2_4_address  0xa05218ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_queue_flush_mask_queue_flush_mask_3_4_address  0xa0521cul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_watchdog_config_address  0xa05220ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_watchdog_status_address  0xa06000ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_watchdog_status_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_watchdog_status_array_count  0x480ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_watchdog_status_array_index_max  0x47ful
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_watchdog_status_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_watchdog_timer_address  0xa07200ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_watchdog_timer_watchdog_timer_0_2_address  0xa07200ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_watchdog_timer_watchdog_timer_1_2_address  0xa07204ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_iadvfc_config_address  0xa07208ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_iadvfc_status_address  0xa0720cul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_iadvfc_ctr_address  0xa07210ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_eadvfc_config_address  0xa07214ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_eadvfc_status_address  0xa07218ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_eadvfc_ctr_address  0xa0721cul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_pq_ctrl_address  0xa07220ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_pq_port_en_address  0xa07230ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_pq_port_en_pq_port_en_0_3_address  0xa07230ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_pq_port_en_pq_port_en_1_3_address  0xa07234ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_pq_port_en_pq_port_en_2_3_address  0xa07238ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_pq_port_profile_sel_address  0xa07240ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_pq_port_profile_sel_pq_port_profile_sel_0_3_address  0xa07240ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_pq_port_profile_sel_pq_port_profile_sel_1_3_address  0xa07244ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_pq_port_profile_sel_pq_port_profile_sel_2_3_address  0xa07248ul
#define DEF_tof2_reg_device_select_tm_top_tm_schb_top_sch_debug_bus_ctrl_address  0xa0724cul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_address  0xa80000ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_address  0xa80000ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_array_element_size  0x4000ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_scratch_address  0xa80000ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_pipe_ctrl_address  0xa80004ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_ecc_address  0xa80008ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_ecc_ecc_0_2_address  0xa80008ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_ecc_ecc_1_2_address  0xa8000cul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_intr_address  0xa80020ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_intr_stat_address  0xa80020ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_intr_en0_address  0xa80024ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_intr_en1_address  0xa80028ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_intr_inj_address  0xa8002cul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_intr_freeze_enable_address  0xa80030ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_enfifo_serr_ep0_log_address  0xa80034ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_enfifo_serr_ep1_log_address  0xa80038ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_enfifo_serr_ep2_log_address  0xa8003cul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_enfifo_serr_ep3_log_address  0xa80040ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_enfifo_merr_ep0_log_address  0xa80044ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_enfifo_merr_ep1_log_address  0xa80048ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_enfifo_merr_ep2_log_address  0xa8004cul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_enfifo_merr_ep3_log_address  0xa80050ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_clc_qac_serr_log_address  0xa80054ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_clc_qac_merr_log_address  0xa80058ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_fifo_threshold_address  0xa8005cul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_qclc_pt_spd_address  0xa80200ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_qclc_pt_spd_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_qclc_pt_spd_array_count  0x48ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_qclc_pt_spd_array_index_max  0x47ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_qclc_pt_spd_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_clc_debug_reg_address  0xa80320ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_ingress_port_ct_state_address  0xa80330ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_ingress_port_ct_state_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_ingress_port_ct_state_array_count  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_ingress_port_ct_state_array_index_max  0x2ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_ingress_port_ct_state_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_egress_port_ct_state_address  0xa80340ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_egress_port_ct_state_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_egress_port_ct_state_array_count  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_egress_port_ct_state_array_index_max  0x2ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_egress_port_ct_state_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_mc_ct_cnt_address  0xa8034cul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_uc_ct_cnt_address  0xa80350ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_debug_bus_ctrl_address  0xa80354ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_address  0xaa0000ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_dft_csr_address  0xaa0000ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_top_ctrl_address  0xaa0004ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_tot_th_address  0xaa0008ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe0_address  0xaa0080ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe0_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe0_array_count  0x12ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe0_array_index_max  0x11ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe0_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe1_address  0xaa0100ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe1_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe1_array_count  0x12ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe1_array_index_max  0x11ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe1_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe2_address  0xaa0180ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe2_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe2_array_count  0x12ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe2_array_index_max  0x11ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe2_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe3_address  0xaa0200ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe3_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe3_array_count  0x12ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe3_array_index_max  0x11ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe3_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_clc_top_clc_common_ct_tot_cnt_address  0xaa0248ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_address  0xb00000ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_address  0xb00000ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_array_element_size  0x4000ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pipe_ctrl_address  0xb00000ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_ecc_address  0xb00004ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_intr_address  0xb00020ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_intr_stat_address  0xb00020ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_intr_en0_address  0xb00024ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_intr_en1_address  0xb00028ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_intr_inj_address  0xb0002cul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_intr_freeze_enable_address  0xb00030ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_linkmem_mbe_err_log_address  0xb00034ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_linkmem_sbe_err_log_address  0xb00038ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_dq_ph_fifo_sbe_err_log_address  0xb0003cul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_dq_ph_fifo_mbe_err_log_address  0xb00040ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_dq_meta_fifo_sbe_err_log_address  0xb00044ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_dq_meta_fifo_mbe_err_log_address  0xb00048ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_ph_afifo_sbe_err_log_address  0xb0004cul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_ph_afifo_mbe_err_log_address  0xb00050ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_discard_ph_fifo0_sbe_err_log_address  0xb00054ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_discard_ph_fifo0_mbe_err_log_address  0xb00058ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_discard_ph_fifo1_sbe_err_log_address  0xb0005cul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_discard_ph_fifo1_mbe_err_log_address  0xb00060ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_port_tdm_enb_map_address  0xb00070ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_port_tdm_enb_map_port_tdm_enb_map_0_3_address  0xb00070ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_port_tdm_enb_map_port_tdm_enb_map_1_3_address  0xb00074ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_port_tdm_enb_map_port_tdm_enb_map_2_3_address  0xb00078ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pt_state_address  0xb00080ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pt_state_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pt_state_array_count  0xbul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pt_state_array_index_max  0xaul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pt_state_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pt_epb_cred_address  0xb00100ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pt_epb_cred_array_element_size  0x8ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pt_epb_cred_array_count  0x9ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pt_epb_cred_array_index_max  0x8ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pt_epb_cred_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pt_epb_cred_pt_epb_cred_0_2_address  0xb00100ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pt_epb_cred_pt_epb_cred_1_2_address  0xb00104ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_q_empty_address  0xb00180ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_q_empty_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_q_empty_array_count  0x18ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_q_empty_array_index_max  0x17ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_q_empty_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pt_gap_wm_address  0xb00200ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pt_gap_wm_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pt_gap_wm_array_count  0x48ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pt_gap_wm_array_index_max  0x47ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pt_gap_wm_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_cfg_ct_timer_address  0xb00320ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pex_pfc_map_table_address  0xb01000ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pex_pfc_map_table_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pex_pfc_map_table_array_count  0x240ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pex_pfc_map_table_array_index_max  0x23ful
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pex_pfc_map_table_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pex_eport_tx_cnt_address  0xb01c00ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pex_eport_tx_cnt_array_element_size  0x8ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pex_eport_tx_cnt_array_count  0x48ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pex_eport_tx_cnt_array_index_max  0x47ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pex_eport_tx_cnt_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pex_eport_tx_cnt_pex_eport_tx_cnt_0_2_address  0xb01c00ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pex_eport_tx_cnt_pex_eport_tx_cnt_1_2_address  0xb01c04ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pex_debug_register_address  0xb01e40ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pex_tx_cnt_timer_address  0xb01e48ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pex_tx_cnt_timer_pex_tx_cnt_timer_0_2_address  0xb01e48ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pex_tx_cnt_timer_pex_tx_cnt_timer_1_2_address  0xb01e4cul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_pex_epb_credit_probe_address  0xb01e50ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_tot_byte_cnt_address  0xb01e58ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_tot_byte_cnt_tot_byte_cnt_0_2_address  0xb01e58ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_tot_byte_cnt_tot_byte_cnt_1_2_address  0xb01e5cul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_tot_pkt_cnt_address  0xb01e60ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_tot_pkt_cnt_tot_pkt_cnt_0_2_address  0xb01e60ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_tot_pkt_cnt_tot_pkt_cnt_1_2_address  0xb01e64ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_dis_cell_cnt_address  0xb01e68ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_dis_cell_cnt_dis_cell_cnt_0_2_address  0xb01e68ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_dis_cell_cnt_dis_cell_cnt_1_2_address  0xb01e6cul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_scratch_address  0xb01e70ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_debug_bus_ctrl_address  0xb01e74ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_common_address  0xb20000ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_common_dft_csr_address  0xb20000ul
#define DEF_tof2_reg_device_select_tm_top_tm_pex_top_pex_common_clm_dft_csr_address  0xb20004ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_address  0xb80000ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_address  0xb80000ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_array_element_size  0x8000ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_scratch_address  0xb80000ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_control_address  0xb80004ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_ecc_address  0xb80008ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_intr_address  0xb80020ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_intr_stat_address  0xb80020ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_intr_en0_address  0xb80024ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_intr_en1_address  0xb80028ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_intr_inj_address  0xb8002cul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_intr_freeze_enable_address  0xb80030ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_linkmem_mbe_err_log_address  0xb80034ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_linkmem_sbe_err_log_address  0xb80038ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_schdeq_err_log_address  0xb8003cul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_dis_qlen_address  0xb80080ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_dis_qlen_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_dis_qlen_array_count  0x20ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_dis_qlen_array_index_max  0x1ful
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_dis_qlen_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_dis_cred_address  0xb80100ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_fifo_threshold_address  0xb80104ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_pex_dis_cnt_address  0xb80108ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_pex_dis_cnt_pex_dis_cnt_0_2_address  0xb80108ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_pex_dis_cnt_pex_dis_cnt_1_2_address  0xb8010cul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_qac_dis_cnt_address  0xb80110ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_qac_dis_cnt_qac_dis_cnt_0_2_address  0xb80110ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_qac_dis_cnt_qac_dis_cnt_1_2_address  0xb80114ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_qid_eq_cnt_address  0xb80118ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_qid_eq_cnt_qid_eq_cnt_0_2_address  0xb80118ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_qid_eq_cnt_qid_eq_cnt_1_2_address  0xb8011cul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_qid_deq_cnt_address  0xb80120ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_qid_deq_cnt_qid_deq_cnt_0_2_address  0xb80120ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_qid_deq_cnt_qid_deq_cnt_1_2_address  0xb80124ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_tot_eq_cnt_address  0xb80128ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_tot_eq_cnt_tot_eq_cnt_0_2_address  0xb80128ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_tot_eq_cnt_tot_eq_cnt_1_2_address  0xb8012cul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_tot_dq_cnt_address  0xb80130ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_tot_dq_cnt_tot_dq_cnt_0_2_address  0xb80130ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_tot_dq_cnt_tot_dq_cnt_1_2_address  0xb80134ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_tot_dis_dq_cnt_address  0xb80138ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_tot_dis_dq_cnt_tot_dis_dq_cnt_0_2_address  0xb80138ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_tot_dis_dq_cnt_tot_dis_dq_cnt_1_2_address  0xb8013cul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_debug_bus_ctrl_address  0xb80140ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_common_address  0xba0000ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_common_scratch_address  0xba0000ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_common_dft_csr_address  0xba0004ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_common_qlm_dft_csr_address  0xba0008ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_common_blk_rdy_address  0xba0010ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_common_blk_rdy_blk_rdy_0_3_address  0xba0010ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_common_blk_rdy_blk_rdy_1_3_address  0xba0014ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_common_blk_rdy_blk_rdy_2_3_address  0xba0018ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_common_qlink_rdy_address  0xba001cul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_common_qlm_blk_reset_address  0xba0020ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_common_qlm_blk_reset_qlm_blk_reset_0_3_address  0xba0020ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_common_qlm_blk_reset_qlm_blk_reset_1_3_address  0xba0024ul
#define DEF_tof2_reg_device_select_tm_top_tm_qlc_top_qlc_common_qlm_blk_reset_qlm_blk_reset_2_3_address  0xba0028ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_address  0xc00000ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_address  0xc00000ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_array_element_size  0x8000ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_scratch_address  0xc00000ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_control_address  0xc00004ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_ecc_address  0xc00008ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_intr_address  0xc00020ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_intr_stat_address  0xc00020ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_intr_en0_address  0xc00024ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_intr_en1_address  0xc00028ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_intr_inj_address  0xc0002cul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_intr_freeze_enable_address  0xc00030ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_cache_mbe_err_log_address  0xc00038ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_cache_mbe_err_log_cache_mbe_err_log_0_2_address  0xc00038ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_cache_mbe_err_log_cache_mbe_err_log_1_2_address  0xc0003cul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_cache_sbe_err_log_address  0xc00040ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_cache_sbe_err_log_cache_sbe_err_log_0_2_address  0xc00040ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_cache_sbe_err_log_cache_sbe_err_log_1_2_address  0xc00044ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_qac_cnt_address  0xc00048ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_qac_cnt_qac_cnt_0_2_address  0xc00048ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_qac_cnt_qac_cnt_1_2_address  0xc0004cul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_qac_zero_cnt_address  0xc00050ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_qac_zero_cnt_qac_zero_cnt_0_2_address  0xc00050ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_qac_zero_cnt_qac_zero_cnt_1_2_address  0xc00054ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_pex_cnt_address  0xc00058ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_pex_cnt_pex_cnt_0_2_address  0xc00058ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_pex_cnt_pex_cnt_1_2_address  0xc0005cul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_pex_zero_cnt_address  0xc00060ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_pex_zero_cnt_pex_zero_cnt_0_2_address  0xc00060ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_pex_zero_cnt_pex_zero_cnt_1_2_address  0xc00064ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_cache_wm_address  0xc00068ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_debug_bus_ctrl_address  0xc0006cul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_common_address  0xc20000ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_common_scratch_address  0xc20000ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_common_dft_csr_address  0xc20004ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_common_prm_dft_csr_address  0xc20008ul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_common_control_address  0xc2000cul
#define DEF_tof2_reg_device_select_tm_top_tm_prc_top_prc_common_status_address  0xc20010ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_address  0xc80000ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_address  0xc80000ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_array_element_size  0x8000ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_scratch_address  0xc80000ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_ctrl_address  0xc80004ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_arb_ctrl_address  0xc80008ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_wrr_ctrl_address  0xc8000cul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_fifo_depth_address  0xc80010ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_fifo_depth_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_fifo_depth_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_fifo_depth_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_fifo_depth_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_max_l1_node_ctrl_address  0xc80020ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_max_l2_node_ctrl_address  0xc80024ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_rdm_ctrl_address  0xc80028ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filter_ctrl_address  0xc80030ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filter_ctrl_filter_ctrl_0_3_address  0xc80030ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filter_ctrl_filter_ctrl_1_3_address  0xc80034ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filter_ctrl_filter_ctrl_2_3_address  0xc80038ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filter_mask_address  0xc80040ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filter_mask_filter_mask_0_3_address  0xc80040ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filter_mask_filter_mask_1_3_address  0xc80044ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filter_mask_filter_mask_2_3_address  0xc80048ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_rdm_addr_ctrl_address  0xc8004cul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_ecc_address  0xc80050ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_ecc_ecc_0_2_address  0xc80050ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_ecc_ecc_1_2_address  0xc80054ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_intr_address  0xc80060ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_intr_stat_address  0xc80060ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_intr_en0_address  0xc80064ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_intr_en1_address  0xc80068ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_intr_inj_address  0xc8006cul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_intr_freeze_enable_address  0xc80070ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_fifo_ph_count_address  0xc80080ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_fifo_ph_count_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_fifo_ph_count_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_fifo_ph_count_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_fifo_ph_count_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_table_ph_count_address  0xc80090ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_table_ph_count_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_table_ph_count_array_count  0x2ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_table_ph_count_array_index_max  0x1ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_table_ph_count_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_cpu_copies_address  0xc80098ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_cpu_copies_cpu_copies_0_2_address  0xc80098ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_cpu_copies_cpu_copies_1_2_address  0xc8009cul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_ph_processed_address  0xc800a0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_ph_processed_ph_processed_0_2_address  0xc800a0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_ph_processed_ph_processed_1_2_address  0xc800a4ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_total_copies_address  0xc800a8ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_total_copies_total_copies_0_2_address  0xc800a8ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_total_copies_total_copies_1_2_address  0xc800acul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_xid_prunes_address  0xc800b0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_xid_prunes_xid_prunes_0_2_address  0xc800b0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_xid_prunes_xid_prunes_1_2_address  0xc800b4ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_yid_prunes_address  0xc800b8ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_yid_prunes_yid_prunes_0_2_address  0xc800b8ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_yid_prunes_yid_prunes_1_2_address  0xc800bcul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_first_copies_address  0xc800c0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_first_copies_first_copies_0_2_address  0xc800c0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_first_copies_first_copies_1_2_address  0xc800c4ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filtered_ph_processed_address  0xc800c8ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filtered_ph_processed_filtered_ph_processed_0_2_address  0xc800c8ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filtered_ph_processed_filtered_ph_processed_1_2_address  0xc800ccul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filtered_total_copies_address  0xc800d0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filtered_total_copies_filtered_total_copies_0_2_address  0xc800d0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filtered_total_copies_filtered_total_copies_1_2_address  0xc800d4ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filtered_xid_prunes_address  0xc800d8ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filtered_xid_prunes_filtered_xid_prunes_0_2_address  0xc800d8ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filtered_xid_prunes_filtered_xid_prunes_1_2_address  0xc800dcul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filtered_yid_prunes_address  0xc800e0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filtered_yid_prunes_filtered_yid_prunes_0_2_address  0xc800e0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filtered_yid_prunes_filtered_yid_prunes_1_2_address  0xc800e4ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filtered_port_vector_address  0xc800f0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filtered_port_vector_filtered_port_vector_0_3_address  0xc800f0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filtered_port_vector_filtered_port_vector_1_3_address  0xc800f4ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_filtered_port_vector_filtered_port_vector_2_3_address  0xc800f8ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_rdm_ph_log_address  0xc80100ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_rdm_ph_log_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_rdm_ph_log_array_count  0xaul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_rdm_ph_log_array_index_max  0x9ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_rdm_ph_log_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_ph_lost_address  0xc80128ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_ph_lost_ph_lost_0_2_address  0xc80128ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_ph_lost_ph_lost_1_2_address  0xc8012cul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_packet_drop_address  0xc80130ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_packet_drop_packet_drop_0_2_address  0xc80130ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_packet_drop_packet_drop_1_2_address  0xc80134ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_max_l1_node_log_address  0xc80138ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_max_l1_node_log_max_l1_node_log_0_2_address  0xc80138ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_max_l1_node_log_max_l1_node_log_1_2_address  0xc8013cul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_max_l2_node_log_address  0xc80140ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_max_l2_node_log_max_l2_node_log_0_2_address  0xc80140ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_max_l2_node_log_max_l2_node_log_1_2_address  0xc80144ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_illegal_l1_node_log_address  0xc80148ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_illegal_l1_node_log_illegal_l1_node_log_0_2_address  0xc80148ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_illegal_l1_node_log_illegal_l1_node_log_1_2_address  0xc8014cul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_illegal_l2_node_log_address  0xc80150ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_illegal_l2_node_log_illegal_l2_node_log_0_2_address  0xc80150ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_illegal_l2_node_log_illegal_l2_node_log_1_2_address  0xc80154ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_sbe_log_address  0xc80158ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_mbe_log_address  0xc8015cul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_pre_ififo_ctrl0_address  0xc80160ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_pre_ififo_ctrl1_address  0xc80164ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_pre_ififo_ctrl2_address  0xc80168ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_pre_ififo_ctrl3_address  0xc8016cul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_pre_ififo_stats_address  0xc80170ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_pre_ififo_stats_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_pre_ififo_stats_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_pre_ififo_stats_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_pre_ififo_stats_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_credit_log_address  0xc80180ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_debug_address  0xc80184ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_debug_bus_ctrl_address  0xc80188ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_address  0xca0000ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_scratch_address  0xca0000ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_dft_csr_address  0xca0004ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_rdm_dft_csr_address  0xca0008ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_common_ctrl_address  0xca000cul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_prune_rid_address  0xca0010ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_address  0xca0040ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_0_16_address  0xca0040ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_1_16_address  0xca0044ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_2_16_address  0xca0048ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_3_16_address  0xca004cul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_4_16_address  0xca0050ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_5_16_address  0xca0054ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_6_16_address  0xca0058ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_7_16_address  0xca005cul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_8_16_address  0xca0060ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_9_16_address  0xca0064ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_10_16_address  0xca0068ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_11_16_address  0xca006cul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_12_16_address  0xca0070ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_13_16_address  0xca0074ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_14_16_address  0xca0078ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_15_16_address  0xca007cul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_address  0xca0080ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_array_element_size  0x24ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_array_count  0x2ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_array_index_max  0x1ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_port_mask_0_9_address  0xca0080ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_port_mask_1_9_address  0xca0084ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_port_mask_2_9_address  0xca0088ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_port_mask_3_9_address  0xca008cul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_port_mask_4_9_address  0xca0090ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_port_mask_5_9_address  0xca0094ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_port_mask_6_9_address  0xca0098ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_port_mask_7_9_address  0xca009cul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_port_mask_8_9_address  0xca00a0ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_down_address  0xca0100ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_down_port_down_0_9_address  0xca0100ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_down_port_down_1_9_address  0xca0104ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_down_port_down_2_9_address  0xca0108ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_down_port_down_3_9_address  0xca010cul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_down_port_down_4_9_address  0xca0110ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_down_port_down_5_9_address  0xca0114ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_down_port_down_6_9_address  0xca0118ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_down_port_down_7_9_address  0xca011cul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_port_down_port_down_8_9_address  0xca0120ul
#define DEF_tof2_reg_device_select_tm_top_tm_pre_top_pre_common_pipe_int_status_address  0xca0124ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_address  0xd00000ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_address  0xd00000ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_array_element_size  0x8000ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_scratch_address  0xd00000ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_psc_ph_used_address  0xd00004ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_ecc_address  0xd00008ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_intr_address  0xd00020ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_intr_stat_address  0xd00020ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_intr_en0_address  0xd00024ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_intr_en1_address  0xd00028ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_intr_inj_address  0xd0002cul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_intr_freeze_enable_address  0xd00030ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_psm_sbe_err_log_address  0xd00034ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_psm_mbe_err_log_address  0xd00038ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_psm_indir_access_addr_address  0xd0003cul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_psm_indir_access_data_address  0xd00040ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_psm_indir_access_data_psm_indir_access_data_0_8_address  0xd00040ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_psm_indir_access_data_psm_indir_access_data_1_8_address  0xd00044ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_psm_indir_access_data_psm_indir_access_data_2_8_address  0xd00048ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_psm_indir_access_data_psm_indir_access_data_3_8_address  0xd0004cul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_psm_indir_access_data_psm_indir_access_data_4_8_address  0xd00050ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_psm_indir_access_data_psm_indir_access_data_5_8_address  0xd00054ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_psm_indir_access_data_psm_indir_access_data_6_8_address  0xd00058ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_psm_indir_access_data_psm_indir_access_data_7_8_address  0xd0005cul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_debug_bus_ctrl_address  0xd00060ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_address  0xd20000ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_scratch_address  0xd20000ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_dft_csr_address  0xd20004ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_psm_dft_csr_address  0xd20008ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_psm_org_address  0xd20010ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_ctrl_address  0xd20014ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_timestamp_shift_address  0xd20018ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_full_threshold_address  0xd2001cul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_hyst_threshold_address  0xd20020ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_ts_offset_address  0xd20024ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_valid_address  0xd20100ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_valid_block_valid_0_3_address  0xd20100ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_valid_block_valid_1_3_address  0xd20104ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_valid_block_valid_2_3_address  0xd20108ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_reset_address  0xd20110ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_reset_block_reset_0_3_address  0xd20110ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_reset_block_reset_1_3_address  0xd20114ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_reset_block_reset_2_3_address  0xd20118ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_enable_address  0xd20120ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_enable_block_enable_0_3_address  0xd20120ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_enable_block_enable_1_3_address  0xd20124ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_enable_block_enable_2_3_address  0xd20128ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_ready_address  0xd20130ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_ready_block_ready_0_3_address  0xd20130ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_ready_block_ready_1_3_address  0xd20134ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_ready_block_ready_2_3_address  0xd20138ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_blocks_freecnt_address  0xd2013cul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_address  0xd20800ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_array_element_size  0x18ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_array_count  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_array_index_max  0x3ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_enable_address  0xd20800ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_blks_usecnt_address  0xd20804ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_blks_max_usecnt_address  0xd20808ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_pkt_dropcnt_address  0xd20810ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_pkt_dropcnt_pkt_dropcnt_0_2_address  0xd20810ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_pkt_dropcnt_pkt_dropcnt_1_2_address  0xd20814ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_address  0xd21000ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_array_element_size  0xcul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_array_count  0x60ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_array_index_max  0x5ful
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_state_address  0xd21000ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_addr_usecnt_address  0xd21004ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_block_addr_max_usecnt_address  0xd21008ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_psc_bank_ctrl_r_address  0xd21800ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_psc_bank_ctrl_r_array_element_size  0x4ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_psc_bank_ctrl_r_array_count  0x180ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_psc_bank_ctrl_r_array_index_max  0x17ful
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_psc_bank_ctrl_r_array_index_min  0x0ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_lmem_indir_access_addr_address  0xd21e00ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_lmem_indir_access_data_address  0xd21e04ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_address  0xd21e40ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_0_12_address  0xd21e40ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_1_12_address  0xd21e44ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_2_12_address  0xd21e48ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_3_12_address  0xd21e4cul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_4_12_address  0xd21e50ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_5_12_address  0xd21e54ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_6_12_address  0xd21e58ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_7_12_address  0xd21e5cul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_8_12_address  0xd21e60ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_9_12_address  0xd21e64ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_10_12_address  0xd21e68ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_11_12_address  0xd21e6cul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_intr_address  0xd21e80ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_intr_stat_address  0xd21e80ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_intr_en0_address  0xd21e84ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_intr_en1_address  0xd21e88ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_intr_inj_address  0xd21e8cul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_intr_freeze_enable_address  0xd21e90ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_linkmem_sbe_err_log_address  0xd21e94ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_linkmem_mbe_err_log_address  0xd21e98ul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_overflow_err_log_address  0xd21e9cul
#define DEF_tof2_reg_device_select_tm_top_tm_psc_top_psc_common_underflow_err_log_address  0xd21ea0ul
#define DEF_tof2_reg_eth100g_regs_address  0x2000000ul
#define DEF_tof2_reg_eth100g_regs_eth100g_umac3_address  0x2000000ul
#define DEF_tof2_reg_eth100g_regs_eth100g_umac3_dummy_register_address  0x2000000ul
#define DEF_tof2_reg_eth100g_regs_eth100g_umac3_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth100g_regs_eth100g_umac3_dummy_register_array_count  0x7f00ul
#define DEF_tof2_reg_eth100g_regs_eth100g_umac3_dummy_register_array_index_max  0x7efful
#define DEF_tof2_reg_eth100g_regs_eth100g_umac3_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_address  0x201fc00ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_scratch_address  0x201fc00ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_dft_csr_address  0x201fc10ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_soft_reset_address  0x201fc14ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_chnl_seq_address  0x201fc18ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_port_alive_lut_address  0x201fc1cul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_clkobs_ctrl_address  0x201fc20ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_onestep_ets_offset_ctrl_address  0x201fc40ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_onestep_ets_offset_ctrl_array_count  0x4ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_onestep_ets_offset_ctrl_array_index_max  0x3ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x201fc40ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x201fc44ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_mac_ts_offset_ctrl_address  0x201fc60ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x201fc60ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x201fc64ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_status_address  0x201fc68ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_global_intr_stat_address  0x201fc6cul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_txff_ctrl_address  0x201fc70ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_txff_ctrl_array_count  0x4ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_txff_ctrl_array_index_max  0x3ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_txff_status_address  0x201fc80ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_txff_status_array_count  0x4ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_txff_status_array_index_max  0x3ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_txcrc_trunc_ctrl_address  0x201fc90ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_txcrc_trunc_ctrl_array_count  0x4ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_txcrc_trunc_ctrl_array_index_max  0x3ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_rxff_ctrl_address  0x201fca0ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_rxff_ctrl_array_count  0x4ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_rxff_ctrl_array_index_max  0x3ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_rxpkt_err_sts_address  0x201fcb0ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_rxpkt_err_sts_array_count  0x4ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_rxpkt_err_sts_array_index_max  0x3ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_ring_addr_address  0x201fcc0ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_ring_wdata_address  0x201fcc4ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_ring_rdata_address  0x201fcc8ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_ring_ctrl_address  0x201fcccul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_ring_setup_address  0x201fcd0ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_soft_port_alive_address  0x201fcd4ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_chnl_intr_address  0x201fce0ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_chnl_intr_stat_address  0x201fce0ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_chnl_intr_en0_address  0x201fce4ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_chnl_intr_en1_address  0x201fce8ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_chnl_intr_inj_address  0x201fcecul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_chnl_intr_freeze_enable_address  0x201fcf0ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_mem_intr_address  0x201fd00ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_mem_intr_stat_address  0x201fd00ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_mem_intr_en0_address  0x201fd04ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_mem_intr_en1_address  0x201fd08ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_mem_intr_inj_address  0x201fd0cul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_mem_intr_freeze_enable_address  0x201fd10ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_uctrl_intr_address  0x201fd20ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_uctrl_intr_stat_address  0x201fd20ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_uctrl_intr_en0_address  0x201fd24ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_uctrl_intr_en1_address  0x201fd28ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_uctrl_intr_inj_address  0x201fd2cul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_uctrl_intr_freeze_enable_address  0x201fd30ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_mem_ecc_address  0x201fd34ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_txfifo_sbe_err_log_address  0x201fd38ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_txfifo_mbe_err_log_address  0x201fd3cul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_statsmem_sbe_err_log_address  0x201fd40ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_statsmem_mbe_err_log_address  0x201fd44ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_tv80mem_sbe_err_log_address  0x201fd48ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_tv80mem_mbe_err_log_address  0x201fd4cul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_mac_en0_address  0x201fd50ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_mac_en1_address  0x201fd54ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_mac_freeze_enable_address  0x201fd58ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_crcerr_inj_address  0x201fd5cul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_tv80_intr_address  0x201fd60ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_tv80_intr_stat_address  0x201fd60ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_tv80_intr_en0_address  0x201fd64ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_tv80_intr_en1_address  0x201fd68ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_tv80_intr_inj_address  0x201fd6cul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_tv80_intr_freeze_enable_address  0x201fd70ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_tv80_debug_ctrl_address  0x201fd74ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_tv80_debug_head_ptr_address  0x201fd78ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_tv80_debug_tail_ptr_address  0x201fd7cul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_tv80_stall_on_error_address  0x201fd80ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_tv80_halted_status_address  0x201fd84ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_tv80_watchdog_ctrl_address  0x201fd88ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_tv80_watchdog_count_address  0x201fd8cul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_rxsigok_ctrl_address  0x201fd90ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_mdioci_ctrl_address  0x201fd94ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_mdioci_poll_ctrl_address  0x201fd98ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_mdioci_poll_time_address  0x201fd9cul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_rxsigok_bitsel_address  0x201fda0ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_mdioci_intr_stat_address  0x201fda4ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_mdioci_en0_address  0x201fda8ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_mdioci_en1_address  0x201fdacul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_mdioci_freeze_enable_address  0x201fdb0ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_mac_ctrl_address  0x201fdb4ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_txff_pream0_address  0x201fdb8ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_txff_pream1_address  0x201fdbcul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_serdes_config_address  0x201fdc0ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_ppm_sel_address  0x201fdc4ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_ppm_ctrl_address  0x201fdc8ul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_ppm_stat_address  0x201fdccul
#define DEF_tof2_reg_eth100g_regs_eth100g_reg_eth_mdioci_addr_address  0x201fdd0ul
#define DEF_tof2_reg_eth100g_regs_eth100g_tv80_address  0x2020000ul
#define DEF_tof2_reg_eth100g_regs_eth100g_tv80_dummy_register_address  0x2020000ul
#define DEF_tof2_reg_eth100g_regs_eth100g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth100g_regs_eth100g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth100g_regs_eth100g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth100g_regs_eth100g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p1_address  0x2040000ul
#define DEF_tof2_reg_eth400g_p1_eth400g_umac4_address  0x2040000ul
#define DEF_tof2_reg_eth400g_p1_eth400g_umac4_dummy_register_address  0x2040000ul
#define DEF_tof2_reg_eth400g_p1_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p1_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p1_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p1_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_address  0x2050000ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_scratch_address  0x2050000ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_dft_csr_address  0x2050010ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_eth_soft_reset_address  0x2050014ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_chnl_seq_address  0x2050018ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_port_alive_lut_address  0x205001cul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_eth_clkobs_ctrl_address  0x2050020ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2050040ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2050040ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2050044ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2050080ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2050080ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2050084ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_eth_status0_address  0x2050088ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_eth_status1_address  0x205008cul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_global_intr_stat_address  0x2050090ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_cts_fifo_stat_address  0x2050094ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txff_ctrl_address  0x20500a0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txff_status_address  0x20500c0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txcrc_trunc_ctrl_address  0x20500e0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_rxff_ctrl_address  0x2050100ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_rxpkt_err_sts_address  0x2050120ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_cts_fifo_out_address  0x2050140ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2050140ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2050144ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_eth_ring_addr_address  0x2050180ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_eth_ring_wdata_address  0x2050184ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_eth_ring_rdata_address  0x2050188ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_eth_ring_ctrl_address  0x205018cul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_eth_ring_setup_address  0x2050190ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_soft_port_alive_address  0x2050194ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_chnl_intr_address  0x20501a0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_chnl_intr_stat_address  0x20501a0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_chnl_intr_en0_address  0x20501a4ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_chnl_intr_en1_address  0x20501a8ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_chnl_intr_inj_address  0x20501acul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_chnl_intr_freeze_enable_address  0x20501b0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_cts_intr_address  0x20501c0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_cts_intr_stat_address  0x20501c0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_cts_intr_en0_address  0x20501c4ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_cts_intr_en1_address  0x20501c8ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_cts_intr_inj_address  0x20501ccul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_cts_intr_freeze_enable_address  0x20501d0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_mem_intr_address  0x20501e0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_mem_intr_stat_address  0x20501e0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_mem_intr_en0_address  0x20501e4ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_mem_intr_en1_address  0x20501e8ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_mem_intr_inj_address  0x20501ecul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_mem_intr_freeze_enable_address  0x20501f0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_uctrl_intr_address  0x2050200ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_uctrl_intr_stat_address  0x2050200ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_uctrl_intr_en0_address  0x2050204ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_uctrl_intr_en1_address  0x2050208ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_uctrl_intr_inj_address  0x205020cul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_uctrl_intr_freeze_enable_address  0x2050210ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txff_ecc_address  0x2050218ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2050218ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x205021cul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_rxff_stat_ecc_address  0x2050220ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txfifo_sbe_err_log_address  0x2050224ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txfifo_mbe_err_log_address  0x2050228ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txappfifo_sbe_err_log_address  0x205022cul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_txappfifo_mbe_err_log_address  0x2050230ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_rxappfifo_sbe_err_log_address  0x2050234ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_rxappfifo_mbe_err_log_address  0x2050238ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_statsmem_sbe_err_log_address  0x205023cul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_statsmem_mbe_err_log_address  0x2050240ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_tv80mem_sbe_err_log_address  0x2050244ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_tv80mem_mbe_err_log_address  0x2050248ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_mac_en0_address  0x205024cul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_mac_en1_address  0x2050250ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_mac_freeze_enable_address  0x2050254ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_crcerr_inj_address  0x2050258ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_tv80_intr_address  0x2050260ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_tv80_intr_stat_address  0x2050260ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_tv80_intr_en0_address  0x2050264ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_tv80_intr_en1_address  0x2050268ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_tv80_intr_inj_address  0x205026cul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_tv80_intr_freeze_enable_address  0x2050270ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_tv80_debug_ctrl_address  0x2050274ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_tv80_debug_head_ptr_address  0x2050278ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_tv80_debug_tail_ptr_address  0x205027cul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_tv80_stall_on_error_address  0x2050280ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_tv80_halted_status_address  0x2050284ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_tv80_watchdog_ctrl_address  0x2050288ul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_tv80_watchdog_count_address  0x205028cul
#define DEF_tof2_reg_eth400g_p1_eth400g_mac_eth_mdioci_addr_address  0x2050290ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_address  0x2050400ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_scratch_address  0x2050400ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_dft_csr_address  0x2050410ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_eth_soft_reset_address  0x2050414ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_eth_clkobs_ctrl_address  0x2050418ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_eth_rxsigok_ctrl_address  0x205041cul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_eth_mdioci_ctrl_address  0x2050420ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2050424ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_eth_mdioci_poll_time_address  0x2050428ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_eth_rxsigok_bitsel_address  0x205042cul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_mem_intr_address  0x2050440ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_mem_intr_stat_address  0x2050440ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_mem_intr_en0_address  0x2050444ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_mem_intr_en1_address  0x2050448ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_mem_intr_inj_address  0x205044cul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_mem_intr_freeze_enable_address  0x2050450ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_deskew_ecc_address  0x2050454ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_rsfec01_ecc_address  0x2050458ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_rsfec23_ecc_address  0x205045cul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_deskew_sbe_err_log_address  0x2050460ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_deskew_mbe_err_log_address  0x2050464ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_rsfec_sbe_err_log_address  0x2050468ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_rsfec_mbe_err_log_address  0x205046cul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_mdioci_intr_stat_address  0x2050470ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_mdioci_en0_address  0x2050474ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_mdioci_en1_address  0x2050478ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_mdioci_freeze_enable_address  0x205047cul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_txsds_mode_address  0x2050480ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_rxsds_mode_address  0x2050484ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_sds_112g_address  0x2050488ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_eth_ppm_sel_address  0x205048cul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_eth_ppm_ctrl_address  0x2050490ul
#define DEF_tof2_reg_eth400g_p1_eth400g_pcs_eth_ppm_stat_address  0x2050494ul
#define DEF_tof2_reg_eth400g_p1_eth400g_tv80_address  0x2058000ul
#define DEF_tof2_reg_eth400g_p1_eth400g_tv80_dummy_register_address  0x2058000ul
#define DEF_tof2_reg_eth400g_p1_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p1_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p1_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p1_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p2_address  0x2080000ul
#define DEF_tof2_reg_eth400g_p2_eth400g_umac4_address  0x2080000ul
#define DEF_tof2_reg_eth400g_p2_eth400g_umac4_dummy_register_address  0x2080000ul
#define DEF_tof2_reg_eth400g_p2_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p2_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p2_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p2_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_address  0x2090000ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_scratch_address  0x2090000ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_dft_csr_address  0x2090010ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_eth_soft_reset_address  0x2090014ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_chnl_seq_address  0x2090018ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_port_alive_lut_address  0x209001cul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_eth_clkobs_ctrl_address  0x2090020ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2090040ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2090040ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2090044ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2090080ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2090080ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2090084ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_eth_status0_address  0x2090088ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_eth_status1_address  0x209008cul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_global_intr_stat_address  0x2090090ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_cts_fifo_stat_address  0x2090094ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txff_ctrl_address  0x20900a0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txff_status_address  0x20900c0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txcrc_trunc_ctrl_address  0x20900e0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_rxff_ctrl_address  0x2090100ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_rxpkt_err_sts_address  0x2090120ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_cts_fifo_out_address  0x2090140ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2090140ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2090144ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_eth_ring_addr_address  0x2090180ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_eth_ring_wdata_address  0x2090184ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_eth_ring_rdata_address  0x2090188ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_eth_ring_ctrl_address  0x209018cul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_eth_ring_setup_address  0x2090190ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_soft_port_alive_address  0x2090194ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_chnl_intr_address  0x20901a0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_chnl_intr_stat_address  0x20901a0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_chnl_intr_en0_address  0x20901a4ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_chnl_intr_en1_address  0x20901a8ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_chnl_intr_inj_address  0x20901acul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_chnl_intr_freeze_enable_address  0x20901b0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_cts_intr_address  0x20901c0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_cts_intr_stat_address  0x20901c0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_cts_intr_en0_address  0x20901c4ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_cts_intr_en1_address  0x20901c8ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_cts_intr_inj_address  0x20901ccul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_cts_intr_freeze_enable_address  0x20901d0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_mem_intr_address  0x20901e0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_mem_intr_stat_address  0x20901e0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_mem_intr_en0_address  0x20901e4ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_mem_intr_en1_address  0x20901e8ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_mem_intr_inj_address  0x20901ecul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_mem_intr_freeze_enable_address  0x20901f0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_uctrl_intr_address  0x2090200ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_uctrl_intr_stat_address  0x2090200ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_uctrl_intr_en0_address  0x2090204ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_uctrl_intr_en1_address  0x2090208ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_uctrl_intr_inj_address  0x209020cul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_uctrl_intr_freeze_enable_address  0x2090210ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txff_ecc_address  0x2090218ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2090218ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x209021cul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_rxff_stat_ecc_address  0x2090220ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txfifo_sbe_err_log_address  0x2090224ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txfifo_mbe_err_log_address  0x2090228ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txappfifo_sbe_err_log_address  0x209022cul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_txappfifo_mbe_err_log_address  0x2090230ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_rxappfifo_sbe_err_log_address  0x2090234ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_rxappfifo_mbe_err_log_address  0x2090238ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_statsmem_sbe_err_log_address  0x209023cul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_statsmem_mbe_err_log_address  0x2090240ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_tv80mem_sbe_err_log_address  0x2090244ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_tv80mem_mbe_err_log_address  0x2090248ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_mac_en0_address  0x209024cul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_mac_en1_address  0x2090250ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_mac_freeze_enable_address  0x2090254ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_crcerr_inj_address  0x2090258ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_tv80_intr_address  0x2090260ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_tv80_intr_stat_address  0x2090260ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_tv80_intr_en0_address  0x2090264ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_tv80_intr_en1_address  0x2090268ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_tv80_intr_inj_address  0x209026cul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_tv80_intr_freeze_enable_address  0x2090270ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_tv80_debug_ctrl_address  0x2090274ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_tv80_debug_head_ptr_address  0x2090278ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_tv80_debug_tail_ptr_address  0x209027cul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_tv80_stall_on_error_address  0x2090280ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_tv80_halted_status_address  0x2090284ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_tv80_watchdog_ctrl_address  0x2090288ul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_tv80_watchdog_count_address  0x209028cul
#define DEF_tof2_reg_eth400g_p2_eth400g_mac_eth_mdioci_addr_address  0x2090290ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_address  0x2090400ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_scratch_address  0x2090400ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_dft_csr_address  0x2090410ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_eth_soft_reset_address  0x2090414ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_eth_clkobs_ctrl_address  0x2090418ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_eth_rxsigok_ctrl_address  0x209041cul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_eth_mdioci_ctrl_address  0x2090420ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2090424ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_eth_mdioci_poll_time_address  0x2090428ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_eth_rxsigok_bitsel_address  0x209042cul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_mem_intr_address  0x2090440ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_mem_intr_stat_address  0x2090440ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_mem_intr_en0_address  0x2090444ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_mem_intr_en1_address  0x2090448ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_mem_intr_inj_address  0x209044cul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_mem_intr_freeze_enable_address  0x2090450ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_deskew_ecc_address  0x2090454ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_rsfec01_ecc_address  0x2090458ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_rsfec23_ecc_address  0x209045cul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_deskew_sbe_err_log_address  0x2090460ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_deskew_mbe_err_log_address  0x2090464ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_rsfec_sbe_err_log_address  0x2090468ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_rsfec_mbe_err_log_address  0x209046cul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_mdioci_intr_stat_address  0x2090470ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_mdioci_en0_address  0x2090474ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_mdioci_en1_address  0x2090478ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_mdioci_freeze_enable_address  0x209047cul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_txsds_mode_address  0x2090480ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_rxsds_mode_address  0x2090484ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_sds_112g_address  0x2090488ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_eth_ppm_sel_address  0x209048cul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_eth_ppm_ctrl_address  0x2090490ul
#define DEF_tof2_reg_eth400g_p2_eth400g_pcs_eth_ppm_stat_address  0x2090494ul
#define DEF_tof2_reg_eth400g_p2_eth400g_tv80_address  0x2098000ul
#define DEF_tof2_reg_eth400g_p2_eth400g_tv80_dummy_register_address  0x2098000ul
#define DEF_tof2_reg_eth400g_p2_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p2_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p2_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p2_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p3_address  0x20c0000ul
#define DEF_tof2_reg_eth400g_p3_eth400g_umac4_address  0x20c0000ul
#define DEF_tof2_reg_eth400g_p3_eth400g_umac4_dummy_register_address  0x20c0000ul
#define DEF_tof2_reg_eth400g_p3_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p3_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p3_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p3_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_address  0x20d0000ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_scratch_address  0x20d0000ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_dft_csr_address  0x20d0010ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_eth_soft_reset_address  0x20d0014ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_chnl_seq_address  0x20d0018ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_port_alive_lut_address  0x20d001cul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_eth_clkobs_ctrl_address  0x20d0020ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x20d0040ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x20d0040ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x20d0044ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x20d0080ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x20d0080ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x20d0084ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_eth_status0_address  0x20d0088ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_eth_status1_address  0x20d008cul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_global_intr_stat_address  0x20d0090ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_cts_fifo_stat_address  0x20d0094ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txff_ctrl_address  0x20d00a0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txff_status_address  0x20d00c0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txcrc_trunc_ctrl_address  0x20d00e0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_rxff_ctrl_address  0x20d0100ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_rxpkt_err_sts_address  0x20d0120ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_cts_fifo_out_address  0x20d0140ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x20d0140ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x20d0144ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_eth_ring_addr_address  0x20d0180ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_eth_ring_wdata_address  0x20d0184ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_eth_ring_rdata_address  0x20d0188ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_eth_ring_ctrl_address  0x20d018cul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_eth_ring_setup_address  0x20d0190ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_soft_port_alive_address  0x20d0194ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_chnl_intr_address  0x20d01a0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_chnl_intr_stat_address  0x20d01a0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_chnl_intr_en0_address  0x20d01a4ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_chnl_intr_en1_address  0x20d01a8ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_chnl_intr_inj_address  0x20d01acul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_chnl_intr_freeze_enable_address  0x20d01b0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_cts_intr_address  0x20d01c0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_cts_intr_stat_address  0x20d01c0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_cts_intr_en0_address  0x20d01c4ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_cts_intr_en1_address  0x20d01c8ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_cts_intr_inj_address  0x20d01ccul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_cts_intr_freeze_enable_address  0x20d01d0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_mem_intr_address  0x20d01e0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_mem_intr_stat_address  0x20d01e0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_mem_intr_en0_address  0x20d01e4ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_mem_intr_en1_address  0x20d01e8ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_mem_intr_inj_address  0x20d01ecul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_mem_intr_freeze_enable_address  0x20d01f0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_uctrl_intr_address  0x20d0200ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_uctrl_intr_stat_address  0x20d0200ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_uctrl_intr_en0_address  0x20d0204ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_uctrl_intr_en1_address  0x20d0208ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_uctrl_intr_inj_address  0x20d020cul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_uctrl_intr_freeze_enable_address  0x20d0210ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txff_ecc_address  0x20d0218ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x20d0218ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x20d021cul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_rxff_stat_ecc_address  0x20d0220ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txfifo_sbe_err_log_address  0x20d0224ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txfifo_mbe_err_log_address  0x20d0228ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txappfifo_sbe_err_log_address  0x20d022cul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_txappfifo_mbe_err_log_address  0x20d0230ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_rxappfifo_sbe_err_log_address  0x20d0234ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_rxappfifo_mbe_err_log_address  0x20d0238ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_statsmem_sbe_err_log_address  0x20d023cul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_statsmem_mbe_err_log_address  0x20d0240ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_tv80mem_sbe_err_log_address  0x20d0244ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_tv80mem_mbe_err_log_address  0x20d0248ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_mac_en0_address  0x20d024cul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_mac_en1_address  0x20d0250ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_mac_freeze_enable_address  0x20d0254ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_crcerr_inj_address  0x20d0258ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_tv80_intr_address  0x20d0260ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_tv80_intr_stat_address  0x20d0260ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_tv80_intr_en0_address  0x20d0264ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_tv80_intr_en1_address  0x20d0268ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_tv80_intr_inj_address  0x20d026cul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_tv80_intr_freeze_enable_address  0x20d0270ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_tv80_debug_ctrl_address  0x20d0274ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_tv80_debug_head_ptr_address  0x20d0278ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_tv80_debug_tail_ptr_address  0x20d027cul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_tv80_stall_on_error_address  0x20d0280ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_tv80_halted_status_address  0x20d0284ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_tv80_watchdog_ctrl_address  0x20d0288ul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_tv80_watchdog_count_address  0x20d028cul
#define DEF_tof2_reg_eth400g_p3_eth400g_mac_eth_mdioci_addr_address  0x20d0290ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_address  0x20d0400ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_scratch_address  0x20d0400ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_dft_csr_address  0x20d0410ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_eth_soft_reset_address  0x20d0414ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_eth_clkobs_ctrl_address  0x20d0418ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_eth_rxsigok_ctrl_address  0x20d041cul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_eth_mdioci_ctrl_address  0x20d0420ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x20d0424ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_eth_mdioci_poll_time_address  0x20d0428ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_eth_rxsigok_bitsel_address  0x20d042cul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_mem_intr_address  0x20d0440ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_mem_intr_stat_address  0x20d0440ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_mem_intr_en0_address  0x20d0444ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_mem_intr_en1_address  0x20d0448ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_mem_intr_inj_address  0x20d044cul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_mem_intr_freeze_enable_address  0x20d0450ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_deskew_ecc_address  0x20d0454ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_rsfec01_ecc_address  0x20d0458ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_rsfec23_ecc_address  0x20d045cul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_deskew_sbe_err_log_address  0x20d0460ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_deskew_mbe_err_log_address  0x20d0464ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_rsfec_sbe_err_log_address  0x20d0468ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_rsfec_mbe_err_log_address  0x20d046cul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_mdioci_intr_stat_address  0x20d0470ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_mdioci_en0_address  0x20d0474ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_mdioci_en1_address  0x20d0478ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_mdioci_freeze_enable_address  0x20d047cul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_txsds_mode_address  0x20d0480ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_rxsds_mode_address  0x20d0484ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_sds_112g_address  0x20d0488ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_eth_ppm_sel_address  0x20d048cul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_eth_ppm_ctrl_address  0x20d0490ul
#define DEF_tof2_reg_eth400g_p3_eth400g_pcs_eth_ppm_stat_address  0x20d0494ul
#define DEF_tof2_reg_eth400g_p3_eth400g_tv80_address  0x20d8000ul
#define DEF_tof2_reg_eth400g_p3_eth400g_tv80_dummy_register_address  0x20d8000ul
#define DEF_tof2_reg_eth400g_p3_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p3_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p3_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p3_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p4_address  0x2100000ul
#define DEF_tof2_reg_eth400g_p4_eth400g_umac4_address  0x2100000ul
#define DEF_tof2_reg_eth400g_p4_eth400g_umac4_dummy_register_address  0x2100000ul
#define DEF_tof2_reg_eth400g_p4_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p4_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p4_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p4_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_address  0x2110000ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_scratch_address  0x2110000ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_dft_csr_address  0x2110010ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_eth_soft_reset_address  0x2110014ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_chnl_seq_address  0x2110018ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_port_alive_lut_address  0x211001cul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_eth_clkobs_ctrl_address  0x2110020ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2110040ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2110040ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2110044ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2110080ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2110080ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2110084ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_eth_status0_address  0x2110088ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_eth_status1_address  0x211008cul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_global_intr_stat_address  0x2110090ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_cts_fifo_stat_address  0x2110094ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txff_ctrl_address  0x21100a0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txff_status_address  0x21100c0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txcrc_trunc_ctrl_address  0x21100e0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_rxff_ctrl_address  0x2110100ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_rxpkt_err_sts_address  0x2110120ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_cts_fifo_out_address  0x2110140ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2110140ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2110144ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_eth_ring_addr_address  0x2110180ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_eth_ring_wdata_address  0x2110184ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_eth_ring_rdata_address  0x2110188ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_eth_ring_ctrl_address  0x211018cul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_eth_ring_setup_address  0x2110190ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_soft_port_alive_address  0x2110194ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_chnl_intr_address  0x21101a0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_chnl_intr_stat_address  0x21101a0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_chnl_intr_en0_address  0x21101a4ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_chnl_intr_en1_address  0x21101a8ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_chnl_intr_inj_address  0x21101acul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_chnl_intr_freeze_enable_address  0x21101b0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_cts_intr_address  0x21101c0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_cts_intr_stat_address  0x21101c0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_cts_intr_en0_address  0x21101c4ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_cts_intr_en1_address  0x21101c8ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_cts_intr_inj_address  0x21101ccul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_cts_intr_freeze_enable_address  0x21101d0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_mem_intr_address  0x21101e0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_mem_intr_stat_address  0x21101e0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_mem_intr_en0_address  0x21101e4ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_mem_intr_en1_address  0x21101e8ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_mem_intr_inj_address  0x21101ecul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_mem_intr_freeze_enable_address  0x21101f0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_uctrl_intr_address  0x2110200ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_uctrl_intr_stat_address  0x2110200ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_uctrl_intr_en0_address  0x2110204ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_uctrl_intr_en1_address  0x2110208ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_uctrl_intr_inj_address  0x211020cul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_uctrl_intr_freeze_enable_address  0x2110210ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txff_ecc_address  0x2110218ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2110218ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x211021cul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_rxff_stat_ecc_address  0x2110220ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txfifo_sbe_err_log_address  0x2110224ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txfifo_mbe_err_log_address  0x2110228ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txappfifo_sbe_err_log_address  0x211022cul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_txappfifo_mbe_err_log_address  0x2110230ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_rxappfifo_sbe_err_log_address  0x2110234ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_rxappfifo_mbe_err_log_address  0x2110238ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_statsmem_sbe_err_log_address  0x211023cul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_statsmem_mbe_err_log_address  0x2110240ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_tv80mem_sbe_err_log_address  0x2110244ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_tv80mem_mbe_err_log_address  0x2110248ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_mac_en0_address  0x211024cul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_mac_en1_address  0x2110250ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_mac_freeze_enable_address  0x2110254ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_crcerr_inj_address  0x2110258ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_tv80_intr_address  0x2110260ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_tv80_intr_stat_address  0x2110260ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_tv80_intr_en0_address  0x2110264ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_tv80_intr_en1_address  0x2110268ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_tv80_intr_inj_address  0x211026cul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_tv80_intr_freeze_enable_address  0x2110270ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_tv80_debug_ctrl_address  0x2110274ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_tv80_debug_head_ptr_address  0x2110278ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_tv80_debug_tail_ptr_address  0x211027cul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_tv80_stall_on_error_address  0x2110280ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_tv80_halted_status_address  0x2110284ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_tv80_watchdog_ctrl_address  0x2110288ul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_tv80_watchdog_count_address  0x211028cul
#define DEF_tof2_reg_eth400g_p4_eth400g_mac_eth_mdioci_addr_address  0x2110290ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_address  0x2110400ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_scratch_address  0x2110400ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_dft_csr_address  0x2110410ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_eth_soft_reset_address  0x2110414ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_eth_clkobs_ctrl_address  0x2110418ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_eth_rxsigok_ctrl_address  0x211041cul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_eth_mdioci_ctrl_address  0x2110420ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2110424ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_eth_mdioci_poll_time_address  0x2110428ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_eth_rxsigok_bitsel_address  0x211042cul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_mem_intr_address  0x2110440ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_mem_intr_stat_address  0x2110440ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_mem_intr_en0_address  0x2110444ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_mem_intr_en1_address  0x2110448ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_mem_intr_inj_address  0x211044cul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_mem_intr_freeze_enable_address  0x2110450ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_deskew_ecc_address  0x2110454ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_rsfec01_ecc_address  0x2110458ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_rsfec23_ecc_address  0x211045cul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_deskew_sbe_err_log_address  0x2110460ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_deskew_mbe_err_log_address  0x2110464ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_rsfec_sbe_err_log_address  0x2110468ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_rsfec_mbe_err_log_address  0x211046cul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_mdioci_intr_stat_address  0x2110470ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_mdioci_en0_address  0x2110474ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_mdioci_en1_address  0x2110478ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_mdioci_freeze_enable_address  0x211047cul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_txsds_mode_address  0x2110480ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_rxsds_mode_address  0x2110484ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_sds_112g_address  0x2110488ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_eth_ppm_sel_address  0x211048cul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_eth_ppm_ctrl_address  0x2110490ul
#define DEF_tof2_reg_eth400g_p4_eth400g_pcs_eth_ppm_stat_address  0x2110494ul
#define DEF_tof2_reg_eth400g_p4_eth400g_tv80_address  0x2118000ul
#define DEF_tof2_reg_eth400g_p4_eth400g_tv80_dummy_register_address  0x2118000ul
#define DEF_tof2_reg_eth400g_p4_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p4_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p4_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p4_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p5_address  0x2140000ul
#define DEF_tof2_reg_eth400g_p5_eth400g_umac4_address  0x2140000ul
#define DEF_tof2_reg_eth400g_p5_eth400g_umac4_dummy_register_address  0x2140000ul
#define DEF_tof2_reg_eth400g_p5_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p5_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p5_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p5_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_address  0x2150000ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_scratch_address  0x2150000ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_dft_csr_address  0x2150010ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_eth_soft_reset_address  0x2150014ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_chnl_seq_address  0x2150018ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_port_alive_lut_address  0x215001cul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_eth_clkobs_ctrl_address  0x2150020ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2150040ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2150040ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2150044ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2150080ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2150080ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2150084ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_eth_status0_address  0x2150088ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_eth_status1_address  0x215008cul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_global_intr_stat_address  0x2150090ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_cts_fifo_stat_address  0x2150094ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txff_ctrl_address  0x21500a0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txff_status_address  0x21500c0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txcrc_trunc_ctrl_address  0x21500e0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_rxff_ctrl_address  0x2150100ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_rxpkt_err_sts_address  0x2150120ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_cts_fifo_out_address  0x2150140ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2150140ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2150144ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_eth_ring_addr_address  0x2150180ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_eth_ring_wdata_address  0x2150184ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_eth_ring_rdata_address  0x2150188ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_eth_ring_ctrl_address  0x215018cul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_eth_ring_setup_address  0x2150190ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_soft_port_alive_address  0x2150194ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_chnl_intr_address  0x21501a0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_chnl_intr_stat_address  0x21501a0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_chnl_intr_en0_address  0x21501a4ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_chnl_intr_en1_address  0x21501a8ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_chnl_intr_inj_address  0x21501acul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_chnl_intr_freeze_enable_address  0x21501b0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_cts_intr_address  0x21501c0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_cts_intr_stat_address  0x21501c0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_cts_intr_en0_address  0x21501c4ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_cts_intr_en1_address  0x21501c8ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_cts_intr_inj_address  0x21501ccul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_cts_intr_freeze_enable_address  0x21501d0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_mem_intr_address  0x21501e0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_mem_intr_stat_address  0x21501e0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_mem_intr_en0_address  0x21501e4ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_mem_intr_en1_address  0x21501e8ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_mem_intr_inj_address  0x21501ecul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_mem_intr_freeze_enable_address  0x21501f0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_uctrl_intr_address  0x2150200ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_uctrl_intr_stat_address  0x2150200ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_uctrl_intr_en0_address  0x2150204ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_uctrl_intr_en1_address  0x2150208ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_uctrl_intr_inj_address  0x215020cul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_uctrl_intr_freeze_enable_address  0x2150210ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txff_ecc_address  0x2150218ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2150218ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x215021cul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_rxff_stat_ecc_address  0x2150220ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txfifo_sbe_err_log_address  0x2150224ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txfifo_mbe_err_log_address  0x2150228ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txappfifo_sbe_err_log_address  0x215022cul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_txappfifo_mbe_err_log_address  0x2150230ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_rxappfifo_sbe_err_log_address  0x2150234ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_rxappfifo_mbe_err_log_address  0x2150238ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_statsmem_sbe_err_log_address  0x215023cul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_statsmem_mbe_err_log_address  0x2150240ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_tv80mem_sbe_err_log_address  0x2150244ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_tv80mem_mbe_err_log_address  0x2150248ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_mac_en0_address  0x215024cul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_mac_en1_address  0x2150250ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_mac_freeze_enable_address  0x2150254ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_crcerr_inj_address  0x2150258ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_tv80_intr_address  0x2150260ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_tv80_intr_stat_address  0x2150260ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_tv80_intr_en0_address  0x2150264ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_tv80_intr_en1_address  0x2150268ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_tv80_intr_inj_address  0x215026cul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_tv80_intr_freeze_enable_address  0x2150270ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_tv80_debug_ctrl_address  0x2150274ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_tv80_debug_head_ptr_address  0x2150278ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_tv80_debug_tail_ptr_address  0x215027cul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_tv80_stall_on_error_address  0x2150280ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_tv80_halted_status_address  0x2150284ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_tv80_watchdog_ctrl_address  0x2150288ul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_tv80_watchdog_count_address  0x215028cul
#define DEF_tof2_reg_eth400g_p5_eth400g_mac_eth_mdioci_addr_address  0x2150290ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_address  0x2150400ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_scratch_address  0x2150400ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_dft_csr_address  0x2150410ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_eth_soft_reset_address  0x2150414ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_eth_clkobs_ctrl_address  0x2150418ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_eth_rxsigok_ctrl_address  0x215041cul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_eth_mdioci_ctrl_address  0x2150420ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2150424ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_eth_mdioci_poll_time_address  0x2150428ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_eth_rxsigok_bitsel_address  0x215042cul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_mem_intr_address  0x2150440ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_mem_intr_stat_address  0x2150440ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_mem_intr_en0_address  0x2150444ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_mem_intr_en1_address  0x2150448ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_mem_intr_inj_address  0x215044cul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_mem_intr_freeze_enable_address  0x2150450ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_deskew_ecc_address  0x2150454ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_rsfec01_ecc_address  0x2150458ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_rsfec23_ecc_address  0x215045cul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_deskew_sbe_err_log_address  0x2150460ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_deskew_mbe_err_log_address  0x2150464ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_rsfec_sbe_err_log_address  0x2150468ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_rsfec_mbe_err_log_address  0x215046cul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_mdioci_intr_stat_address  0x2150470ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_mdioci_en0_address  0x2150474ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_mdioci_en1_address  0x2150478ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_mdioci_freeze_enable_address  0x215047cul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_txsds_mode_address  0x2150480ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_rxsds_mode_address  0x2150484ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_sds_112g_address  0x2150488ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_eth_ppm_sel_address  0x215048cul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_eth_ppm_ctrl_address  0x2150490ul
#define DEF_tof2_reg_eth400g_p5_eth400g_pcs_eth_ppm_stat_address  0x2150494ul
#define DEF_tof2_reg_eth400g_p5_eth400g_tv80_address  0x2158000ul
#define DEF_tof2_reg_eth400g_p5_eth400g_tv80_dummy_register_address  0x2158000ul
#define DEF_tof2_reg_eth400g_p5_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p5_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p5_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p5_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p6_address  0x2180000ul
#define DEF_tof2_reg_eth400g_p6_eth400g_umac4_address  0x2180000ul
#define DEF_tof2_reg_eth400g_p6_eth400g_umac4_dummy_register_address  0x2180000ul
#define DEF_tof2_reg_eth400g_p6_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p6_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p6_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p6_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_address  0x2190000ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_scratch_address  0x2190000ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_dft_csr_address  0x2190010ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_eth_soft_reset_address  0x2190014ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_chnl_seq_address  0x2190018ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_port_alive_lut_address  0x219001cul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_eth_clkobs_ctrl_address  0x2190020ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2190040ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2190040ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2190044ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2190080ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2190080ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2190084ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_eth_status0_address  0x2190088ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_eth_status1_address  0x219008cul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_global_intr_stat_address  0x2190090ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_cts_fifo_stat_address  0x2190094ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txff_ctrl_address  0x21900a0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txff_status_address  0x21900c0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txcrc_trunc_ctrl_address  0x21900e0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_rxff_ctrl_address  0x2190100ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_rxpkt_err_sts_address  0x2190120ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_cts_fifo_out_address  0x2190140ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2190140ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2190144ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_eth_ring_addr_address  0x2190180ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_eth_ring_wdata_address  0x2190184ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_eth_ring_rdata_address  0x2190188ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_eth_ring_ctrl_address  0x219018cul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_eth_ring_setup_address  0x2190190ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_soft_port_alive_address  0x2190194ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_chnl_intr_address  0x21901a0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_chnl_intr_stat_address  0x21901a0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_chnl_intr_en0_address  0x21901a4ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_chnl_intr_en1_address  0x21901a8ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_chnl_intr_inj_address  0x21901acul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_chnl_intr_freeze_enable_address  0x21901b0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_cts_intr_address  0x21901c0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_cts_intr_stat_address  0x21901c0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_cts_intr_en0_address  0x21901c4ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_cts_intr_en1_address  0x21901c8ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_cts_intr_inj_address  0x21901ccul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_cts_intr_freeze_enable_address  0x21901d0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_mem_intr_address  0x21901e0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_mem_intr_stat_address  0x21901e0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_mem_intr_en0_address  0x21901e4ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_mem_intr_en1_address  0x21901e8ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_mem_intr_inj_address  0x21901ecul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_mem_intr_freeze_enable_address  0x21901f0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_uctrl_intr_address  0x2190200ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_uctrl_intr_stat_address  0x2190200ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_uctrl_intr_en0_address  0x2190204ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_uctrl_intr_en1_address  0x2190208ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_uctrl_intr_inj_address  0x219020cul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_uctrl_intr_freeze_enable_address  0x2190210ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txff_ecc_address  0x2190218ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2190218ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x219021cul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_rxff_stat_ecc_address  0x2190220ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txfifo_sbe_err_log_address  0x2190224ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txfifo_mbe_err_log_address  0x2190228ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txappfifo_sbe_err_log_address  0x219022cul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_txappfifo_mbe_err_log_address  0x2190230ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_rxappfifo_sbe_err_log_address  0x2190234ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_rxappfifo_mbe_err_log_address  0x2190238ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_statsmem_sbe_err_log_address  0x219023cul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_statsmem_mbe_err_log_address  0x2190240ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_tv80mem_sbe_err_log_address  0x2190244ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_tv80mem_mbe_err_log_address  0x2190248ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_mac_en0_address  0x219024cul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_mac_en1_address  0x2190250ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_mac_freeze_enable_address  0x2190254ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_crcerr_inj_address  0x2190258ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_tv80_intr_address  0x2190260ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_tv80_intr_stat_address  0x2190260ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_tv80_intr_en0_address  0x2190264ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_tv80_intr_en1_address  0x2190268ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_tv80_intr_inj_address  0x219026cul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_tv80_intr_freeze_enable_address  0x2190270ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_tv80_debug_ctrl_address  0x2190274ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_tv80_debug_head_ptr_address  0x2190278ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_tv80_debug_tail_ptr_address  0x219027cul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_tv80_stall_on_error_address  0x2190280ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_tv80_halted_status_address  0x2190284ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_tv80_watchdog_ctrl_address  0x2190288ul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_tv80_watchdog_count_address  0x219028cul
#define DEF_tof2_reg_eth400g_p6_eth400g_mac_eth_mdioci_addr_address  0x2190290ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_address  0x2190400ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_scratch_address  0x2190400ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_dft_csr_address  0x2190410ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_eth_soft_reset_address  0x2190414ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_eth_clkobs_ctrl_address  0x2190418ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_eth_rxsigok_ctrl_address  0x219041cul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_eth_mdioci_ctrl_address  0x2190420ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2190424ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_eth_mdioci_poll_time_address  0x2190428ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_eth_rxsigok_bitsel_address  0x219042cul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_mem_intr_address  0x2190440ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_mem_intr_stat_address  0x2190440ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_mem_intr_en0_address  0x2190444ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_mem_intr_en1_address  0x2190448ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_mem_intr_inj_address  0x219044cul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_mem_intr_freeze_enable_address  0x2190450ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_deskew_ecc_address  0x2190454ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_rsfec01_ecc_address  0x2190458ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_rsfec23_ecc_address  0x219045cul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_deskew_sbe_err_log_address  0x2190460ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_deskew_mbe_err_log_address  0x2190464ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_rsfec_sbe_err_log_address  0x2190468ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_rsfec_mbe_err_log_address  0x219046cul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_mdioci_intr_stat_address  0x2190470ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_mdioci_en0_address  0x2190474ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_mdioci_en1_address  0x2190478ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_mdioci_freeze_enable_address  0x219047cul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_txsds_mode_address  0x2190480ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_rxsds_mode_address  0x2190484ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_sds_112g_address  0x2190488ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_eth_ppm_sel_address  0x219048cul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_eth_ppm_ctrl_address  0x2190490ul
#define DEF_tof2_reg_eth400g_p6_eth400g_pcs_eth_ppm_stat_address  0x2190494ul
#define DEF_tof2_reg_eth400g_p6_eth400g_tv80_address  0x2198000ul
#define DEF_tof2_reg_eth400g_p6_eth400g_tv80_dummy_register_address  0x2198000ul
#define DEF_tof2_reg_eth400g_p6_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p6_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p6_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p6_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p7_address  0x21c0000ul
#define DEF_tof2_reg_eth400g_p7_eth400g_umac4_address  0x21c0000ul
#define DEF_tof2_reg_eth400g_p7_eth400g_umac4_dummy_register_address  0x21c0000ul
#define DEF_tof2_reg_eth400g_p7_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p7_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p7_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p7_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_address  0x21d0000ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_scratch_address  0x21d0000ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_dft_csr_address  0x21d0010ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_eth_soft_reset_address  0x21d0014ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_chnl_seq_address  0x21d0018ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_port_alive_lut_address  0x21d001cul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_eth_clkobs_ctrl_address  0x21d0020ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x21d0040ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x21d0040ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x21d0044ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x21d0080ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x21d0080ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x21d0084ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_eth_status0_address  0x21d0088ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_eth_status1_address  0x21d008cul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_global_intr_stat_address  0x21d0090ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_cts_fifo_stat_address  0x21d0094ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txff_ctrl_address  0x21d00a0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txff_status_address  0x21d00c0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txcrc_trunc_ctrl_address  0x21d00e0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_rxff_ctrl_address  0x21d0100ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_rxpkt_err_sts_address  0x21d0120ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_cts_fifo_out_address  0x21d0140ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x21d0140ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x21d0144ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_eth_ring_addr_address  0x21d0180ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_eth_ring_wdata_address  0x21d0184ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_eth_ring_rdata_address  0x21d0188ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_eth_ring_ctrl_address  0x21d018cul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_eth_ring_setup_address  0x21d0190ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_soft_port_alive_address  0x21d0194ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_chnl_intr_address  0x21d01a0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_chnl_intr_stat_address  0x21d01a0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_chnl_intr_en0_address  0x21d01a4ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_chnl_intr_en1_address  0x21d01a8ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_chnl_intr_inj_address  0x21d01acul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_chnl_intr_freeze_enable_address  0x21d01b0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_cts_intr_address  0x21d01c0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_cts_intr_stat_address  0x21d01c0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_cts_intr_en0_address  0x21d01c4ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_cts_intr_en1_address  0x21d01c8ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_cts_intr_inj_address  0x21d01ccul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_cts_intr_freeze_enable_address  0x21d01d0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_mem_intr_address  0x21d01e0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_mem_intr_stat_address  0x21d01e0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_mem_intr_en0_address  0x21d01e4ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_mem_intr_en1_address  0x21d01e8ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_mem_intr_inj_address  0x21d01ecul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_mem_intr_freeze_enable_address  0x21d01f0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_uctrl_intr_address  0x21d0200ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_uctrl_intr_stat_address  0x21d0200ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_uctrl_intr_en0_address  0x21d0204ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_uctrl_intr_en1_address  0x21d0208ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_uctrl_intr_inj_address  0x21d020cul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_uctrl_intr_freeze_enable_address  0x21d0210ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txff_ecc_address  0x21d0218ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x21d0218ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x21d021cul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_rxff_stat_ecc_address  0x21d0220ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txfifo_sbe_err_log_address  0x21d0224ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txfifo_mbe_err_log_address  0x21d0228ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txappfifo_sbe_err_log_address  0x21d022cul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_txappfifo_mbe_err_log_address  0x21d0230ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_rxappfifo_sbe_err_log_address  0x21d0234ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_rxappfifo_mbe_err_log_address  0x21d0238ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_statsmem_sbe_err_log_address  0x21d023cul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_statsmem_mbe_err_log_address  0x21d0240ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_tv80mem_sbe_err_log_address  0x21d0244ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_tv80mem_mbe_err_log_address  0x21d0248ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_mac_en0_address  0x21d024cul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_mac_en1_address  0x21d0250ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_mac_freeze_enable_address  0x21d0254ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_crcerr_inj_address  0x21d0258ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_tv80_intr_address  0x21d0260ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_tv80_intr_stat_address  0x21d0260ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_tv80_intr_en0_address  0x21d0264ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_tv80_intr_en1_address  0x21d0268ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_tv80_intr_inj_address  0x21d026cul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_tv80_intr_freeze_enable_address  0x21d0270ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_tv80_debug_ctrl_address  0x21d0274ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_tv80_debug_head_ptr_address  0x21d0278ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_tv80_debug_tail_ptr_address  0x21d027cul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_tv80_stall_on_error_address  0x21d0280ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_tv80_halted_status_address  0x21d0284ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_tv80_watchdog_ctrl_address  0x21d0288ul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_tv80_watchdog_count_address  0x21d028cul
#define DEF_tof2_reg_eth400g_p7_eth400g_mac_eth_mdioci_addr_address  0x21d0290ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_address  0x21d0400ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_scratch_address  0x21d0400ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_dft_csr_address  0x21d0410ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_eth_soft_reset_address  0x21d0414ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_eth_clkobs_ctrl_address  0x21d0418ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_eth_rxsigok_ctrl_address  0x21d041cul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_eth_mdioci_ctrl_address  0x21d0420ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x21d0424ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_eth_mdioci_poll_time_address  0x21d0428ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_eth_rxsigok_bitsel_address  0x21d042cul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_mem_intr_address  0x21d0440ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_mem_intr_stat_address  0x21d0440ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_mem_intr_en0_address  0x21d0444ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_mem_intr_en1_address  0x21d0448ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_mem_intr_inj_address  0x21d044cul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_mem_intr_freeze_enable_address  0x21d0450ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_deskew_ecc_address  0x21d0454ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_rsfec01_ecc_address  0x21d0458ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_rsfec23_ecc_address  0x21d045cul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_deskew_sbe_err_log_address  0x21d0460ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_deskew_mbe_err_log_address  0x21d0464ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_rsfec_sbe_err_log_address  0x21d0468ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_rsfec_mbe_err_log_address  0x21d046cul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_mdioci_intr_stat_address  0x21d0470ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_mdioci_en0_address  0x21d0474ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_mdioci_en1_address  0x21d0478ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_mdioci_freeze_enable_address  0x21d047cul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_txsds_mode_address  0x21d0480ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_rxsds_mode_address  0x21d0484ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_sds_112g_address  0x21d0488ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_eth_ppm_sel_address  0x21d048cul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_eth_ppm_ctrl_address  0x21d0490ul
#define DEF_tof2_reg_eth400g_p7_eth400g_pcs_eth_ppm_stat_address  0x21d0494ul
#define DEF_tof2_reg_eth400g_p7_eth400g_tv80_address  0x21d8000ul
#define DEF_tof2_reg_eth400g_p7_eth400g_tv80_dummy_register_address  0x21d8000ul
#define DEF_tof2_reg_eth400g_p7_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p7_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p7_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p7_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p8_address  0x2200000ul
#define DEF_tof2_reg_eth400g_p8_eth400g_umac4_address  0x2200000ul
#define DEF_tof2_reg_eth400g_p8_eth400g_umac4_dummy_register_address  0x2200000ul
#define DEF_tof2_reg_eth400g_p8_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p8_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p8_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p8_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_address  0x2210000ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_scratch_address  0x2210000ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_dft_csr_address  0x2210010ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_eth_soft_reset_address  0x2210014ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_chnl_seq_address  0x2210018ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_port_alive_lut_address  0x221001cul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_eth_clkobs_ctrl_address  0x2210020ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2210040ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2210040ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2210044ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2210080ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2210080ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2210084ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_eth_status0_address  0x2210088ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_eth_status1_address  0x221008cul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_global_intr_stat_address  0x2210090ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_cts_fifo_stat_address  0x2210094ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txff_ctrl_address  0x22100a0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txff_status_address  0x22100c0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txcrc_trunc_ctrl_address  0x22100e0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_rxff_ctrl_address  0x2210100ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_rxpkt_err_sts_address  0x2210120ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_cts_fifo_out_address  0x2210140ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2210140ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2210144ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_eth_ring_addr_address  0x2210180ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_eth_ring_wdata_address  0x2210184ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_eth_ring_rdata_address  0x2210188ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_eth_ring_ctrl_address  0x221018cul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_eth_ring_setup_address  0x2210190ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_soft_port_alive_address  0x2210194ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_chnl_intr_address  0x22101a0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_chnl_intr_stat_address  0x22101a0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_chnl_intr_en0_address  0x22101a4ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_chnl_intr_en1_address  0x22101a8ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_chnl_intr_inj_address  0x22101acul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_chnl_intr_freeze_enable_address  0x22101b0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_cts_intr_address  0x22101c0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_cts_intr_stat_address  0x22101c0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_cts_intr_en0_address  0x22101c4ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_cts_intr_en1_address  0x22101c8ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_cts_intr_inj_address  0x22101ccul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_cts_intr_freeze_enable_address  0x22101d0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_mem_intr_address  0x22101e0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_mem_intr_stat_address  0x22101e0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_mem_intr_en0_address  0x22101e4ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_mem_intr_en1_address  0x22101e8ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_mem_intr_inj_address  0x22101ecul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_mem_intr_freeze_enable_address  0x22101f0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_uctrl_intr_address  0x2210200ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_uctrl_intr_stat_address  0x2210200ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_uctrl_intr_en0_address  0x2210204ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_uctrl_intr_en1_address  0x2210208ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_uctrl_intr_inj_address  0x221020cul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_uctrl_intr_freeze_enable_address  0x2210210ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txff_ecc_address  0x2210218ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2210218ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x221021cul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_rxff_stat_ecc_address  0x2210220ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txfifo_sbe_err_log_address  0x2210224ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txfifo_mbe_err_log_address  0x2210228ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txappfifo_sbe_err_log_address  0x221022cul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_txappfifo_mbe_err_log_address  0x2210230ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_rxappfifo_sbe_err_log_address  0x2210234ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_rxappfifo_mbe_err_log_address  0x2210238ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_statsmem_sbe_err_log_address  0x221023cul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_statsmem_mbe_err_log_address  0x2210240ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_tv80mem_sbe_err_log_address  0x2210244ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_tv80mem_mbe_err_log_address  0x2210248ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_mac_en0_address  0x221024cul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_mac_en1_address  0x2210250ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_mac_freeze_enable_address  0x2210254ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_crcerr_inj_address  0x2210258ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_tv80_intr_address  0x2210260ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_tv80_intr_stat_address  0x2210260ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_tv80_intr_en0_address  0x2210264ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_tv80_intr_en1_address  0x2210268ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_tv80_intr_inj_address  0x221026cul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_tv80_intr_freeze_enable_address  0x2210270ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_tv80_debug_ctrl_address  0x2210274ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_tv80_debug_head_ptr_address  0x2210278ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_tv80_debug_tail_ptr_address  0x221027cul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_tv80_stall_on_error_address  0x2210280ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_tv80_halted_status_address  0x2210284ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_tv80_watchdog_ctrl_address  0x2210288ul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_tv80_watchdog_count_address  0x221028cul
#define DEF_tof2_reg_eth400g_p8_eth400g_mac_eth_mdioci_addr_address  0x2210290ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_address  0x2210400ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_scratch_address  0x2210400ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_dft_csr_address  0x2210410ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_eth_soft_reset_address  0x2210414ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_eth_clkobs_ctrl_address  0x2210418ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_eth_rxsigok_ctrl_address  0x221041cul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_eth_mdioci_ctrl_address  0x2210420ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2210424ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_eth_mdioci_poll_time_address  0x2210428ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_eth_rxsigok_bitsel_address  0x221042cul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_mem_intr_address  0x2210440ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_mem_intr_stat_address  0x2210440ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_mem_intr_en0_address  0x2210444ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_mem_intr_en1_address  0x2210448ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_mem_intr_inj_address  0x221044cul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_mem_intr_freeze_enable_address  0x2210450ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_deskew_ecc_address  0x2210454ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_rsfec01_ecc_address  0x2210458ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_rsfec23_ecc_address  0x221045cul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_deskew_sbe_err_log_address  0x2210460ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_deskew_mbe_err_log_address  0x2210464ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_rsfec_sbe_err_log_address  0x2210468ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_rsfec_mbe_err_log_address  0x221046cul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_mdioci_intr_stat_address  0x2210470ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_mdioci_en0_address  0x2210474ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_mdioci_en1_address  0x2210478ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_mdioci_freeze_enable_address  0x221047cul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_txsds_mode_address  0x2210480ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_rxsds_mode_address  0x2210484ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_sds_112g_address  0x2210488ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_eth_ppm_sel_address  0x221048cul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_eth_ppm_ctrl_address  0x2210490ul
#define DEF_tof2_reg_eth400g_p8_eth400g_pcs_eth_ppm_stat_address  0x2210494ul
#define DEF_tof2_reg_eth400g_p8_eth400g_tv80_address  0x2218000ul
#define DEF_tof2_reg_eth400g_p8_eth400g_tv80_dummy_register_address  0x2218000ul
#define DEF_tof2_reg_eth400g_p8_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p8_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p8_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p8_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p9_address  0x2240000ul
#define DEF_tof2_reg_eth400g_p9_eth400g_umac4_address  0x2240000ul
#define DEF_tof2_reg_eth400g_p9_eth400g_umac4_dummy_register_address  0x2240000ul
#define DEF_tof2_reg_eth400g_p9_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p9_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p9_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p9_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_address  0x2250000ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_scratch_address  0x2250000ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_dft_csr_address  0x2250010ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_eth_soft_reset_address  0x2250014ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_chnl_seq_address  0x2250018ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_port_alive_lut_address  0x225001cul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_eth_clkobs_ctrl_address  0x2250020ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2250040ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2250040ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2250044ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2250080ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2250080ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2250084ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_eth_status0_address  0x2250088ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_eth_status1_address  0x225008cul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_global_intr_stat_address  0x2250090ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_cts_fifo_stat_address  0x2250094ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txff_ctrl_address  0x22500a0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txff_status_address  0x22500c0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txcrc_trunc_ctrl_address  0x22500e0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_rxff_ctrl_address  0x2250100ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_rxpkt_err_sts_address  0x2250120ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_cts_fifo_out_address  0x2250140ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2250140ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2250144ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_eth_ring_addr_address  0x2250180ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_eth_ring_wdata_address  0x2250184ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_eth_ring_rdata_address  0x2250188ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_eth_ring_ctrl_address  0x225018cul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_eth_ring_setup_address  0x2250190ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_soft_port_alive_address  0x2250194ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_chnl_intr_address  0x22501a0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_chnl_intr_stat_address  0x22501a0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_chnl_intr_en0_address  0x22501a4ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_chnl_intr_en1_address  0x22501a8ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_chnl_intr_inj_address  0x22501acul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_chnl_intr_freeze_enable_address  0x22501b0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_cts_intr_address  0x22501c0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_cts_intr_stat_address  0x22501c0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_cts_intr_en0_address  0x22501c4ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_cts_intr_en1_address  0x22501c8ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_cts_intr_inj_address  0x22501ccul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_cts_intr_freeze_enable_address  0x22501d0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_mem_intr_address  0x22501e0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_mem_intr_stat_address  0x22501e0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_mem_intr_en0_address  0x22501e4ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_mem_intr_en1_address  0x22501e8ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_mem_intr_inj_address  0x22501ecul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_mem_intr_freeze_enable_address  0x22501f0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_uctrl_intr_address  0x2250200ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_uctrl_intr_stat_address  0x2250200ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_uctrl_intr_en0_address  0x2250204ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_uctrl_intr_en1_address  0x2250208ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_uctrl_intr_inj_address  0x225020cul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_uctrl_intr_freeze_enable_address  0x2250210ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txff_ecc_address  0x2250218ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2250218ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x225021cul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_rxff_stat_ecc_address  0x2250220ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txfifo_sbe_err_log_address  0x2250224ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txfifo_mbe_err_log_address  0x2250228ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txappfifo_sbe_err_log_address  0x225022cul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_txappfifo_mbe_err_log_address  0x2250230ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_rxappfifo_sbe_err_log_address  0x2250234ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_rxappfifo_mbe_err_log_address  0x2250238ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_statsmem_sbe_err_log_address  0x225023cul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_statsmem_mbe_err_log_address  0x2250240ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_tv80mem_sbe_err_log_address  0x2250244ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_tv80mem_mbe_err_log_address  0x2250248ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_mac_en0_address  0x225024cul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_mac_en1_address  0x2250250ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_mac_freeze_enable_address  0x2250254ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_crcerr_inj_address  0x2250258ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_tv80_intr_address  0x2250260ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_tv80_intr_stat_address  0x2250260ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_tv80_intr_en0_address  0x2250264ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_tv80_intr_en1_address  0x2250268ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_tv80_intr_inj_address  0x225026cul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_tv80_intr_freeze_enable_address  0x2250270ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_tv80_debug_ctrl_address  0x2250274ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_tv80_debug_head_ptr_address  0x2250278ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_tv80_debug_tail_ptr_address  0x225027cul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_tv80_stall_on_error_address  0x2250280ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_tv80_halted_status_address  0x2250284ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_tv80_watchdog_ctrl_address  0x2250288ul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_tv80_watchdog_count_address  0x225028cul
#define DEF_tof2_reg_eth400g_p9_eth400g_mac_eth_mdioci_addr_address  0x2250290ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_address  0x2250400ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_scratch_address  0x2250400ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_dft_csr_address  0x2250410ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_eth_soft_reset_address  0x2250414ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_eth_clkobs_ctrl_address  0x2250418ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_eth_rxsigok_ctrl_address  0x225041cul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_eth_mdioci_ctrl_address  0x2250420ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2250424ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_eth_mdioci_poll_time_address  0x2250428ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_eth_rxsigok_bitsel_address  0x225042cul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_mem_intr_address  0x2250440ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_mem_intr_stat_address  0x2250440ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_mem_intr_en0_address  0x2250444ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_mem_intr_en1_address  0x2250448ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_mem_intr_inj_address  0x225044cul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_mem_intr_freeze_enable_address  0x2250450ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_deskew_ecc_address  0x2250454ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_rsfec01_ecc_address  0x2250458ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_rsfec23_ecc_address  0x225045cul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_deskew_sbe_err_log_address  0x2250460ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_deskew_mbe_err_log_address  0x2250464ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_rsfec_sbe_err_log_address  0x2250468ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_rsfec_mbe_err_log_address  0x225046cul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_mdioci_intr_stat_address  0x2250470ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_mdioci_en0_address  0x2250474ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_mdioci_en1_address  0x2250478ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_mdioci_freeze_enable_address  0x225047cul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_txsds_mode_address  0x2250480ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_rxsds_mode_address  0x2250484ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_sds_112g_address  0x2250488ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_eth_ppm_sel_address  0x225048cul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_eth_ppm_ctrl_address  0x2250490ul
#define DEF_tof2_reg_eth400g_p9_eth400g_pcs_eth_ppm_stat_address  0x2250494ul
#define DEF_tof2_reg_eth400g_p9_eth400g_tv80_address  0x2258000ul
#define DEF_tof2_reg_eth400g_p9_eth400g_tv80_dummy_register_address  0x2258000ul
#define DEF_tof2_reg_eth400g_p9_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p9_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p9_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p9_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p10_address  0x2280000ul
#define DEF_tof2_reg_eth400g_p10_eth400g_umac4_address  0x2280000ul
#define DEF_tof2_reg_eth400g_p10_eth400g_umac4_dummy_register_address  0x2280000ul
#define DEF_tof2_reg_eth400g_p10_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p10_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p10_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p10_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_address  0x2290000ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_scratch_address  0x2290000ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_dft_csr_address  0x2290010ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_eth_soft_reset_address  0x2290014ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_chnl_seq_address  0x2290018ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_port_alive_lut_address  0x229001cul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_eth_clkobs_ctrl_address  0x2290020ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2290040ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2290040ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2290044ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2290080ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2290080ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2290084ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_eth_status0_address  0x2290088ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_eth_status1_address  0x229008cul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_global_intr_stat_address  0x2290090ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_cts_fifo_stat_address  0x2290094ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txff_ctrl_address  0x22900a0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txff_status_address  0x22900c0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txcrc_trunc_ctrl_address  0x22900e0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_rxff_ctrl_address  0x2290100ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_rxpkt_err_sts_address  0x2290120ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_cts_fifo_out_address  0x2290140ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2290140ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2290144ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_eth_ring_addr_address  0x2290180ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_eth_ring_wdata_address  0x2290184ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_eth_ring_rdata_address  0x2290188ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_eth_ring_ctrl_address  0x229018cul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_eth_ring_setup_address  0x2290190ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_soft_port_alive_address  0x2290194ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_chnl_intr_address  0x22901a0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_chnl_intr_stat_address  0x22901a0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_chnl_intr_en0_address  0x22901a4ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_chnl_intr_en1_address  0x22901a8ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_chnl_intr_inj_address  0x22901acul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_chnl_intr_freeze_enable_address  0x22901b0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_cts_intr_address  0x22901c0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_cts_intr_stat_address  0x22901c0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_cts_intr_en0_address  0x22901c4ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_cts_intr_en1_address  0x22901c8ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_cts_intr_inj_address  0x22901ccul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_cts_intr_freeze_enable_address  0x22901d0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_mem_intr_address  0x22901e0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_mem_intr_stat_address  0x22901e0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_mem_intr_en0_address  0x22901e4ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_mem_intr_en1_address  0x22901e8ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_mem_intr_inj_address  0x22901ecul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_mem_intr_freeze_enable_address  0x22901f0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_uctrl_intr_address  0x2290200ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_uctrl_intr_stat_address  0x2290200ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_uctrl_intr_en0_address  0x2290204ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_uctrl_intr_en1_address  0x2290208ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_uctrl_intr_inj_address  0x229020cul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_uctrl_intr_freeze_enable_address  0x2290210ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txff_ecc_address  0x2290218ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2290218ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x229021cul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_rxff_stat_ecc_address  0x2290220ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txfifo_sbe_err_log_address  0x2290224ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txfifo_mbe_err_log_address  0x2290228ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txappfifo_sbe_err_log_address  0x229022cul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_txappfifo_mbe_err_log_address  0x2290230ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_rxappfifo_sbe_err_log_address  0x2290234ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_rxappfifo_mbe_err_log_address  0x2290238ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_statsmem_sbe_err_log_address  0x229023cul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_statsmem_mbe_err_log_address  0x2290240ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_tv80mem_sbe_err_log_address  0x2290244ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_tv80mem_mbe_err_log_address  0x2290248ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_mac_en0_address  0x229024cul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_mac_en1_address  0x2290250ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_mac_freeze_enable_address  0x2290254ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_crcerr_inj_address  0x2290258ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_tv80_intr_address  0x2290260ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_tv80_intr_stat_address  0x2290260ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_tv80_intr_en0_address  0x2290264ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_tv80_intr_en1_address  0x2290268ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_tv80_intr_inj_address  0x229026cul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_tv80_intr_freeze_enable_address  0x2290270ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_tv80_debug_ctrl_address  0x2290274ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_tv80_debug_head_ptr_address  0x2290278ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_tv80_debug_tail_ptr_address  0x229027cul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_tv80_stall_on_error_address  0x2290280ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_tv80_halted_status_address  0x2290284ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_tv80_watchdog_ctrl_address  0x2290288ul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_tv80_watchdog_count_address  0x229028cul
#define DEF_tof2_reg_eth400g_p10_eth400g_mac_eth_mdioci_addr_address  0x2290290ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_address  0x2290400ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_scratch_address  0x2290400ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_dft_csr_address  0x2290410ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_eth_soft_reset_address  0x2290414ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_eth_clkobs_ctrl_address  0x2290418ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_eth_rxsigok_ctrl_address  0x229041cul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_eth_mdioci_ctrl_address  0x2290420ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2290424ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_eth_mdioci_poll_time_address  0x2290428ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_eth_rxsigok_bitsel_address  0x229042cul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_mem_intr_address  0x2290440ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_mem_intr_stat_address  0x2290440ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_mem_intr_en0_address  0x2290444ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_mem_intr_en1_address  0x2290448ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_mem_intr_inj_address  0x229044cul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_mem_intr_freeze_enable_address  0x2290450ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_deskew_ecc_address  0x2290454ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_rsfec01_ecc_address  0x2290458ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_rsfec23_ecc_address  0x229045cul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_deskew_sbe_err_log_address  0x2290460ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_deskew_mbe_err_log_address  0x2290464ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_rsfec_sbe_err_log_address  0x2290468ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_rsfec_mbe_err_log_address  0x229046cul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_mdioci_intr_stat_address  0x2290470ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_mdioci_en0_address  0x2290474ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_mdioci_en1_address  0x2290478ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_mdioci_freeze_enable_address  0x229047cul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_txsds_mode_address  0x2290480ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_rxsds_mode_address  0x2290484ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_sds_112g_address  0x2290488ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_eth_ppm_sel_address  0x229048cul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_eth_ppm_ctrl_address  0x2290490ul
#define DEF_tof2_reg_eth400g_p10_eth400g_pcs_eth_ppm_stat_address  0x2290494ul
#define DEF_tof2_reg_eth400g_p10_eth400g_tv80_address  0x2298000ul
#define DEF_tof2_reg_eth400g_p10_eth400g_tv80_dummy_register_address  0x2298000ul
#define DEF_tof2_reg_eth400g_p10_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p10_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p10_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p10_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p11_address  0x22c0000ul
#define DEF_tof2_reg_eth400g_p11_eth400g_umac4_address  0x22c0000ul
#define DEF_tof2_reg_eth400g_p11_eth400g_umac4_dummy_register_address  0x22c0000ul
#define DEF_tof2_reg_eth400g_p11_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p11_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p11_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p11_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_address  0x22d0000ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_scratch_address  0x22d0000ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_dft_csr_address  0x22d0010ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_eth_soft_reset_address  0x22d0014ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_chnl_seq_address  0x22d0018ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_port_alive_lut_address  0x22d001cul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_eth_clkobs_ctrl_address  0x22d0020ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x22d0040ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x22d0040ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x22d0044ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x22d0080ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x22d0080ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x22d0084ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_eth_status0_address  0x22d0088ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_eth_status1_address  0x22d008cul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_global_intr_stat_address  0x22d0090ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_cts_fifo_stat_address  0x22d0094ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txff_ctrl_address  0x22d00a0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txff_status_address  0x22d00c0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txcrc_trunc_ctrl_address  0x22d00e0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_rxff_ctrl_address  0x22d0100ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_rxpkt_err_sts_address  0x22d0120ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_cts_fifo_out_address  0x22d0140ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x22d0140ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x22d0144ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_eth_ring_addr_address  0x22d0180ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_eth_ring_wdata_address  0x22d0184ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_eth_ring_rdata_address  0x22d0188ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_eth_ring_ctrl_address  0x22d018cul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_eth_ring_setup_address  0x22d0190ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_soft_port_alive_address  0x22d0194ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_chnl_intr_address  0x22d01a0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_chnl_intr_stat_address  0x22d01a0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_chnl_intr_en0_address  0x22d01a4ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_chnl_intr_en1_address  0x22d01a8ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_chnl_intr_inj_address  0x22d01acul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_chnl_intr_freeze_enable_address  0x22d01b0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_cts_intr_address  0x22d01c0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_cts_intr_stat_address  0x22d01c0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_cts_intr_en0_address  0x22d01c4ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_cts_intr_en1_address  0x22d01c8ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_cts_intr_inj_address  0x22d01ccul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_cts_intr_freeze_enable_address  0x22d01d0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_mem_intr_address  0x22d01e0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_mem_intr_stat_address  0x22d01e0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_mem_intr_en0_address  0x22d01e4ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_mem_intr_en1_address  0x22d01e8ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_mem_intr_inj_address  0x22d01ecul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_mem_intr_freeze_enable_address  0x22d01f0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_uctrl_intr_address  0x22d0200ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_uctrl_intr_stat_address  0x22d0200ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_uctrl_intr_en0_address  0x22d0204ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_uctrl_intr_en1_address  0x22d0208ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_uctrl_intr_inj_address  0x22d020cul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_uctrl_intr_freeze_enable_address  0x22d0210ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txff_ecc_address  0x22d0218ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x22d0218ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x22d021cul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_rxff_stat_ecc_address  0x22d0220ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txfifo_sbe_err_log_address  0x22d0224ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txfifo_mbe_err_log_address  0x22d0228ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txappfifo_sbe_err_log_address  0x22d022cul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_txappfifo_mbe_err_log_address  0x22d0230ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_rxappfifo_sbe_err_log_address  0x22d0234ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_rxappfifo_mbe_err_log_address  0x22d0238ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_statsmem_sbe_err_log_address  0x22d023cul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_statsmem_mbe_err_log_address  0x22d0240ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_tv80mem_sbe_err_log_address  0x22d0244ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_tv80mem_mbe_err_log_address  0x22d0248ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_mac_en0_address  0x22d024cul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_mac_en1_address  0x22d0250ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_mac_freeze_enable_address  0x22d0254ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_crcerr_inj_address  0x22d0258ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_tv80_intr_address  0x22d0260ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_tv80_intr_stat_address  0x22d0260ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_tv80_intr_en0_address  0x22d0264ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_tv80_intr_en1_address  0x22d0268ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_tv80_intr_inj_address  0x22d026cul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_tv80_intr_freeze_enable_address  0x22d0270ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_tv80_debug_ctrl_address  0x22d0274ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_tv80_debug_head_ptr_address  0x22d0278ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_tv80_debug_tail_ptr_address  0x22d027cul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_tv80_stall_on_error_address  0x22d0280ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_tv80_halted_status_address  0x22d0284ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_tv80_watchdog_ctrl_address  0x22d0288ul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_tv80_watchdog_count_address  0x22d028cul
#define DEF_tof2_reg_eth400g_p11_eth400g_mac_eth_mdioci_addr_address  0x22d0290ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_address  0x22d0400ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_scratch_address  0x22d0400ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_dft_csr_address  0x22d0410ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_eth_soft_reset_address  0x22d0414ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_eth_clkobs_ctrl_address  0x22d0418ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_eth_rxsigok_ctrl_address  0x22d041cul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_eth_mdioci_ctrl_address  0x22d0420ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x22d0424ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_eth_mdioci_poll_time_address  0x22d0428ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_eth_rxsigok_bitsel_address  0x22d042cul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_mem_intr_address  0x22d0440ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_mem_intr_stat_address  0x22d0440ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_mem_intr_en0_address  0x22d0444ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_mem_intr_en1_address  0x22d0448ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_mem_intr_inj_address  0x22d044cul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_mem_intr_freeze_enable_address  0x22d0450ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_deskew_ecc_address  0x22d0454ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_rsfec01_ecc_address  0x22d0458ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_rsfec23_ecc_address  0x22d045cul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_deskew_sbe_err_log_address  0x22d0460ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_deskew_mbe_err_log_address  0x22d0464ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_rsfec_sbe_err_log_address  0x22d0468ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_rsfec_mbe_err_log_address  0x22d046cul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_mdioci_intr_stat_address  0x22d0470ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_mdioci_en0_address  0x22d0474ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_mdioci_en1_address  0x22d0478ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_mdioci_freeze_enable_address  0x22d047cul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_txsds_mode_address  0x22d0480ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_rxsds_mode_address  0x22d0484ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_sds_112g_address  0x22d0488ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_eth_ppm_sel_address  0x22d048cul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_eth_ppm_ctrl_address  0x22d0490ul
#define DEF_tof2_reg_eth400g_p11_eth400g_pcs_eth_ppm_stat_address  0x22d0494ul
#define DEF_tof2_reg_eth400g_p11_eth400g_tv80_address  0x22d8000ul
#define DEF_tof2_reg_eth400g_p11_eth400g_tv80_dummy_register_address  0x22d8000ul
#define DEF_tof2_reg_eth400g_p11_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p11_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p11_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p11_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p12_address  0x2300000ul
#define DEF_tof2_reg_eth400g_p12_eth400g_umac4_address  0x2300000ul
#define DEF_tof2_reg_eth400g_p12_eth400g_umac4_dummy_register_address  0x2300000ul
#define DEF_tof2_reg_eth400g_p12_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p12_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p12_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p12_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_address  0x2310000ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_scratch_address  0x2310000ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_dft_csr_address  0x2310010ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_eth_soft_reset_address  0x2310014ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_chnl_seq_address  0x2310018ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_port_alive_lut_address  0x231001cul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_eth_clkobs_ctrl_address  0x2310020ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2310040ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2310040ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2310044ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2310080ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2310080ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2310084ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_eth_status0_address  0x2310088ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_eth_status1_address  0x231008cul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_global_intr_stat_address  0x2310090ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_cts_fifo_stat_address  0x2310094ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txff_ctrl_address  0x23100a0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txff_status_address  0x23100c0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txcrc_trunc_ctrl_address  0x23100e0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_rxff_ctrl_address  0x2310100ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_rxpkt_err_sts_address  0x2310120ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_cts_fifo_out_address  0x2310140ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2310140ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2310144ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_eth_ring_addr_address  0x2310180ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_eth_ring_wdata_address  0x2310184ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_eth_ring_rdata_address  0x2310188ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_eth_ring_ctrl_address  0x231018cul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_eth_ring_setup_address  0x2310190ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_soft_port_alive_address  0x2310194ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_chnl_intr_address  0x23101a0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_chnl_intr_stat_address  0x23101a0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_chnl_intr_en0_address  0x23101a4ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_chnl_intr_en1_address  0x23101a8ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_chnl_intr_inj_address  0x23101acul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_chnl_intr_freeze_enable_address  0x23101b0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_cts_intr_address  0x23101c0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_cts_intr_stat_address  0x23101c0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_cts_intr_en0_address  0x23101c4ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_cts_intr_en1_address  0x23101c8ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_cts_intr_inj_address  0x23101ccul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_cts_intr_freeze_enable_address  0x23101d0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_mem_intr_address  0x23101e0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_mem_intr_stat_address  0x23101e0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_mem_intr_en0_address  0x23101e4ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_mem_intr_en1_address  0x23101e8ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_mem_intr_inj_address  0x23101ecul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_mem_intr_freeze_enable_address  0x23101f0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_uctrl_intr_address  0x2310200ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_uctrl_intr_stat_address  0x2310200ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_uctrl_intr_en0_address  0x2310204ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_uctrl_intr_en1_address  0x2310208ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_uctrl_intr_inj_address  0x231020cul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_uctrl_intr_freeze_enable_address  0x2310210ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txff_ecc_address  0x2310218ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2310218ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x231021cul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_rxff_stat_ecc_address  0x2310220ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txfifo_sbe_err_log_address  0x2310224ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txfifo_mbe_err_log_address  0x2310228ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txappfifo_sbe_err_log_address  0x231022cul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_txappfifo_mbe_err_log_address  0x2310230ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_rxappfifo_sbe_err_log_address  0x2310234ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_rxappfifo_mbe_err_log_address  0x2310238ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_statsmem_sbe_err_log_address  0x231023cul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_statsmem_mbe_err_log_address  0x2310240ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_tv80mem_sbe_err_log_address  0x2310244ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_tv80mem_mbe_err_log_address  0x2310248ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_mac_en0_address  0x231024cul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_mac_en1_address  0x2310250ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_mac_freeze_enable_address  0x2310254ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_crcerr_inj_address  0x2310258ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_tv80_intr_address  0x2310260ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_tv80_intr_stat_address  0x2310260ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_tv80_intr_en0_address  0x2310264ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_tv80_intr_en1_address  0x2310268ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_tv80_intr_inj_address  0x231026cul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_tv80_intr_freeze_enable_address  0x2310270ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_tv80_debug_ctrl_address  0x2310274ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_tv80_debug_head_ptr_address  0x2310278ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_tv80_debug_tail_ptr_address  0x231027cul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_tv80_stall_on_error_address  0x2310280ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_tv80_halted_status_address  0x2310284ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_tv80_watchdog_ctrl_address  0x2310288ul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_tv80_watchdog_count_address  0x231028cul
#define DEF_tof2_reg_eth400g_p12_eth400g_mac_eth_mdioci_addr_address  0x2310290ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_address  0x2310400ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_scratch_address  0x2310400ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_dft_csr_address  0x2310410ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_eth_soft_reset_address  0x2310414ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_eth_clkobs_ctrl_address  0x2310418ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_eth_rxsigok_ctrl_address  0x231041cul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_eth_mdioci_ctrl_address  0x2310420ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2310424ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_eth_mdioci_poll_time_address  0x2310428ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_eth_rxsigok_bitsel_address  0x231042cul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_mem_intr_address  0x2310440ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_mem_intr_stat_address  0x2310440ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_mem_intr_en0_address  0x2310444ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_mem_intr_en1_address  0x2310448ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_mem_intr_inj_address  0x231044cul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_mem_intr_freeze_enable_address  0x2310450ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_deskew_ecc_address  0x2310454ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_rsfec01_ecc_address  0x2310458ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_rsfec23_ecc_address  0x231045cul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_deskew_sbe_err_log_address  0x2310460ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_deskew_mbe_err_log_address  0x2310464ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_rsfec_sbe_err_log_address  0x2310468ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_rsfec_mbe_err_log_address  0x231046cul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_mdioci_intr_stat_address  0x2310470ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_mdioci_en0_address  0x2310474ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_mdioci_en1_address  0x2310478ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_mdioci_freeze_enable_address  0x231047cul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_txsds_mode_address  0x2310480ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_rxsds_mode_address  0x2310484ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_sds_112g_address  0x2310488ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_eth_ppm_sel_address  0x231048cul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_eth_ppm_ctrl_address  0x2310490ul
#define DEF_tof2_reg_eth400g_p12_eth400g_pcs_eth_ppm_stat_address  0x2310494ul
#define DEF_tof2_reg_eth400g_p12_eth400g_tv80_address  0x2318000ul
#define DEF_tof2_reg_eth400g_p12_eth400g_tv80_dummy_register_address  0x2318000ul
#define DEF_tof2_reg_eth400g_p12_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p12_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p12_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p12_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p13_address  0x2340000ul
#define DEF_tof2_reg_eth400g_p13_eth400g_umac4_address  0x2340000ul
#define DEF_tof2_reg_eth400g_p13_eth400g_umac4_dummy_register_address  0x2340000ul
#define DEF_tof2_reg_eth400g_p13_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p13_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p13_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p13_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_address  0x2350000ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_scratch_address  0x2350000ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_dft_csr_address  0x2350010ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_eth_soft_reset_address  0x2350014ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_chnl_seq_address  0x2350018ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_port_alive_lut_address  0x235001cul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_eth_clkobs_ctrl_address  0x2350020ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2350040ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2350040ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2350044ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2350080ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2350080ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2350084ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_eth_status0_address  0x2350088ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_eth_status1_address  0x235008cul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_global_intr_stat_address  0x2350090ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_cts_fifo_stat_address  0x2350094ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txff_ctrl_address  0x23500a0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txff_status_address  0x23500c0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txcrc_trunc_ctrl_address  0x23500e0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_rxff_ctrl_address  0x2350100ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_rxpkt_err_sts_address  0x2350120ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_cts_fifo_out_address  0x2350140ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2350140ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2350144ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_eth_ring_addr_address  0x2350180ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_eth_ring_wdata_address  0x2350184ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_eth_ring_rdata_address  0x2350188ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_eth_ring_ctrl_address  0x235018cul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_eth_ring_setup_address  0x2350190ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_soft_port_alive_address  0x2350194ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_chnl_intr_address  0x23501a0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_chnl_intr_stat_address  0x23501a0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_chnl_intr_en0_address  0x23501a4ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_chnl_intr_en1_address  0x23501a8ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_chnl_intr_inj_address  0x23501acul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_chnl_intr_freeze_enable_address  0x23501b0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_cts_intr_address  0x23501c0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_cts_intr_stat_address  0x23501c0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_cts_intr_en0_address  0x23501c4ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_cts_intr_en1_address  0x23501c8ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_cts_intr_inj_address  0x23501ccul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_cts_intr_freeze_enable_address  0x23501d0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_mem_intr_address  0x23501e0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_mem_intr_stat_address  0x23501e0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_mem_intr_en0_address  0x23501e4ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_mem_intr_en1_address  0x23501e8ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_mem_intr_inj_address  0x23501ecul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_mem_intr_freeze_enable_address  0x23501f0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_uctrl_intr_address  0x2350200ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_uctrl_intr_stat_address  0x2350200ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_uctrl_intr_en0_address  0x2350204ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_uctrl_intr_en1_address  0x2350208ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_uctrl_intr_inj_address  0x235020cul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_uctrl_intr_freeze_enable_address  0x2350210ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txff_ecc_address  0x2350218ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2350218ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x235021cul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_rxff_stat_ecc_address  0x2350220ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txfifo_sbe_err_log_address  0x2350224ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txfifo_mbe_err_log_address  0x2350228ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txappfifo_sbe_err_log_address  0x235022cul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_txappfifo_mbe_err_log_address  0x2350230ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_rxappfifo_sbe_err_log_address  0x2350234ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_rxappfifo_mbe_err_log_address  0x2350238ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_statsmem_sbe_err_log_address  0x235023cul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_statsmem_mbe_err_log_address  0x2350240ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_tv80mem_sbe_err_log_address  0x2350244ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_tv80mem_mbe_err_log_address  0x2350248ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_mac_en0_address  0x235024cul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_mac_en1_address  0x2350250ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_mac_freeze_enable_address  0x2350254ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_crcerr_inj_address  0x2350258ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_tv80_intr_address  0x2350260ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_tv80_intr_stat_address  0x2350260ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_tv80_intr_en0_address  0x2350264ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_tv80_intr_en1_address  0x2350268ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_tv80_intr_inj_address  0x235026cul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_tv80_intr_freeze_enable_address  0x2350270ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_tv80_debug_ctrl_address  0x2350274ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_tv80_debug_head_ptr_address  0x2350278ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_tv80_debug_tail_ptr_address  0x235027cul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_tv80_stall_on_error_address  0x2350280ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_tv80_halted_status_address  0x2350284ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_tv80_watchdog_ctrl_address  0x2350288ul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_tv80_watchdog_count_address  0x235028cul
#define DEF_tof2_reg_eth400g_p13_eth400g_mac_eth_mdioci_addr_address  0x2350290ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_address  0x2350400ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_scratch_address  0x2350400ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_dft_csr_address  0x2350410ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_eth_soft_reset_address  0x2350414ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_eth_clkobs_ctrl_address  0x2350418ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_eth_rxsigok_ctrl_address  0x235041cul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_eth_mdioci_ctrl_address  0x2350420ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2350424ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_eth_mdioci_poll_time_address  0x2350428ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_eth_rxsigok_bitsel_address  0x235042cul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_mem_intr_address  0x2350440ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_mem_intr_stat_address  0x2350440ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_mem_intr_en0_address  0x2350444ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_mem_intr_en1_address  0x2350448ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_mem_intr_inj_address  0x235044cul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_mem_intr_freeze_enable_address  0x2350450ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_deskew_ecc_address  0x2350454ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_rsfec01_ecc_address  0x2350458ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_rsfec23_ecc_address  0x235045cul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_deskew_sbe_err_log_address  0x2350460ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_deskew_mbe_err_log_address  0x2350464ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_rsfec_sbe_err_log_address  0x2350468ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_rsfec_mbe_err_log_address  0x235046cul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_mdioci_intr_stat_address  0x2350470ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_mdioci_en0_address  0x2350474ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_mdioci_en1_address  0x2350478ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_mdioci_freeze_enable_address  0x235047cul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_txsds_mode_address  0x2350480ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_rxsds_mode_address  0x2350484ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_sds_112g_address  0x2350488ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_eth_ppm_sel_address  0x235048cul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_eth_ppm_ctrl_address  0x2350490ul
#define DEF_tof2_reg_eth400g_p13_eth400g_pcs_eth_ppm_stat_address  0x2350494ul
#define DEF_tof2_reg_eth400g_p13_eth400g_tv80_address  0x2358000ul
#define DEF_tof2_reg_eth400g_p13_eth400g_tv80_dummy_register_address  0x2358000ul
#define DEF_tof2_reg_eth400g_p13_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p13_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p13_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p13_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p14_address  0x2380000ul
#define DEF_tof2_reg_eth400g_p14_eth400g_umac4_address  0x2380000ul
#define DEF_tof2_reg_eth400g_p14_eth400g_umac4_dummy_register_address  0x2380000ul
#define DEF_tof2_reg_eth400g_p14_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p14_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p14_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p14_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_address  0x2390000ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_scratch_address  0x2390000ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_dft_csr_address  0x2390010ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_eth_soft_reset_address  0x2390014ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_chnl_seq_address  0x2390018ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_port_alive_lut_address  0x239001cul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_eth_clkobs_ctrl_address  0x2390020ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2390040ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2390040ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2390044ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2390080ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2390080ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2390084ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_eth_status0_address  0x2390088ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_eth_status1_address  0x239008cul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_global_intr_stat_address  0x2390090ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_cts_fifo_stat_address  0x2390094ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txff_ctrl_address  0x23900a0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txff_status_address  0x23900c0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txcrc_trunc_ctrl_address  0x23900e0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_rxff_ctrl_address  0x2390100ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_rxpkt_err_sts_address  0x2390120ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_cts_fifo_out_address  0x2390140ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2390140ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2390144ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_eth_ring_addr_address  0x2390180ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_eth_ring_wdata_address  0x2390184ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_eth_ring_rdata_address  0x2390188ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_eth_ring_ctrl_address  0x239018cul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_eth_ring_setup_address  0x2390190ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_soft_port_alive_address  0x2390194ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_chnl_intr_address  0x23901a0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_chnl_intr_stat_address  0x23901a0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_chnl_intr_en0_address  0x23901a4ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_chnl_intr_en1_address  0x23901a8ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_chnl_intr_inj_address  0x23901acul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_chnl_intr_freeze_enable_address  0x23901b0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_cts_intr_address  0x23901c0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_cts_intr_stat_address  0x23901c0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_cts_intr_en0_address  0x23901c4ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_cts_intr_en1_address  0x23901c8ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_cts_intr_inj_address  0x23901ccul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_cts_intr_freeze_enable_address  0x23901d0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_mem_intr_address  0x23901e0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_mem_intr_stat_address  0x23901e0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_mem_intr_en0_address  0x23901e4ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_mem_intr_en1_address  0x23901e8ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_mem_intr_inj_address  0x23901ecul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_mem_intr_freeze_enable_address  0x23901f0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_uctrl_intr_address  0x2390200ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_uctrl_intr_stat_address  0x2390200ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_uctrl_intr_en0_address  0x2390204ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_uctrl_intr_en1_address  0x2390208ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_uctrl_intr_inj_address  0x239020cul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_uctrl_intr_freeze_enable_address  0x2390210ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txff_ecc_address  0x2390218ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2390218ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x239021cul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_rxff_stat_ecc_address  0x2390220ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txfifo_sbe_err_log_address  0x2390224ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txfifo_mbe_err_log_address  0x2390228ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txappfifo_sbe_err_log_address  0x239022cul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_txappfifo_mbe_err_log_address  0x2390230ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_rxappfifo_sbe_err_log_address  0x2390234ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_rxappfifo_mbe_err_log_address  0x2390238ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_statsmem_sbe_err_log_address  0x239023cul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_statsmem_mbe_err_log_address  0x2390240ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_tv80mem_sbe_err_log_address  0x2390244ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_tv80mem_mbe_err_log_address  0x2390248ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_mac_en0_address  0x239024cul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_mac_en1_address  0x2390250ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_mac_freeze_enable_address  0x2390254ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_crcerr_inj_address  0x2390258ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_tv80_intr_address  0x2390260ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_tv80_intr_stat_address  0x2390260ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_tv80_intr_en0_address  0x2390264ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_tv80_intr_en1_address  0x2390268ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_tv80_intr_inj_address  0x239026cul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_tv80_intr_freeze_enable_address  0x2390270ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_tv80_debug_ctrl_address  0x2390274ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_tv80_debug_head_ptr_address  0x2390278ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_tv80_debug_tail_ptr_address  0x239027cul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_tv80_stall_on_error_address  0x2390280ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_tv80_halted_status_address  0x2390284ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_tv80_watchdog_ctrl_address  0x2390288ul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_tv80_watchdog_count_address  0x239028cul
#define DEF_tof2_reg_eth400g_p14_eth400g_mac_eth_mdioci_addr_address  0x2390290ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_address  0x2390400ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_scratch_address  0x2390400ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_dft_csr_address  0x2390410ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_eth_soft_reset_address  0x2390414ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_eth_clkobs_ctrl_address  0x2390418ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_eth_rxsigok_ctrl_address  0x239041cul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_eth_mdioci_ctrl_address  0x2390420ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2390424ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_eth_mdioci_poll_time_address  0x2390428ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_eth_rxsigok_bitsel_address  0x239042cul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_mem_intr_address  0x2390440ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_mem_intr_stat_address  0x2390440ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_mem_intr_en0_address  0x2390444ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_mem_intr_en1_address  0x2390448ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_mem_intr_inj_address  0x239044cul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_mem_intr_freeze_enable_address  0x2390450ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_deskew_ecc_address  0x2390454ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_rsfec01_ecc_address  0x2390458ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_rsfec23_ecc_address  0x239045cul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_deskew_sbe_err_log_address  0x2390460ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_deskew_mbe_err_log_address  0x2390464ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_rsfec_sbe_err_log_address  0x2390468ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_rsfec_mbe_err_log_address  0x239046cul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_mdioci_intr_stat_address  0x2390470ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_mdioci_en0_address  0x2390474ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_mdioci_en1_address  0x2390478ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_mdioci_freeze_enable_address  0x239047cul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_txsds_mode_address  0x2390480ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_rxsds_mode_address  0x2390484ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_sds_112g_address  0x2390488ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_eth_ppm_sel_address  0x239048cul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_eth_ppm_ctrl_address  0x2390490ul
#define DEF_tof2_reg_eth400g_p14_eth400g_pcs_eth_ppm_stat_address  0x2390494ul
#define DEF_tof2_reg_eth400g_p14_eth400g_tv80_address  0x2398000ul
#define DEF_tof2_reg_eth400g_p14_eth400g_tv80_dummy_register_address  0x2398000ul
#define DEF_tof2_reg_eth400g_p14_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p14_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p14_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p14_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p15_address  0x23c0000ul
#define DEF_tof2_reg_eth400g_p15_eth400g_umac4_address  0x23c0000ul
#define DEF_tof2_reg_eth400g_p15_eth400g_umac4_dummy_register_address  0x23c0000ul
#define DEF_tof2_reg_eth400g_p15_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p15_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p15_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p15_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_address  0x23d0000ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_scratch_address  0x23d0000ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_dft_csr_address  0x23d0010ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_eth_soft_reset_address  0x23d0014ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_chnl_seq_address  0x23d0018ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_port_alive_lut_address  0x23d001cul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_eth_clkobs_ctrl_address  0x23d0020ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x23d0040ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x23d0040ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x23d0044ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x23d0080ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x23d0080ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x23d0084ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_eth_status0_address  0x23d0088ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_eth_status1_address  0x23d008cul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_global_intr_stat_address  0x23d0090ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_cts_fifo_stat_address  0x23d0094ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txff_ctrl_address  0x23d00a0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txff_status_address  0x23d00c0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txcrc_trunc_ctrl_address  0x23d00e0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_rxff_ctrl_address  0x23d0100ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_rxpkt_err_sts_address  0x23d0120ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_cts_fifo_out_address  0x23d0140ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x23d0140ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x23d0144ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_eth_ring_addr_address  0x23d0180ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_eth_ring_wdata_address  0x23d0184ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_eth_ring_rdata_address  0x23d0188ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_eth_ring_ctrl_address  0x23d018cul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_eth_ring_setup_address  0x23d0190ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_soft_port_alive_address  0x23d0194ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_chnl_intr_address  0x23d01a0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_chnl_intr_stat_address  0x23d01a0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_chnl_intr_en0_address  0x23d01a4ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_chnl_intr_en1_address  0x23d01a8ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_chnl_intr_inj_address  0x23d01acul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_chnl_intr_freeze_enable_address  0x23d01b0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_cts_intr_address  0x23d01c0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_cts_intr_stat_address  0x23d01c0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_cts_intr_en0_address  0x23d01c4ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_cts_intr_en1_address  0x23d01c8ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_cts_intr_inj_address  0x23d01ccul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_cts_intr_freeze_enable_address  0x23d01d0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_mem_intr_address  0x23d01e0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_mem_intr_stat_address  0x23d01e0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_mem_intr_en0_address  0x23d01e4ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_mem_intr_en1_address  0x23d01e8ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_mem_intr_inj_address  0x23d01ecul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_mem_intr_freeze_enable_address  0x23d01f0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_uctrl_intr_address  0x23d0200ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_uctrl_intr_stat_address  0x23d0200ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_uctrl_intr_en0_address  0x23d0204ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_uctrl_intr_en1_address  0x23d0208ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_uctrl_intr_inj_address  0x23d020cul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_uctrl_intr_freeze_enable_address  0x23d0210ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txff_ecc_address  0x23d0218ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x23d0218ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x23d021cul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_rxff_stat_ecc_address  0x23d0220ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txfifo_sbe_err_log_address  0x23d0224ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txfifo_mbe_err_log_address  0x23d0228ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txappfifo_sbe_err_log_address  0x23d022cul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_txappfifo_mbe_err_log_address  0x23d0230ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_rxappfifo_sbe_err_log_address  0x23d0234ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_rxappfifo_mbe_err_log_address  0x23d0238ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_statsmem_sbe_err_log_address  0x23d023cul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_statsmem_mbe_err_log_address  0x23d0240ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_tv80mem_sbe_err_log_address  0x23d0244ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_tv80mem_mbe_err_log_address  0x23d0248ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_mac_en0_address  0x23d024cul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_mac_en1_address  0x23d0250ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_mac_freeze_enable_address  0x23d0254ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_crcerr_inj_address  0x23d0258ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_tv80_intr_address  0x23d0260ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_tv80_intr_stat_address  0x23d0260ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_tv80_intr_en0_address  0x23d0264ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_tv80_intr_en1_address  0x23d0268ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_tv80_intr_inj_address  0x23d026cul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_tv80_intr_freeze_enable_address  0x23d0270ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_tv80_debug_ctrl_address  0x23d0274ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_tv80_debug_head_ptr_address  0x23d0278ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_tv80_debug_tail_ptr_address  0x23d027cul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_tv80_stall_on_error_address  0x23d0280ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_tv80_halted_status_address  0x23d0284ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_tv80_watchdog_ctrl_address  0x23d0288ul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_tv80_watchdog_count_address  0x23d028cul
#define DEF_tof2_reg_eth400g_p15_eth400g_mac_eth_mdioci_addr_address  0x23d0290ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_address  0x23d0400ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_scratch_address  0x23d0400ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_dft_csr_address  0x23d0410ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_eth_soft_reset_address  0x23d0414ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_eth_clkobs_ctrl_address  0x23d0418ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_eth_rxsigok_ctrl_address  0x23d041cul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_eth_mdioci_ctrl_address  0x23d0420ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x23d0424ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_eth_mdioci_poll_time_address  0x23d0428ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_eth_rxsigok_bitsel_address  0x23d042cul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_mem_intr_address  0x23d0440ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_mem_intr_stat_address  0x23d0440ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_mem_intr_en0_address  0x23d0444ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_mem_intr_en1_address  0x23d0448ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_mem_intr_inj_address  0x23d044cul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_mem_intr_freeze_enable_address  0x23d0450ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_deskew_ecc_address  0x23d0454ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_rsfec01_ecc_address  0x23d0458ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_rsfec23_ecc_address  0x23d045cul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_deskew_sbe_err_log_address  0x23d0460ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_deskew_mbe_err_log_address  0x23d0464ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_rsfec_sbe_err_log_address  0x23d0468ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_rsfec_mbe_err_log_address  0x23d046cul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_mdioci_intr_stat_address  0x23d0470ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_mdioci_en0_address  0x23d0474ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_mdioci_en1_address  0x23d0478ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_mdioci_freeze_enable_address  0x23d047cul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_txsds_mode_address  0x23d0480ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_rxsds_mode_address  0x23d0484ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_sds_112g_address  0x23d0488ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_eth_ppm_sel_address  0x23d048cul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_eth_ppm_ctrl_address  0x23d0490ul
#define DEF_tof2_reg_eth400g_p15_eth400g_pcs_eth_ppm_stat_address  0x23d0494ul
#define DEF_tof2_reg_eth400g_p15_eth400g_tv80_address  0x23d8000ul
#define DEF_tof2_reg_eth400g_p15_eth400g_tv80_dummy_register_address  0x23d8000ul
#define DEF_tof2_reg_eth400g_p15_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p15_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p15_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p15_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p16_address  0x2400000ul
#define DEF_tof2_reg_eth400g_p16_eth400g_umac4_address  0x2400000ul
#define DEF_tof2_reg_eth400g_p16_eth400g_umac4_dummy_register_address  0x2400000ul
#define DEF_tof2_reg_eth400g_p16_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p16_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p16_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p16_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_address  0x2410000ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_scratch_address  0x2410000ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_dft_csr_address  0x2410010ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_eth_soft_reset_address  0x2410014ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_chnl_seq_address  0x2410018ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_port_alive_lut_address  0x241001cul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_eth_clkobs_ctrl_address  0x2410020ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2410040ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2410040ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2410044ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2410080ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2410080ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2410084ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_eth_status0_address  0x2410088ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_eth_status1_address  0x241008cul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_global_intr_stat_address  0x2410090ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_cts_fifo_stat_address  0x2410094ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txff_ctrl_address  0x24100a0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txff_status_address  0x24100c0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txcrc_trunc_ctrl_address  0x24100e0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_rxff_ctrl_address  0x2410100ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_rxpkt_err_sts_address  0x2410120ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_cts_fifo_out_address  0x2410140ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2410140ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2410144ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_eth_ring_addr_address  0x2410180ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_eth_ring_wdata_address  0x2410184ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_eth_ring_rdata_address  0x2410188ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_eth_ring_ctrl_address  0x241018cul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_eth_ring_setup_address  0x2410190ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_soft_port_alive_address  0x2410194ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_chnl_intr_address  0x24101a0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_chnl_intr_stat_address  0x24101a0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_chnl_intr_en0_address  0x24101a4ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_chnl_intr_en1_address  0x24101a8ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_chnl_intr_inj_address  0x24101acul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_chnl_intr_freeze_enable_address  0x24101b0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_cts_intr_address  0x24101c0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_cts_intr_stat_address  0x24101c0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_cts_intr_en0_address  0x24101c4ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_cts_intr_en1_address  0x24101c8ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_cts_intr_inj_address  0x24101ccul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_cts_intr_freeze_enable_address  0x24101d0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_mem_intr_address  0x24101e0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_mem_intr_stat_address  0x24101e0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_mem_intr_en0_address  0x24101e4ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_mem_intr_en1_address  0x24101e8ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_mem_intr_inj_address  0x24101ecul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_mem_intr_freeze_enable_address  0x24101f0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_uctrl_intr_address  0x2410200ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_uctrl_intr_stat_address  0x2410200ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_uctrl_intr_en0_address  0x2410204ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_uctrl_intr_en1_address  0x2410208ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_uctrl_intr_inj_address  0x241020cul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_uctrl_intr_freeze_enable_address  0x2410210ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txff_ecc_address  0x2410218ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2410218ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x241021cul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_rxff_stat_ecc_address  0x2410220ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txfifo_sbe_err_log_address  0x2410224ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txfifo_mbe_err_log_address  0x2410228ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txappfifo_sbe_err_log_address  0x241022cul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_txappfifo_mbe_err_log_address  0x2410230ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_rxappfifo_sbe_err_log_address  0x2410234ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_rxappfifo_mbe_err_log_address  0x2410238ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_statsmem_sbe_err_log_address  0x241023cul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_statsmem_mbe_err_log_address  0x2410240ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_tv80mem_sbe_err_log_address  0x2410244ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_tv80mem_mbe_err_log_address  0x2410248ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_mac_en0_address  0x241024cul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_mac_en1_address  0x2410250ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_mac_freeze_enable_address  0x2410254ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_crcerr_inj_address  0x2410258ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_tv80_intr_address  0x2410260ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_tv80_intr_stat_address  0x2410260ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_tv80_intr_en0_address  0x2410264ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_tv80_intr_en1_address  0x2410268ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_tv80_intr_inj_address  0x241026cul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_tv80_intr_freeze_enable_address  0x2410270ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_tv80_debug_ctrl_address  0x2410274ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_tv80_debug_head_ptr_address  0x2410278ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_tv80_debug_tail_ptr_address  0x241027cul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_tv80_stall_on_error_address  0x2410280ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_tv80_halted_status_address  0x2410284ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_tv80_watchdog_ctrl_address  0x2410288ul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_tv80_watchdog_count_address  0x241028cul
#define DEF_tof2_reg_eth400g_p16_eth400g_mac_eth_mdioci_addr_address  0x2410290ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_address  0x2410400ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_scratch_address  0x2410400ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_dft_csr_address  0x2410410ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_eth_soft_reset_address  0x2410414ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_eth_clkobs_ctrl_address  0x2410418ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_eth_rxsigok_ctrl_address  0x241041cul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_eth_mdioci_ctrl_address  0x2410420ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2410424ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_eth_mdioci_poll_time_address  0x2410428ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_eth_rxsigok_bitsel_address  0x241042cul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_mem_intr_address  0x2410440ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_mem_intr_stat_address  0x2410440ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_mem_intr_en0_address  0x2410444ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_mem_intr_en1_address  0x2410448ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_mem_intr_inj_address  0x241044cul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_mem_intr_freeze_enable_address  0x2410450ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_deskew_ecc_address  0x2410454ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_rsfec01_ecc_address  0x2410458ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_rsfec23_ecc_address  0x241045cul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_deskew_sbe_err_log_address  0x2410460ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_deskew_mbe_err_log_address  0x2410464ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_rsfec_sbe_err_log_address  0x2410468ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_rsfec_mbe_err_log_address  0x241046cul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_mdioci_intr_stat_address  0x2410470ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_mdioci_en0_address  0x2410474ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_mdioci_en1_address  0x2410478ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_mdioci_freeze_enable_address  0x241047cul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_txsds_mode_address  0x2410480ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_rxsds_mode_address  0x2410484ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_sds_112g_address  0x2410488ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_eth_ppm_sel_address  0x241048cul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_eth_ppm_ctrl_address  0x2410490ul
#define DEF_tof2_reg_eth400g_p16_eth400g_pcs_eth_ppm_stat_address  0x2410494ul
#define DEF_tof2_reg_eth400g_p16_eth400g_tv80_address  0x2418000ul
#define DEF_tof2_reg_eth400g_p16_eth400g_tv80_dummy_register_address  0x2418000ul
#define DEF_tof2_reg_eth400g_p16_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p16_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p16_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p16_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p17_address  0x2440000ul
#define DEF_tof2_reg_eth400g_p17_eth400g_umac4_address  0x2440000ul
#define DEF_tof2_reg_eth400g_p17_eth400g_umac4_dummy_register_address  0x2440000ul
#define DEF_tof2_reg_eth400g_p17_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p17_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p17_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p17_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_address  0x2450000ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_scratch_address  0x2450000ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_dft_csr_address  0x2450010ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_eth_soft_reset_address  0x2450014ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_chnl_seq_address  0x2450018ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_port_alive_lut_address  0x245001cul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_eth_clkobs_ctrl_address  0x2450020ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2450040ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2450040ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2450044ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2450080ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2450080ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2450084ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_eth_status0_address  0x2450088ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_eth_status1_address  0x245008cul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_global_intr_stat_address  0x2450090ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_cts_fifo_stat_address  0x2450094ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txff_ctrl_address  0x24500a0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txff_status_address  0x24500c0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txcrc_trunc_ctrl_address  0x24500e0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_rxff_ctrl_address  0x2450100ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_rxpkt_err_sts_address  0x2450120ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_cts_fifo_out_address  0x2450140ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2450140ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2450144ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_eth_ring_addr_address  0x2450180ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_eth_ring_wdata_address  0x2450184ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_eth_ring_rdata_address  0x2450188ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_eth_ring_ctrl_address  0x245018cul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_eth_ring_setup_address  0x2450190ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_soft_port_alive_address  0x2450194ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_chnl_intr_address  0x24501a0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_chnl_intr_stat_address  0x24501a0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_chnl_intr_en0_address  0x24501a4ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_chnl_intr_en1_address  0x24501a8ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_chnl_intr_inj_address  0x24501acul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_chnl_intr_freeze_enable_address  0x24501b0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_cts_intr_address  0x24501c0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_cts_intr_stat_address  0x24501c0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_cts_intr_en0_address  0x24501c4ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_cts_intr_en1_address  0x24501c8ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_cts_intr_inj_address  0x24501ccul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_cts_intr_freeze_enable_address  0x24501d0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_mem_intr_address  0x24501e0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_mem_intr_stat_address  0x24501e0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_mem_intr_en0_address  0x24501e4ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_mem_intr_en1_address  0x24501e8ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_mem_intr_inj_address  0x24501ecul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_mem_intr_freeze_enable_address  0x24501f0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_uctrl_intr_address  0x2450200ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_uctrl_intr_stat_address  0x2450200ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_uctrl_intr_en0_address  0x2450204ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_uctrl_intr_en1_address  0x2450208ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_uctrl_intr_inj_address  0x245020cul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_uctrl_intr_freeze_enable_address  0x2450210ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txff_ecc_address  0x2450218ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2450218ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x245021cul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_rxff_stat_ecc_address  0x2450220ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txfifo_sbe_err_log_address  0x2450224ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txfifo_mbe_err_log_address  0x2450228ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txappfifo_sbe_err_log_address  0x245022cul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_txappfifo_mbe_err_log_address  0x2450230ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_rxappfifo_sbe_err_log_address  0x2450234ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_rxappfifo_mbe_err_log_address  0x2450238ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_statsmem_sbe_err_log_address  0x245023cul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_statsmem_mbe_err_log_address  0x2450240ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_tv80mem_sbe_err_log_address  0x2450244ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_tv80mem_mbe_err_log_address  0x2450248ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_mac_en0_address  0x245024cul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_mac_en1_address  0x2450250ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_mac_freeze_enable_address  0x2450254ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_crcerr_inj_address  0x2450258ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_tv80_intr_address  0x2450260ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_tv80_intr_stat_address  0x2450260ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_tv80_intr_en0_address  0x2450264ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_tv80_intr_en1_address  0x2450268ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_tv80_intr_inj_address  0x245026cul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_tv80_intr_freeze_enable_address  0x2450270ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_tv80_debug_ctrl_address  0x2450274ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_tv80_debug_head_ptr_address  0x2450278ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_tv80_debug_tail_ptr_address  0x245027cul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_tv80_stall_on_error_address  0x2450280ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_tv80_halted_status_address  0x2450284ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_tv80_watchdog_ctrl_address  0x2450288ul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_tv80_watchdog_count_address  0x245028cul
#define DEF_tof2_reg_eth400g_p17_eth400g_mac_eth_mdioci_addr_address  0x2450290ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_address  0x2450400ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_scratch_address  0x2450400ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_dft_csr_address  0x2450410ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_eth_soft_reset_address  0x2450414ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_eth_clkobs_ctrl_address  0x2450418ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_eth_rxsigok_ctrl_address  0x245041cul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_eth_mdioci_ctrl_address  0x2450420ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2450424ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_eth_mdioci_poll_time_address  0x2450428ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_eth_rxsigok_bitsel_address  0x245042cul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_mem_intr_address  0x2450440ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_mem_intr_stat_address  0x2450440ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_mem_intr_en0_address  0x2450444ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_mem_intr_en1_address  0x2450448ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_mem_intr_inj_address  0x245044cul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_mem_intr_freeze_enable_address  0x2450450ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_deskew_ecc_address  0x2450454ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_rsfec01_ecc_address  0x2450458ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_rsfec23_ecc_address  0x245045cul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_deskew_sbe_err_log_address  0x2450460ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_deskew_mbe_err_log_address  0x2450464ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_rsfec_sbe_err_log_address  0x2450468ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_rsfec_mbe_err_log_address  0x245046cul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_mdioci_intr_stat_address  0x2450470ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_mdioci_en0_address  0x2450474ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_mdioci_en1_address  0x2450478ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_mdioci_freeze_enable_address  0x245047cul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_txsds_mode_address  0x2450480ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_rxsds_mode_address  0x2450484ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_sds_112g_address  0x2450488ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_eth_ppm_sel_address  0x245048cul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_eth_ppm_ctrl_address  0x2450490ul
#define DEF_tof2_reg_eth400g_p17_eth400g_pcs_eth_ppm_stat_address  0x2450494ul
#define DEF_tof2_reg_eth400g_p17_eth400g_tv80_address  0x2458000ul
#define DEF_tof2_reg_eth400g_p17_eth400g_tv80_dummy_register_address  0x2458000ul
#define DEF_tof2_reg_eth400g_p17_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p17_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p17_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p17_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p18_address  0x2480000ul
#define DEF_tof2_reg_eth400g_p18_eth400g_umac4_address  0x2480000ul
#define DEF_tof2_reg_eth400g_p18_eth400g_umac4_dummy_register_address  0x2480000ul
#define DEF_tof2_reg_eth400g_p18_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p18_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p18_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p18_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_address  0x2490000ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_scratch_address  0x2490000ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_dft_csr_address  0x2490010ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_eth_soft_reset_address  0x2490014ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_chnl_seq_address  0x2490018ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_port_alive_lut_address  0x249001cul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_eth_clkobs_ctrl_address  0x2490020ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2490040ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2490040ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2490044ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2490080ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2490080ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2490084ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_eth_status0_address  0x2490088ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_eth_status1_address  0x249008cul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_global_intr_stat_address  0x2490090ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_cts_fifo_stat_address  0x2490094ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txff_ctrl_address  0x24900a0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txff_status_address  0x24900c0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txcrc_trunc_ctrl_address  0x24900e0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_rxff_ctrl_address  0x2490100ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_rxpkt_err_sts_address  0x2490120ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_cts_fifo_out_address  0x2490140ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2490140ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2490144ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_eth_ring_addr_address  0x2490180ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_eth_ring_wdata_address  0x2490184ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_eth_ring_rdata_address  0x2490188ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_eth_ring_ctrl_address  0x249018cul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_eth_ring_setup_address  0x2490190ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_soft_port_alive_address  0x2490194ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_chnl_intr_address  0x24901a0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_chnl_intr_stat_address  0x24901a0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_chnl_intr_en0_address  0x24901a4ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_chnl_intr_en1_address  0x24901a8ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_chnl_intr_inj_address  0x24901acul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_chnl_intr_freeze_enable_address  0x24901b0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_cts_intr_address  0x24901c0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_cts_intr_stat_address  0x24901c0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_cts_intr_en0_address  0x24901c4ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_cts_intr_en1_address  0x24901c8ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_cts_intr_inj_address  0x24901ccul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_cts_intr_freeze_enable_address  0x24901d0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_mem_intr_address  0x24901e0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_mem_intr_stat_address  0x24901e0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_mem_intr_en0_address  0x24901e4ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_mem_intr_en1_address  0x24901e8ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_mem_intr_inj_address  0x24901ecul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_mem_intr_freeze_enable_address  0x24901f0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_uctrl_intr_address  0x2490200ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_uctrl_intr_stat_address  0x2490200ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_uctrl_intr_en0_address  0x2490204ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_uctrl_intr_en1_address  0x2490208ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_uctrl_intr_inj_address  0x249020cul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_uctrl_intr_freeze_enable_address  0x2490210ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txff_ecc_address  0x2490218ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2490218ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x249021cul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_rxff_stat_ecc_address  0x2490220ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txfifo_sbe_err_log_address  0x2490224ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txfifo_mbe_err_log_address  0x2490228ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txappfifo_sbe_err_log_address  0x249022cul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_txappfifo_mbe_err_log_address  0x2490230ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_rxappfifo_sbe_err_log_address  0x2490234ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_rxappfifo_mbe_err_log_address  0x2490238ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_statsmem_sbe_err_log_address  0x249023cul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_statsmem_mbe_err_log_address  0x2490240ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_tv80mem_sbe_err_log_address  0x2490244ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_tv80mem_mbe_err_log_address  0x2490248ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_mac_en0_address  0x249024cul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_mac_en1_address  0x2490250ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_mac_freeze_enable_address  0x2490254ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_crcerr_inj_address  0x2490258ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_tv80_intr_address  0x2490260ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_tv80_intr_stat_address  0x2490260ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_tv80_intr_en0_address  0x2490264ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_tv80_intr_en1_address  0x2490268ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_tv80_intr_inj_address  0x249026cul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_tv80_intr_freeze_enable_address  0x2490270ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_tv80_debug_ctrl_address  0x2490274ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_tv80_debug_head_ptr_address  0x2490278ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_tv80_debug_tail_ptr_address  0x249027cul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_tv80_stall_on_error_address  0x2490280ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_tv80_halted_status_address  0x2490284ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_tv80_watchdog_ctrl_address  0x2490288ul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_tv80_watchdog_count_address  0x249028cul
#define DEF_tof2_reg_eth400g_p18_eth400g_mac_eth_mdioci_addr_address  0x2490290ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_address  0x2490400ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_scratch_address  0x2490400ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_dft_csr_address  0x2490410ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_eth_soft_reset_address  0x2490414ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_eth_clkobs_ctrl_address  0x2490418ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_eth_rxsigok_ctrl_address  0x249041cul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_eth_mdioci_ctrl_address  0x2490420ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2490424ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_eth_mdioci_poll_time_address  0x2490428ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_eth_rxsigok_bitsel_address  0x249042cul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_mem_intr_address  0x2490440ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_mem_intr_stat_address  0x2490440ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_mem_intr_en0_address  0x2490444ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_mem_intr_en1_address  0x2490448ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_mem_intr_inj_address  0x249044cul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_mem_intr_freeze_enable_address  0x2490450ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_deskew_ecc_address  0x2490454ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_rsfec01_ecc_address  0x2490458ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_rsfec23_ecc_address  0x249045cul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_deskew_sbe_err_log_address  0x2490460ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_deskew_mbe_err_log_address  0x2490464ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_rsfec_sbe_err_log_address  0x2490468ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_rsfec_mbe_err_log_address  0x249046cul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_mdioci_intr_stat_address  0x2490470ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_mdioci_en0_address  0x2490474ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_mdioci_en1_address  0x2490478ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_mdioci_freeze_enable_address  0x249047cul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_txsds_mode_address  0x2490480ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_rxsds_mode_address  0x2490484ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_sds_112g_address  0x2490488ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_eth_ppm_sel_address  0x249048cul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_eth_ppm_ctrl_address  0x2490490ul
#define DEF_tof2_reg_eth400g_p18_eth400g_pcs_eth_ppm_stat_address  0x2490494ul
#define DEF_tof2_reg_eth400g_p18_eth400g_tv80_address  0x2498000ul
#define DEF_tof2_reg_eth400g_p18_eth400g_tv80_dummy_register_address  0x2498000ul
#define DEF_tof2_reg_eth400g_p18_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p18_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p18_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p18_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p19_address  0x24c0000ul
#define DEF_tof2_reg_eth400g_p19_eth400g_umac4_address  0x24c0000ul
#define DEF_tof2_reg_eth400g_p19_eth400g_umac4_dummy_register_address  0x24c0000ul
#define DEF_tof2_reg_eth400g_p19_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p19_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p19_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p19_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_address  0x24d0000ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_scratch_address  0x24d0000ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_dft_csr_address  0x24d0010ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_eth_soft_reset_address  0x24d0014ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_chnl_seq_address  0x24d0018ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_port_alive_lut_address  0x24d001cul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_eth_clkobs_ctrl_address  0x24d0020ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x24d0040ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x24d0040ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x24d0044ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x24d0080ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x24d0080ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x24d0084ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_eth_status0_address  0x24d0088ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_eth_status1_address  0x24d008cul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_global_intr_stat_address  0x24d0090ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_cts_fifo_stat_address  0x24d0094ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txff_ctrl_address  0x24d00a0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txff_status_address  0x24d00c0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txcrc_trunc_ctrl_address  0x24d00e0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_rxff_ctrl_address  0x24d0100ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_rxpkt_err_sts_address  0x24d0120ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_cts_fifo_out_address  0x24d0140ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x24d0140ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x24d0144ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_eth_ring_addr_address  0x24d0180ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_eth_ring_wdata_address  0x24d0184ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_eth_ring_rdata_address  0x24d0188ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_eth_ring_ctrl_address  0x24d018cul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_eth_ring_setup_address  0x24d0190ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_soft_port_alive_address  0x24d0194ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_chnl_intr_address  0x24d01a0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_chnl_intr_stat_address  0x24d01a0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_chnl_intr_en0_address  0x24d01a4ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_chnl_intr_en1_address  0x24d01a8ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_chnl_intr_inj_address  0x24d01acul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_chnl_intr_freeze_enable_address  0x24d01b0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_cts_intr_address  0x24d01c0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_cts_intr_stat_address  0x24d01c0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_cts_intr_en0_address  0x24d01c4ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_cts_intr_en1_address  0x24d01c8ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_cts_intr_inj_address  0x24d01ccul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_cts_intr_freeze_enable_address  0x24d01d0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_mem_intr_address  0x24d01e0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_mem_intr_stat_address  0x24d01e0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_mem_intr_en0_address  0x24d01e4ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_mem_intr_en1_address  0x24d01e8ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_mem_intr_inj_address  0x24d01ecul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_mem_intr_freeze_enable_address  0x24d01f0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_uctrl_intr_address  0x24d0200ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_uctrl_intr_stat_address  0x24d0200ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_uctrl_intr_en0_address  0x24d0204ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_uctrl_intr_en1_address  0x24d0208ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_uctrl_intr_inj_address  0x24d020cul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_uctrl_intr_freeze_enable_address  0x24d0210ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txff_ecc_address  0x24d0218ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x24d0218ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x24d021cul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_rxff_stat_ecc_address  0x24d0220ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txfifo_sbe_err_log_address  0x24d0224ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txfifo_mbe_err_log_address  0x24d0228ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txappfifo_sbe_err_log_address  0x24d022cul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_txappfifo_mbe_err_log_address  0x24d0230ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_rxappfifo_sbe_err_log_address  0x24d0234ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_rxappfifo_mbe_err_log_address  0x24d0238ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_statsmem_sbe_err_log_address  0x24d023cul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_statsmem_mbe_err_log_address  0x24d0240ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_tv80mem_sbe_err_log_address  0x24d0244ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_tv80mem_mbe_err_log_address  0x24d0248ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_mac_en0_address  0x24d024cul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_mac_en1_address  0x24d0250ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_mac_freeze_enable_address  0x24d0254ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_crcerr_inj_address  0x24d0258ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_tv80_intr_address  0x24d0260ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_tv80_intr_stat_address  0x24d0260ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_tv80_intr_en0_address  0x24d0264ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_tv80_intr_en1_address  0x24d0268ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_tv80_intr_inj_address  0x24d026cul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_tv80_intr_freeze_enable_address  0x24d0270ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_tv80_debug_ctrl_address  0x24d0274ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_tv80_debug_head_ptr_address  0x24d0278ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_tv80_debug_tail_ptr_address  0x24d027cul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_tv80_stall_on_error_address  0x24d0280ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_tv80_halted_status_address  0x24d0284ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_tv80_watchdog_ctrl_address  0x24d0288ul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_tv80_watchdog_count_address  0x24d028cul
#define DEF_tof2_reg_eth400g_p19_eth400g_mac_eth_mdioci_addr_address  0x24d0290ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_address  0x24d0400ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_scratch_address  0x24d0400ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_dft_csr_address  0x24d0410ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_eth_soft_reset_address  0x24d0414ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_eth_clkobs_ctrl_address  0x24d0418ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_eth_rxsigok_ctrl_address  0x24d041cul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_eth_mdioci_ctrl_address  0x24d0420ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x24d0424ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_eth_mdioci_poll_time_address  0x24d0428ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_eth_rxsigok_bitsel_address  0x24d042cul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_mem_intr_address  0x24d0440ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_mem_intr_stat_address  0x24d0440ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_mem_intr_en0_address  0x24d0444ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_mem_intr_en1_address  0x24d0448ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_mem_intr_inj_address  0x24d044cul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_mem_intr_freeze_enable_address  0x24d0450ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_deskew_ecc_address  0x24d0454ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_rsfec01_ecc_address  0x24d0458ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_rsfec23_ecc_address  0x24d045cul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_deskew_sbe_err_log_address  0x24d0460ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_deskew_mbe_err_log_address  0x24d0464ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_rsfec_sbe_err_log_address  0x24d0468ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_rsfec_mbe_err_log_address  0x24d046cul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_mdioci_intr_stat_address  0x24d0470ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_mdioci_en0_address  0x24d0474ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_mdioci_en1_address  0x24d0478ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_mdioci_freeze_enable_address  0x24d047cul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_txsds_mode_address  0x24d0480ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_rxsds_mode_address  0x24d0484ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_sds_112g_address  0x24d0488ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_eth_ppm_sel_address  0x24d048cul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_eth_ppm_ctrl_address  0x24d0490ul
#define DEF_tof2_reg_eth400g_p19_eth400g_pcs_eth_ppm_stat_address  0x24d0494ul
#define DEF_tof2_reg_eth400g_p19_eth400g_tv80_address  0x24d8000ul
#define DEF_tof2_reg_eth400g_p19_eth400g_tv80_dummy_register_address  0x24d8000ul
#define DEF_tof2_reg_eth400g_p19_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p19_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p19_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p19_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p20_address  0x2500000ul
#define DEF_tof2_reg_eth400g_p20_eth400g_umac4_address  0x2500000ul
#define DEF_tof2_reg_eth400g_p20_eth400g_umac4_dummy_register_address  0x2500000ul
#define DEF_tof2_reg_eth400g_p20_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p20_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p20_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p20_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_address  0x2510000ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_scratch_address  0x2510000ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_dft_csr_address  0x2510010ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_eth_soft_reset_address  0x2510014ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_chnl_seq_address  0x2510018ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_port_alive_lut_address  0x251001cul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_eth_clkobs_ctrl_address  0x2510020ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2510040ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2510040ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2510044ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2510080ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2510080ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2510084ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_eth_status0_address  0x2510088ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_eth_status1_address  0x251008cul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_global_intr_stat_address  0x2510090ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_cts_fifo_stat_address  0x2510094ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txff_ctrl_address  0x25100a0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txff_status_address  0x25100c0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txcrc_trunc_ctrl_address  0x25100e0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_rxff_ctrl_address  0x2510100ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_rxpkt_err_sts_address  0x2510120ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_cts_fifo_out_address  0x2510140ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2510140ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2510144ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_eth_ring_addr_address  0x2510180ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_eth_ring_wdata_address  0x2510184ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_eth_ring_rdata_address  0x2510188ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_eth_ring_ctrl_address  0x251018cul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_eth_ring_setup_address  0x2510190ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_soft_port_alive_address  0x2510194ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_chnl_intr_address  0x25101a0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_chnl_intr_stat_address  0x25101a0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_chnl_intr_en0_address  0x25101a4ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_chnl_intr_en1_address  0x25101a8ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_chnl_intr_inj_address  0x25101acul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_chnl_intr_freeze_enable_address  0x25101b0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_cts_intr_address  0x25101c0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_cts_intr_stat_address  0x25101c0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_cts_intr_en0_address  0x25101c4ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_cts_intr_en1_address  0x25101c8ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_cts_intr_inj_address  0x25101ccul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_cts_intr_freeze_enable_address  0x25101d0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_mem_intr_address  0x25101e0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_mem_intr_stat_address  0x25101e0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_mem_intr_en0_address  0x25101e4ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_mem_intr_en1_address  0x25101e8ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_mem_intr_inj_address  0x25101ecul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_mem_intr_freeze_enable_address  0x25101f0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_uctrl_intr_address  0x2510200ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_uctrl_intr_stat_address  0x2510200ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_uctrl_intr_en0_address  0x2510204ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_uctrl_intr_en1_address  0x2510208ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_uctrl_intr_inj_address  0x251020cul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_uctrl_intr_freeze_enable_address  0x2510210ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txff_ecc_address  0x2510218ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2510218ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x251021cul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_rxff_stat_ecc_address  0x2510220ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txfifo_sbe_err_log_address  0x2510224ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txfifo_mbe_err_log_address  0x2510228ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txappfifo_sbe_err_log_address  0x251022cul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_txappfifo_mbe_err_log_address  0x2510230ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_rxappfifo_sbe_err_log_address  0x2510234ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_rxappfifo_mbe_err_log_address  0x2510238ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_statsmem_sbe_err_log_address  0x251023cul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_statsmem_mbe_err_log_address  0x2510240ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_tv80mem_sbe_err_log_address  0x2510244ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_tv80mem_mbe_err_log_address  0x2510248ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_mac_en0_address  0x251024cul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_mac_en1_address  0x2510250ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_mac_freeze_enable_address  0x2510254ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_crcerr_inj_address  0x2510258ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_tv80_intr_address  0x2510260ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_tv80_intr_stat_address  0x2510260ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_tv80_intr_en0_address  0x2510264ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_tv80_intr_en1_address  0x2510268ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_tv80_intr_inj_address  0x251026cul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_tv80_intr_freeze_enable_address  0x2510270ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_tv80_debug_ctrl_address  0x2510274ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_tv80_debug_head_ptr_address  0x2510278ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_tv80_debug_tail_ptr_address  0x251027cul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_tv80_stall_on_error_address  0x2510280ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_tv80_halted_status_address  0x2510284ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_tv80_watchdog_ctrl_address  0x2510288ul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_tv80_watchdog_count_address  0x251028cul
#define DEF_tof2_reg_eth400g_p20_eth400g_mac_eth_mdioci_addr_address  0x2510290ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_address  0x2510400ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_scratch_address  0x2510400ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_dft_csr_address  0x2510410ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_eth_soft_reset_address  0x2510414ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_eth_clkobs_ctrl_address  0x2510418ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_eth_rxsigok_ctrl_address  0x251041cul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_eth_mdioci_ctrl_address  0x2510420ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2510424ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_eth_mdioci_poll_time_address  0x2510428ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_eth_rxsigok_bitsel_address  0x251042cul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_mem_intr_address  0x2510440ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_mem_intr_stat_address  0x2510440ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_mem_intr_en0_address  0x2510444ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_mem_intr_en1_address  0x2510448ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_mem_intr_inj_address  0x251044cul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_mem_intr_freeze_enable_address  0x2510450ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_deskew_ecc_address  0x2510454ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_rsfec01_ecc_address  0x2510458ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_rsfec23_ecc_address  0x251045cul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_deskew_sbe_err_log_address  0x2510460ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_deskew_mbe_err_log_address  0x2510464ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_rsfec_sbe_err_log_address  0x2510468ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_rsfec_mbe_err_log_address  0x251046cul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_mdioci_intr_stat_address  0x2510470ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_mdioci_en0_address  0x2510474ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_mdioci_en1_address  0x2510478ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_mdioci_freeze_enable_address  0x251047cul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_txsds_mode_address  0x2510480ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_rxsds_mode_address  0x2510484ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_sds_112g_address  0x2510488ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_eth_ppm_sel_address  0x251048cul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_eth_ppm_ctrl_address  0x2510490ul
#define DEF_tof2_reg_eth400g_p20_eth400g_pcs_eth_ppm_stat_address  0x2510494ul
#define DEF_tof2_reg_eth400g_p20_eth400g_tv80_address  0x2518000ul
#define DEF_tof2_reg_eth400g_p20_eth400g_tv80_dummy_register_address  0x2518000ul
#define DEF_tof2_reg_eth400g_p20_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p20_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p20_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p20_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p21_address  0x2540000ul
#define DEF_tof2_reg_eth400g_p21_eth400g_umac4_address  0x2540000ul
#define DEF_tof2_reg_eth400g_p21_eth400g_umac4_dummy_register_address  0x2540000ul
#define DEF_tof2_reg_eth400g_p21_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p21_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p21_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p21_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_address  0x2550000ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_scratch_address  0x2550000ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_dft_csr_address  0x2550010ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_eth_soft_reset_address  0x2550014ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_chnl_seq_address  0x2550018ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_port_alive_lut_address  0x255001cul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_eth_clkobs_ctrl_address  0x2550020ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2550040ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2550040ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2550044ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2550080ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2550080ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2550084ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_eth_status0_address  0x2550088ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_eth_status1_address  0x255008cul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_global_intr_stat_address  0x2550090ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_cts_fifo_stat_address  0x2550094ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txff_ctrl_address  0x25500a0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txff_status_address  0x25500c0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txcrc_trunc_ctrl_address  0x25500e0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_rxff_ctrl_address  0x2550100ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_rxpkt_err_sts_address  0x2550120ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_cts_fifo_out_address  0x2550140ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2550140ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2550144ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_eth_ring_addr_address  0x2550180ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_eth_ring_wdata_address  0x2550184ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_eth_ring_rdata_address  0x2550188ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_eth_ring_ctrl_address  0x255018cul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_eth_ring_setup_address  0x2550190ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_soft_port_alive_address  0x2550194ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_chnl_intr_address  0x25501a0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_chnl_intr_stat_address  0x25501a0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_chnl_intr_en0_address  0x25501a4ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_chnl_intr_en1_address  0x25501a8ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_chnl_intr_inj_address  0x25501acul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_chnl_intr_freeze_enable_address  0x25501b0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_cts_intr_address  0x25501c0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_cts_intr_stat_address  0x25501c0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_cts_intr_en0_address  0x25501c4ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_cts_intr_en1_address  0x25501c8ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_cts_intr_inj_address  0x25501ccul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_cts_intr_freeze_enable_address  0x25501d0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_mem_intr_address  0x25501e0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_mem_intr_stat_address  0x25501e0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_mem_intr_en0_address  0x25501e4ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_mem_intr_en1_address  0x25501e8ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_mem_intr_inj_address  0x25501ecul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_mem_intr_freeze_enable_address  0x25501f0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_uctrl_intr_address  0x2550200ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_uctrl_intr_stat_address  0x2550200ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_uctrl_intr_en0_address  0x2550204ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_uctrl_intr_en1_address  0x2550208ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_uctrl_intr_inj_address  0x255020cul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_uctrl_intr_freeze_enable_address  0x2550210ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txff_ecc_address  0x2550218ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2550218ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x255021cul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_rxff_stat_ecc_address  0x2550220ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txfifo_sbe_err_log_address  0x2550224ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txfifo_mbe_err_log_address  0x2550228ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txappfifo_sbe_err_log_address  0x255022cul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_txappfifo_mbe_err_log_address  0x2550230ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_rxappfifo_sbe_err_log_address  0x2550234ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_rxappfifo_mbe_err_log_address  0x2550238ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_statsmem_sbe_err_log_address  0x255023cul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_statsmem_mbe_err_log_address  0x2550240ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_tv80mem_sbe_err_log_address  0x2550244ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_tv80mem_mbe_err_log_address  0x2550248ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_mac_en0_address  0x255024cul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_mac_en1_address  0x2550250ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_mac_freeze_enable_address  0x2550254ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_crcerr_inj_address  0x2550258ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_tv80_intr_address  0x2550260ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_tv80_intr_stat_address  0x2550260ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_tv80_intr_en0_address  0x2550264ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_tv80_intr_en1_address  0x2550268ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_tv80_intr_inj_address  0x255026cul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_tv80_intr_freeze_enable_address  0x2550270ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_tv80_debug_ctrl_address  0x2550274ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_tv80_debug_head_ptr_address  0x2550278ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_tv80_debug_tail_ptr_address  0x255027cul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_tv80_stall_on_error_address  0x2550280ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_tv80_halted_status_address  0x2550284ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_tv80_watchdog_ctrl_address  0x2550288ul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_tv80_watchdog_count_address  0x255028cul
#define DEF_tof2_reg_eth400g_p21_eth400g_mac_eth_mdioci_addr_address  0x2550290ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_address  0x2550400ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_scratch_address  0x2550400ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_dft_csr_address  0x2550410ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_eth_soft_reset_address  0x2550414ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_eth_clkobs_ctrl_address  0x2550418ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_eth_rxsigok_ctrl_address  0x255041cul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_eth_mdioci_ctrl_address  0x2550420ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2550424ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_eth_mdioci_poll_time_address  0x2550428ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_eth_rxsigok_bitsel_address  0x255042cul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_mem_intr_address  0x2550440ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_mem_intr_stat_address  0x2550440ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_mem_intr_en0_address  0x2550444ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_mem_intr_en1_address  0x2550448ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_mem_intr_inj_address  0x255044cul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_mem_intr_freeze_enable_address  0x2550450ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_deskew_ecc_address  0x2550454ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_rsfec01_ecc_address  0x2550458ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_rsfec23_ecc_address  0x255045cul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_deskew_sbe_err_log_address  0x2550460ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_deskew_mbe_err_log_address  0x2550464ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_rsfec_sbe_err_log_address  0x2550468ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_rsfec_mbe_err_log_address  0x255046cul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_mdioci_intr_stat_address  0x2550470ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_mdioci_en0_address  0x2550474ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_mdioci_en1_address  0x2550478ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_mdioci_freeze_enable_address  0x255047cul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_txsds_mode_address  0x2550480ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_rxsds_mode_address  0x2550484ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_sds_112g_address  0x2550488ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_eth_ppm_sel_address  0x255048cul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_eth_ppm_ctrl_address  0x2550490ul
#define DEF_tof2_reg_eth400g_p21_eth400g_pcs_eth_ppm_stat_address  0x2550494ul
#define DEF_tof2_reg_eth400g_p21_eth400g_tv80_address  0x2558000ul
#define DEF_tof2_reg_eth400g_p21_eth400g_tv80_dummy_register_address  0x2558000ul
#define DEF_tof2_reg_eth400g_p21_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p21_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p21_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p21_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p22_address  0x2580000ul
#define DEF_tof2_reg_eth400g_p22_eth400g_umac4_address  0x2580000ul
#define DEF_tof2_reg_eth400g_p22_eth400g_umac4_dummy_register_address  0x2580000ul
#define DEF_tof2_reg_eth400g_p22_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p22_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p22_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p22_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_address  0x2590000ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_scratch_address  0x2590000ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_dft_csr_address  0x2590010ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_eth_soft_reset_address  0x2590014ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_chnl_seq_address  0x2590018ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_port_alive_lut_address  0x259001cul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_eth_clkobs_ctrl_address  0x2590020ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2590040ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2590040ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2590044ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2590080ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2590080ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2590084ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_eth_status0_address  0x2590088ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_eth_status1_address  0x259008cul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_global_intr_stat_address  0x2590090ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_cts_fifo_stat_address  0x2590094ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txff_ctrl_address  0x25900a0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txff_status_address  0x25900c0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txcrc_trunc_ctrl_address  0x25900e0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_rxff_ctrl_address  0x2590100ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_rxpkt_err_sts_address  0x2590120ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_cts_fifo_out_address  0x2590140ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2590140ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2590144ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_eth_ring_addr_address  0x2590180ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_eth_ring_wdata_address  0x2590184ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_eth_ring_rdata_address  0x2590188ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_eth_ring_ctrl_address  0x259018cul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_eth_ring_setup_address  0x2590190ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_soft_port_alive_address  0x2590194ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_chnl_intr_address  0x25901a0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_chnl_intr_stat_address  0x25901a0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_chnl_intr_en0_address  0x25901a4ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_chnl_intr_en1_address  0x25901a8ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_chnl_intr_inj_address  0x25901acul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_chnl_intr_freeze_enable_address  0x25901b0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_cts_intr_address  0x25901c0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_cts_intr_stat_address  0x25901c0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_cts_intr_en0_address  0x25901c4ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_cts_intr_en1_address  0x25901c8ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_cts_intr_inj_address  0x25901ccul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_cts_intr_freeze_enable_address  0x25901d0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_mem_intr_address  0x25901e0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_mem_intr_stat_address  0x25901e0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_mem_intr_en0_address  0x25901e4ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_mem_intr_en1_address  0x25901e8ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_mem_intr_inj_address  0x25901ecul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_mem_intr_freeze_enable_address  0x25901f0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_uctrl_intr_address  0x2590200ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_uctrl_intr_stat_address  0x2590200ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_uctrl_intr_en0_address  0x2590204ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_uctrl_intr_en1_address  0x2590208ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_uctrl_intr_inj_address  0x259020cul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_uctrl_intr_freeze_enable_address  0x2590210ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txff_ecc_address  0x2590218ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2590218ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x259021cul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_rxff_stat_ecc_address  0x2590220ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txfifo_sbe_err_log_address  0x2590224ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txfifo_mbe_err_log_address  0x2590228ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txappfifo_sbe_err_log_address  0x259022cul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_txappfifo_mbe_err_log_address  0x2590230ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_rxappfifo_sbe_err_log_address  0x2590234ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_rxappfifo_mbe_err_log_address  0x2590238ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_statsmem_sbe_err_log_address  0x259023cul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_statsmem_mbe_err_log_address  0x2590240ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_tv80mem_sbe_err_log_address  0x2590244ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_tv80mem_mbe_err_log_address  0x2590248ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_mac_en0_address  0x259024cul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_mac_en1_address  0x2590250ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_mac_freeze_enable_address  0x2590254ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_crcerr_inj_address  0x2590258ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_tv80_intr_address  0x2590260ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_tv80_intr_stat_address  0x2590260ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_tv80_intr_en0_address  0x2590264ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_tv80_intr_en1_address  0x2590268ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_tv80_intr_inj_address  0x259026cul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_tv80_intr_freeze_enable_address  0x2590270ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_tv80_debug_ctrl_address  0x2590274ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_tv80_debug_head_ptr_address  0x2590278ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_tv80_debug_tail_ptr_address  0x259027cul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_tv80_stall_on_error_address  0x2590280ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_tv80_halted_status_address  0x2590284ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_tv80_watchdog_ctrl_address  0x2590288ul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_tv80_watchdog_count_address  0x259028cul
#define DEF_tof2_reg_eth400g_p22_eth400g_mac_eth_mdioci_addr_address  0x2590290ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_address  0x2590400ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_scratch_address  0x2590400ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_dft_csr_address  0x2590410ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_eth_soft_reset_address  0x2590414ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_eth_clkobs_ctrl_address  0x2590418ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_eth_rxsigok_ctrl_address  0x259041cul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_eth_mdioci_ctrl_address  0x2590420ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2590424ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_eth_mdioci_poll_time_address  0x2590428ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_eth_rxsigok_bitsel_address  0x259042cul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_mem_intr_address  0x2590440ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_mem_intr_stat_address  0x2590440ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_mem_intr_en0_address  0x2590444ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_mem_intr_en1_address  0x2590448ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_mem_intr_inj_address  0x259044cul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_mem_intr_freeze_enable_address  0x2590450ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_deskew_ecc_address  0x2590454ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_rsfec01_ecc_address  0x2590458ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_rsfec23_ecc_address  0x259045cul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_deskew_sbe_err_log_address  0x2590460ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_deskew_mbe_err_log_address  0x2590464ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_rsfec_sbe_err_log_address  0x2590468ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_rsfec_mbe_err_log_address  0x259046cul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_mdioci_intr_stat_address  0x2590470ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_mdioci_en0_address  0x2590474ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_mdioci_en1_address  0x2590478ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_mdioci_freeze_enable_address  0x259047cul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_txsds_mode_address  0x2590480ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_rxsds_mode_address  0x2590484ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_sds_112g_address  0x2590488ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_eth_ppm_sel_address  0x259048cul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_eth_ppm_ctrl_address  0x2590490ul
#define DEF_tof2_reg_eth400g_p22_eth400g_pcs_eth_ppm_stat_address  0x2590494ul
#define DEF_tof2_reg_eth400g_p22_eth400g_tv80_address  0x2598000ul
#define DEF_tof2_reg_eth400g_p22_eth400g_tv80_dummy_register_address  0x2598000ul
#define DEF_tof2_reg_eth400g_p22_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p22_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p22_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p22_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p23_address  0x25c0000ul
#define DEF_tof2_reg_eth400g_p23_eth400g_umac4_address  0x25c0000ul
#define DEF_tof2_reg_eth400g_p23_eth400g_umac4_dummy_register_address  0x25c0000ul
#define DEF_tof2_reg_eth400g_p23_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p23_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p23_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p23_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_address  0x25d0000ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_scratch_address  0x25d0000ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_dft_csr_address  0x25d0010ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_eth_soft_reset_address  0x25d0014ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_chnl_seq_address  0x25d0018ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_port_alive_lut_address  0x25d001cul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_eth_clkobs_ctrl_address  0x25d0020ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x25d0040ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x25d0040ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x25d0044ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x25d0080ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x25d0080ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x25d0084ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_eth_status0_address  0x25d0088ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_eth_status1_address  0x25d008cul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_global_intr_stat_address  0x25d0090ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_cts_fifo_stat_address  0x25d0094ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txff_ctrl_address  0x25d00a0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txff_status_address  0x25d00c0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txcrc_trunc_ctrl_address  0x25d00e0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_rxff_ctrl_address  0x25d0100ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_rxpkt_err_sts_address  0x25d0120ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_cts_fifo_out_address  0x25d0140ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x25d0140ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x25d0144ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_eth_ring_addr_address  0x25d0180ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_eth_ring_wdata_address  0x25d0184ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_eth_ring_rdata_address  0x25d0188ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_eth_ring_ctrl_address  0x25d018cul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_eth_ring_setup_address  0x25d0190ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_soft_port_alive_address  0x25d0194ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_chnl_intr_address  0x25d01a0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_chnl_intr_stat_address  0x25d01a0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_chnl_intr_en0_address  0x25d01a4ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_chnl_intr_en1_address  0x25d01a8ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_chnl_intr_inj_address  0x25d01acul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_chnl_intr_freeze_enable_address  0x25d01b0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_cts_intr_address  0x25d01c0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_cts_intr_stat_address  0x25d01c0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_cts_intr_en0_address  0x25d01c4ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_cts_intr_en1_address  0x25d01c8ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_cts_intr_inj_address  0x25d01ccul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_cts_intr_freeze_enable_address  0x25d01d0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_mem_intr_address  0x25d01e0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_mem_intr_stat_address  0x25d01e0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_mem_intr_en0_address  0x25d01e4ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_mem_intr_en1_address  0x25d01e8ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_mem_intr_inj_address  0x25d01ecul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_mem_intr_freeze_enable_address  0x25d01f0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_uctrl_intr_address  0x25d0200ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_uctrl_intr_stat_address  0x25d0200ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_uctrl_intr_en0_address  0x25d0204ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_uctrl_intr_en1_address  0x25d0208ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_uctrl_intr_inj_address  0x25d020cul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_uctrl_intr_freeze_enable_address  0x25d0210ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txff_ecc_address  0x25d0218ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x25d0218ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x25d021cul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_rxff_stat_ecc_address  0x25d0220ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txfifo_sbe_err_log_address  0x25d0224ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txfifo_mbe_err_log_address  0x25d0228ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txappfifo_sbe_err_log_address  0x25d022cul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_txappfifo_mbe_err_log_address  0x25d0230ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_rxappfifo_sbe_err_log_address  0x25d0234ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_rxappfifo_mbe_err_log_address  0x25d0238ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_statsmem_sbe_err_log_address  0x25d023cul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_statsmem_mbe_err_log_address  0x25d0240ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_tv80mem_sbe_err_log_address  0x25d0244ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_tv80mem_mbe_err_log_address  0x25d0248ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_mac_en0_address  0x25d024cul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_mac_en1_address  0x25d0250ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_mac_freeze_enable_address  0x25d0254ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_crcerr_inj_address  0x25d0258ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_tv80_intr_address  0x25d0260ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_tv80_intr_stat_address  0x25d0260ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_tv80_intr_en0_address  0x25d0264ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_tv80_intr_en1_address  0x25d0268ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_tv80_intr_inj_address  0x25d026cul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_tv80_intr_freeze_enable_address  0x25d0270ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_tv80_debug_ctrl_address  0x25d0274ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_tv80_debug_head_ptr_address  0x25d0278ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_tv80_debug_tail_ptr_address  0x25d027cul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_tv80_stall_on_error_address  0x25d0280ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_tv80_halted_status_address  0x25d0284ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_tv80_watchdog_ctrl_address  0x25d0288ul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_tv80_watchdog_count_address  0x25d028cul
#define DEF_tof2_reg_eth400g_p23_eth400g_mac_eth_mdioci_addr_address  0x25d0290ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_address  0x25d0400ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_scratch_address  0x25d0400ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_dft_csr_address  0x25d0410ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_eth_soft_reset_address  0x25d0414ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_eth_clkobs_ctrl_address  0x25d0418ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_eth_rxsigok_ctrl_address  0x25d041cul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_eth_mdioci_ctrl_address  0x25d0420ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x25d0424ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_eth_mdioci_poll_time_address  0x25d0428ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_eth_rxsigok_bitsel_address  0x25d042cul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_mem_intr_address  0x25d0440ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_mem_intr_stat_address  0x25d0440ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_mem_intr_en0_address  0x25d0444ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_mem_intr_en1_address  0x25d0448ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_mem_intr_inj_address  0x25d044cul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_mem_intr_freeze_enable_address  0x25d0450ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_deskew_ecc_address  0x25d0454ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_rsfec01_ecc_address  0x25d0458ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_rsfec23_ecc_address  0x25d045cul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_deskew_sbe_err_log_address  0x25d0460ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_deskew_mbe_err_log_address  0x25d0464ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_rsfec_sbe_err_log_address  0x25d0468ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_rsfec_mbe_err_log_address  0x25d046cul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_mdioci_intr_stat_address  0x25d0470ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_mdioci_en0_address  0x25d0474ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_mdioci_en1_address  0x25d0478ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_mdioci_freeze_enable_address  0x25d047cul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_txsds_mode_address  0x25d0480ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_rxsds_mode_address  0x25d0484ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_sds_112g_address  0x25d0488ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_eth_ppm_sel_address  0x25d048cul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_eth_ppm_ctrl_address  0x25d0490ul
#define DEF_tof2_reg_eth400g_p23_eth400g_pcs_eth_ppm_stat_address  0x25d0494ul
#define DEF_tof2_reg_eth400g_p23_eth400g_tv80_address  0x25d8000ul
#define DEF_tof2_reg_eth400g_p23_eth400g_tv80_dummy_register_address  0x25d8000ul
#define DEF_tof2_reg_eth400g_p23_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p23_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p23_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p23_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p24_address  0x2600000ul
#define DEF_tof2_reg_eth400g_p24_eth400g_umac4_address  0x2600000ul
#define DEF_tof2_reg_eth400g_p24_eth400g_umac4_dummy_register_address  0x2600000ul
#define DEF_tof2_reg_eth400g_p24_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p24_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p24_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p24_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_address  0x2610000ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_scratch_address  0x2610000ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_dft_csr_address  0x2610010ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_eth_soft_reset_address  0x2610014ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_chnl_seq_address  0x2610018ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_port_alive_lut_address  0x261001cul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_eth_clkobs_ctrl_address  0x2610020ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2610040ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2610040ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2610044ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2610080ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2610080ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2610084ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_eth_status0_address  0x2610088ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_eth_status1_address  0x261008cul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_global_intr_stat_address  0x2610090ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_cts_fifo_stat_address  0x2610094ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txff_ctrl_address  0x26100a0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txff_status_address  0x26100c0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txcrc_trunc_ctrl_address  0x26100e0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_rxff_ctrl_address  0x2610100ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_rxpkt_err_sts_address  0x2610120ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_cts_fifo_out_address  0x2610140ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2610140ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2610144ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_eth_ring_addr_address  0x2610180ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_eth_ring_wdata_address  0x2610184ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_eth_ring_rdata_address  0x2610188ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_eth_ring_ctrl_address  0x261018cul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_eth_ring_setup_address  0x2610190ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_soft_port_alive_address  0x2610194ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_chnl_intr_address  0x26101a0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_chnl_intr_stat_address  0x26101a0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_chnl_intr_en0_address  0x26101a4ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_chnl_intr_en1_address  0x26101a8ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_chnl_intr_inj_address  0x26101acul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_chnl_intr_freeze_enable_address  0x26101b0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_cts_intr_address  0x26101c0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_cts_intr_stat_address  0x26101c0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_cts_intr_en0_address  0x26101c4ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_cts_intr_en1_address  0x26101c8ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_cts_intr_inj_address  0x26101ccul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_cts_intr_freeze_enable_address  0x26101d0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_mem_intr_address  0x26101e0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_mem_intr_stat_address  0x26101e0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_mem_intr_en0_address  0x26101e4ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_mem_intr_en1_address  0x26101e8ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_mem_intr_inj_address  0x26101ecul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_mem_intr_freeze_enable_address  0x26101f0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_uctrl_intr_address  0x2610200ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_uctrl_intr_stat_address  0x2610200ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_uctrl_intr_en0_address  0x2610204ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_uctrl_intr_en1_address  0x2610208ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_uctrl_intr_inj_address  0x261020cul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_uctrl_intr_freeze_enable_address  0x2610210ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txff_ecc_address  0x2610218ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2610218ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x261021cul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_rxff_stat_ecc_address  0x2610220ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txfifo_sbe_err_log_address  0x2610224ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txfifo_mbe_err_log_address  0x2610228ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txappfifo_sbe_err_log_address  0x261022cul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_txappfifo_mbe_err_log_address  0x2610230ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_rxappfifo_sbe_err_log_address  0x2610234ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_rxappfifo_mbe_err_log_address  0x2610238ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_statsmem_sbe_err_log_address  0x261023cul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_statsmem_mbe_err_log_address  0x2610240ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_tv80mem_sbe_err_log_address  0x2610244ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_tv80mem_mbe_err_log_address  0x2610248ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_mac_en0_address  0x261024cul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_mac_en1_address  0x2610250ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_mac_freeze_enable_address  0x2610254ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_crcerr_inj_address  0x2610258ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_tv80_intr_address  0x2610260ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_tv80_intr_stat_address  0x2610260ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_tv80_intr_en0_address  0x2610264ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_tv80_intr_en1_address  0x2610268ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_tv80_intr_inj_address  0x261026cul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_tv80_intr_freeze_enable_address  0x2610270ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_tv80_debug_ctrl_address  0x2610274ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_tv80_debug_head_ptr_address  0x2610278ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_tv80_debug_tail_ptr_address  0x261027cul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_tv80_stall_on_error_address  0x2610280ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_tv80_halted_status_address  0x2610284ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_tv80_watchdog_ctrl_address  0x2610288ul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_tv80_watchdog_count_address  0x261028cul
#define DEF_tof2_reg_eth400g_p24_eth400g_mac_eth_mdioci_addr_address  0x2610290ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_address  0x2610400ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_scratch_address  0x2610400ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_dft_csr_address  0x2610410ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_eth_soft_reset_address  0x2610414ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_eth_clkobs_ctrl_address  0x2610418ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_eth_rxsigok_ctrl_address  0x261041cul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_eth_mdioci_ctrl_address  0x2610420ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2610424ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_eth_mdioci_poll_time_address  0x2610428ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_eth_rxsigok_bitsel_address  0x261042cul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_mem_intr_address  0x2610440ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_mem_intr_stat_address  0x2610440ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_mem_intr_en0_address  0x2610444ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_mem_intr_en1_address  0x2610448ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_mem_intr_inj_address  0x261044cul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_mem_intr_freeze_enable_address  0x2610450ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_deskew_ecc_address  0x2610454ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_rsfec01_ecc_address  0x2610458ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_rsfec23_ecc_address  0x261045cul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_deskew_sbe_err_log_address  0x2610460ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_deskew_mbe_err_log_address  0x2610464ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_rsfec_sbe_err_log_address  0x2610468ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_rsfec_mbe_err_log_address  0x261046cul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_mdioci_intr_stat_address  0x2610470ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_mdioci_en0_address  0x2610474ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_mdioci_en1_address  0x2610478ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_mdioci_freeze_enable_address  0x261047cul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_txsds_mode_address  0x2610480ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_rxsds_mode_address  0x2610484ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_sds_112g_address  0x2610488ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_eth_ppm_sel_address  0x261048cul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_eth_ppm_ctrl_address  0x2610490ul
#define DEF_tof2_reg_eth400g_p24_eth400g_pcs_eth_ppm_stat_address  0x2610494ul
#define DEF_tof2_reg_eth400g_p24_eth400g_tv80_address  0x2618000ul
#define DEF_tof2_reg_eth400g_p24_eth400g_tv80_dummy_register_address  0x2618000ul
#define DEF_tof2_reg_eth400g_p24_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p24_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p24_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p24_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p25_address  0x2640000ul
#define DEF_tof2_reg_eth400g_p25_eth400g_umac4_address  0x2640000ul
#define DEF_tof2_reg_eth400g_p25_eth400g_umac4_dummy_register_address  0x2640000ul
#define DEF_tof2_reg_eth400g_p25_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p25_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p25_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p25_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_address  0x2650000ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_scratch_address  0x2650000ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_dft_csr_address  0x2650010ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_eth_soft_reset_address  0x2650014ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_chnl_seq_address  0x2650018ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_port_alive_lut_address  0x265001cul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_eth_clkobs_ctrl_address  0x2650020ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2650040ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2650040ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2650044ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2650080ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2650080ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2650084ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_eth_status0_address  0x2650088ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_eth_status1_address  0x265008cul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_global_intr_stat_address  0x2650090ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_cts_fifo_stat_address  0x2650094ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txff_ctrl_address  0x26500a0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txff_status_address  0x26500c0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txcrc_trunc_ctrl_address  0x26500e0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_rxff_ctrl_address  0x2650100ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_rxpkt_err_sts_address  0x2650120ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_cts_fifo_out_address  0x2650140ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2650140ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2650144ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_eth_ring_addr_address  0x2650180ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_eth_ring_wdata_address  0x2650184ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_eth_ring_rdata_address  0x2650188ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_eth_ring_ctrl_address  0x265018cul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_eth_ring_setup_address  0x2650190ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_soft_port_alive_address  0x2650194ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_chnl_intr_address  0x26501a0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_chnl_intr_stat_address  0x26501a0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_chnl_intr_en0_address  0x26501a4ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_chnl_intr_en1_address  0x26501a8ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_chnl_intr_inj_address  0x26501acul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_chnl_intr_freeze_enable_address  0x26501b0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_cts_intr_address  0x26501c0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_cts_intr_stat_address  0x26501c0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_cts_intr_en0_address  0x26501c4ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_cts_intr_en1_address  0x26501c8ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_cts_intr_inj_address  0x26501ccul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_cts_intr_freeze_enable_address  0x26501d0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_mem_intr_address  0x26501e0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_mem_intr_stat_address  0x26501e0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_mem_intr_en0_address  0x26501e4ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_mem_intr_en1_address  0x26501e8ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_mem_intr_inj_address  0x26501ecul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_mem_intr_freeze_enable_address  0x26501f0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_uctrl_intr_address  0x2650200ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_uctrl_intr_stat_address  0x2650200ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_uctrl_intr_en0_address  0x2650204ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_uctrl_intr_en1_address  0x2650208ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_uctrl_intr_inj_address  0x265020cul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_uctrl_intr_freeze_enable_address  0x2650210ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txff_ecc_address  0x2650218ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2650218ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x265021cul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_rxff_stat_ecc_address  0x2650220ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txfifo_sbe_err_log_address  0x2650224ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txfifo_mbe_err_log_address  0x2650228ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txappfifo_sbe_err_log_address  0x265022cul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_txappfifo_mbe_err_log_address  0x2650230ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_rxappfifo_sbe_err_log_address  0x2650234ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_rxappfifo_mbe_err_log_address  0x2650238ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_statsmem_sbe_err_log_address  0x265023cul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_statsmem_mbe_err_log_address  0x2650240ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_tv80mem_sbe_err_log_address  0x2650244ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_tv80mem_mbe_err_log_address  0x2650248ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_mac_en0_address  0x265024cul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_mac_en1_address  0x2650250ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_mac_freeze_enable_address  0x2650254ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_crcerr_inj_address  0x2650258ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_tv80_intr_address  0x2650260ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_tv80_intr_stat_address  0x2650260ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_tv80_intr_en0_address  0x2650264ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_tv80_intr_en1_address  0x2650268ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_tv80_intr_inj_address  0x265026cul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_tv80_intr_freeze_enable_address  0x2650270ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_tv80_debug_ctrl_address  0x2650274ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_tv80_debug_head_ptr_address  0x2650278ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_tv80_debug_tail_ptr_address  0x265027cul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_tv80_stall_on_error_address  0x2650280ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_tv80_halted_status_address  0x2650284ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_tv80_watchdog_ctrl_address  0x2650288ul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_tv80_watchdog_count_address  0x265028cul
#define DEF_tof2_reg_eth400g_p25_eth400g_mac_eth_mdioci_addr_address  0x2650290ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_address  0x2650400ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_scratch_address  0x2650400ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_dft_csr_address  0x2650410ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_eth_soft_reset_address  0x2650414ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_eth_clkobs_ctrl_address  0x2650418ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_eth_rxsigok_ctrl_address  0x265041cul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_eth_mdioci_ctrl_address  0x2650420ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2650424ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_eth_mdioci_poll_time_address  0x2650428ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_eth_rxsigok_bitsel_address  0x265042cul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_mem_intr_address  0x2650440ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_mem_intr_stat_address  0x2650440ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_mem_intr_en0_address  0x2650444ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_mem_intr_en1_address  0x2650448ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_mem_intr_inj_address  0x265044cul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_mem_intr_freeze_enable_address  0x2650450ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_deskew_ecc_address  0x2650454ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_rsfec01_ecc_address  0x2650458ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_rsfec23_ecc_address  0x265045cul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_deskew_sbe_err_log_address  0x2650460ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_deskew_mbe_err_log_address  0x2650464ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_rsfec_sbe_err_log_address  0x2650468ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_rsfec_mbe_err_log_address  0x265046cul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_mdioci_intr_stat_address  0x2650470ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_mdioci_en0_address  0x2650474ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_mdioci_en1_address  0x2650478ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_mdioci_freeze_enable_address  0x265047cul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_txsds_mode_address  0x2650480ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_rxsds_mode_address  0x2650484ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_sds_112g_address  0x2650488ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_eth_ppm_sel_address  0x265048cul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_eth_ppm_ctrl_address  0x2650490ul
#define DEF_tof2_reg_eth400g_p25_eth400g_pcs_eth_ppm_stat_address  0x2650494ul
#define DEF_tof2_reg_eth400g_p25_eth400g_tv80_address  0x2658000ul
#define DEF_tof2_reg_eth400g_p25_eth400g_tv80_dummy_register_address  0x2658000ul
#define DEF_tof2_reg_eth400g_p25_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p25_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p25_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p25_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p26_address  0x2680000ul
#define DEF_tof2_reg_eth400g_p26_eth400g_umac4_address  0x2680000ul
#define DEF_tof2_reg_eth400g_p26_eth400g_umac4_dummy_register_address  0x2680000ul
#define DEF_tof2_reg_eth400g_p26_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p26_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p26_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p26_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_address  0x2690000ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_scratch_address  0x2690000ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_dft_csr_address  0x2690010ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_eth_soft_reset_address  0x2690014ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_chnl_seq_address  0x2690018ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_port_alive_lut_address  0x269001cul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_eth_clkobs_ctrl_address  0x2690020ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2690040ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2690040ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2690044ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2690080ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2690080ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2690084ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_eth_status0_address  0x2690088ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_eth_status1_address  0x269008cul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_global_intr_stat_address  0x2690090ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_cts_fifo_stat_address  0x2690094ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txff_ctrl_address  0x26900a0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txff_status_address  0x26900c0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txcrc_trunc_ctrl_address  0x26900e0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_rxff_ctrl_address  0x2690100ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_rxpkt_err_sts_address  0x2690120ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_cts_fifo_out_address  0x2690140ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2690140ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2690144ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_eth_ring_addr_address  0x2690180ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_eth_ring_wdata_address  0x2690184ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_eth_ring_rdata_address  0x2690188ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_eth_ring_ctrl_address  0x269018cul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_eth_ring_setup_address  0x2690190ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_soft_port_alive_address  0x2690194ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_chnl_intr_address  0x26901a0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_chnl_intr_stat_address  0x26901a0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_chnl_intr_en0_address  0x26901a4ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_chnl_intr_en1_address  0x26901a8ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_chnl_intr_inj_address  0x26901acul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_chnl_intr_freeze_enable_address  0x26901b0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_cts_intr_address  0x26901c0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_cts_intr_stat_address  0x26901c0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_cts_intr_en0_address  0x26901c4ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_cts_intr_en1_address  0x26901c8ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_cts_intr_inj_address  0x26901ccul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_cts_intr_freeze_enable_address  0x26901d0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_mem_intr_address  0x26901e0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_mem_intr_stat_address  0x26901e0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_mem_intr_en0_address  0x26901e4ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_mem_intr_en1_address  0x26901e8ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_mem_intr_inj_address  0x26901ecul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_mem_intr_freeze_enable_address  0x26901f0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_uctrl_intr_address  0x2690200ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_uctrl_intr_stat_address  0x2690200ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_uctrl_intr_en0_address  0x2690204ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_uctrl_intr_en1_address  0x2690208ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_uctrl_intr_inj_address  0x269020cul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_uctrl_intr_freeze_enable_address  0x2690210ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txff_ecc_address  0x2690218ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2690218ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x269021cul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_rxff_stat_ecc_address  0x2690220ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txfifo_sbe_err_log_address  0x2690224ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txfifo_mbe_err_log_address  0x2690228ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txappfifo_sbe_err_log_address  0x269022cul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_txappfifo_mbe_err_log_address  0x2690230ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_rxappfifo_sbe_err_log_address  0x2690234ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_rxappfifo_mbe_err_log_address  0x2690238ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_statsmem_sbe_err_log_address  0x269023cul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_statsmem_mbe_err_log_address  0x2690240ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_tv80mem_sbe_err_log_address  0x2690244ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_tv80mem_mbe_err_log_address  0x2690248ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_mac_en0_address  0x269024cul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_mac_en1_address  0x2690250ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_mac_freeze_enable_address  0x2690254ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_crcerr_inj_address  0x2690258ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_tv80_intr_address  0x2690260ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_tv80_intr_stat_address  0x2690260ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_tv80_intr_en0_address  0x2690264ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_tv80_intr_en1_address  0x2690268ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_tv80_intr_inj_address  0x269026cul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_tv80_intr_freeze_enable_address  0x2690270ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_tv80_debug_ctrl_address  0x2690274ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_tv80_debug_head_ptr_address  0x2690278ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_tv80_debug_tail_ptr_address  0x269027cul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_tv80_stall_on_error_address  0x2690280ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_tv80_halted_status_address  0x2690284ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_tv80_watchdog_ctrl_address  0x2690288ul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_tv80_watchdog_count_address  0x269028cul
#define DEF_tof2_reg_eth400g_p26_eth400g_mac_eth_mdioci_addr_address  0x2690290ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_address  0x2690400ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_scratch_address  0x2690400ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_dft_csr_address  0x2690410ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_eth_soft_reset_address  0x2690414ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_eth_clkobs_ctrl_address  0x2690418ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_eth_rxsigok_ctrl_address  0x269041cul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_eth_mdioci_ctrl_address  0x2690420ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2690424ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_eth_mdioci_poll_time_address  0x2690428ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_eth_rxsigok_bitsel_address  0x269042cul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_mem_intr_address  0x2690440ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_mem_intr_stat_address  0x2690440ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_mem_intr_en0_address  0x2690444ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_mem_intr_en1_address  0x2690448ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_mem_intr_inj_address  0x269044cul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_mem_intr_freeze_enable_address  0x2690450ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_deskew_ecc_address  0x2690454ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_rsfec01_ecc_address  0x2690458ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_rsfec23_ecc_address  0x269045cul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_deskew_sbe_err_log_address  0x2690460ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_deskew_mbe_err_log_address  0x2690464ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_rsfec_sbe_err_log_address  0x2690468ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_rsfec_mbe_err_log_address  0x269046cul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_mdioci_intr_stat_address  0x2690470ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_mdioci_en0_address  0x2690474ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_mdioci_en1_address  0x2690478ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_mdioci_freeze_enable_address  0x269047cul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_txsds_mode_address  0x2690480ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_rxsds_mode_address  0x2690484ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_sds_112g_address  0x2690488ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_eth_ppm_sel_address  0x269048cul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_eth_ppm_ctrl_address  0x2690490ul
#define DEF_tof2_reg_eth400g_p26_eth400g_pcs_eth_ppm_stat_address  0x2690494ul
#define DEF_tof2_reg_eth400g_p26_eth400g_tv80_address  0x2698000ul
#define DEF_tof2_reg_eth400g_p26_eth400g_tv80_dummy_register_address  0x2698000ul
#define DEF_tof2_reg_eth400g_p26_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p26_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p26_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p26_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p27_address  0x26c0000ul
#define DEF_tof2_reg_eth400g_p27_eth400g_umac4_address  0x26c0000ul
#define DEF_tof2_reg_eth400g_p27_eth400g_umac4_dummy_register_address  0x26c0000ul
#define DEF_tof2_reg_eth400g_p27_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p27_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p27_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p27_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_address  0x26d0000ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_scratch_address  0x26d0000ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_dft_csr_address  0x26d0010ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_eth_soft_reset_address  0x26d0014ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_chnl_seq_address  0x26d0018ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_port_alive_lut_address  0x26d001cul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_eth_clkobs_ctrl_address  0x26d0020ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x26d0040ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x26d0040ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x26d0044ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x26d0080ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x26d0080ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x26d0084ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_eth_status0_address  0x26d0088ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_eth_status1_address  0x26d008cul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_global_intr_stat_address  0x26d0090ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_cts_fifo_stat_address  0x26d0094ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txff_ctrl_address  0x26d00a0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txff_status_address  0x26d00c0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txcrc_trunc_ctrl_address  0x26d00e0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_rxff_ctrl_address  0x26d0100ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_rxpkt_err_sts_address  0x26d0120ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_cts_fifo_out_address  0x26d0140ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x26d0140ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x26d0144ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_eth_ring_addr_address  0x26d0180ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_eth_ring_wdata_address  0x26d0184ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_eth_ring_rdata_address  0x26d0188ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_eth_ring_ctrl_address  0x26d018cul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_eth_ring_setup_address  0x26d0190ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_soft_port_alive_address  0x26d0194ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_chnl_intr_address  0x26d01a0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_chnl_intr_stat_address  0x26d01a0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_chnl_intr_en0_address  0x26d01a4ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_chnl_intr_en1_address  0x26d01a8ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_chnl_intr_inj_address  0x26d01acul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_chnl_intr_freeze_enable_address  0x26d01b0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_cts_intr_address  0x26d01c0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_cts_intr_stat_address  0x26d01c0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_cts_intr_en0_address  0x26d01c4ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_cts_intr_en1_address  0x26d01c8ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_cts_intr_inj_address  0x26d01ccul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_cts_intr_freeze_enable_address  0x26d01d0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_mem_intr_address  0x26d01e0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_mem_intr_stat_address  0x26d01e0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_mem_intr_en0_address  0x26d01e4ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_mem_intr_en1_address  0x26d01e8ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_mem_intr_inj_address  0x26d01ecul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_mem_intr_freeze_enable_address  0x26d01f0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_uctrl_intr_address  0x26d0200ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_uctrl_intr_stat_address  0x26d0200ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_uctrl_intr_en0_address  0x26d0204ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_uctrl_intr_en1_address  0x26d0208ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_uctrl_intr_inj_address  0x26d020cul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_uctrl_intr_freeze_enable_address  0x26d0210ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txff_ecc_address  0x26d0218ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x26d0218ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x26d021cul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_rxff_stat_ecc_address  0x26d0220ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txfifo_sbe_err_log_address  0x26d0224ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txfifo_mbe_err_log_address  0x26d0228ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txappfifo_sbe_err_log_address  0x26d022cul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_txappfifo_mbe_err_log_address  0x26d0230ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_rxappfifo_sbe_err_log_address  0x26d0234ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_rxappfifo_mbe_err_log_address  0x26d0238ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_statsmem_sbe_err_log_address  0x26d023cul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_statsmem_mbe_err_log_address  0x26d0240ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_tv80mem_sbe_err_log_address  0x26d0244ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_tv80mem_mbe_err_log_address  0x26d0248ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_mac_en0_address  0x26d024cul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_mac_en1_address  0x26d0250ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_mac_freeze_enable_address  0x26d0254ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_crcerr_inj_address  0x26d0258ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_tv80_intr_address  0x26d0260ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_tv80_intr_stat_address  0x26d0260ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_tv80_intr_en0_address  0x26d0264ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_tv80_intr_en1_address  0x26d0268ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_tv80_intr_inj_address  0x26d026cul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_tv80_intr_freeze_enable_address  0x26d0270ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_tv80_debug_ctrl_address  0x26d0274ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_tv80_debug_head_ptr_address  0x26d0278ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_tv80_debug_tail_ptr_address  0x26d027cul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_tv80_stall_on_error_address  0x26d0280ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_tv80_halted_status_address  0x26d0284ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_tv80_watchdog_ctrl_address  0x26d0288ul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_tv80_watchdog_count_address  0x26d028cul
#define DEF_tof2_reg_eth400g_p27_eth400g_mac_eth_mdioci_addr_address  0x26d0290ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_address  0x26d0400ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_scratch_address  0x26d0400ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_dft_csr_address  0x26d0410ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_eth_soft_reset_address  0x26d0414ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_eth_clkobs_ctrl_address  0x26d0418ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_eth_rxsigok_ctrl_address  0x26d041cul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_eth_mdioci_ctrl_address  0x26d0420ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x26d0424ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_eth_mdioci_poll_time_address  0x26d0428ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_eth_rxsigok_bitsel_address  0x26d042cul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_mem_intr_address  0x26d0440ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_mem_intr_stat_address  0x26d0440ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_mem_intr_en0_address  0x26d0444ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_mem_intr_en1_address  0x26d0448ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_mem_intr_inj_address  0x26d044cul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_mem_intr_freeze_enable_address  0x26d0450ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_deskew_ecc_address  0x26d0454ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_rsfec01_ecc_address  0x26d0458ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_rsfec23_ecc_address  0x26d045cul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_deskew_sbe_err_log_address  0x26d0460ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_deskew_mbe_err_log_address  0x26d0464ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_rsfec_sbe_err_log_address  0x26d0468ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_rsfec_mbe_err_log_address  0x26d046cul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_mdioci_intr_stat_address  0x26d0470ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_mdioci_en0_address  0x26d0474ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_mdioci_en1_address  0x26d0478ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_mdioci_freeze_enable_address  0x26d047cul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_txsds_mode_address  0x26d0480ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_rxsds_mode_address  0x26d0484ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_sds_112g_address  0x26d0488ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_eth_ppm_sel_address  0x26d048cul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_eth_ppm_ctrl_address  0x26d0490ul
#define DEF_tof2_reg_eth400g_p27_eth400g_pcs_eth_ppm_stat_address  0x26d0494ul
#define DEF_tof2_reg_eth400g_p27_eth400g_tv80_address  0x26d8000ul
#define DEF_tof2_reg_eth400g_p27_eth400g_tv80_dummy_register_address  0x26d8000ul
#define DEF_tof2_reg_eth400g_p27_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p27_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p27_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p27_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p28_address  0x2700000ul
#define DEF_tof2_reg_eth400g_p28_eth400g_umac4_address  0x2700000ul
#define DEF_tof2_reg_eth400g_p28_eth400g_umac4_dummy_register_address  0x2700000ul
#define DEF_tof2_reg_eth400g_p28_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p28_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p28_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p28_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_address  0x2710000ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_scratch_address  0x2710000ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_dft_csr_address  0x2710010ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_eth_soft_reset_address  0x2710014ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_chnl_seq_address  0x2710018ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_port_alive_lut_address  0x271001cul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_eth_clkobs_ctrl_address  0x2710020ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2710040ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2710040ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2710044ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2710080ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2710080ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2710084ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_eth_status0_address  0x2710088ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_eth_status1_address  0x271008cul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_global_intr_stat_address  0x2710090ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_cts_fifo_stat_address  0x2710094ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txff_ctrl_address  0x27100a0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txff_status_address  0x27100c0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txcrc_trunc_ctrl_address  0x27100e0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_rxff_ctrl_address  0x2710100ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_rxpkt_err_sts_address  0x2710120ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_cts_fifo_out_address  0x2710140ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2710140ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2710144ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_eth_ring_addr_address  0x2710180ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_eth_ring_wdata_address  0x2710184ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_eth_ring_rdata_address  0x2710188ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_eth_ring_ctrl_address  0x271018cul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_eth_ring_setup_address  0x2710190ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_soft_port_alive_address  0x2710194ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_chnl_intr_address  0x27101a0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_chnl_intr_stat_address  0x27101a0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_chnl_intr_en0_address  0x27101a4ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_chnl_intr_en1_address  0x27101a8ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_chnl_intr_inj_address  0x27101acul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_chnl_intr_freeze_enable_address  0x27101b0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_cts_intr_address  0x27101c0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_cts_intr_stat_address  0x27101c0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_cts_intr_en0_address  0x27101c4ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_cts_intr_en1_address  0x27101c8ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_cts_intr_inj_address  0x27101ccul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_cts_intr_freeze_enable_address  0x27101d0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_mem_intr_address  0x27101e0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_mem_intr_stat_address  0x27101e0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_mem_intr_en0_address  0x27101e4ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_mem_intr_en1_address  0x27101e8ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_mem_intr_inj_address  0x27101ecul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_mem_intr_freeze_enable_address  0x27101f0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_uctrl_intr_address  0x2710200ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_uctrl_intr_stat_address  0x2710200ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_uctrl_intr_en0_address  0x2710204ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_uctrl_intr_en1_address  0x2710208ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_uctrl_intr_inj_address  0x271020cul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_uctrl_intr_freeze_enable_address  0x2710210ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txff_ecc_address  0x2710218ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2710218ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x271021cul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_rxff_stat_ecc_address  0x2710220ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txfifo_sbe_err_log_address  0x2710224ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txfifo_mbe_err_log_address  0x2710228ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txappfifo_sbe_err_log_address  0x271022cul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_txappfifo_mbe_err_log_address  0x2710230ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_rxappfifo_sbe_err_log_address  0x2710234ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_rxappfifo_mbe_err_log_address  0x2710238ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_statsmem_sbe_err_log_address  0x271023cul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_statsmem_mbe_err_log_address  0x2710240ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_tv80mem_sbe_err_log_address  0x2710244ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_tv80mem_mbe_err_log_address  0x2710248ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_mac_en0_address  0x271024cul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_mac_en1_address  0x2710250ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_mac_freeze_enable_address  0x2710254ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_crcerr_inj_address  0x2710258ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_tv80_intr_address  0x2710260ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_tv80_intr_stat_address  0x2710260ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_tv80_intr_en0_address  0x2710264ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_tv80_intr_en1_address  0x2710268ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_tv80_intr_inj_address  0x271026cul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_tv80_intr_freeze_enable_address  0x2710270ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_tv80_debug_ctrl_address  0x2710274ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_tv80_debug_head_ptr_address  0x2710278ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_tv80_debug_tail_ptr_address  0x271027cul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_tv80_stall_on_error_address  0x2710280ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_tv80_halted_status_address  0x2710284ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_tv80_watchdog_ctrl_address  0x2710288ul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_tv80_watchdog_count_address  0x271028cul
#define DEF_tof2_reg_eth400g_p28_eth400g_mac_eth_mdioci_addr_address  0x2710290ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_address  0x2710400ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_scratch_address  0x2710400ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_dft_csr_address  0x2710410ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_eth_soft_reset_address  0x2710414ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_eth_clkobs_ctrl_address  0x2710418ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_eth_rxsigok_ctrl_address  0x271041cul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_eth_mdioci_ctrl_address  0x2710420ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2710424ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_eth_mdioci_poll_time_address  0x2710428ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_eth_rxsigok_bitsel_address  0x271042cul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_mem_intr_address  0x2710440ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_mem_intr_stat_address  0x2710440ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_mem_intr_en0_address  0x2710444ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_mem_intr_en1_address  0x2710448ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_mem_intr_inj_address  0x271044cul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_mem_intr_freeze_enable_address  0x2710450ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_deskew_ecc_address  0x2710454ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_rsfec01_ecc_address  0x2710458ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_rsfec23_ecc_address  0x271045cul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_deskew_sbe_err_log_address  0x2710460ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_deskew_mbe_err_log_address  0x2710464ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_rsfec_sbe_err_log_address  0x2710468ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_rsfec_mbe_err_log_address  0x271046cul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_mdioci_intr_stat_address  0x2710470ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_mdioci_en0_address  0x2710474ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_mdioci_en1_address  0x2710478ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_mdioci_freeze_enable_address  0x271047cul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_txsds_mode_address  0x2710480ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_rxsds_mode_address  0x2710484ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_sds_112g_address  0x2710488ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_eth_ppm_sel_address  0x271048cul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_eth_ppm_ctrl_address  0x2710490ul
#define DEF_tof2_reg_eth400g_p28_eth400g_pcs_eth_ppm_stat_address  0x2710494ul
#define DEF_tof2_reg_eth400g_p28_eth400g_tv80_address  0x2718000ul
#define DEF_tof2_reg_eth400g_p28_eth400g_tv80_dummy_register_address  0x2718000ul
#define DEF_tof2_reg_eth400g_p28_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p28_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p28_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p28_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p29_address  0x2740000ul
#define DEF_tof2_reg_eth400g_p29_eth400g_umac4_address  0x2740000ul
#define DEF_tof2_reg_eth400g_p29_eth400g_umac4_dummy_register_address  0x2740000ul
#define DEF_tof2_reg_eth400g_p29_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p29_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p29_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p29_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_address  0x2750000ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_scratch_address  0x2750000ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_dft_csr_address  0x2750010ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_eth_soft_reset_address  0x2750014ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_chnl_seq_address  0x2750018ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_port_alive_lut_address  0x275001cul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_eth_clkobs_ctrl_address  0x2750020ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2750040ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2750040ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2750044ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2750080ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2750080ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2750084ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_eth_status0_address  0x2750088ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_eth_status1_address  0x275008cul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_global_intr_stat_address  0x2750090ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_cts_fifo_stat_address  0x2750094ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txff_ctrl_address  0x27500a0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txff_status_address  0x27500c0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txcrc_trunc_ctrl_address  0x27500e0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_rxff_ctrl_address  0x2750100ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_rxpkt_err_sts_address  0x2750120ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_cts_fifo_out_address  0x2750140ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2750140ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2750144ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_eth_ring_addr_address  0x2750180ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_eth_ring_wdata_address  0x2750184ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_eth_ring_rdata_address  0x2750188ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_eth_ring_ctrl_address  0x275018cul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_eth_ring_setup_address  0x2750190ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_soft_port_alive_address  0x2750194ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_chnl_intr_address  0x27501a0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_chnl_intr_stat_address  0x27501a0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_chnl_intr_en0_address  0x27501a4ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_chnl_intr_en1_address  0x27501a8ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_chnl_intr_inj_address  0x27501acul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_chnl_intr_freeze_enable_address  0x27501b0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_cts_intr_address  0x27501c0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_cts_intr_stat_address  0x27501c0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_cts_intr_en0_address  0x27501c4ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_cts_intr_en1_address  0x27501c8ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_cts_intr_inj_address  0x27501ccul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_cts_intr_freeze_enable_address  0x27501d0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_mem_intr_address  0x27501e0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_mem_intr_stat_address  0x27501e0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_mem_intr_en0_address  0x27501e4ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_mem_intr_en1_address  0x27501e8ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_mem_intr_inj_address  0x27501ecul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_mem_intr_freeze_enable_address  0x27501f0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_uctrl_intr_address  0x2750200ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_uctrl_intr_stat_address  0x2750200ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_uctrl_intr_en0_address  0x2750204ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_uctrl_intr_en1_address  0x2750208ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_uctrl_intr_inj_address  0x275020cul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_uctrl_intr_freeze_enable_address  0x2750210ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txff_ecc_address  0x2750218ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2750218ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x275021cul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_rxff_stat_ecc_address  0x2750220ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txfifo_sbe_err_log_address  0x2750224ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txfifo_mbe_err_log_address  0x2750228ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txappfifo_sbe_err_log_address  0x275022cul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_txappfifo_mbe_err_log_address  0x2750230ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_rxappfifo_sbe_err_log_address  0x2750234ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_rxappfifo_mbe_err_log_address  0x2750238ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_statsmem_sbe_err_log_address  0x275023cul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_statsmem_mbe_err_log_address  0x2750240ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_tv80mem_sbe_err_log_address  0x2750244ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_tv80mem_mbe_err_log_address  0x2750248ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_mac_en0_address  0x275024cul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_mac_en1_address  0x2750250ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_mac_freeze_enable_address  0x2750254ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_crcerr_inj_address  0x2750258ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_tv80_intr_address  0x2750260ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_tv80_intr_stat_address  0x2750260ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_tv80_intr_en0_address  0x2750264ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_tv80_intr_en1_address  0x2750268ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_tv80_intr_inj_address  0x275026cul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_tv80_intr_freeze_enable_address  0x2750270ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_tv80_debug_ctrl_address  0x2750274ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_tv80_debug_head_ptr_address  0x2750278ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_tv80_debug_tail_ptr_address  0x275027cul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_tv80_stall_on_error_address  0x2750280ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_tv80_halted_status_address  0x2750284ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_tv80_watchdog_ctrl_address  0x2750288ul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_tv80_watchdog_count_address  0x275028cul
#define DEF_tof2_reg_eth400g_p29_eth400g_mac_eth_mdioci_addr_address  0x2750290ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_address  0x2750400ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_scratch_address  0x2750400ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_dft_csr_address  0x2750410ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_eth_soft_reset_address  0x2750414ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_eth_clkobs_ctrl_address  0x2750418ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_eth_rxsigok_ctrl_address  0x275041cul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_eth_mdioci_ctrl_address  0x2750420ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2750424ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_eth_mdioci_poll_time_address  0x2750428ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_eth_rxsigok_bitsel_address  0x275042cul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_mem_intr_address  0x2750440ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_mem_intr_stat_address  0x2750440ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_mem_intr_en0_address  0x2750444ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_mem_intr_en1_address  0x2750448ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_mem_intr_inj_address  0x275044cul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_mem_intr_freeze_enable_address  0x2750450ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_deskew_ecc_address  0x2750454ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_rsfec01_ecc_address  0x2750458ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_rsfec23_ecc_address  0x275045cul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_deskew_sbe_err_log_address  0x2750460ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_deskew_mbe_err_log_address  0x2750464ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_rsfec_sbe_err_log_address  0x2750468ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_rsfec_mbe_err_log_address  0x275046cul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_mdioci_intr_stat_address  0x2750470ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_mdioci_en0_address  0x2750474ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_mdioci_en1_address  0x2750478ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_mdioci_freeze_enable_address  0x275047cul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_txsds_mode_address  0x2750480ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_rxsds_mode_address  0x2750484ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_sds_112g_address  0x2750488ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_eth_ppm_sel_address  0x275048cul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_eth_ppm_ctrl_address  0x2750490ul
#define DEF_tof2_reg_eth400g_p29_eth400g_pcs_eth_ppm_stat_address  0x2750494ul
#define DEF_tof2_reg_eth400g_p29_eth400g_tv80_address  0x2758000ul
#define DEF_tof2_reg_eth400g_p29_eth400g_tv80_dummy_register_address  0x2758000ul
#define DEF_tof2_reg_eth400g_p29_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p29_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p29_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p29_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p30_address  0x2780000ul
#define DEF_tof2_reg_eth400g_p30_eth400g_umac4_address  0x2780000ul
#define DEF_tof2_reg_eth400g_p30_eth400g_umac4_dummy_register_address  0x2780000ul
#define DEF_tof2_reg_eth400g_p30_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p30_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p30_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p30_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_address  0x2790000ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_scratch_address  0x2790000ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_dft_csr_address  0x2790010ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_eth_soft_reset_address  0x2790014ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_chnl_seq_address  0x2790018ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_port_alive_lut_address  0x279001cul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_eth_clkobs_ctrl_address  0x2790020ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2790040ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2790040ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2790044ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2790080ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2790080ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2790084ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_eth_status0_address  0x2790088ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_eth_status1_address  0x279008cul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_global_intr_stat_address  0x2790090ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_cts_fifo_stat_address  0x2790094ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txff_ctrl_address  0x27900a0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txff_status_address  0x27900c0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txcrc_trunc_ctrl_address  0x27900e0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_rxff_ctrl_address  0x2790100ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_rxpkt_err_sts_address  0x2790120ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_cts_fifo_out_address  0x2790140ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2790140ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2790144ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_eth_ring_addr_address  0x2790180ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_eth_ring_wdata_address  0x2790184ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_eth_ring_rdata_address  0x2790188ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_eth_ring_ctrl_address  0x279018cul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_eth_ring_setup_address  0x2790190ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_soft_port_alive_address  0x2790194ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_chnl_intr_address  0x27901a0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_chnl_intr_stat_address  0x27901a0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_chnl_intr_en0_address  0x27901a4ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_chnl_intr_en1_address  0x27901a8ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_chnl_intr_inj_address  0x27901acul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_chnl_intr_freeze_enable_address  0x27901b0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_cts_intr_address  0x27901c0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_cts_intr_stat_address  0x27901c0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_cts_intr_en0_address  0x27901c4ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_cts_intr_en1_address  0x27901c8ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_cts_intr_inj_address  0x27901ccul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_cts_intr_freeze_enable_address  0x27901d0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_mem_intr_address  0x27901e0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_mem_intr_stat_address  0x27901e0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_mem_intr_en0_address  0x27901e4ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_mem_intr_en1_address  0x27901e8ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_mem_intr_inj_address  0x27901ecul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_mem_intr_freeze_enable_address  0x27901f0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_uctrl_intr_address  0x2790200ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_uctrl_intr_stat_address  0x2790200ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_uctrl_intr_en0_address  0x2790204ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_uctrl_intr_en1_address  0x2790208ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_uctrl_intr_inj_address  0x279020cul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_uctrl_intr_freeze_enable_address  0x2790210ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txff_ecc_address  0x2790218ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2790218ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x279021cul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_rxff_stat_ecc_address  0x2790220ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txfifo_sbe_err_log_address  0x2790224ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txfifo_mbe_err_log_address  0x2790228ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txappfifo_sbe_err_log_address  0x279022cul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_txappfifo_mbe_err_log_address  0x2790230ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_rxappfifo_sbe_err_log_address  0x2790234ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_rxappfifo_mbe_err_log_address  0x2790238ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_statsmem_sbe_err_log_address  0x279023cul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_statsmem_mbe_err_log_address  0x2790240ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_tv80mem_sbe_err_log_address  0x2790244ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_tv80mem_mbe_err_log_address  0x2790248ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_mac_en0_address  0x279024cul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_mac_en1_address  0x2790250ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_mac_freeze_enable_address  0x2790254ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_crcerr_inj_address  0x2790258ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_tv80_intr_address  0x2790260ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_tv80_intr_stat_address  0x2790260ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_tv80_intr_en0_address  0x2790264ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_tv80_intr_en1_address  0x2790268ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_tv80_intr_inj_address  0x279026cul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_tv80_intr_freeze_enable_address  0x2790270ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_tv80_debug_ctrl_address  0x2790274ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_tv80_debug_head_ptr_address  0x2790278ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_tv80_debug_tail_ptr_address  0x279027cul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_tv80_stall_on_error_address  0x2790280ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_tv80_halted_status_address  0x2790284ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_tv80_watchdog_ctrl_address  0x2790288ul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_tv80_watchdog_count_address  0x279028cul
#define DEF_tof2_reg_eth400g_p30_eth400g_mac_eth_mdioci_addr_address  0x2790290ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_address  0x2790400ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_scratch_address  0x2790400ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_dft_csr_address  0x2790410ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_eth_soft_reset_address  0x2790414ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_eth_clkobs_ctrl_address  0x2790418ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_eth_rxsigok_ctrl_address  0x279041cul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_eth_mdioci_ctrl_address  0x2790420ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2790424ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_eth_mdioci_poll_time_address  0x2790428ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_eth_rxsigok_bitsel_address  0x279042cul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_mem_intr_address  0x2790440ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_mem_intr_stat_address  0x2790440ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_mem_intr_en0_address  0x2790444ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_mem_intr_en1_address  0x2790448ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_mem_intr_inj_address  0x279044cul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_mem_intr_freeze_enable_address  0x2790450ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_deskew_ecc_address  0x2790454ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_rsfec01_ecc_address  0x2790458ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_rsfec23_ecc_address  0x279045cul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_deskew_sbe_err_log_address  0x2790460ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_deskew_mbe_err_log_address  0x2790464ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_rsfec_sbe_err_log_address  0x2790468ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_rsfec_mbe_err_log_address  0x279046cul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_mdioci_intr_stat_address  0x2790470ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_mdioci_en0_address  0x2790474ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_mdioci_en1_address  0x2790478ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_mdioci_freeze_enable_address  0x279047cul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_txsds_mode_address  0x2790480ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_rxsds_mode_address  0x2790484ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_sds_112g_address  0x2790488ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_eth_ppm_sel_address  0x279048cul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_eth_ppm_ctrl_address  0x2790490ul
#define DEF_tof2_reg_eth400g_p30_eth400g_pcs_eth_ppm_stat_address  0x2790494ul
#define DEF_tof2_reg_eth400g_p30_eth400g_tv80_address  0x2798000ul
#define DEF_tof2_reg_eth400g_p30_eth400g_tv80_dummy_register_address  0x2798000ul
#define DEF_tof2_reg_eth400g_p30_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p30_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p30_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p30_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p31_address  0x27c0000ul
#define DEF_tof2_reg_eth400g_p31_eth400g_umac4_address  0x27c0000ul
#define DEF_tof2_reg_eth400g_p31_eth400g_umac4_dummy_register_address  0x27c0000ul
#define DEF_tof2_reg_eth400g_p31_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p31_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p31_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p31_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_address  0x27d0000ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_scratch_address  0x27d0000ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_dft_csr_address  0x27d0010ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_eth_soft_reset_address  0x27d0014ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_chnl_seq_address  0x27d0018ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_port_alive_lut_address  0x27d001cul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_eth_clkobs_ctrl_address  0x27d0020ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x27d0040ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x27d0040ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x27d0044ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x27d0080ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x27d0080ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x27d0084ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_eth_status0_address  0x27d0088ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_eth_status1_address  0x27d008cul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_global_intr_stat_address  0x27d0090ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_cts_fifo_stat_address  0x27d0094ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txff_ctrl_address  0x27d00a0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txff_status_address  0x27d00c0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txcrc_trunc_ctrl_address  0x27d00e0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_rxff_ctrl_address  0x27d0100ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_rxpkt_err_sts_address  0x27d0120ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_cts_fifo_out_address  0x27d0140ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x27d0140ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x27d0144ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_eth_ring_addr_address  0x27d0180ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_eth_ring_wdata_address  0x27d0184ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_eth_ring_rdata_address  0x27d0188ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_eth_ring_ctrl_address  0x27d018cul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_eth_ring_setup_address  0x27d0190ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_soft_port_alive_address  0x27d0194ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_chnl_intr_address  0x27d01a0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_chnl_intr_stat_address  0x27d01a0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_chnl_intr_en0_address  0x27d01a4ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_chnl_intr_en1_address  0x27d01a8ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_chnl_intr_inj_address  0x27d01acul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_chnl_intr_freeze_enable_address  0x27d01b0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_cts_intr_address  0x27d01c0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_cts_intr_stat_address  0x27d01c0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_cts_intr_en0_address  0x27d01c4ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_cts_intr_en1_address  0x27d01c8ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_cts_intr_inj_address  0x27d01ccul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_cts_intr_freeze_enable_address  0x27d01d0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_mem_intr_address  0x27d01e0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_mem_intr_stat_address  0x27d01e0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_mem_intr_en0_address  0x27d01e4ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_mem_intr_en1_address  0x27d01e8ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_mem_intr_inj_address  0x27d01ecul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_mem_intr_freeze_enable_address  0x27d01f0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_uctrl_intr_address  0x27d0200ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_uctrl_intr_stat_address  0x27d0200ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_uctrl_intr_en0_address  0x27d0204ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_uctrl_intr_en1_address  0x27d0208ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_uctrl_intr_inj_address  0x27d020cul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_uctrl_intr_freeze_enable_address  0x27d0210ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txff_ecc_address  0x27d0218ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x27d0218ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x27d021cul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_rxff_stat_ecc_address  0x27d0220ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txfifo_sbe_err_log_address  0x27d0224ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txfifo_mbe_err_log_address  0x27d0228ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txappfifo_sbe_err_log_address  0x27d022cul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_txappfifo_mbe_err_log_address  0x27d0230ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_rxappfifo_sbe_err_log_address  0x27d0234ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_rxappfifo_mbe_err_log_address  0x27d0238ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_statsmem_sbe_err_log_address  0x27d023cul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_statsmem_mbe_err_log_address  0x27d0240ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_tv80mem_sbe_err_log_address  0x27d0244ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_tv80mem_mbe_err_log_address  0x27d0248ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_mac_en0_address  0x27d024cul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_mac_en1_address  0x27d0250ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_mac_freeze_enable_address  0x27d0254ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_crcerr_inj_address  0x27d0258ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_tv80_intr_address  0x27d0260ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_tv80_intr_stat_address  0x27d0260ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_tv80_intr_en0_address  0x27d0264ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_tv80_intr_en1_address  0x27d0268ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_tv80_intr_inj_address  0x27d026cul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_tv80_intr_freeze_enable_address  0x27d0270ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_tv80_debug_ctrl_address  0x27d0274ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_tv80_debug_head_ptr_address  0x27d0278ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_tv80_debug_tail_ptr_address  0x27d027cul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_tv80_stall_on_error_address  0x27d0280ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_tv80_halted_status_address  0x27d0284ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_tv80_watchdog_ctrl_address  0x27d0288ul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_tv80_watchdog_count_address  0x27d028cul
#define DEF_tof2_reg_eth400g_p31_eth400g_mac_eth_mdioci_addr_address  0x27d0290ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_address  0x27d0400ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_scratch_address  0x27d0400ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_dft_csr_address  0x27d0410ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_eth_soft_reset_address  0x27d0414ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_eth_clkobs_ctrl_address  0x27d0418ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_eth_rxsigok_ctrl_address  0x27d041cul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_eth_mdioci_ctrl_address  0x27d0420ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x27d0424ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_eth_mdioci_poll_time_address  0x27d0428ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_eth_rxsigok_bitsel_address  0x27d042cul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_mem_intr_address  0x27d0440ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_mem_intr_stat_address  0x27d0440ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_mem_intr_en0_address  0x27d0444ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_mem_intr_en1_address  0x27d0448ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_mem_intr_inj_address  0x27d044cul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_mem_intr_freeze_enable_address  0x27d0450ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_deskew_ecc_address  0x27d0454ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_rsfec01_ecc_address  0x27d0458ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_rsfec23_ecc_address  0x27d045cul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_deskew_sbe_err_log_address  0x27d0460ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_deskew_mbe_err_log_address  0x27d0464ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_rsfec_sbe_err_log_address  0x27d0468ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_rsfec_mbe_err_log_address  0x27d046cul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_mdioci_intr_stat_address  0x27d0470ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_mdioci_en0_address  0x27d0474ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_mdioci_en1_address  0x27d0478ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_mdioci_freeze_enable_address  0x27d047cul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_txsds_mode_address  0x27d0480ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_rxsds_mode_address  0x27d0484ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_sds_112g_address  0x27d0488ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_eth_ppm_sel_address  0x27d048cul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_eth_ppm_ctrl_address  0x27d0490ul
#define DEF_tof2_reg_eth400g_p31_eth400g_pcs_eth_ppm_stat_address  0x27d0494ul
#define DEF_tof2_reg_eth400g_p31_eth400g_tv80_address  0x27d8000ul
#define DEF_tof2_reg_eth400g_p31_eth400g_tv80_dummy_register_address  0x27d8000ul
#define DEF_tof2_reg_eth400g_p31_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p31_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p31_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p31_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p32_address  0x2800000ul
#define DEF_tof2_reg_eth400g_p32_eth400g_umac4_address  0x2800000ul
#define DEF_tof2_reg_eth400g_p32_eth400g_umac4_dummy_register_address  0x2800000ul
#define DEF_tof2_reg_eth400g_p32_eth400g_umac4_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p32_eth400g_umac4_dummy_register_array_count  0x4000ul
#define DEF_tof2_reg_eth400g_p32_eth400g_umac4_dummy_register_array_index_max  0x3ffful
#define DEF_tof2_reg_eth400g_p32_eth400g_umac4_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_address  0x2810000ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_scratch_address  0x2810000ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_dft_csr_address  0x2810010ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_eth_soft_reset_address  0x2810014ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_chnl_seq_address  0x2810018ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_port_alive_lut_address  0x281001cul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_eth_clkobs_ctrl_address  0x2810020ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_eth_onestep_ets_offset_ctrl_address  0x2810040ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_eth_onestep_ets_offset_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x2810040ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x2810044ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_eth_mac_ts_offset_ctrl_address  0x2810080ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2810080ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2810084ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_eth_status0_address  0x2810088ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_eth_status1_address  0x281008cul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_global_intr_stat_address  0x2810090ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_cts_fifo_stat_address  0x2810094ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txff_ctrl_address  0x28100a0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txff_status_address  0x28100c0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txff_status_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txff_status_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txcrc_trunc_ctrl_address  0x28100e0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txcrc_trunc_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txcrc_trunc_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_rxff_ctrl_address  0x2810100ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_rxff_ctrl_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_rxff_ctrl_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_rxpkt_err_sts_address  0x2810120ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_rxpkt_err_sts_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_rxpkt_err_sts_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_cts_fifo_out_address  0x2810140ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_cts_fifo_out_array_count  0x8ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_cts_fifo_out_array_index_max  0x7ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_cts_fifo_out_cts_fifo_out_0_2_address  0x2810140ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_cts_fifo_out_cts_fifo_out_1_2_address  0x2810144ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_eth_ring_addr_address  0x2810180ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_eth_ring_wdata_address  0x2810184ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_eth_ring_rdata_address  0x2810188ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_eth_ring_ctrl_address  0x281018cul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_eth_ring_setup_address  0x2810190ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_soft_port_alive_address  0x2810194ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_chnl_intr_address  0x28101a0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_chnl_intr_stat_address  0x28101a0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_chnl_intr_en0_address  0x28101a4ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_chnl_intr_en1_address  0x28101a8ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_chnl_intr_inj_address  0x28101acul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_chnl_intr_freeze_enable_address  0x28101b0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_cts_intr_address  0x28101c0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_cts_intr_stat_address  0x28101c0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_cts_intr_en0_address  0x28101c4ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_cts_intr_en1_address  0x28101c8ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_cts_intr_inj_address  0x28101ccul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_cts_intr_freeze_enable_address  0x28101d0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_mem_intr_address  0x28101e0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_mem_intr_stat_address  0x28101e0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_mem_intr_en0_address  0x28101e4ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_mem_intr_en1_address  0x28101e8ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_mem_intr_inj_address  0x28101ecul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_mem_intr_freeze_enable_address  0x28101f0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_uctrl_intr_address  0x2810200ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_uctrl_intr_stat_address  0x2810200ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_uctrl_intr_en0_address  0x2810204ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_uctrl_intr_en1_address  0x2810208ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_uctrl_intr_inj_address  0x281020cul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_uctrl_intr_freeze_enable_address  0x2810210ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txff_ecc_address  0x2810218ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txff_ecc_txff_ecc_0_2_address  0x2810218ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txff_ecc_txff_ecc_1_2_address  0x281021cul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_rxff_stat_ecc_address  0x2810220ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txfifo_sbe_err_log_address  0x2810224ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txfifo_mbe_err_log_address  0x2810228ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txappfifo_sbe_err_log_address  0x281022cul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_txappfifo_mbe_err_log_address  0x2810230ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_rxappfifo_sbe_err_log_address  0x2810234ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_rxappfifo_mbe_err_log_address  0x2810238ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_statsmem_sbe_err_log_address  0x281023cul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_statsmem_mbe_err_log_address  0x2810240ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_tv80mem_sbe_err_log_address  0x2810244ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_tv80mem_mbe_err_log_address  0x2810248ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_mac_en0_address  0x281024cul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_mac_en1_address  0x2810250ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_mac_freeze_enable_address  0x2810254ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_crcerr_inj_address  0x2810258ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_tv80_intr_address  0x2810260ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_tv80_intr_stat_address  0x2810260ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_tv80_intr_en0_address  0x2810264ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_tv80_intr_en1_address  0x2810268ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_tv80_intr_inj_address  0x281026cul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_tv80_intr_freeze_enable_address  0x2810270ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_tv80_debug_ctrl_address  0x2810274ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_tv80_debug_head_ptr_address  0x2810278ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_tv80_debug_tail_ptr_address  0x281027cul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_tv80_stall_on_error_address  0x2810280ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_tv80_halted_status_address  0x2810284ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_tv80_watchdog_ctrl_address  0x2810288ul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_tv80_watchdog_count_address  0x281028cul
#define DEF_tof2_reg_eth400g_p32_eth400g_mac_eth_mdioci_addr_address  0x2810290ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_address  0x2810400ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_scratch_address  0x2810400ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_dft_csr_address  0x2810410ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_eth_soft_reset_address  0x2810414ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_eth_clkobs_ctrl_address  0x2810418ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_eth_rxsigok_ctrl_address  0x281041cul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_eth_mdioci_ctrl_address  0x2810420ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_eth_mdioci_poll_ctrl_address  0x2810424ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_eth_mdioci_poll_time_address  0x2810428ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_eth_rxsigok_bitsel_address  0x281042cul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_mem_intr_address  0x2810440ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_mem_intr_stat_address  0x2810440ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_mem_intr_en0_address  0x2810444ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_mem_intr_en1_address  0x2810448ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_mem_intr_inj_address  0x281044cul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_mem_intr_freeze_enable_address  0x2810450ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_deskew_ecc_address  0x2810454ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_rsfec01_ecc_address  0x2810458ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_rsfec23_ecc_address  0x281045cul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_deskew_sbe_err_log_address  0x2810460ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_deskew_mbe_err_log_address  0x2810464ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_rsfec_sbe_err_log_address  0x2810468ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_rsfec_mbe_err_log_address  0x281046cul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_mdioci_intr_stat_address  0x2810470ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_mdioci_en0_address  0x2810474ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_mdioci_en1_address  0x2810478ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_mdioci_freeze_enable_address  0x281047cul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_txsds_mode_address  0x2810480ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_rxsds_mode_address  0x2810484ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_sds_112g_address  0x2810488ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_eth_ppm_sel_address  0x281048cul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_eth_ppm_ctrl_address  0x2810490ul
#define DEF_tof2_reg_eth400g_p32_eth400g_pcs_eth_ppm_stat_address  0x2810494ul
#define DEF_tof2_reg_eth400g_p32_eth400g_tv80_address  0x2818000ul
#define DEF_tof2_reg_eth400g_p32_eth400g_tv80_dummy_register_address  0x2818000ul
#define DEF_tof2_reg_eth400g_p32_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth400g_p32_eth400g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth400g_p32_eth400g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth400g_p32_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_ethgpiotl_address  0x2840000ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_address  0x2840000ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_pair_regs_address  0x2840000ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_pair_regs_array_element_size  0x30ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_pair_regs_array_count  0x6ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_pair_regs_array_index_max  0x5ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_pair_regs_array_index_min  0x0ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_pair_regs_gpio_config_address  0x2840000ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_pair_regs_gpio_settings_address  0x2840004ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_pair_regs_i2c_addr_address  0x2840008ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_pair_regs_i2c_wdata_address  0x284000cul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_pair_regs_i2c_ctrl_address  0x2840010ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_pair_regs_i2c_statein_address  0x2840014ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_pair_regs_i2c_scl_freq_address  0x2840018ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_pair_regs_i2c_rdata_address  0x284001cul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_pair_regs_mdio_ctrl_address  0x2840020ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_pair_regs_mdio_addrdata_address  0x2840024ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_pair_regs_mdio_clkdiv_address  0x2840028ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_pair_regs_pair_mac_ctrl_address  0x284002cul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_address  0x2840200ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_stateout_address  0x2840200ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_stateout_array_element_size  0x4ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_stateout_array_count  0x40ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_stateout_array_index_max  0x3ful
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_stateout_array_index_min  0x0ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_statein_address  0x2840300ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_statein_array_element_size  0x4ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_statein_array_count  0x8ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_statein_array_index_max  0x7ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_statein_array_index_min  0x0ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_validin_address  0x2840320ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_validin_array_element_size  0x4ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_validin_array_count  0x8ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_validin_array_index_max  0x7ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_validin_array_index_min  0x0ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_i2c_basetime_address  0x2840340ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_eth_gpio_intr_address  0x2840360ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_eth_gpio_intr_stat_address  0x2840360ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_eth_gpio_intr_en0_address  0x2840364ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_eth_gpio_intr_en1_address  0x2840368ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_eth_gpio_intr_inj_address  0x284036cul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_eth_gpio_intr_freeze_enable_address  0x2840370ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_shld_ctrl_address  0x2840374ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_gpio_status_address  0x2840378ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_stateout_mask_address  0x284037cul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_scratch_r_address  0x2840380ul
#define DEF_tof2_reg_ethgpiotl_gpio_regs_gpio_common_regs_ring_lock_timeout_address  0x2840384ul
#define DEF_tof2_reg_ethgpiotl_dft_csr_address  0x2840400ul
#define DEF_tof2_reg_ethgpiobr_address  0x2880000ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_address  0x2880000ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_pair_regs_address  0x2880000ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_pair_regs_array_element_size  0x30ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_pair_regs_array_count  0x6ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_pair_regs_array_index_max  0x5ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_pair_regs_array_index_min  0x0ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_pair_regs_gpio_config_address  0x2880000ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_pair_regs_gpio_settings_address  0x2880004ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_pair_regs_i2c_addr_address  0x2880008ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_pair_regs_i2c_wdata_address  0x288000cul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_pair_regs_i2c_ctrl_address  0x2880010ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_pair_regs_i2c_statein_address  0x2880014ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_pair_regs_i2c_scl_freq_address  0x2880018ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_pair_regs_i2c_rdata_address  0x288001cul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_pair_regs_mdio_ctrl_address  0x2880020ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_pair_regs_mdio_addrdata_address  0x2880024ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_pair_regs_mdio_clkdiv_address  0x2880028ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_pair_regs_pair_mac_ctrl_address  0x288002cul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_address  0x2880200ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_stateout_address  0x2880200ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_stateout_array_element_size  0x4ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_stateout_array_count  0x40ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_stateout_array_index_max  0x3ful
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_stateout_array_index_min  0x0ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_statein_address  0x2880300ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_statein_array_element_size  0x4ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_statein_array_count  0x8ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_statein_array_index_max  0x7ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_statein_array_index_min  0x0ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_validin_address  0x2880320ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_validin_array_element_size  0x4ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_validin_array_count  0x8ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_validin_array_index_max  0x7ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_validin_array_index_min  0x0ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_i2c_basetime_address  0x2880340ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_eth_gpio_intr_address  0x2880360ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_eth_gpio_intr_stat_address  0x2880360ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_eth_gpio_intr_en0_address  0x2880364ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_eth_gpio_intr_en1_address  0x2880368ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_eth_gpio_intr_inj_address  0x288036cul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_eth_gpio_intr_freeze_enable_address  0x2880370ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_shld_ctrl_address  0x2880374ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_gpio_status_address  0x2880378ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_stateout_mask_address  0x288037cul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_scratch_r_address  0x2880380ul
#define DEF_tof2_reg_ethgpiobr_gpio_regs_gpio_common_regs_ring_lock_timeout_address  0x2880384ul
#define DEF_tof2_reg_ethgpiobr_dft_csr_address  0x2880400ul
#define DEF_tof2_reg_gpio_iotile_bl_address  0x28c0000ul
#define DEF_tof2_reg_gpio_iotile_bl_scratch_address  0x28c0000ul
#define DEF_tof2_reg_gpio_iotile_bl_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_gpio_iotile_bl_scratch_array_count  0x4ul
#define DEF_tof2_reg_gpio_iotile_bl_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_gpio_iotile_bl_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_gpio_iotile_bl_clkobs_ctrl_address  0x28c0010ul
#define DEF_tof2_reg_gpio_iotile_bl_mdioci_ctrl_address  0x28c0014ul
#define DEF_tof2_reg_gpio_iotile_bl_mdioci_int_stat_address  0x28c0018ul
#define DEF_tof2_reg_gpio_iotile_bl_mdioci_en0_address  0x28c001cul
#define DEF_tof2_reg_gpio_iotile_bl_mdioci_en1_address  0x28c0020ul
#define DEF_tof2_reg_gpio_iotile_bl_mdioci_freeze_enable_address  0x28c0024ul
#define DEF_tof2_reg_gpio_iotile_bl_tile_softreset_address  0x28c0028ul
#define DEF_tof2_reg_gpio_iotile_br_address  0x2900000ul
#define DEF_tof2_reg_gpio_iotile_br_scratch_address  0x2900000ul
#define DEF_tof2_reg_gpio_iotile_br_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_gpio_iotile_br_scratch_array_count  0x4ul
#define DEF_tof2_reg_gpio_iotile_br_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_gpio_iotile_br_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_gpio_iotile_br_clkobs_ctrl_address  0x2900010ul
#define DEF_tof2_reg_gpio_iotile_br_mdioci_ctrl_address  0x2900014ul
#define DEF_tof2_reg_gpio_iotile_br_mdioci_int_stat_address  0x2900018ul
#define DEF_tof2_reg_gpio_iotile_br_mdioci_en0_address  0x290001cul
#define DEF_tof2_reg_gpio_iotile_br_mdioci_en1_address  0x2900020ul
#define DEF_tof2_reg_gpio_iotile_br_mdioci_freeze_enable_address  0x2900024ul
#define DEF_tof2_reg_gpio_iotile_br_tile_softreset_address  0x2900028ul
#define DEF_tof2_reg_gpio_iotile_tr_address  0x2940000ul
#define DEF_tof2_reg_gpio_iotile_tr_scratch_address  0x2940000ul
#define DEF_tof2_reg_gpio_iotile_tr_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_gpio_iotile_tr_scratch_array_count  0x4ul
#define DEF_tof2_reg_gpio_iotile_tr_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_gpio_iotile_tr_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_gpio_iotile_tr_clkobs_ctrl_address  0x2940010ul
#define DEF_tof2_reg_gpio_iotile_tr_mdioci_ctrl_address  0x2940014ul
#define DEF_tof2_reg_gpio_iotile_tr_mdioci_int_stat_address  0x2940018ul
#define DEF_tof2_reg_gpio_iotile_tr_mdioci_en0_address  0x294001cul
#define DEF_tof2_reg_gpio_iotile_tr_mdioci_en1_address  0x2940020ul
#define DEF_tof2_reg_gpio_iotile_tr_mdioci_freeze_enable_address  0x2940024ul
#define DEF_tof2_reg_gpio_iotile_tr_tile_softreset_address  0x2940028ul
#define DEF_tof2_reg_gpio_iotile_tl_address  0x2980000ul
#define DEF_tof2_reg_gpio_iotile_tl_scratch_address  0x2980000ul
#define DEF_tof2_reg_gpio_iotile_tl_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_gpio_iotile_tl_scratch_array_count  0x4ul
#define DEF_tof2_reg_gpio_iotile_tl_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_gpio_iotile_tl_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_gpio_iotile_tl_clkobs_ctrl_address  0x2980010ul
#define DEF_tof2_reg_gpio_iotile_tl_mdioci_ctrl_address  0x2980014ul
#define DEF_tof2_reg_gpio_iotile_tl_mdioci_int_stat_address  0x2980018ul
#define DEF_tof2_reg_gpio_iotile_tl_mdioci_en0_address  0x298001cul
#define DEF_tof2_reg_gpio_iotile_tl_mdioci_en1_address  0x2980020ul
#define DEF_tof2_reg_gpio_iotile_tl_mdioci_freeze_enable_address  0x2980024ul
#define DEF_tof2_reg_gpio_iotile_tl_tile_softreset_address  0x2980028ul
#define DEF_tof2_reg_eth100g_regs_rot_address  0x29c0000ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_umac3_address  0x29c0000ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_umac3_dummy_register_address  0x29c0000ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_umac3_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_umac3_dummy_register_array_count  0x7f00ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_umac3_dummy_register_array_index_max  0x7efful
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_umac3_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_address  0x29dfc00ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_scratch_address  0x29dfc00ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_scratch_array_count  0x4ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_dft_csr_address  0x29dfc10ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_soft_reset_address  0x29dfc14ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_chnl_seq_address  0x29dfc18ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_port_alive_lut_address  0x29dfc1cul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_clkobs_ctrl_address  0x29dfc20ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_onestep_ets_offset_ctrl_address  0x29dfc40ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_onestep_ets_offset_ctrl_array_element_size  0x8ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_onestep_ets_offset_ctrl_array_count  0x4ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_onestep_ets_offset_ctrl_array_index_max  0x3ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_onestep_ets_offset_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_0_2_address  0x29dfc40ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_ctrl_1_2_address  0x29dfc44ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_mac_ts_offset_ctrl_address  0x29dfc60ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x29dfc60ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x29dfc64ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_status_address  0x29dfc68ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_global_intr_stat_address  0x29dfc6cul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_txff_ctrl_address  0x29dfc70ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_txff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_txff_ctrl_array_count  0x4ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_txff_ctrl_array_index_max  0x3ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_txff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_txff_status_address  0x29dfc80ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_txff_status_array_element_size  0x4ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_txff_status_array_count  0x4ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_txff_status_array_index_max  0x3ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_txff_status_array_index_min  0x0ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_txcrc_trunc_ctrl_address  0x29dfc90ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_txcrc_trunc_ctrl_array_count  0x4ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_txcrc_trunc_ctrl_array_index_max  0x3ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_rxff_ctrl_address  0x29dfca0ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_rxff_ctrl_array_count  0x4ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_rxff_ctrl_array_index_max  0x3ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_rxpkt_err_sts_address  0x29dfcb0ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_rxpkt_err_sts_array_count  0x4ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_rxpkt_err_sts_array_index_max  0x3ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_ring_addr_address  0x29dfcc0ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_ring_wdata_address  0x29dfcc4ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_ring_rdata_address  0x29dfcc8ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_ring_ctrl_address  0x29dfcccul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_ring_setup_address  0x29dfcd0ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_soft_port_alive_address  0x29dfcd4ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_chnl_intr_address  0x29dfce0ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_chnl_intr_stat_address  0x29dfce0ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_chnl_intr_en0_address  0x29dfce4ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_chnl_intr_en1_address  0x29dfce8ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_chnl_intr_inj_address  0x29dfcecul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_chnl_intr_freeze_enable_address  0x29dfcf0ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_mem_intr_address  0x29dfd00ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_mem_intr_stat_address  0x29dfd00ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_mem_intr_en0_address  0x29dfd04ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_mem_intr_en1_address  0x29dfd08ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_mem_intr_inj_address  0x29dfd0cul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_mem_intr_freeze_enable_address  0x29dfd10ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_uctrl_intr_address  0x29dfd20ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_uctrl_intr_stat_address  0x29dfd20ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_uctrl_intr_en0_address  0x29dfd24ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_uctrl_intr_en1_address  0x29dfd28ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_uctrl_intr_inj_address  0x29dfd2cul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_uctrl_intr_freeze_enable_address  0x29dfd30ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_mem_ecc_address  0x29dfd34ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_txfifo_sbe_err_log_address  0x29dfd38ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_txfifo_mbe_err_log_address  0x29dfd3cul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_statsmem_sbe_err_log_address  0x29dfd40ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_statsmem_mbe_err_log_address  0x29dfd44ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_tv80mem_sbe_err_log_address  0x29dfd48ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_tv80mem_mbe_err_log_address  0x29dfd4cul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_mac_en0_address  0x29dfd50ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_mac_en1_address  0x29dfd54ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_mac_freeze_enable_address  0x29dfd58ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_crcerr_inj_address  0x29dfd5cul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_tv80_intr_address  0x29dfd60ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_tv80_intr_stat_address  0x29dfd60ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_tv80_intr_en0_address  0x29dfd64ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_tv80_intr_en1_address  0x29dfd68ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_tv80_intr_inj_address  0x29dfd6cul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_tv80_intr_freeze_enable_address  0x29dfd70ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_tv80_debug_ctrl_address  0x29dfd74ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_tv80_debug_head_ptr_address  0x29dfd78ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_tv80_debug_tail_ptr_address  0x29dfd7cul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_tv80_stall_on_error_address  0x29dfd80ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_tv80_halted_status_address  0x29dfd84ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_tv80_watchdog_ctrl_address  0x29dfd88ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_tv80_watchdog_count_address  0x29dfd8cul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_rxsigok_ctrl_address  0x29dfd90ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_mdioci_ctrl_address  0x29dfd94ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_mdioci_poll_ctrl_address  0x29dfd98ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_mdioci_poll_time_address  0x29dfd9cul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_rxsigok_bitsel_address  0x29dfda0ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_mdioci_intr_stat_address  0x29dfda4ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_mdioci_en0_address  0x29dfda8ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_mdioci_en1_address  0x29dfdacul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_mdioci_freeze_enable_address  0x29dfdb0ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_mac_ctrl_address  0x29dfdb4ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_txff_pream0_address  0x29dfdb8ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_txff_pream1_address  0x29dfdbcul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_serdes_config_address  0x29dfdc0ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_ppm_sel_address  0x29dfdc4ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_ppm_ctrl_address  0x29dfdc8ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_ppm_stat_address  0x29dfdccul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_reg_eth_mdioci_addr_address  0x29dfdd0ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_tv80_address  0x29e0000ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_tv80_dummy_register_address  0x29e0000ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_tv80_dummy_register_array_count  0x1000ul
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_tv80_dummy_register_array_index_max  0xffful
#define DEF_tof2_reg_eth100g_regs_rot_eth100g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof2_reg_serdes_address  0x3000000ul
#define DEF_tof2_reg_serdes_dummy_register_address  0x3000000ul
#define DEF_tof2_reg_pipes_address  0x4000000ul
#define DEF_tof2_reg_pipes_array_element_size  0x1000000ul
#define DEF_tof2_reg_pipes_array_count  0x4ul
#define DEF_tof2_reg_pipes_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_address  0x4000000ul
#define DEF_tof2_reg_pipes_mau_array_element_size  0x80000ul
#define DEF_tof2_reg_pipes_mau_array_count  0x14ul
#define DEF_tof2_reg_pipes_mau_array_index_max  0x13ul
#define DEF_tof2_reg_pipes_mau_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_address  0x4000000ul
#define DEF_tof2_reg_pipes_mau_dp_imem_address  0x4000000ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword16_address  0x4000000ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_1_count  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_1_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_2_count  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_2_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_2_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_3_count  0x20ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_3_index_max  0x1ful
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_3_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword16_address  0x4001000ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword16_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_1_count  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_1_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_2_count  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_2_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_2_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_3_count  0x20ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_3_index_max  0x1ful
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_3_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword32_address  0x4002000ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_2_count  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_2_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_2_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_3_count  0x20ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_3_index_max  0x1ful
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_3_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword8_address  0x4002800ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_2_count  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_2_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_2_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_3_count  0x20ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_3_index_max  0x1ful
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_3_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword32_address  0x4003000ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword32_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_2_count  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_2_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_2_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_3_count  0x20ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_3_index_max  0x1ful
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_3_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword8_address  0x4003800ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword8_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_2_count  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_2_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_2_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_3_count  0x20ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_3_index_max  0x1ful
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_3_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword16_address  0x4008000ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword16_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword16_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword16_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword16_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword16_array_dim_1_count  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword16_array_dim_1_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword16_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword16_array_dim_2_count  0x10ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword16_array_dim_2_index_max  0xful
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword16_array_dim_2_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword16_array_dim_3_count  0x20ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword16_array_dim_3_index_max  0x1ful
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword16_array_dim_3_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword32_address  0x400c000ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword32_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword32_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword32_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword32_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword32_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword32_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword32_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword32_array_dim_2_count  0x10ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword32_array_dim_2_index_max  0xful
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword32_array_dim_2_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword32_array_dim_3_count  0x20ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword32_array_dim_3_index_max  0x1ful
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword32_array_dim_3_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword8_address  0x400e000ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword8_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword8_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword8_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword8_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword8_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword8_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword8_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword8_array_dim_2_count  0x10ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword8_array_dim_2_index_max  0xful
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword8_array_dim_2_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword8_array_dim_3_count  0x20ul
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword8_array_dim_3_index_max  0x1ful
#define DEF_tof2_reg_pipes_mau_dp_imem_imem_subword8_array_dim_3_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_phv_egress_thread_imem_address  0x4020000ul
#define DEF_tof2_reg_pipes_mau_dp_phv_egress_thread_imem_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_phv_egress_thread_imem_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_phv_egress_thread_imem_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_phv_egress_thread_imem_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_phv_egress_thread_imem_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_dp_phv_egress_thread_imem_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_dp_phv_egress_thread_imem_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_actionmux_din_power_ctl_address  0x4020080ul
#define DEF_tof2_reg_pipes_mau_dp_actionmux_din_power_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_actionmux_din_power_ctl_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_actionmux_din_power_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_actionmux_din_power_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_actionmux_din_power_ctl_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_dp_actionmux_din_power_ctl_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_dp_actionmux_din_power_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_match_input_xbar_din_power_ctl_address  0x4020100ul
#define DEF_tof2_reg_pipes_mau_dp_match_input_xbar_din_power_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_match_input_xbar_din_power_ctl_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_match_input_xbar_din_power_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_match_input_xbar_din_power_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_match_input_xbar_din_power_ctl_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_dp_match_input_xbar_din_power_ctl_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_dp_match_input_xbar_din_power_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_ctl_address  0x4020180ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_ctl_mau_fsm_snapshot_cur_stateq_address  0x4020180ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_ctl_mau_fsm_snapshot_cur_stateq_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_ctl_mau_fsm_snapshot_cur_stateq_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_ctl_mau_fsm_snapshot_cur_stateq_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_ctl_mau_fsm_snapshot_cur_stateq_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_ctl_mau_snapshot_config_address  0x4020188ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_ctl_mau_snapshot_timestamp_trigger_hi_address  0x402018cul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_ctl_mau_snapshot_timestamp_trigger_lo_address  0x40201a0ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_ctl_mau_snapshot_timestamp_hi_address  0x40201a4ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_ctl_mau_snapshot_timestamp_lo_address  0x40201b0ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_ctl_mau_snapshot_datapath_capture_address  0x40201b8ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_ctl_mau_snapshot_datapath_capture_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_ctl_mau_snapshot_datapath_capture_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_ctl_mau_snapshot_datapath_capture_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_ctl_mau_snapshot_datapath_capture_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_table_addr_format_address  0x40201c0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_table_addr_format_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_table_addr_format_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_dp_imem_table_addr_format_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_dp_imem_table_addr_format_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_table_selector_fallback_addr_address  0x4020400ul
#define DEF_tof2_reg_pipes_mau_dp_imem_table_selector_fallback_addr_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_table_selector_fallback_addr_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_dp_imem_table_selector_fallback_addr_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_dp_imem_table_selector_fallback_addr_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_mau_snapshot_imem_logical_read_adr_address  0x4020440ul
#define DEF_tof2_reg_pipes_mau_dp_mau_snapshot_imem_logical_read_adr_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_mau_snapshot_imem_logical_read_adr_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_dp_mau_snapshot_imem_logical_read_adr_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_dp_mau_snapshot_imem_logical_read_adr_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_intr_enable0_mau_gfm_hash_address  0x4020480ul
#define DEF_tof2_reg_pipes_mau_dp_intr_enable1_mau_gfm_hash_address  0x4020484ul
#define DEF_tof2_reg_pipes_mau_dp_intr_inject_mau_gfm_hash_address  0x4020488ul
#define DEF_tof2_reg_pipes_mau_dp_intr_freeze_enable_mau_gfm_hash_address  0x402048cul
#define DEF_tof2_reg_pipes_mau_dp_imem_word_read_override_address  0x40204a0ul
#define DEF_tof2_reg_pipes_mau_dp_mau_snapshot_imem_logical_selector_fallback_address  0x40204a4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_table_selector_fallback_icxbar_ctl_address  0x40204b0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_table_selector_fallback_icxbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_table_selector_fallback_icxbar_ctl_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_imem_table_selector_fallback_icxbar_ctl_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_dp_imem_table_selector_fallback_icxbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_dft_csr_memctrl_dp_address  0x40204c0ul
#define DEF_tof2_reg_pipes_mau_dp_action_output_delay_address  0x40204c8ul
#define DEF_tof2_reg_pipes_mau_dp_action_output_delay_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_action_output_delay_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_action_output_delay_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_action_output_delay_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_cur_stage_dependency_on_prev_address  0x40204d0ul
#define DEF_tof2_reg_pipes_mau_dp_cur_stage_dependency_on_prev_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_cur_stage_dependency_on_prev_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_cur_stage_dependency_on_prev_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_cur_stage_dependency_on_prev_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_next_stage_dependency_on_cur_address  0x40204d8ul
#define DEF_tof2_reg_pipes_mau_dp_next_stage_dependency_on_cur_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_next_stage_dependency_on_cur_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_next_stage_dependency_on_cur_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_next_stage_dependency_on_cur_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_pipelength_added_stages_address  0x40204e0ul
#define DEF_tof2_reg_pipes_mau_dp_pipelength_added_stages_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_pipelength_added_stages_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_pipelength_added_stages_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_pipelength_added_stages_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_mau_match_input_xbar_exact_match_enable_address  0x40204e8ul
#define DEF_tof2_reg_pipes_mau_dp_mau_match_input_xbar_exact_match_enable_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_mau_match_input_xbar_exact_match_enable_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_mau_match_input_xbar_exact_match_enable_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_mau_match_input_xbar_exact_match_enable_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_match_ie_input_mux_sel_address  0x40204f0ul
#define DEF_tof2_reg_pipes_mau_dp_imem_parity_ctl_address  0x40204f4ul
#define DEF_tof2_reg_pipes_mau_dp_phv_fifo_enable_address  0x40204f8ul
#define DEF_tof2_reg_pipes_mau_dp_stage_concurrent_with_prev_address  0x40204fcul
#define DEF_tof2_reg_pipes_mau_dp_imem_table_addr_egress_address  0x4020600ul
#define DEF_tof2_reg_pipes_mau_dp_mau_diag_adb_ctl_address  0x4020604ul
#define DEF_tof2_reg_pipes_mau_dp_intr_status_mau_imem_address  0x4020608ul
#define DEF_tof2_reg_pipes_mau_dp_intr_enable0_mau_imem_address  0x402060cul
#define DEF_tof2_reg_pipes_mau_dp_intr_enable1_mau_imem_address  0x4020610ul
#define DEF_tof2_reg_pipes_mau_dp_intr_inject_mau_imem_address  0x4020614ul
#define DEF_tof2_reg_pipes_mau_dp_intr_freeze_enable_mau_imem_address  0x4020618ul
#define DEF_tof2_reg_pipes_mau_dp_intr_status_mau_snapshot_address  0x402061cul
#define DEF_tof2_reg_pipes_mau_dp_intr_enable0_mau_snapshot_address  0x4020620ul
#define DEF_tof2_reg_pipes_mau_dp_intr_enable1_mau_snapshot_address  0x4020624ul
#define DEF_tof2_reg_pipes_mau_dp_intr_inject_mau_snapshot_address  0x4020628ul
#define DEF_tof2_reg_pipes_mau_dp_intr_freeze_enable_mau_snapshot_address  0x402062cul
#define DEF_tof2_reg_pipes_mau_dp_mau_scratch_address  0x4020630ul
#define DEF_tof2_reg_pipes_mau_dp_imem_sbe_errlog_address  0x4020634ul
#define DEF_tof2_reg_pipes_mau_dp_hashout_ctl_address  0x4020638ul
#define DEF_tof2_reg_pipes_mau_dp_intr_status_mau_gfm_hash_address  0x402063cul
#define DEF_tof2_reg_pipes_mau_dp_phv_ingress_thread_address  0x4020680ul
#define DEF_tof2_reg_pipes_mau_dp_phv_ingress_thread_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_phv_ingress_thread_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_phv_ingress_thread_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_phv_ingress_thread_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_phv_ingress_thread_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_dp_phv_ingress_thread_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_dp_phv_ingress_thread_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_phv_egress_thread_address  0x4020700ul
#define DEF_tof2_reg_pipes_mau_dp_phv_egress_thread_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_phv_egress_thread_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_phv_egress_thread_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_phv_egress_thread_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_phv_egress_thread_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_dp_phv_egress_thread_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_dp_phv_egress_thread_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_phv_ingress_thread_imem_address  0x4020780ul
#define DEF_tof2_reg_pipes_mau_dp_phv_ingress_thread_imem_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_phv_ingress_thread_imem_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_phv_ingress_thread_imem_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_phv_ingress_thread_imem_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_phv_ingress_thread_imem_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_dp_phv_ingress_thread_imem_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_dp_phv_ingress_thread_imem_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_address  0x4022000ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_address  0x4022000ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_lo_address  0x4022000ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_lo_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_lo_array_dim_0_count  0x40ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_lo_array_dim_0_index_max  0x3ful
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_lo_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_lo_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_lo_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_lo_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_hi_address  0x4022200ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_hi_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_hi_array_dim_0_count  0x40ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_hi_array_dim_0_index_max  0x3ful
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_hi_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_hi_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_hi_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_hi_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword8b_address  0x4022800ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword8b_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword8b_array_dim_0_count  0x40ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword8b_array_dim_0_index_max  0x3ful
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword8b_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword8b_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword8b_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword8b_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword16b_address  0x4022c00ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword16b_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword16b_array_dim_0_count  0x60ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword16b_array_dim_0_index_max  0x5ful
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword16b_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword16b_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword16b_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword16b_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_address  0x4023000ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_array_element_size  0x800ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_lo_address  0x4023000ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_lo_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_lo_array_dim_0_count  0x14ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_lo_array_dim_0_index_max  0x13ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_lo_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_lo_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_lo_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_lo_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_hi_address  0x4023100ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_hi_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_hi_array_dim_0_count  0x14ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_hi_array_dim_0_index_max  0x13ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_hi_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_hi_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_hi_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_hi_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword8b_address  0x4023400ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword8b_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword8b_array_dim_0_count  0x14ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword8b_array_dim_0_index_max  0x13ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword8b_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword8b_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword8b_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword8b_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword16b_address  0x4023600ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword16b_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword16b_array_dim_0_count  0x14ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword16b_array_dim_0_index_max  0x13ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword16b_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword16b_array_dim_1_count  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword16b_array_dim_1_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword16b_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_address  0x4030000ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_address  0x4030000ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_816b_ctl_address  0x4030000ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_816b_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_816b_ctl_array_dim_0_count  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_816b_ctl_array_dim_0_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_816b_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_816b_ctl_array_dim_1_count  0x100ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_816b_ctl_array_dim_1_index_max  0xfful
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_816b_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_mau_match_input_xbar_ternary_match_enable_address  0x4032000ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_mau_match_input_xbar_ternary_match_enable_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_mau_match_input_xbar_ternary_match_enable_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_mau_match_input_xbar_ternary_match_enable_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_mau_match_input_xbar_ternary_match_enable_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_tswizzle_address  0x4032080ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_tswizzle_tcam_byte_swizzle_ctl_address  0x4032080ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_tswizzle_tcam_byte_swizzle_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_tswizzle_tcam_byte_swizzle_ctl_array_count  0x11ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_tswizzle_tcam_byte_swizzle_ctl_array_index_max  0x10ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_tswizzle_tcam_byte_swizzle_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_32b_ctl_address  0x4033000ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_32b_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_32b_ctl_array_dim_0_count  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_32b_ctl_array_dim_0_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_32b_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_32b_ctl_array_dim_1_count  0x100ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_32b_ctl_array_dim_1_index_max  0xfful
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_32b_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_address  0x4038000ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_parity_group_mask_address  0x4038000ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_parity_group_mask_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_parity_group_mask_array_dim_0_count  0x8ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_parity_group_mask_array_dim_0_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_parity_group_mask_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_parity_group_mask_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_parity_group_mask_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_parity_group_mask_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_hash_seed_address  0x4038100ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_hash_seed_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_hash_seed_array_count  0x34ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_hash_seed_array_index_max  0x33ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_hash_seed_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_galois_field_matrix_address  0x403c000ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_galois_field_matrix_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_galois_field_matrix_array_dim_0_count  0x40ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_galois_field_matrix_array_dim_0_index_max  0x3ful
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_galois_field_matrix_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_galois_field_matrix_array_dim_1_count  0x40ul
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_galois_field_matrix_array_dim_1_index_max  0x3ful
#define DEF_tof2_reg_pipes_mau_dp_xbar_hash_hash_galois_field_matrix_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_address  0x4040000ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_pbs_cresp_ecc_address  0x4040000ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_pbs_sreq_ecc_address  0x4040004ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_amod_ecc_address  0x4040008ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_amod_ecc_sbe_errlog_address  0x404000cul
#define DEF_tof2_reg_pipes_mau_cfg_regs_amod_ecc_mbe_errlog_address  0x4040010ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_amod_req_interval_address  0x4040014ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_amod_req_limit_address  0x4040018ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_intr_status_mau_cfg_address  0x404001cul
#define DEF_tof2_reg_pipes_mau_cfg_regs_intr_enable0_mau_cfg_address  0x4040020ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_intr_enable1_mau_cfg_address  0x4040024ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_intr_inject_mau_cfg_address  0x4040028ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_intr_freeze_enable_mau_cfg_address  0x404002cul
#define DEF_tof2_reg_pipes_mau_cfg_regs_intr_decode_top_address  0x4040030ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_q_hole_acc_errlog_hi_address  0x4040034ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_q_hole_acc_errlog_lo_address  0x4040038ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_sreq_stats_timeout_errlog_address  0x404003cul
#define DEF_tof2_reg_pipes_mau_cfg_regs_sreq_idle_timeout_errlog_address  0x4040080ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_movereg_tcam_only_address  0x4040084ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_mem_slow_mode_address  0x4040088ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_lt_thread_address  0x404008cul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_dram_thread_address  0x4040090ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_imem_bubble_req_address  0x4040094ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_cmd_queue_timeout_address  0x4040098ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_diag_pbus_enable_address  0x404009cul
#define DEF_tof2_reg_pipes_mau_cfg_regs_stats_dump_ctl_address  0x40400c0ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_stats_dump_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_stats_dump_ctl_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_stats_dump_ctl_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_cfg_regs_stats_dump_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_idle_dump_ctl_address  0x4040100ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_idle_dump_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_idle_dump_ctl_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_idle_dump_ctl_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_cfg_regs_idle_dump_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_diag_valid_ctl_address  0x4040140ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_diag_cfg_ctl_address  0x4040144ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_diag_tcam_hit_xbar_ctl_address  0x4040148ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_amod_protocol_errlog_address  0x404014cul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_diag_cfg_oxbar_ctl_address  0x4040160ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_diag_cfg_oxbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_diag_cfg_oxbar_ctl_array_count  0x8ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_diag_cfg_oxbar_ctl_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_diag_cfg_oxbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_pbs_creq_errlog_address  0x4040180ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_pbs_creq_errlog_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_pbs_creq_errlog_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_pbs_creq_errlog_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_pbs_creq_errlog_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_pbs_cresp_errlog_address  0x4040190ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_pbs_cresp_errlog_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_pbs_cresp_errlog_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_pbs_cresp_errlog_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_pbs_cresp_errlog_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_pbs_sreq_errlog_address  0x40401a0ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_pbs_sreq_errlog_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_pbs_sreq_errlog_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_pbs_sreq_errlog_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_pbs_sreq_errlog_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_stats_alu_lt_address  0x40401b0ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_stats_alu_lt_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_stats_alu_lt_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_stats_alu_lt_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_stats_alu_lt_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_uram_thread_address  0x40401c0ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_uram_thread_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_uram_thread_array_count  0x3ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_uram_thread_array_index_max  0x2ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_uram_thread_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_amod_pre_drain_delay_address  0x40401d0ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_amod_pre_drain_delay_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_amod_pre_drain_delay_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_amod_pre_drain_delay_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_amod_pre_drain_delay_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_amod_wide_bubble_rsp_delay_address  0x40401d8ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_amod_wide_bubble_rsp_delay_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_amod_wide_bubble_rsp_delay_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_amod_wide_bubble_rsp_delay_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_amod_wide_bubble_rsp_delay_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_mram_thread_address  0x40401e0ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_mram_thread_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_mram_thread_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_mram_thread_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_mram_thread_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_sreq_timeout_address  0x40401e8ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_sreq_timeout_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_sreq_timeout_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_sreq_timeout_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_mau_cfg_sreq_timeout_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_dft_csr_memctrl_glue_address  0x40401f0ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_tcam_scrub_ctl_address  0x40401f4ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_stage_dump_ctl_address  0x40401f8ul
#define DEF_tof2_reg_pipes_mau_cfg_regs_pbs_creq_ecc_address  0x40401fcul
#define DEF_tof2_reg_pipes_mau_tcams_address  0x4040800ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_address  0x4040800ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_address  0x4040800ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_array_dim_1_count  0x8ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_array_dim_1_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_array_dim_2_count  0x8ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_array_dim_2_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_array_dim_2_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_byte_ctl_address  0x4040a00ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_byte_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_byte_ctl_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_byte_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_byte_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_byte_ctl_array_dim_1_count  0x8ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_byte_ctl_array_dim_1_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_byte_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_output_ctl_address  0x4040a80ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_output_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_output_ctl_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_output_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_output_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_output_ctl_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_output_ctl_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_output_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_bit_mux_ctl_address  0x4040b00ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_bit_mux_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_bit_mux_ctl_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_bit_mux_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_bit_mux_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_bit_mux_ctl_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_bit_mux_ctl_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_bit_mux_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_halfbyte_mux_ctl_address  0x4040b80ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_halfbyte_mux_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_halfbyte_mux_ctl_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_halfbyte_mux_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_halfbyte_mux_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_halfbyte_mux_ctl_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_halfbyte_mux_ctl_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_halfbyte_mux_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_tcams_col_address  0x4040c00ul
#define DEF_tof2_reg_pipes_mau_tcams_col_array_element_size  0x100ul
#define DEF_tof2_reg_pipes_mau_tcams_col_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_tcams_col_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_tcams_col_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_tcams_col_tcam_ghost_thread_en_address  0x4040c00ul
#define DEF_tof2_reg_pipes_mau_tcams_col_tcam_ghost_thread_en_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_tcams_col_tcam_ghost_thread_en_array_count  0xcul
#define DEF_tof2_reg_pipes_mau_tcams_col_tcam_ghost_thread_en_array_index_max  0xbul
#define DEF_tof2_reg_pipes_mau_tcams_col_tcam_ghost_thread_en_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_tcams_col_tcam_table_map_address  0x4040c80ul
#define DEF_tof2_reg_pipes_mau_tcams_col_tcam_table_map_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_tcams_col_tcam_table_map_array_count  0x8ul
#define DEF_tof2_reg_pipes_mau_tcams_col_tcam_table_map_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_tcams_col_tcam_table_map_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_tcams_col_tcam_mode_address  0x4040cc0ul
#define DEF_tof2_reg_pipes_mau_tcams_col_tcam_mode_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_tcams_col_tcam_mode_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_tcams_col_tcam_mode_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_tcams_col_tcam_mode_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_sbe_errlog_address  0x4040e00ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_sbe_errlog_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_sbe_errlog_array_count  0xcul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_sbe_errlog_array_index_max  0xbul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_sbe_errlog_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_tcams_mau_diag_tcam_clk_en_address  0x4040e40ul
#define DEF_tof2_reg_pipes_mau_tcams_intr_status_mau_tcam_array_address  0x4040e44ul
#define DEF_tof2_reg_pipes_mau_tcams_intr_enable0_mau_tcam_array_address  0x4040e48ul
#define DEF_tof2_reg_pipes_mau_tcams_intr_enable1_mau_tcam_array_address  0x4040e4cul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_match_adr_shift_address  0x4040e60ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_match_adr_shift_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_match_adr_shift_array_count  0x8ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_match_adr_shift_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_match_adr_shift_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_output_table_thread_address  0x4040f00ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_output_table_thread_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_output_table_thread_array_count  0x8ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_output_table_thread_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_output_table_thread_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_tcams_intr_inject_mau_tcam_array_address  0x4040f20ul
#define DEF_tof2_reg_pipes_mau_tcams_intr_freeze_enable_mau_tcam_array_address  0x4040f24ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_logical_channel_errlog_lo_address  0x4040f30ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_logical_channel_errlog_lo_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_logical_channel_errlog_lo_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_logical_channel_errlog_lo_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_logical_channel_errlog_lo_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_logical_channel_errlog_hi_address  0x4040f80ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_logical_channel_errlog_hi_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_logical_channel_errlog_hi_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_logical_channel_errlog_hi_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_logical_channel_errlog_hi_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_tcams_atomic_mod_tcam_go_address  0x4040f90ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_piped_address  0x4040f98ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_error_detect_enable_address  0x4040f9cul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_parity_control_address  0x4040fc0ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_parity_control_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_parity_control_array_count  0xcul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_parity_control_array_index_max  0xbul
#define DEF_tof2_reg_pipes_mau_tcams_tcam_parity_control_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_address  0x4060000ul
#define DEF_tof2_reg_pipes_mau_rams_array_address  0x4060000ul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_address  0x4060000ul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_address  0x4060000ul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_array_element_size  0x40ul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_array_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_ctl_address  0x4060000ul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_ctl_r_l_action_o_mux_select_address  0x4060000ul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_ctl_l_stats_alu_o_mux_select_address  0x4060004ul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_ctl_l_meter_alu_o_mux_select_address  0x4060008ul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_ctl_l_oflo_wr_o_mux_select_address  0x406000cul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_ctl_l_oflo2_wr_o_mux_select_address  0x4060010ul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_ctl_r_action_o_mux_select_address  0x4060014ul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_ctl_r_stats_alu_o_mux_select_address  0x4060018ul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_ctl_r_meter_alu_o_mux_select_address  0x406001cul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_ctl_r_oflo_wr_o_mux_select_address  0x4060020ul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_ctl_r_oflo2_wr_o_mux_select_address  0x4060024ul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_ctl_b_oflo_wr_o_mux_select_address  0x4060028ul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_ctl_b_oflo2dn_wr_o_mux_select_address  0x406002cul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_ctl_b_oflo2up_rd_o_mux_select_address  0x4060030ul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_ctl_t_oflo_rd_o_mux_select_address  0x4060034ul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_ctl_t_oflo2dn_rd_o_mux_select_address  0x4060038ul
#define DEF_tof2_reg_pipes_mau_rams_array_switchbox_row_ctl_t_oflo2up_wr_o_mux_select_address  0x406003cul
#define DEF_tof2_reg_pipes_mau_rams_array_row_address  0x4068000ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_array_element_size  0x1000ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_array_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_address  0x4068000ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_array_element_size  0x80ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_array_count  0xcul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_array_index_max  0xbul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_match_mask_address  0x4068000ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_match_mask_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_match_mask_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_match_mask_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_match_mask_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_unit_ram_ctl_address  0x4068010ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_match_ram_vpn_address  0x4068014ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_match_nibble_s0q1_enable_address  0x4068018ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_match_nibble_s1q0_enable_address  0x406801cul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_match_next_table_bitpos_address  0x4068040ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_unit_ram_ecc_address  0x4068044ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_unit_ram_sbe_errlog_address  0x4068048ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_unit_ram_mbe_errlog_address  0x406804cul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_match_bytemask_address  0x4068060ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_match_bytemask_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_match_bytemask_array_count  0x5ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_match_bytemask_array_index_max  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_ram_match_bytemask_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_address  0x4068800ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_array_dim_2_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_array_dim_2_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_array_dim_2_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_adr_xbar_address  0x4068c00ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_bank_enable_address  0x4068c00ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_bank_enable_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_bank_enable_array_count  0xcul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_bank_enable_array_index_max  0xbul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_bank_enable_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_adr_xbar_alu_hashdata_bytemask_address  0x4068c80ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_row_hashadr_xbar_ctl_address  0x4068c90ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_row_hashadr_xbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_row_hashadr_xbar_ctl_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_row_hashadr_xbar_ctl_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_row_hashadr_xbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_mem_hashadr_xbar_ctl_address  0x4068cc0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_mem_hashadr_xbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_mem_hashadr_xbar_ctl_array_count  0xcul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_mem_hashadr_xbar_ctl_array_index_max  0xbul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_mem_hashadr_xbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_address  0x4068d00ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_bank_enable_address  0x4068d00ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_bank_enable_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_bank_enable_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_bank_enable_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_bank_enable_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_address_address  0x4068d10ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_address_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_address_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_address_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_address_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_version_valid_address  0x4068d20ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_version_valid_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_version_valid_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_version_valid_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_version_valid_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_input_data_ctl_address  0x4068d30ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_input_data_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_input_data_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_input_data_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_input_data_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_result_bus_select_address  0x4068d38ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_result_bus_select_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_result_bus_select_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_result_bus_select_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_result_bus_select_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_data_address  0x4068d80ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_data_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_data_array_dim_0_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_data_array_dim_0_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_data_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_data_array_dim_1_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_data_array_dim_1_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_data_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_mask_address  0x4068dc0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_mask_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_mask_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_mask_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_mask_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_mask_array_dim_1_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_mask_array_dim_1_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_match_mask_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_bus_overload_bytemask_address  0x4068de0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_bus_overload_bytemask_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_bus_overload_bytemask_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_bus_overload_bytemask_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_bus_overload_bytemask_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_hashkey_data_address  0x4068df0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_hashkey_data_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_hashkey_data_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_hashkey_data_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_stash_stash_hashkey_data_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_address  0x4068e00ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_array_element_size  0x80ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_ctl_address  0x4068e00ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_matchdata_xor_en_address  0x4068e04ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_vv_entry_address  0x4068e10ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_vv_entry_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_vv_entry_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_vv_entry_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_vv_entry_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_entry_matchdata_address  0x4068e40ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_entry_matchdata_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_entry_matchdata_array_dim_0_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_entry_matchdata_array_dim_0_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_entry_matchdata_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_entry_matchdata_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_entry_matchdata_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_entry_matchdata_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_data_entry_address  0x4068e60ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_data_entry_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_data_entry_array_dim_0_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_data_entry_array_dim_0_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_data_entry_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_data_entry_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_data_entry_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_data_entry_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_xbar_address  0x4068f00ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_xbar_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_xbar_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_xbar_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_xbar_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_xbar_exactmatch_row_vh_xbar_ctl_address  0x4068f00ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_vh_xbar_stateful_meter_alu_data_ctl_address  0x4068f04ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_intr_freeze_enable_mau_unit_ram_row_address  0x4068f10ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_tind_ecc_error_uram_ctl_address  0x4068f18ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_tind_ecc_error_uram_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_tind_ecc_error_uram_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_tind_ecc_error_uram_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_tind_ecc_error_uram_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_emm_ecc_error_uram_ctl_address  0x4068f20ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_emm_ecc_error_uram_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_emm_ecc_error_uram_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_emm_ecc_error_uram_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_emm_ecc_error_uram_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_actiondata_error_uram_ctl_address  0x4068f28ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_actiondata_error_uram_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_actiondata_error_uram_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_actiondata_error_uram_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_actiondata_error_uram_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_intr_status_mau_unit_ram_row_address  0x4068f30ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_intr_enable0_mau_unit_ram_row_address  0x4068f34ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_intr_enable1_mau_unit_ram_row_address  0x4068f38ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_intr_inject_mau_unit_ram_row_address  0x4068f3cul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_address  0x4068f80ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_mau_diag_row_adb_clk_enable_address  0x4068f80ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_xbar_disable_ram_adr_address  0x4068f84ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_byte_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_byte_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_byte_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_byte_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_input_bytemask_address  0x4068f98ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_input_bytemask_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_input_bytemask_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_input_bytemask_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_input_bytemask_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_halfword_address  0x4068fc0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_halfword_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_halfword_array_dim_0_count  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_halfword_array_dim_0_index_max  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_halfword_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_halfword_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_halfword_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_halfword_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_word_address  0x4068fe0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_word_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_word_array_dim_0_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_word_array_dim_0_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_word_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_word_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_word_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_word_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_address  0x4070000ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_address  0x4070000ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_array_element_size  0x400ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_array_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_vh_xbars_address  0x4070000ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_idletime_adr_xbar_ctl_address  0x4070000ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_idletime_adr_xbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_idletime_adr_xbar_ctl_array_count  0x6ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_idletime_adr_xbar_ctl_array_index_max  0x5ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_idletime_adr_xbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_oflo2_adr_xbar_ctl_address  0x4070020ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_oflo2_adr_xbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_oflo2_adr_xbar_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_oflo2_adr_xbar_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_oflo2_adr_xbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_tind_adr_xbar_ctl_address  0x4070030ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_tind_adr_xbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_tind_adr_xbar_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_tind_adr_xbar_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_tind_adr_xbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_oflo_adr_xbar_ctl_address  0x4070038ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_oflo_adr_xbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_oflo_adr_xbar_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_oflo_adr_xbar_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_oflo_adr_xbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_address  0x4070080ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_vpn_ctl_address  0x4070080ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_intr_status_mau_synth2port_address  0x4070084ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_intr_enable0_mau_synth2port_address  0x4070088ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_intr_enable1_mau_synth2port_address  0x407008cul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_intr_inject_mau_synth2port_address  0x4070090ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_mau_synth2port_errlog_address  0x4070094ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_mau_synth2port_error_ctl_address  0x4070098ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_ctl_address  0x407009cul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_fabric_ctl_address  0x40700c0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_fabric_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_fabric_ctl_array_dim_0_count  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_fabric_ctl_array_dim_0_index_max  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_fabric_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_fabric_ctl_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_fabric_ctl_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_fabric_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_hbus_members_address  0x40700e0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_hbus_members_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_hbus_members_array_dim_0_count  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_hbus_members_array_dim_0_index_max  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_hbus_members_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_hbus_members_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_hbus_members_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_hbus_members_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_address  0x4070200ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_atomic_mod_shadow_ram_status_left_address  0x4070200ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_atomic_mod_shadow_ram_status_left_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_atomic_mod_shadow_ram_status_left_array_count  0x6ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_atomic_mod_shadow_ram_status_left_array_index_max  0x5ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_atomic_mod_shadow_ram_status_left_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_atomic_mod_shadow_ram_status_right_address  0x4070220ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_atomic_mod_shadow_ram_status_right_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_atomic_mod_shadow_ram_status_right_array_count  0x6ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_atomic_mod_shadow_ram_status_right_array_index_max  0x5ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_atomic_mod_shadow_ram_status_right_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_sbe_inj_address  0x4070280ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_mbe_inj_address  0x4070284ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_adrmux_row_mem_slow_mode_address  0x4070288ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_intr_status_mau_adrmux_row_address  0x407028cul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_intr_enable0_mau_adrmux_row_address  0x4070290ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_intr_enable1_mau_adrmux_row_address  0x4070294ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_intr_inject_mau_adrmux_row_address  0x4070298ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_intr_freeze_enable_mau_adrmux_row_address  0x407029cul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_ram_address_mux_ctl_address  0x40702c0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_ram_address_mux_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_ram_address_mux_ctl_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_ram_address_mux_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_ram_address_mux_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_ram_address_mux_ctl_array_dim_1_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_ram_address_mux_ctl_array_dim_1_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_ram_address_mux_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_unitram_config_address  0x4070300ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_unitram_config_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_unitram_config_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_unitram_config_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_unitram_config_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_unitram_config_array_dim_1_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_unitram_config_array_dim_1_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_unitram_config_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_config_address  0x4070340ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_config_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_config_array_count  0x6ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_config_array_index_max  0x5ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_config_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_sbe_errlog_address  0x4070360ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_sbe_errlog_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_sbe_errlog_array_count  0x6ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_sbe_errlog_array_index_max  0x5ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_sbe_errlog_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_mbe_errlog_address  0x4070380ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_mbe_errlog_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_mbe_errlog_array_count  0x6ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_mbe_errlog_array_index_max  0x5ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_mbe_errlog_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_logical_to_physical_sweep_grant_ctl_address  0x40703a0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_logical_to_physical_sweep_grant_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_logical_to_physical_sweep_grant_ctl_array_count  0x6ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_logical_to_physical_sweep_grant_ctl_array_index_max  0x5ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_logical_to_physical_sweep_grant_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_physical_to_logical_req_inc_ctl_address  0x40703c0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_physical_to_logical_req_inc_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_physical_to_logical_req_inc_ctl_array_count  0x6ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_physical_to_logical_req_inc_ctl_array_index_max  0x5ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_physical_to_logical_req_inc_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_cfg_rd_clear_val_address  0x40703e0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_cfg_rd_clear_val_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_cfg_rd_clear_val_array_count  0x6ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_cfg_rd_clear_val_array_index_max  0x5ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_cfg_rd_clear_val_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_mask_address  0x4072000ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_mask_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_mask_array_dim_0_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_mask_array_dim_0_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_mask_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_mask_array_dim_1_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_mask_array_dim_1_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_mask_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_shift_address  0x4072040ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_shift_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_shift_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_shift_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_shift_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mapram_color_write_switchbox_address  0x4072060ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mapram_color_write_switchbox_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mapram_color_write_switchbox_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mapram_color_write_switchbox_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mapram_color_write_switchbox_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mapram_color_write_switchbox_ctl_address  0x4072060ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mapram_color_write_switchbox_ctl_r_oflo_color_write_o_mux_select_address  0x4072060ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mapram_color_write_switchbox_ctl_b_oflo_color_write_o_mux_select_address  0x4072064ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mau_selector_action_adr_shift_address  0x4072100ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mau_selector_action_adr_shift_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mau_selector_action_adr_shift_array_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mau_selector_action_adr_shift_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mau_selector_action_adr_shift_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_intr_mau_decode_memory_core_address  0x4072120ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_intr_mau_decode_memory_core_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_intr_mau_decode_memory_core_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_intr_mau_decode_memory_core_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_intr_mau_decode_memory_core_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_data_delay_ctl_address  0x4072130ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_data_delay_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_data_delay_ctl_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_data_delay_ctl_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_data_delay_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_address  0x4072180ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_address  0x4072180ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_array_element_size  0x20ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_ctl_address  0x4072180ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_ctl_t_oflo2up_adr_o_mux_select_address  0x4072180ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_ctl_l_oflo_adr_o_mux_select_address  0x4072188ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_ctl_l_oflo2_adr_o_mux_select_address  0x407218cul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_ctl_r_oflo_adr_o_mux_select_address  0x4072190ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_ctl_r_oflo2_adr_o_mux_select_address  0x4072194ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_ctl_b_oflo_adr_o_mux_select_address  0x4072198ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_ctl_b_oflo2dn_adr_o_mux_select_address  0x407219cul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mapram_color_switchbox_address  0x4072400ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mapram_color_switchbox_row_address  0x4072400ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mapram_color_switchbox_row_array_element_size  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mapram_color_switchbox_row_array_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mapram_color_switchbox_row_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mapram_color_switchbox_row_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mapram_color_switchbox_row_ctl_address  0x4072400ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mapram_color_switchbox_row_ctl_t_oflo_color_o_mux_select_address  0x4072400ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mapram_color_switchbox_row_ctl_r_color0_mux_select_address  0x4072408ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_mapram_color_switchbox_row_ctl_r_color1_mux_select_address  0x407240cul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_action_ctl_address  0x4072480ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_action_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_action_ctl_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_action_ctl_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_action_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_error_ctl_address  0x4072490ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_error_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_error_ctl_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_error_ctl_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_alu_group_error_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_action_adr_fallback_address  0x40724c0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_action_adr_fallback_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_action_adr_fallback_array_dim_0_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_action_adr_fallback_array_dim_0_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_action_adr_fallback_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_action_adr_fallback_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_action_adr_fallback_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_selector_action_adr_fallback_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_address  0x4072600ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_array_element_size  0x80ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_stats_address  0x4072600ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_stats_lrt_update_interval_address  0x4072600ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_stats_lrt_update_interval_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_stats_lrt_update_interval_array_count  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_stats_lrt_update_interval_array_index_max  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_stats_lrt_update_interval_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_stats_mau_stats_alu_status_ctl_address  0x4072610ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_stats_statistics_ctl_address  0x4072618ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_stats_statistics_ctl_teop_en_address  0x407261cul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_stats_mau_diag_stats_alu_address  0x4072640ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_stats_intr_status_mau_stats_alu_address  0x4072644ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_stats_intr_enable0_mau_stats_alu_address  0x4072648ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_stats_intr_enable1_mau_stats_alu_address  0x407264cul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_stats_intr_inject_mau_stats_alu_address  0x4072660ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_stats_mau_stats_alu_status_address  0x4072664ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_stats_lrt_threshold_address  0x4072670ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_stats_lrt_threshold_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_stats_lrt_threshold_array_count  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_stats_lrt_threshold_array_index_max  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_stats_wrap_stats_lrt_threshold_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_address  0x4073000ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_array_element_size  0x400ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_meter_address  0x4073000ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_meter_meter_ctl_teop_en_address  0x4073000ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_meter_red_value_ctl_address  0x4073008ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_meter_meter_ctl_address  0x407300cul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_selector_address  0x4073020ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_selector_selector_alu_ctl_address  0x4073020ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_selector_intr_status_mau_selector_alu_address  0x4073024ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_selector_intr_enable0_mau_selector_alu_address  0x4073028ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_selector_intr_enable1_mau_selector_alu_address  0x407302cul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_selector_intr_inject_mau_selector_alu_address  0x4073030ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_selector_mau_selector_alu_errlog_address  0x4073034ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_selector_mau_meter_alu_group_status_address  0x4073038ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_selector_mau_meter_alu_group_status_ctl_address  0x407303cul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_address  0x4073200ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_mau_diag_meter_alu_group_address  0x4073200ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_stateful_clear_action_output_address  0x4073204ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_const_regfile_address  0x4073210ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_const_regfile_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_const_regfile_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_const_regfile_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_const_regfile_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_const_regfile_msbs_address  0x4073220ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_const_regfile_msbs_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_const_regfile_msbs_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_const_regfile_msbs_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_const_regfile_msbs_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_mathtable_address  0x4073230ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_mathtable_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_mathtable_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_mathtable_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_mathtable_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_common_address  0x4073280ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_common_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_common_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_common_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_common_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_tmatch_mask_address  0x4073290ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_tmatch_mask_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_tmatch_mask_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_tmatch_mask_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_tmatch_mask_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_tmatch_mask_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_tmatch_mask_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_tmatch_mask_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_state_alu_address  0x40732c0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_state_alu_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_state_alu_array_dim_0_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_state_alu_array_dim_0_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_state_alu_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_state_alu_array_dim_1_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_state_alu_array_dim_1_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_state_alu_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr2_state_alu_address  0x4073300ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr2_state_alu_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr2_state_alu_array_dim_0_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr2_state_alu_array_dim_0_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr2_state_alu_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr2_state_alu_array_dim_1_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr2_state_alu_array_dim_1_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr2_state_alu_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_cmp_alu_address  0x4073340ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_cmp_alu_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_cmp_alu_array_dim_0_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_cmp_alu_array_dim_0_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_cmp_alu_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_cmp_alu_array_dim_1_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_cmp_alu_array_dim_1_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_cmp_alu_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_output_alu_address  0x4073380ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_output_alu_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_output_alu_array_dim_0_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_output_alu_array_dim_0_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_output_alu_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_output_alu_array_dim_1_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_output_alu_array_dim_1_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_output_alu_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_stateful_pred_intr_address  0x40733c0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_mathunit_ctl_address  0x40733c8ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_stateful_ctl_address  0x40733ccul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_tmatch_alu_address  0x40733e0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_tmatch_alu_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_tmatch_alu_array_dim_0_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_tmatch_alu_array_dim_0_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_tmatch_alu_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_tmatch_alu_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_tmatch_alu_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_tmatch_alu_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_address  0x4078000ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_address  0x4078000ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_to_teop_adr_oxbar_ctl_address  0x4078000ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_to_teop_adr_oxbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_to_teop_adr_oxbar_ctl_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_to_teop_adr_oxbar_ctl_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_to_teop_adr_oxbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_teop_bus_ctl_address  0x4078010ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_teop_bus_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_teop_bus_ctl_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_teop_bus_ctl_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_teop_bus_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_snapshot_meter_adr_address  0x4078020ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_snapshot_meter_adr_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_snapshot_meter_adr_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_snapshot_meter_adr_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_snapshot_meter_adr_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_8b_enable_address  0x4078030ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_8b_enable_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_8b_enable_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_8b_enable_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_8b_enable_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_eop_bus_delay_address  0x4078038ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_eop_bus_delay_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_eop_bus_delay_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_eop_bus_delay_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_eop_bus_delay_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_ad_stats_alu_to_logical_xbar_ctl_address  0x4078040ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_ad_stats_alu_to_logical_xbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_ad_stats_alu_to_logical_xbar_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_ad_stats_alu_to_logical_xbar_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_ad_stats_alu_to_logical_xbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_ad_meter_alu_to_logical_xbar_ctl_address  0x4078048ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_ad_meter_alu_to_logical_xbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_ad_meter_alu_to_logical_xbar_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_ad_meter_alu_to_logical_xbar_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_ad_meter_alu_to_logical_xbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_idle_pop_ctl_address  0x4078050ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_idle_pop_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_idle_pop_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_idle_pop_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_idle_pop_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_bubble_req_address  0x4078058ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_bubble_req_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_bubble_req_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_bubble_req_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_bubble_req_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_bubble_req_address  0x4078060ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_bubble_req_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_bubble_req_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_bubble_req_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_bubble_req_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_idle_bubble_req_address  0x4078068ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_idle_bubble_req_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_idle_bubble_req_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_idle_bubble_req_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_idle_bubble_req_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_bubble_req_ctl_address  0x4078070ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_bubble_req_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_bubble_req_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_bubble_req_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_bubble_req_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_oflo_adr_user_address  0x4078078ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_oflo_adr_user_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_oflo_adr_user_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_oflo_adr_user_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_oflo_adr_user_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_atomic_mod_sram_go_pending_address  0x4078100ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_atomic_mod_sram_go_pending_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_atomic_mod_sram_go_pending_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_atomic_mod_sram_go_pending_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_atomic_mod_sram_go_pending_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_enable_address  0x4078108ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_diag_adr_dist_idletime_adr_oxbar_ctl_address  0x407810cul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_oflo_ctl_address  0x4078110ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_mem_slow_mode_address  0x4078114ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_rng_enable_address  0x4078118ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_diag_32b_oxbar_ctl_address  0x407811cul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_diag_32b_oxbar_premux_ctl_address  0x4078120ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_diag_8b_oxbar_ctl_address  0x4078124ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_diag_adb_map_address  0x4078128ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_diag_stats_adr_sel_address  0x407812cul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_diag_meter_adr_sel_address  0x4078130ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_diag_eop_vld_xport_address  0x4078134ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_intr_status_mau_ad_address  0x4078138ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_intr_enable0_mau_ad_address  0x407813cul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_8b_ixbar_ctl_address  0x4078180ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_8b_ixbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_8b_ixbar_ctl_array_count  0x20ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_8b_ixbar_ctl_array_index_max  0x1ful
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_8b_ixbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_16b_ixbar_ctl_address  0x4078200ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_16b_ixbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_16b_ixbar_ctl_array_count  0x20ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_16b_ixbar_ctl_array_index_max  0x1ful
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_16b_ixbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_32b_ixbar_ctl_address  0x4078280ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_32b_ixbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_32b_ixbar_ctl_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_32b_ixbar_ctl_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_32b_ixbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_color_output_map_address  0x40782c0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_color_output_map_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_color_output_map_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_color_output_map_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_color_output_map_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_color_logical_to_phys_icxbar_ctl_address  0x4078300ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_color_logical_to_phys_icxbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_color_logical_to_phys_icxbar_ctl_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_color_logical_to_phys_icxbar_ctl_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_color_logical_to_phys_icxbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_action_data_adr_icxbar_ctl_address  0x4078340ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_action_data_adr_icxbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_action_data_adr_icxbar_ctl_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_action_data_adr_icxbar_ctl_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_action_data_adr_icxbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_stats_adr_icxbar_ctl_address  0x4078380ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_stats_adr_icxbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_stats_adr_icxbar_ctl_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_stats_adr_icxbar_ctl_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_stats_adr_icxbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_meter_adr_icxbar_ctl_address  0x40783c0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_meter_adr_icxbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_meter_adr_icxbar_ctl_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_meter_adr_icxbar_ctl_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_meter_adr_icxbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_idletime_sweep_ctl_address  0x4078400ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_idletime_sweep_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_idletime_sweep_ctl_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_idletime_sweep_ctl_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_idletime_sweep_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_idletime_slip_address  0x4078440ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_idletime_slip_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_idletime_slip_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_idletime_slip_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_idletime_slip_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_idletime_slip_intr_ctl_address  0x4078480ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_idletime_slip_intr_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_idletime_slip_intr_ctl_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_idletime_slip_intr_ctl_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_idletime_slip_intr_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_idle_ctl_address  0x40784c0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_idle_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_idle_ctl_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_idle_ctl_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_idle_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_counter_logical_map_address  0x4078500ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_counter_logical_map_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_counter_logical_map_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_counter_logical_map_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_counter_logical_map_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_stage_vpn_offset_address  0x4078540ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_stage_vpn_offset_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_stage_vpn_offset_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_stage_vpn_offset_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_stage_vpn_offset_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stateful_instr_width_logical_address  0x4078580ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stateful_instr_width_logical_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stateful_instr_width_logical_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stateful_instr_width_logical_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stateful_instr_width_logical_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_intr_enable1_mau_ad_address  0x40785c0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_intr_inject_mau_ad_address  0x40785c4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_intr_freeze_enable_mau_ad_address  0x40785c8ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_idletime_slip_errlog_address  0x40785ccul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_idletime_adr_oxbar_ctl_address  0x40785e0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_idletime_adr_oxbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_idletime_adr_oxbar_ctl_array_count  0x5ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_idletime_adr_oxbar_ctl_array_index_max  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_idletime_adr_oxbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_packet_action_at_headertime_address  0x4078600ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_packet_action_at_headertime_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_packet_action_at_headertime_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_packet_action_at_headertime_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_packet_action_at_headertime_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_packet_action_at_headertime_array_dim_1_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_packet_action_at_headertime_array_dim_1_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_packet_action_at_headertime_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_ram_ctl_address  0x4078620ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_ram_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_ram_ctl_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_ram_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_ram_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_ram_ctl_array_dim_1_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_ram_ctl_array_dim_1_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_ram_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_sweep_errlog_address  0x4078640ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_adr_shift_address  0x4078644ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_sweep_ctl_address  0x4078650ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_sweep_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_sweep_ctl_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_sweep_ctl_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_sweep_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_sweep_cmd_ovr_ctl_address  0x4078660ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_sweep_cmd_ovr_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_sweep_cmd_ovr_ctl_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_sweep_cmd_ovr_ctl_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_sweep_cmd_ovr_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_sweep_num_subwords_address  0x4078670ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_sweep_num_subwords_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_sweep_num_subwords_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_sweep_num_subwords_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_sweep_num_subwords_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_pipe_delay_address  0x4078680ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_pipe_delay_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_pipe_delay_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_pipe_delay_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_pipe_delay_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_pipe_delay_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_pipe_delay_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_pipe_delay_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_lrt_fsm_sweep_size_address  0x4078690ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_lrt_fsm_sweep_size_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_lrt_fsm_sweep_size_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_lrt_fsm_sweep_size_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_lrt_fsm_sweep_size_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_lrt_fsm_sweep_offset_address  0x40786a0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_lrt_fsm_sweep_offset_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_lrt_fsm_sweep_offset_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_lrt_fsm_sweep_offset_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_lrt_fsm_sweep_offset_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_lrt_sweep_adr_address  0x40786b0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_lrt_sweep_adr_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_lrt_sweep_adr_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_lrt_sweep_adr_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_lrt_sweep_adr_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_rng_logical_map_ctl_address  0x40786c0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_rng_logical_map_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_rng_logical_map_ctl_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_rng_logical_map_ctl_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_immediate_data_rng_logical_map_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_ad_direct_address  0x40786d0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_ad_direct_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_ad_direct_array_count  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_ad_direct_array_index_max  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_ad_direct_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_stats_ctl_address  0x40786e0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_stats_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_stats_ctl_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_stats_ctl_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_stats_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_meter_ctl_address  0x40786f0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_meter_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_meter_ctl_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_meter_ctl_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_movereg_meter_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_ad_meter_virt_lt_address  0x4078700ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_ad_meter_virt_lt_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_ad_meter_virt_lt_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_ad_meter_virt_lt_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_ad_meter_virt_lt_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_ad_stats_virt_lt_address  0x4078710ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_ad_stats_virt_lt_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_ad_stats_virt_lt_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_ad_stats_virt_lt_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_ad_stats_virt_lt_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_stats_parity_control_address  0x4078720ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_stats_parity_control_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_stats_parity_control_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_stats_parity_control_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_stats_parity_control_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_stats_parity_errlog_address  0x4078730ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_stats_parity_errlog_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_stats_parity_errlog_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_stats_parity_errlog_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_stats_parity_errlog_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_meter_parity_control_address  0x4078740ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_meter_parity_control_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_meter_parity_control_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_meter_parity_control_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_deferred_meter_parity_control_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_def_meter_sbe_errlog_address  0x4078750ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_def_meter_sbe_errlog_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_def_meter_sbe_errlog_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_def_meter_sbe_errlog_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_def_meter_sbe_errlog_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_table_thread_address  0x4078760ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_table_thread_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_table_thread_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_table_thread_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_table_thread_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_table_thread_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_table_thread_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_adr_dist_table_thread_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_stats_alu_vpn_range_address  0x4078770ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_stats_alu_vpn_range_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_stats_alu_vpn_range_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_stats_alu_vpn_range_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_stats_alu_vpn_range_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_meter_alu_vpn_range_address  0x4078780ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_meter_alu_vpn_range_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_meter_alu_vpn_range_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_meter_alu_vpn_range_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_meter_alu_vpn_range_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_counter_oxbar_map_address  0x4078790ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_counter_oxbar_map_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_counter_oxbar_map_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_counter_oxbar_map_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_counter_oxbar_map_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_alu_adr_range_check_icxbar_map_address  0x40787a0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_alu_adr_range_check_icxbar_map_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_alu_adr_range_check_icxbar_map_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_alu_adr_range_check_icxbar_map_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_meter_alu_adr_range_check_icxbar_map_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_dp_teop_stats_ctl_address  0x40787b0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_dp_teop_stats_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_dp_teop_stats_ctl_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_dp_teop_stats_ctl_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_dp_teop_stats_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_dp_teop_meter_ctl_address  0x40787c0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_dp_teop_meter_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_dp_teop_meter_ctl_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_dp_teop_meter_ctl_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_dp_teop_meter_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_teop_to_stats_adr_oxbar_ctl_address  0x40787d0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_teop_to_stats_adr_oxbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_teop_to_stats_adr_oxbar_ctl_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_teop_to_stats_adr_oxbar_ctl_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_teop_to_stats_adr_oxbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_teop_to_meter_adr_oxbar_ctl_address  0x40787e0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_teop_to_meter_adr_oxbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_teop_to_meter_adr_oxbar_ctl_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_teop_to_meter_adr_oxbar_ctl_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_teop_to_meter_adr_oxbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_to_teop_adr_oxbar_ctl_address  0x40787f0ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_to_teop_adr_oxbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_to_teop_adr_oxbar_ctl_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_to_teop_adr_oxbar_ctl_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_adrdist_stats_to_teop_adr_oxbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_address  0x407c000ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_hash_group_xbar_ctl_address  0x407c000ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_hash_group_xbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_hash_group_xbar_ctl_array_dim_0_count  0x6ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_hash_group_xbar_ctl_array_dim_0_index_max  0x5ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_hash_group_xbar_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_hash_group_xbar_ctl_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_hash_group_xbar_ctl_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_hash_group_xbar_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_glob_exec_lut_address  0x407c040ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_glob_exec_lut_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_glob_exec_lut_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_glob_exec_lut_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_glob_exec_lut_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_hitmap_output_map_address  0x407c080ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_hitmap_output_map_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_hitmap_output_map_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_hitmap_output_map_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_hitmap_output_map_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_hitmap_output_map_array_dim_1_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_hitmap_output_map_array_dim_1_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_hitmap_output_map_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_next_table_lut_address  0x407c0c0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_next_table_lut_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_next_table_lut_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_next_table_lut_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_next_table_lut_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_next_table_lut_array_dim_1_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_next_table_lut_array_dim_1_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_next_table_lut_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_row_nxtable_bus_drive_address  0x407c100ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_row_nxtable_bus_drive_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_row_nxtable_bus_drive_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_row_nxtable_bus_drive_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_row_nxtable_bus_drive_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_row_nxtable_bus_drive_array_dim_1_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_row_nxtable_bus_drive_array_dim_1_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_stash_row_nxtable_bus_drive_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_to_logicaltable_xbar_ctl_address  0x407c140ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_to_logicaltable_xbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_to_logicaltable_xbar_ctl_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_to_logicaltable_xbar_ctl_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_to_logicaltable_xbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_inhibit_lut_address  0x407c180ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_inhibit_lut_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_inhibit_lut_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_inhibit_lut_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_inhibit_lut_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_to_pbus_xbar_ctl_address  0x407c1c0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_to_pbus_xbar_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_to_pbus_xbar_ctl_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_to_pbus_xbar_ctl_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_to_pbus_xbar_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exit_gateway_ctl_address  0x407c200ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exit_gateway_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exit_gateway_ctl_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exit_gateway_ctl_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exit_gateway_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tind_bus_prop_address  0x407c240ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tind_bus_prop_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tind_bus_prop_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tind_bus_prop_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tind_bus_prop_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_physical_tcam_hit_address_address  0x407c280ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_physical_tcam_hit_address_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_physical_tcam_hit_address_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_physical_tcam_hit_address_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_physical_tcam_hit_address_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_physical_exact_match_hit_address_address  0x407c2c0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_physical_exact_match_hit_address_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_physical_exact_match_hit_address_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_physical_exact_match_hit_address_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_physical_exact_match_hit_address_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_table_counter_address  0x407c300ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_table_counter_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_table_counter_array_dim_0_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_table_counter_array_dim_0_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_table_counter_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_table_counter_array_dim_1_count  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_table_counter_array_dim_1_index_max  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_table_counter_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_table_counter_clear_address  0x407c340ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_clear_address  0x407c344ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_actiondata_error_ctl_address  0x407c348ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_imem_parity_error_ctl_address  0x407c34cul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tcam_hit_to_logical_table_ixbar_outputmap_address  0x407c360ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tcam_hit_to_logical_table_ixbar_outputmap_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tcam_hit_to_logical_table_ixbar_outputmap_array_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tcam_hit_to_logical_table_ixbar_outputmap_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tcam_hit_to_logical_table_ixbar_outputmap_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_hash_group_mask_address  0x407c380ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_hash_group_mask_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_hash_group_mask_array_count  0x6ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_hash_group_mask_array_index_max  0x5ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_hash_group_mask_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_long_brch_lut_address  0x407c3a0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_long_brch_lut_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_long_brch_lut_array_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_long_brch_lut_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_long_brch_lut_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_tind_pbus_address  0x407c3c0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_tind_pbus_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_tind_pbus_array_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_tind_pbus_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_tind_pbus_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_exact_pbus_address  0x407c3e0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_exact_pbus_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_exact_pbus_array_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_exact_pbus_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_exact_pbus_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_col_address  0x407c800ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_col_array_element_size  0x80ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_col_array_count  0xcul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_col_array_index_max  0xbul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_col_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_col_row_action_nxtable_bus_drive_address  0x407c800ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_col_row_action_nxtable_bus_drive_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_col_row_action_nxtable_bus_drive_array_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_col_row_action_nxtable_bus_drive_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_col_row_action_nxtable_bus_drive_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_col_hitmap_output_map_address  0x407c840ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_col_hitmap_output_map_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_col_hitmap_output_map_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_col_hitmap_output_map_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_col_hitmap_output_map_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_exact_disable_address  0x407d000ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_exact_disable_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_exact_disable_array_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_exact_disable_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_exact_disable_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_tind_disable_address  0x407d020ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_tind_disable_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_tind_disable_array_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_tind_disable_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_tind_disable_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tcam_table_prop_address  0x407d040ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tcam_table_prop_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tcam_table_prop_array_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tcam_table_prop_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tcam_table_prop_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_address  0x407d060ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_array_dim_0_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_array_dim_0_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_address  0x407d080ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_array_dim_2_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_array_dim_2_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_array_dim_2_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_delay_thread_address  0x407d0a0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_delay_thread_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_delay_thread_array_count  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_delay_thread_array_index_max  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_delay_thread_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_logical_table_thread_address  0x407d0b0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_logical_table_thread_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_logical_table_thread_array_count  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_logical_table_thread_array_index_max  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_logical_table_thread_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_glob_exec_thread_address  0x407d0c0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_glob_exec_thread_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_glob_exec_thread_array_count  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_glob_exec_thread_array_index_max  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_glob_exec_thread_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_long_brch_thread_address  0x407d0d0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_long_brch_thread_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_long_brch_thread_array_count  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_long_brch_thread_array_index_max  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_long_brch_thread_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_always_run_address  0x407d0e0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_always_run_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_always_run_array_count  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_always_run_array_index_max  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_always_run_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_mapram_color_map_to_logical_ctl_address  0x407d0f0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_mapram_color_map_to_logical_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_mapram_color_map_to_logical_ctl_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_mapram_color_map_to_logical_ctl_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_mapram_color_map_to_logical_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_physical_to_meter_alu_icxbar_map_address  0x407d100ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_physical_to_meter_alu_icxbar_map_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_physical_to_meter_alu_icxbar_map_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_physical_to_meter_alu_icxbar_map_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_physical_to_meter_alu_icxbar_map_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_physical_to_meter_alu_icxbar_map_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_physical_to_meter_alu_icxbar_map_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_physical_to_meter_alu_icxbar_map_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_precolor_hash_map_to_logical_ctl_address  0x407d110ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_precolor_hash_map_to_logical_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_precolor_hash_map_to_logical_ctl_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_precolor_hash_map_to_logical_ctl_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_precolor_hash_map_to_logical_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selector_action_entry_size_address  0x407d120ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selector_action_entry_size_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selector_action_entry_size_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selector_action_entry_size_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selector_action_entry_size_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_selector_action_adr_shift_address  0x407d130ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_selector_action_adr_shift_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_selector_action_adr_shift_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_selector_action_adr_shift_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_selector_action_adr_shift_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_stage_id_address  0x407d140ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_stage_id_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_stage_id_array_count  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_stage_id_array_index_max  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_stage_id_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_next_table_out_address  0x407d150ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_next_table_out_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_next_table_out_array_count  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_next_table_out_array_index_max  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_next_table_out_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_next_table_out_address  0x407d160ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_next_table_out_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_next_table_out_array_count  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_next_table_out_array_index_max  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_next_table_out_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl_address  0x407d170ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl2_address  0x407d180ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl2_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl2_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl2_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl2_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl3_address  0x407d190ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl3_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl3_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl3_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl3_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_fifo_level_address  0x407d1a0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_fifo_level_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_fifo_level_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_fifo_level_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_fifo_level_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_watermark_threshold_address  0x407d1b0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_watermark_threshold_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_watermark_threshold_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_watermark_threshold_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_watermark_threshold_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_cur_watermark_address  0x407d1c0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_cur_watermark_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_cur_watermark_array_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_cur_watermark_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stateful_log_cur_watermark_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_dft_csr_memctrl_mmc_address  0x407d1d0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_meter_alu_thread_address  0x407d1d8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_meter_alu_thread_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_meter_alu_thread_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_meter_alu_thread_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_meter_alu_thread_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_phys_result_delay_address  0x407d1e0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_phys_result_delay_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_phys_result_delay_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_phys_result_delay_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_phys_result_delay_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_phys_result_en_address  0x407d1e8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_phys_result_en_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_phys_result_en_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_phys_result_en_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_phys_result_en_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_phys_result_thread_address  0x407d1f0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_phys_result_thread_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_phys_result_thread_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_phys_result_thread_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_phys_result_thread_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_en_address  0x407d1f8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_en_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_en_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_en_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_en_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mode_address  0x407d400ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mode_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mode_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mode_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mode_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_hash_group_expand_address  0x407d408ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_hash_group_expand_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_hash_group_expand_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_hash_group_expand_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_hash_group_expand_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_meter_group_table_vpn_mod_enable_address  0x407d410ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_meter_group_table_vpn_mod_enable_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_meter_group_table_vpn_mod_enable_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_meter_group_table_vpn_mod_enable_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_meter_group_table_vpn_mod_enable_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_alu_to_logical_map_address  0x407d418ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_alu_to_logical_map_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_alu_to_logical_map_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_alu_to_logical_map_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_alu_to_logical_map_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_logical_to_meter_alu_map_address  0x407d420ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_logical_to_meter_alu_map_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_logical_to_meter_alu_map_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_logical_to_meter_alu_map_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_logical_to_meter_alu_map_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_action_adr_vpn_mod_enable_address  0x407d428ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_action_adr_vpn_mod_enable_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_action_adr_vpn_mod_enable_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_action_adr_vpn_mod_enable_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_action_adr_vpn_mod_enable_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_predication_ctl_address  0x407d430ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_predication_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_predication_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_predication_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_predication_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_thread_delay_address  0x407d438ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_thread_delay_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_thread_delay_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_thread_delay_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_thread_delay_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_exact_shift_ovr_address  0x407d440ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_exact_shift_ovr_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_exact_shift_ovr_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_exact_shift_ovr_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_exact_shift_ovr_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_table_active_address  0x407d448ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_table_active_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_table_active_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_table_active_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_table_active_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_capture_datapath_error_address  0x407d450ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_capture_datapath_error_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_capture_datapath_error_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_capture_datapath_error_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_capture_datapath_error_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_global_exec_out_address  0x407d458ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_global_exec_out_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_global_exec_out_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_global_exec_out_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_global_exec_out_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_long_branch_out_address  0x407d460ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_long_branch_out_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_long_branch_out_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_long_branch_out_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_long_branch_out_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_global_exec_out_address  0x407d468ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_global_exec_out_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_global_exec_out_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_global_exec_out_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_global_exec_out_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_long_branch_out_address  0x407d470ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_long_branch_out_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_long_branch_out_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_long_branch_out_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_long_branch_out_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_table_counter_ctl_address  0x407d478ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_table_counter_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_table_counter_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_table_counter_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_table_counter_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tcam_match_error_ctl_address  0x407d480ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tcam_match_error_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tcam_match_error_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tcam_match_error_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tcam_match_error_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tind_ecc_error_ctl_address  0x407d488ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tind_ecc_error_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tind_ecc_error_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tind_ecc_error_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tind_ecc_error_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gfm_parity_error_ctl_address  0x407d490ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gfm_parity_error_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gfm_parity_error_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gfm_parity_error_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gfm_parity_error_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_emm_ecc_error_ctl_address  0x407d498ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_emm_ecc_error_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_emm_ecc_error_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_emm_ecc_error_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_emm_ecc_error_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_prev_error_ctl_address  0x407d4a0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_prev_error_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_prev_error_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_prev_error_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_prev_error_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_err_idata_ovr_fifo_ctl_address  0x407d4a8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_err_idata_ovr_fifo_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_err_idata_ovr_fifo_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_err_idata_ovr_fifo_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_err_idata_ovr_fifo_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_err_idata_ovr_ctl_address  0x407d4b0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_err_idata_ovr_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_err_idata_ovr_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_err_idata_ovr_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_err_idata_ovr_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_o_error_fifo_ctl_address  0x407d4b8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_o_error_fifo_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_o_error_fifo_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_o_error_fifo_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_o_error_fifo_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_s2p_stats_error_ctl_address  0x407d4c0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_s2p_stats_error_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_s2p_stats_error_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_s2p_stats_error_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_s2p_stats_error_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_s2p_meter_error_ctl_address  0x407d4c8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_s2p_meter_error_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_s2p_meter_error_ctl_array_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_s2p_meter_error_ctl_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_s2p_meter_error_ctl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_logical_result_delay_address  0x407d4d0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_exact_match_logical_result_en_address  0x407d4d4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_next_table_map_en_address  0x407d4d8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_next_table_map_en_gateway_address  0x407d4dcul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_next_table_tcam_actionbit_map_en_address  0x407d4e0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_long_brch_terminate_address  0x407d4e4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_is_a_brch_address  0x407d4e8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_ghost_thread_address  0x407d4ecul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_stage_id_address  0x407d4f0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_actionbit_map_en_address  0x407d4f4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_tcam_actionbit_map_en_address  0x407d4f8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_actionbit_map_en_address  0x407d4fcul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_map_loca_address  0x407d600ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_map_loca_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_map_loca_array_dim_0_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_map_loca_array_dim_0_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_map_loca_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_map_loca_array_dim_1_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_map_loca_array_dim_1_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_map_loca_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_map_glob_address  0x407d800ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_map_glob_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_map_glob_array_dim_0_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_map_glob_array_dim_0_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_map_glob_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_map_glob_array_dim_1_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_map_glob_array_dim_1_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_map_glob_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_exact_shiftcount_address  0x407da00ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_exact_shiftcount_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_exact_shiftcount_array_dim_0_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_exact_shiftcount_array_dim_0_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_exact_shiftcount_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_exact_shiftcount_array_dim_1_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_exact_shiftcount_array_dim_1_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_exact_shiftcount_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_exact_shiftcount_address  0x407dc00ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_exact_shiftcount_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_exact_shiftcount_array_dim_0_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_exact_shiftcount_array_dim_0_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_exact_shiftcount_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_exact_shiftcount_array_dim_1_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_exact_shiftcount_array_dim_1_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_exact_shiftcount_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_exact_shiftcount_address  0x407de00ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_exact_shiftcount_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_exact_shiftcount_array_dim_0_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_exact_shiftcount_array_dim_0_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_exact_shiftcount_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_exact_shiftcount_array_dim_1_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_exact_shiftcount_array_dim_1_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_exact_shiftcount_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_exact_shiftcount_address  0x407e000ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_exact_shiftcount_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_exact_shiftcount_array_dim_0_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_exact_shiftcount_array_dim_0_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_exact_shiftcount_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_exact_shiftcount_array_dim_1_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_exact_shiftcount_array_dim_1_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_exact_shiftcount_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_exact_shiftcount_address  0x407e200ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_exact_shiftcount_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_exact_shiftcount_array_dim_0_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_exact_shiftcount_array_dim_0_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_exact_shiftcount_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_exact_shiftcount_array_dim_1_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_exact_shiftcount_array_dim_1_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_exact_shiftcount_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_exact_shiftcount_address  0x407e400ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_exact_shiftcount_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_exact_shiftcount_array_dim_0_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_exact_shiftcount_array_dim_0_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_exact_shiftcount_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_exact_shiftcount_array_dim_1_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_exact_shiftcount_array_dim_1_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_exact_shiftcount_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_next_table_lut_address  0x407e600ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_next_table_lut_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_next_table_lut_array_dim_0_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_next_table_lut_array_dim_0_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_next_table_lut_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_next_table_lut_array_dim_1_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_next_table_lut_array_dim_1_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_next_table_lut_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_match_to_logical_table_ixbar_outputmap_address  0x407e800ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_match_to_logical_table_ixbar_outputmap_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_match_to_logical_table_ixbar_outputmap_array_dim_0_count  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_match_to_logical_table_ixbar_outputmap_array_dim_0_index_max  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_match_to_logical_table_ixbar_outputmap_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_match_to_logical_table_ixbar_outputmap_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_match_to_logical_table_ixbar_outputmap_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_match_to_logical_table_ixbar_outputmap_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_address  0x407e900ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_array_dim_2_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_array_dim_2_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_array_dim_2_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_next_table_lut_address  0x407ea00ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_next_table_lut_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_next_table_lut_array_dim_0_count  0x3ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_next_table_lut_array_dim_0_index_max  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_next_table_lut_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_next_table_lut_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_next_table_lut_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_next_table_lut_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_data_address  0x407eb00ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_0_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_0_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_2_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_2_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_2_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_3_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_3_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_3_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_actionbit_map_en_address  0x407ec00ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_actionbit_map_en_address  0x407ec04ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_match_central_mapram_read_color_oflo_ctl_address  0x407ec08ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_actionbit_map_en_address  0x407ec0cul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selector_hash_sps_enable_address  0x407ec10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_hash_group_config_address  0x407ec14ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_hash_group_shiftcount_address  0x407ec18ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_meter_group_table_vpn_max_address  0x407ec1cul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_precolor_hash_sel_address  0x407ec20ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_bus_dep_address  0x407ec24ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_glob_exec_thread_address  0x407ec28ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_long_brch_thread_address  0x407ec2cul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mpr_always_run_address  0x407ec30ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_en_address  0x407ec34ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_logical_table_hit_address  0x407ec38ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_snapshot_gateway_table_inhibit_logical_address  0x407ec3cul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_payload_shifter_enable_address  0x407ec80ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_payload_shifter_enable_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_payload_shifter_enable_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_payload_shifter_enable_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_payload_shifter_enable_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_payload_shifter_enable_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_payload_shifter_enable_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_payload_shifter_enable_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_mask_address  0x407ed00ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_mask_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_mask_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_mask_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_mask_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_mask_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_mask_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_mask_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_default_address  0x407ed80ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_default_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_default_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_default_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_default_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_default_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_default_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_default_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_actionbit_map_data_address  0x407ee00ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_actionbit_map_data_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_actionbit_map_data_array_dim_0_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_actionbit_map_data_array_dim_0_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_actionbit_map_data_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_actionbit_map_data_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_actionbit_map_data_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_actionbit_map_data_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mask_address  0x407ee80ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mask_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mask_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mask_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mask_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mask_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mask_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mask_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_default_address  0x407ef00ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_default_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_default_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_default_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_default_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_default_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_default_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_default_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_per_entry_en_mux_ctl_address  0x407ef80ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_per_entry_en_mux_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_per_entry_en_mux_ctl_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_per_entry_en_mux_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_per_entry_en_mux_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_per_entry_en_mux_ctl_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_per_entry_en_mux_ctl_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_per_entry_en_mux_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_vpn_shiftcount_address  0x407f000ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_vpn_shiftcount_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_vpn_shiftcount_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_vpn_shiftcount_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_vpn_shiftcount_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_vpn_shiftcount_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_vpn_shiftcount_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_vpn_shiftcount_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_mask_address  0x407f080ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_mask_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_mask_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_mask_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_mask_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_mask_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_mask_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_mask_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_default_address  0x407f100ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_default_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_default_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_default_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_default_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_default_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_default_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_default_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_per_entry_en_mux_ctl_address  0x407f180ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_per_entry_en_mux_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_per_entry_en_mux_ctl_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_per_entry_en_mux_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_per_entry_en_mux_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_per_entry_en_mux_ctl_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_per_entry_en_mux_ctl_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_per_entry_en_mux_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_actionbit_map_data_address  0x407f200ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_actionbit_map_data_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_actionbit_map_data_array_dim_0_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_actionbit_map_data_array_dim_0_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_actionbit_map_data_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_actionbit_map_data_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_actionbit_map_data_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_actionbit_map_data_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_mask_address  0x407f280ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_mask_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_mask_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_mask_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_mask_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_mask_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_mask_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_mask_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_default_address  0x407f300ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_default_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_default_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_default_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_default_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_default_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_default_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_default_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_per_entry_en_mux_ctl_address  0x407f380ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_per_entry_en_mux_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_per_entry_en_mux_ctl_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_per_entry_en_mux_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_per_entry_en_mux_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_per_entry_en_mux_ctl_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_per_entry_en_mux_ctl_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_per_entry_en_mux_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_hole_swizzle_mode_address  0x407f400ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_hole_swizzle_mode_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_hole_swizzle_mode_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_hole_swizzle_mode_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_hole_swizzle_mode_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_hole_swizzle_mode_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_hole_swizzle_mode_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_hole_swizzle_mode_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_actionbit_map_data_address  0x407f480ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_actionbit_map_data_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_actionbit_map_data_array_dim_0_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_actionbit_map_data_array_dim_0_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_actionbit_map_data_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_actionbit_map_data_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_actionbit_map_data_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_actionbit_map_data_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_mask_address  0x407f500ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_mask_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_mask_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_mask_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_mask_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_mask_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_mask_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_mask_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_default_address  0x407f580ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_default_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_default_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_default_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_default_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_default_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_default_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_default_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_per_entry_en_mux_ctl_address  0x407f600ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_per_entry_en_mux_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_per_entry_en_mux_ctl_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_per_entry_en_mux_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_per_entry_en_mux_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_per_entry_en_mux_ctl_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_per_entry_en_mux_ctl_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_per_entry_en_mux_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_actionbit_map_data_address  0x407f680ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_actionbit_map_data_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_actionbit_map_data_array_dim_0_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_actionbit_map_data_array_dim_0_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_actionbit_map_data_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_actionbit_map_data_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_actionbit_map_data_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_actionbit_map_data_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_mask_address  0x407f700ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_mask_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_mask_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_mask_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_mask_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_mask_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_mask_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_mask_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_default_address  0x407f780ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_default_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_default_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_default_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_default_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_default_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_default_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_default_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_actionbit_map_data_address  0x407f800ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_actionbit_map_data_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_actionbit_map_data_array_dim_0_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_actionbit_map_data_array_dim_0_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_actionbit_map_data_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_actionbit_map_data_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_actionbit_map_data_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_actionbit_map_data_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_per_entry_en_mux_ctl_address  0x407f880ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_per_entry_en_mux_ctl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_per_entry_en_mux_ctl_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_per_entry_en_mux_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_per_entry_en_mux_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_per_entry_en_mux_ctl_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_per_entry_en_mux_ctl_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_per_entry_en_mux_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_shiftcount_address  0x407f900ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_shiftcount_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_shiftcount_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_shiftcount_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_shiftcount_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_shiftcount_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_shiftcount_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_shiftcount_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_mask_address  0x407f980ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_mask_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_mask_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_mask_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_mask_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_mask_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_mask_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_mask_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_default_address  0x407fa00ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_default_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_default_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_default_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_default_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_default_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_default_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_selectorlength_default_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_type_position_address  0x407fa80ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_type_position_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_type_position_array_dim_0_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_type_position_array_dim_0_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_type_position_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_type_position_array_dim_1_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_type_position_array_dim_1_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_type_position_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_address  0x407fb00ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_array_dim_0_count  0x8ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_array_dim_0_index_max  0x7ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_array_dim_0_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_array_dim_1_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_array_dim_1_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_array_dim_1_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_array_dim_2_count  0x2ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_array_dim_2_index_max  0x1ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_array_dim_2_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tcam_match_adr_to_physical_oxbar_outputmap_address  0x407fb80ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tcam_match_adr_to_physical_oxbar_outputmap_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tcam_match_adr_to_physical_oxbar_outputmap_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tcam_match_adr_to_physical_oxbar_outputmap_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tcam_match_adr_to_physical_oxbar_outputmap_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tind_ram_data_size_address  0x407fbc0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tind_ram_data_size_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tind_ram_data_size_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tind_ram_data_size_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_tind_ram_data_size_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_next_table_format_data_address  0x407fc00ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_next_table_format_data_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_next_table_format_data_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_next_table_format_data_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_next_table_format_data_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_miss_exec_address  0x407fc40ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_miss_exec_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_miss_exec_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_miss_exec_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_miss_exec_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_miss_long_brch_address  0x407fc80ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_miss_long_brch_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_miss_long_brch_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_miss_long_brch_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_miss_long_brch_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_long_brch_lt_src_address  0x407fcc0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_long_brch_lt_src_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_long_brch_lt_src_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_long_brch_lt_src_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_pred_long_brch_lt_src_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_shiftcount_address  0x407fd00ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_shiftcount_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_shiftcount_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_shiftcount_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_shiftcount_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_miss_value_address  0x407fd40ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_miss_value_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_miss_value_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_miss_value_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_immediate_data_miss_value_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_tcam_shiftcount_address  0x407fd80ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_tcam_shiftcount_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_tcam_shiftcount_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_tcam_shiftcount_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_tcam_shiftcount_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_miss_value_address  0x407fdc0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_miss_value_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_miss_value_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_miss_value_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_miss_value_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_shiftcount_address  0x407fe00ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_shiftcount_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_shiftcount_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_shiftcount_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_shiftcount_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_miss_value_address  0x407fe40ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_miss_value_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_miss_value_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_miss_value_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_miss_value_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_shiftcount_address  0x407fe80ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_shiftcount_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_shiftcount_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_shiftcount_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_shiftcount_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_miss_value_address  0x407fec0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_miss_value_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_miss_value_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_miss_value_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_stats_adr_miss_value_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_shiftcount_address  0x407ff00ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_shiftcount_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_shiftcount_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_shiftcount_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_shiftcount_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_miss_value_address  0x407ff40ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_miss_value_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_miss_value_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_miss_value_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_meter_adr_miss_value_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_shiftcount_address  0x407ff80ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_shiftcount_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_shiftcount_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_shiftcount_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_shiftcount_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_miss_value_address  0x407ffc0ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_miss_value_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_miss_value_array_count  0x10ul
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_miss_value_array_index_max  0xful
#define DEF_tof2_reg_pipes_mau_rams_match_merge_mau_idletime_adr_miss_value_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_address  0x4c00000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_address  0x4c00000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_address  0x4c00000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_array_element_size  0x2000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_array_count  0x9ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_array_index_max  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_address  0x4c00000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_address  0x4c00000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_sw_reset_address  0x4c00000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_glb_status_address  0x4c00008ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_glb_status_glb_status_0_2_address  0x4c00008ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_glb_status_glb_status_1_2_address  0x4c0000cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_glb_prsr_crd_stat_address  0x4c00010ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_port_rates_address  0x4c00014ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_port_en_address  0x4c00018ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_glb_ctrl_address  0x4c00020ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_glb_ctrl_glb_ctrl_0_2_address  0x4c00020ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_glb_ctrl_glb_ctrl_1_2_address  0x4c00024ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_acc_ctrl_address  0x4c00028ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_acc_stat_address  0x4c0002cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_glb_parser_maxbyte_address  0x4c00030ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_address  0x4c00040ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_stat_address  0x4c00040ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_stat_stat_0_2_address  0x4c00040ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_stat_stat_1_2_address  0x4c00044ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_en0_address  0x4c00048ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_en0_en0_0_2_address  0x4c00048ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_en0_en0_1_2_address  0x4c0004cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_en1_address  0x4c00050ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_en1_en1_0_2_address  0x4c00050ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_en1_en1_1_2_address  0x4c00054ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_inj_address  0x4c00058ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_inj_inj_0_2_address  0x4c00058ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_inj_inj_1_2_address  0x4c0005cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_freeze_enable_address  0x4c00060ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_freeze_enable_freeze_enable_0_2_address  0x4c00060ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_freeze_enable_freeze_enable_1_2_address  0x4c00064ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_address  0x4c00100ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_pc_fatal_err_address  0x4c00100ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_mac_protocol_err_address  0x4c00104ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_mac_runt_pkt_err_address  0x4c00108ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_mac_oversz_pkt_err_address  0x4c0010cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_prsr_pkt_ctl_fatal0_err_address  0x4c00110ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_prsr_pkt_ctl_fatal1_err_address  0x4c00114ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_prsr_pkt_ctl_fatal2_err_address  0x4c00118ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_prsr_pkt_ctl_fatal3_err_address  0x4c0011cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_dprsr_pkt_ctl_fatal0_err_address  0x4c00120ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_dprsr_pkt_ctl_fatal1_err_address  0x4c00124ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_dprsr_pkt_ctl_fatal2_err_address  0x4c00128ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_dprsr_pkt_ctl_fatal3_err_address  0x4c0012cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_meta_fifo_fatal0_err_address  0x4c00130ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_meta_fifo_fatal1_err_address  0x4c00134ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_meta_fifo_fatal2_err_address  0x4c00138ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_meta_fifo_fatal3_err_address  0x4c0013cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_pbc_mem0_ecc_dual_err_addr_address  0x4c00140ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_pbc_mem0_ecc_sngl_err_addr_address  0x4c00144ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_pbc_mem1_ecc_dual_err_addr_address  0x4c00148ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_pbc_mem1_ecc_sngl_err_addr_address  0x4c0014cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_mbc_ecc_dual_err_addr_address  0x4c00150ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_mbc_ecc_sngl_err_addr_address  0x4c00154ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_mbc_meta_fifo_ecc_dual_err_addr_address  0x4c00158ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_mbc_meta_fifo_ecc_sngl_err_addr_address  0x4c0015cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_llc_mem0_ecc_dual_err_addr_address  0x4c00160ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_llc_mem0_ecc_sngl_err_addr_address  0x4c00164ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_llc_mem1_ecc_dual_err_addr_address  0x4c00168ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_llc_mem1_ecc_sngl_err_addr_address  0x4c0016cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_llc_mem2_ecc_dual_err_addr_address  0x4c00170ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_llc_mem2_ecc_sngl_err_addr_address  0x4c00174ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_drop_mem0_ecc_dual_err_addr_address  0x4c00178ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_drop_mem0_ecc_sngl_err_addr_address  0x4c0017cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_drop_mem1_ecc_dual_err_addr_address  0x4c00180ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_drop_mem1_ecc_sngl_err_addr_address  0x4c00184ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_papc_merge_mem0_ecc_dual_err_addr_address  0x4c00188ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_papc_merge_mem0_ecc_sngl_err_addr_address  0x4c0018cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_papc_merge_mem1_ecc_dual_err_addr_address  0x4c00190ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_papc_merge_mem1_ecc_sngl_err_addr_address  0x4c00194ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_papc_ecc_dual_err_addr_address  0x4c00198ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_papc_ecc_sngl_err_addr_address  0x4c0019cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_dppc_ecc_dual_err_addr_address  0x4c001a0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_dppc_ecc_sngl_err_addr_address  0x4c001a4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_gacc_mem0_ecc_dual_err_addr_address  0x4c001a8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_gacc_mem0_ecc_sngl_err_addr_address  0x4c001acul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_gacc_mem1_ecc_dual_err_addr_address  0x4c001b0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_gacc_mem1_ecc_sngl_err_addr_address  0x4c001b4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_gacc_mem2_ecc_dual_err_addr_address  0x4c001b8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_gacc_mem2_ecc_sngl_err_addr_address  0x4c001bcul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_gacc_mem3_ecc_dual_err_addr_address  0x4c001c0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_gacc_mem3_ecc_sngl_err_addr_address  0x4c001c4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_bcc_ecc_dual_err_addr_address  0x4c001c8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_bcc_ecc_sngl_err_addr_address  0x4c001ccul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_ecc_inj_address  0x4c001d0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_ecc_dis_address  0x4c001d4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_dft_csr_address  0x4c001d8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_glb_ipb_mtu_address  0x4c001dcul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_glb_ipb_tim_off_address  0x4c001e0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_address  0x4c00800ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_ctrl_address  0x4c00800ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c00800ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c00804ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_meta_address  0x4c00810ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_meta_chnl_meta_0_4_address  0x4c00810ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_meta_chnl_meta_1_4_address  0x4c00814ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_meta_chnl_meta_2_4_address  0x4c00818ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_meta_chnl_meta_3_4_address  0x4c0081cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_meta_fifo_ctrl_address  0x4c00820ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_fifo_ctrl_address  0x4c00830ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_3_address  0x4c00830ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_3_address  0x4c00834ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_fifo_ctrl_chnl_fifo_ctrl_2_3_address  0x4c00838ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_acc_ctrl_address  0x4c00840ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_acc_ctrl_chnl_acc_ctrl_0_3_address  0x4c00840ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_acc_ctrl_chnl_acc_ctrl_1_3_address  0x4c00844ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_acc_ctrl_chnl_acc_ctrl_2_3_address  0x4c00848ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_acc_stat_address  0x4c0084cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_pktnum0_cfg_address  0x4c00850ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_pktnum1_cfg_address  0x4c00854ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_metanum_cfg_address  0x4c00858ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_stat_address  0x4c0085cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_pktnum0_address  0x4c00860ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_pktnum1_address  0x4c00864ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_metanum_address  0x4c00868ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_deparser_drop_pkt_address  0x4c00870ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_0_2_address  0x4c00870ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_1_2_address  0x4c00874ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_wsch_discard_pkt_address  0x4c00878ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_0_2_address  0x4c00878ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_1_2_address  0x4c0087cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_wsch_trunc_pkt_address  0x4c00880ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_0_2_address  0x4c00880ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_1_2_address  0x4c00884ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_drop_trunc_pkt_address  0x4c00888ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_0_2_address  0x4c00888ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_1_2_address  0x4c0088cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_resubmit_discard_pkt_address  0x4c00890ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_0_2_address  0x4c00890ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_1_2_address  0x4c00894ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_parser_discard_pkt_address  0x4c00898ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_0_2_address  0x4c00898ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_1_2_address  0x4c0089cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_parser_send_pkt_address  0x4c008a0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_3_address  0x4c008a0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_3_address  0x4c008a4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_parser_send_pkt_chnl_parser_send_pkt_2_3_address  0x4c008a8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_deparser_send_pkt_address  0x4c008b0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_3_address  0x4c008b0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_3_address  0x4c008b4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_2_3_address  0x4c008b8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_macs_received_pkt_address  0x4c008c0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_macs_received_pkt_chnl_macs_received_pkt_0_3_address  0x4c008c0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_macs_received_pkt_chnl_macs_received_pkt_1_3_address  0x4c008c4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_macs_received_pkt_chnl_macs_received_pkt_2_3_address  0x4c008c8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_resubmit_received_pkt_address  0x4c008d0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_0_2_address  0x4c008d0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_1_2_address  0x4c008d4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_address  0x4c00900ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_ctrl_address  0x4c00900ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c00900ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c00904ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_meta_address  0x4c00910ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_meta_chnl_meta_0_4_address  0x4c00910ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_meta_chnl_meta_1_4_address  0x4c00914ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_meta_chnl_meta_2_4_address  0x4c00918ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_meta_chnl_meta_3_4_address  0x4c0091cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_meta_fifo_ctrl_address  0x4c00920ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_fifo_ctrl_address  0x4c00930ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_3_address  0x4c00930ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_3_address  0x4c00934ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_fifo_ctrl_chnl_fifo_ctrl_2_3_address  0x4c00938ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_acc_ctrl_address  0x4c00940ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_acc_ctrl_chnl_acc_ctrl_0_3_address  0x4c00940ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_acc_ctrl_chnl_acc_ctrl_1_3_address  0x4c00944ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_acc_ctrl_chnl_acc_ctrl_2_3_address  0x4c00948ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_acc_stat_address  0x4c0094cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_pktnum0_cfg_address  0x4c00950ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_pktnum1_cfg_address  0x4c00954ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_metanum_cfg_address  0x4c00958ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_stat_address  0x4c0095cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_pktnum0_address  0x4c00960ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_pktnum1_address  0x4c00964ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_metanum_address  0x4c00968ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_deparser_drop_pkt_address  0x4c00970ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_0_2_address  0x4c00970ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_1_2_address  0x4c00974ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_wsch_discard_pkt_address  0x4c00978ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_0_2_address  0x4c00978ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_1_2_address  0x4c0097cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_wsch_trunc_pkt_address  0x4c00980ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_0_2_address  0x4c00980ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_1_2_address  0x4c00984ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_drop_trunc_pkt_address  0x4c00988ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_0_2_address  0x4c00988ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_1_2_address  0x4c0098cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_resubmit_discard_pkt_address  0x4c00990ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_0_2_address  0x4c00990ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_1_2_address  0x4c00994ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_parser_discard_pkt_address  0x4c00998ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_0_2_address  0x4c00998ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_1_2_address  0x4c0099cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_parser_send_pkt_address  0x4c009a0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_3_address  0x4c009a0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_3_address  0x4c009a4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_parser_send_pkt_chnl_parser_send_pkt_2_3_address  0x4c009a8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_deparser_send_pkt_address  0x4c009b0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_3_address  0x4c009b0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_3_address  0x4c009b4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_2_3_address  0x4c009b8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_macs_received_pkt_address  0x4c009c0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_macs_received_pkt_chnl_macs_received_pkt_0_3_address  0x4c009c0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_macs_received_pkt_chnl_macs_received_pkt_1_3_address  0x4c009c4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_macs_received_pkt_chnl_macs_received_pkt_2_3_address  0x4c009c8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_resubmit_received_pkt_address  0x4c009d0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_0_2_address  0x4c009d0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_1_2_address  0x4c009d4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_address  0x4c00a00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_ctrl_address  0x4c00a00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c00a00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c00a04ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_meta_address  0x4c00a10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_meta_chnl_meta_0_4_address  0x4c00a10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_meta_chnl_meta_1_4_address  0x4c00a14ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_meta_chnl_meta_2_4_address  0x4c00a18ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_meta_chnl_meta_3_4_address  0x4c00a1cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_meta_fifo_ctrl_address  0x4c00a20ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_fifo_ctrl_address  0x4c00a30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_3_address  0x4c00a30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_3_address  0x4c00a34ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_fifo_ctrl_chnl_fifo_ctrl_2_3_address  0x4c00a38ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_acc_ctrl_address  0x4c00a40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_acc_ctrl_chnl_acc_ctrl_0_3_address  0x4c00a40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_acc_ctrl_chnl_acc_ctrl_1_3_address  0x4c00a44ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_acc_ctrl_chnl_acc_ctrl_2_3_address  0x4c00a48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_acc_stat_address  0x4c00a4cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_pktnum0_cfg_address  0x4c00a50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_pktnum1_cfg_address  0x4c00a54ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_metanum_cfg_address  0x4c00a58ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_stat_address  0x4c00a5cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_pktnum0_address  0x4c00a60ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_pktnum1_address  0x4c00a64ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_metanum_address  0x4c00a68ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_deparser_drop_pkt_address  0x4c00a70ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_0_2_address  0x4c00a70ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_1_2_address  0x4c00a74ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_wsch_discard_pkt_address  0x4c00a78ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_0_2_address  0x4c00a78ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_1_2_address  0x4c00a7cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_wsch_trunc_pkt_address  0x4c00a80ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_0_2_address  0x4c00a80ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_1_2_address  0x4c00a84ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_drop_trunc_pkt_address  0x4c00a88ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_0_2_address  0x4c00a88ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_1_2_address  0x4c00a8cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_resubmit_discard_pkt_address  0x4c00a90ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_0_2_address  0x4c00a90ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_1_2_address  0x4c00a94ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_parser_discard_pkt_address  0x4c00a98ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_0_2_address  0x4c00a98ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_1_2_address  0x4c00a9cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_parser_send_pkt_address  0x4c00aa0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_3_address  0x4c00aa0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_3_address  0x4c00aa4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_parser_send_pkt_chnl_parser_send_pkt_2_3_address  0x4c00aa8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_deparser_send_pkt_address  0x4c00ab0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_3_address  0x4c00ab0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_3_address  0x4c00ab4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_2_3_address  0x4c00ab8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_macs_received_pkt_address  0x4c00ac0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_macs_received_pkt_chnl_macs_received_pkt_0_3_address  0x4c00ac0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_macs_received_pkt_chnl_macs_received_pkt_1_3_address  0x4c00ac4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_macs_received_pkt_chnl_macs_received_pkt_2_3_address  0x4c00ac8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_resubmit_received_pkt_address  0x4c00ad0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_0_2_address  0x4c00ad0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_1_2_address  0x4c00ad4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_address  0x4c00b00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_ctrl_address  0x4c00b00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c00b00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c00b04ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_meta_address  0x4c00b10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_meta_chnl_meta_0_4_address  0x4c00b10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_meta_chnl_meta_1_4_address  0x4c00b14ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_meta_chnl_meta_2_4_address  0x4c00b18ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_meta_chnl_meta_3_4_address  0x4c00b1cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_meta_fifo_ctrl_address  0x4c00b20ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_fifo_ctrl_address  0x4c00b30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_3_address  0x4c00b30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_3_address  0x4c00b34ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_fifo_ctrl_chnl_fifo_ctrl_2_3_address  0x4c00b38ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_acc_ctrl_address  0x4c00b40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_acc_ctrl_chnl_acc_ctrl_0_3_address  0x4c00b40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_acc_ctrl_chnl_acc_ctrl_1_3_address  0x4c00b44ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_acc_ctrl_chnl_acc_ctrl_2_3_address  0x4c00b48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_acc_stat_address  0x4c00b4cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_pktnum0_cfg_address  0x4c00b50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_pktnum1_cfg_address  0x4c00b54ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_metanum_cfg_address  0x4c00b58ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_stat_address  0x4c00b5cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_pktnum0_address  0x4c00b60ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_pktnum1_address  0x4c00b64ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_metanum_address  0x4c00b68ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_deparser_drop_pkt_address  0x4c00b70ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_0_2_address  0x4c00b70ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_1_2_address  0x4c00b74ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_wsch_discard_pkt_address  0x4c00b78ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_0_2_address  0x4c00b78ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_1_2_address  0x4c00b7cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_wsch_trunc_pkt_address  0x4c00b80ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_0_2_address  0x4c00b80ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_1_2_address  0x4c00b84ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_drop_trunc_pkt_address  0x4c00b88ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_0_2_address  0x4c00b88ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_1_2_address  0x4c00b8cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_resubmit_discard_pkt_address  0x4c00b90ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_0_2_address  0x4c00b90ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_1_2_address  0x4c00b94ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_parser_discard_pkt_address  0x4c00b98ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_0_2_address  0x4c00b98ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_1_2_address  0x4c00b9cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_parser_send_pkt_address  0x4c00ba0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_3_address  0x4c00ba0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_3_address  0x4c00ba4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_parser_send_pkt_chnl_parser_send_pkt_2_3_address  0x4c00ba8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_deparser_send_pkt_address  0x4c00bb0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_3_address  0x4c00bb0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_3_address  0x4c00bb4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_2_3_address  0x4c00bb8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_macs_received_pkt_address  0x4c00bc0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_macs_received_pkt_chnl_macs_received_pkt_0_3_address  0x4c00bc0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_macs_received_pkt_chnl_macs_received_pkt_1_3_address  0x4c00bc4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_macs_received_pkt_chnl_macs_received_pkt_2_3_address  0x4c00bc8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_resubmit_received_pkt_address  0x4c00bd0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_0_2_address  0x4c00bd0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_1_2_address  0x4c00bd4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_address  0x4c00c00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_ctrl_address  0x4c00c00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c00c00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c00c04ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_meta_address  0x4c00c10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_meta_chnl_meta_0_4_address  0x4c00c10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_meta_chnl_meta_1_4_address  0x4c00c14ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_meta_chnl_meta_2_4_address  0x4c00c18ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_meta_chnl_meta_3_4_address  0x4c00c1cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_meta_fifo_ctrl_address  0x4c00c20ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_fifo_ctrl_address  0x4c00c30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_3_address  0x4c00c30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_3_address  0x4c00c34ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_fifo_ctrl_chnl_fifo_ctrl_2_3_address  0x4c00c38ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_acc_ctrl_address  0x4c00c40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_acc_ctrl_chnl_acc_ctrl_0_3_address  0x4c00c40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_acc_ctrl_chnl_acc_ctrl_1_3_address  0x4c00c44ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_acc_ctrl_chnl_acc_ctrl_2_3_address  0x4c00c48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_acc_stat_address  0x4c00c4cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_pktnum0_cfg_address  0x4c00c50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_pktnum1_cfg_address  0x4c00c54ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_metanum_cfg_address  0x4c00c58ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_stat_address  0x4c00c5cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_pktnum0_address  0x4c00c60ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_pktnum1_address  0x4c00c64ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_metanum_address  0x4c00c68ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_deparser_drop_pkt_address  0x4c00c70ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_0_2_address  0x4c00c70ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_1_2_address  0x4c00c74ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_wsch_discard_pkt_address  0x4c00c78ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_0_2_address  0x4c00c78ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_1_2_address  0x4c00c7cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_wsch_trunc_pkt_address  0x4c00c80ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_0_2_address  0x4c00c80ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_1_2_address  0x4c00c84ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_drop_trunc_pkt_address  0x4c00c88ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_0_2_address  0x4c00c88ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_1_2_address  0x4c00c8cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_resubmit_discard_pkt_address  0x4c00c90ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_0_2_address  0x4c00c90ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_1_2_address  0x4c00c94ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_parser_discard_pkt_address  0x4c00c98ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_0_2_address  0x4c00c98ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_1_2_address  0x4c00c9cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_parser_send_pkt_address  0x4c00ca0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_3_address  0x4c00ca0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_3_address  0x4c00ca4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_parser_send_pkt_chnl_parser_send_pkt_2_3_address  0x4c00ca8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_deparser_send_pkt_address  0x4c00cb0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_3_address  0x4c00cb0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_3_address  0x4c00cb4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_2_3_address  0x4c00cb8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_macs_received_pkt_address  0x4c00cc0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_macs_received_pkt_chnl_macs_received_pkt_0_3_address  0x4c00cc0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_macs_received_pkt_chnl_macs_received_pkt_1_3_address  0x4c00cc4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_macs_received_pkt_chnl_macs_received_pkt_2_3_address  0x4c00cc8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_resubmit_received_pkt_address  0x4c00cd0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_0_2_address  0x4c00cd0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_1_2_address  0x4c00cd4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_address  0x4c00d00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_ctrl_address  0x4c00d00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c00d00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c00d04ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_meta_address  0x4c00d10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_meta_chnl_meta_0_4_address  0x4c00d10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_meta_chnl_meta_1_4_address  0x4c00d14ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_meta_chnl_meta_2_4_address  0x4c00d18ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_meta_chnl_meta_3_4_address  0x4c00d1cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_meta_fifo_ctrl_address  0x4c00d20ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_fifo_ctrl_address  0x4c00d30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_3_address  0x4c00d30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_3_address  0x4c00d34ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_fifo_ctrl_chnl_fifo_ctrl_2_3_address  0x4c00d38ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_acc_ctrl_address  0x4c00d40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_acc_ctrl_chnl_acc_ctrl_0_3_address  0x4c00d40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_acc_ctrl_chnl_acc_ctrl_1_3_address  0x4c00d44ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_acc_ctrl_chnl_acc_ctrl_2_3_address  0x4c00d48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_acc_stat_address  0x4c00d4cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_pktnum0_cfg_address  0x4c00d50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_pktnum1_cfg_address  0x4c00d54ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_metanum_cfg_address  0x4c00d58ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_stat_address  0x4c00d5cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_pktnum0_address  0x4c00d60ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_pktnum1_address  0x4c00d64ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_metanum_address  0x4c00d68ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_deparser_drop_pkt_address  0x4c00d70ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_0_2_address  0x4c00d70ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_1_2_address  0x4c00d74ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_wsch_discard_pkt_address  0x4c00d78ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_0_2_address  0x4c00d78ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_1_2_address  0x4c00d7cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_wsch_trunc_pkt_address  0x4c00d80ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_0_2_address  0x4c00d80ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_1_2_address  0x4c00d84ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_drop_trunc_pkt_address  0x4c00d88ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_0_2_address  0x4c00d88ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_1_2_address  0x4c00d8cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_resubmit_discard_pkt_address  0x4c00d90ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_0_2_address  0x4c00d90ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_1_2_address  0x4c00d94ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_parser_discard_pkt_address  0x4c00d98ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_0_2_address  0x4c00d98ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_1_2_address  0x4c00d9cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_parser_send_pkt_address  0x4c00da0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_3_address  0x4c00da0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_3_address  0x4c00da4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_parser_send_pkt_chnl_parser_send_pkt_2_3_address  0x4c00da8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_deparser_send_pkt_address  0x4c00db0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_3_address  0x4c00db0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_3_address  0x4c00db4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_2_3_address  0x4c00db8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_macs_received_pkt_address  0x4c00dc0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_macs_received_pkt_chnl_macs_received_pkt_0_3_address  0x4c00dc0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_macs_received_pkt_chnl_macs_received_pkt_1_3_address  0x4c00dc4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_macs_received_pkt_chnl_macs_received_pkt_2_3_address  0x4c00dc8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_resubmit_received_pkt_address  0x4c00dd0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_0_2_address  0x4c00dd0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_1_2_address  0x4c00dd4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_address  0x4c00e00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_ctrl_address  0x4c00e00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c00e00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c00e04ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_meta_address  0x4c00e10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_meta_chnl_meta_0_4_address  0x4c00e10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_meta_chnl_meta_1_4_address  0x4c00e14ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_meta_chnl_meta_2_4_address  0x4c00e18ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_meta_chnl_meta_3_4_address  0x4c00e1cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_meta_fifo_ctrl_address  0x4c00e20ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_fifo_ctrl_address  0x4c00e30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_3_address  0x4c00e30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_3_address  0x4c00e34ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_fifo_ctrl_chnl_fifo_ctrl_2_3_address  0x4c00e38ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_acc_ctrl_address  0x4c00e40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_acc_ctrl_chnl_acc_ctrl_0_3_address  0x4c00e40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_acc_ctrl_chnl_acc_ctrl_1_3_address  0x4c00e44ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_acc_ctrl_chnl_acc_ctrl_2_3_address  0x4c00e48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_acc_stat_address  0x4c00e4cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_pktnum0_cfg_address  0x4c00e50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_pktnum1_cfg_address  0x4c00e54ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_metanum_cfg_address  0x4c00e58ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_stat_address  0x4c00e5cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_pktnum0_address  0x4c00e60ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_pktnum1_address  0x4c00e64ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_metanum_address  0x4c00e68ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_deparser_drop_pkt_address  0x4c00e70ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_0_2_address  0x4c00e70ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_1_2_address  0x4c00e74ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_wsch_discard_pkt_address  0x4c00e78ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_0_2_address  0x4c00e78ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_1_2_address  0x4c00e7cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_wsch_trunc_pkt_address  0x4c00e80ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_0_2_address  0x4c00e80ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_1_2_address  0x4c00e84ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_drop_trunc_pkt_address  0x4c00e88ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_0_2_address  0x4c00e88ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_1_2_address  0x4c00e8cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_resubmit_discard_pkt_address  0x4c00e90ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_0_2_address  0x4c00e90ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_1_2_address  0x4c00e94ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_parser_discard_pkt_address  0x4c00e98ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_0_2_address  0x4c00e98ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_1_2_address  0x4c00e9cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_parser_send_pkt_address  0x4c00ea0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_3_address  0x4c00ea0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_3_address  0x4c00ea4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_parser_send_pkt_chnl_parser_send_pkt_2_3_address  0x4c00ea8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_deparser_send_pkt_address  0x4c00eb0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_3_address  0x4c00eb0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_3_address  0x4c00eb4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_2_3_address  0x4c00eb8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_macs_received_pkt_address  0x4c00ec0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_macs_received_pkt_chnl_macs_received_pkt_0_3_address  0x4c00ec0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_macs_received_pkt_chnl_macs_received_pkt_1_3_address  0x4c00ec4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_macs_received_pkt_chnl_macs_received_pkt_2_3_address  0x4c00ec8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_resubmit_received_pkt_address  0x4c00ed0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_0_2_address  0x4c00ed0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_1_2_address  0x4c00ed4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_address  0x4c00f00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_ctrl_address  0x4c00f00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c00f00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c00f04ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_meta_address  0x4c00f10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_meta_chnl_meta_0_4_address  0x4c00f10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_meta_chnl_meta_1_4_address  0x4c00f14ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_meta_chnl_meta_2_4_address  0x4c00f18ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_meta_chnl_meta_3_4_address  0x4c00f1cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_meta_fifo_ctrl_address  0x4c00f20ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_fifo_ctrl_address  0x4c00f30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_3_address  0x4c00f30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_3_address  0x4c00f34ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_fifo_ctrl_chnl_fifo_ctrl_2_3_address  0x4c00f38ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_acc_ctrl_address  0x4c00f40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_acc_ctrl_chnl_acc_ctrl_0_3_address  0x4c00f40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_acc_ctrl_chnl_acc_ctrl_1_3_address  0x4c00f44ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_acc_ctrl_chnl_acc_ctrl_2_3_address  0x4c00f48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_acc_stat_address  0x4c00f4cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_pktnum0_cfg_address  0x4c00f50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_pktnum1_cfg_address  0x4c00f54ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_metanum_cfg_address  0x4c00f58ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_stat_address  0x4c00f5cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_pktnum0_address  0x4c00f60ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_pktnum1_address  0x4c00f64ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_metanum_address  0x4c00f68ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_deparser_drop_pkt_address  0x4c00f70ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_0_2_address  0x4c00f70ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_1_2_address  0x4c00f74ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_wsch_discard_pkt_address  0x4c00f78ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_0_2_address  0x4c00f78ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_1_2_address  0x4c00f7cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_wsch_trunc_pkt_address  0x4c00f80ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_0_2_address  0x4c00f80ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_1_2_address  0x4c00f84ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_drop_trunc_pkt_address  0x4c00f88ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_0_2_address  0x4c00f88ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_1_2_address  0x4c00f8cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_resubmit_discard_pkt_address  0x4c00f90ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_0_2_address  0x4c00f90ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_1_2_address  0x4c00f94ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_parser_discard_pkt_address  0x4c00f98ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_0_2_address  0x4c00f98ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_1_2_address  0x4c00f9cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_parser_send_pkt_address  0x4c00fa0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_3_address  0x4c00fa0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_3_address  0x4c00fa4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_parser_send_pkt_chnl_parser_send_pkt_2_3_address  0x4c00fa8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_deparser_send_pkt_address  0x4c00fb0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_3_address  0x4c00fb0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_3_address  0x4c00fb4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_2_3_address  0x4c00fb8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_macs_received_pkt_address  0x4c00fc0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_macs_received_pkt_chnl_macs_received_pkt_0_3_address  0x4c00fc0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_macs_received_pkt_chnl_macs_received_pkt_1_3_address  0x4c00fc4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_macs_received_pkt_chnl_macs_received_pkt_2_3_address  0x4c00fc8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_resubmit_received_pkt_address  0x4c00fd0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_0_2_address  0x4c00fd0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_1_2_address  0x4c00fd4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_debug_bus_ctrl_address  0x4c00fd8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_scratch_address  0x4c00fdcul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_address  0x4c01000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_array_element_size  0x400ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_scratch_address  0x4c01000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_port_rate_cfg_address  0x4c01004ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_port_chnl_en_address  0x4c01008ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_start_state_address  0x4c0100cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_start_lookup_offsets_address  0x4c01010ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_start_lookup_offsets_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_start_lookup_offsets_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_start_lookup_offsets_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_start_lookup_offsets_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_max_iter_address  0x4c01018ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_max_cycle_address  0x4c0101cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pri_start_address  0x4c01020ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pri_thresh_address  0x4c01024ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_hdr_len_adj_address  0x4c01028ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pri_map_address  0x4c01030ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pri_map_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pri_map_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pri_map_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pri_map_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_seq_reset_address  0x4c01038ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_out_arb_ctrl_address  0x4c0103cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_address  0x4c01040ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_phv_owner_0_8_address  0x4c01040ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_phv_owner_1_8_address  0x4c01044ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_phv_owner_2_8_address  0x4c01048ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_phv_owner_3_8_address  0x4c0104cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_phv_owner_4_8_address  0x4c01050ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_phv_owner_5_8_address  0x4c01054ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_phv_owner_6_8_address  0x4c01058ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_phv_owner_7_8_address  0x4c0105cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_multi_wr_address  0x4c01060ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_multi_wr_no_multi_wr_0_8_address  0x4c01060ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_multi_wr_no_multi_wr_1_8_address  0x4c01064ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_multi_wr_no_multi_wr_2_8_address  0x4c01068ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_multi_wr_no_multi_wr_3_8_address  0x4c0106cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_multi_wr_no_multi_wr_4_8_address  0x4c01070ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_multi_wr_no_multi_wr_5_8_address  0x4c01074ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_multi_wr_no_multi_wr_6_8_address  0x4c01078ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_multi_wr_no_multi_wr_7_8_address  0x4c0107cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_err_phv_cfg_address  0x4c01080ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_err_phv_cfg_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_err_phv_cfg_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_err_phv_cfg_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_err_phv_cfg_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_hdr_byte_cnt_address  0x4c01090ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_hdr_byte_cnt_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_hdr_byte_cnt_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_hdr_byte_cnt_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_hdr_byte_cnt_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_hdr_byte_cnt_hdr_byte_cnt_0_2_address  0x4c01090ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_hdr_byte_cnt_hdr_byte_cnt_1_2_address  0x4c01094ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_idle_cnt_address  0x4c010a0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_idle_cnt_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_idle_cnt_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_idle_cnt_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_idle_cnt_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_idle_cnt_idle_cnt_0_2_address  0x4c010a0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_idle_cnt_idle_cnt_1_2_address  0x4c010a4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_rx_cnt_address  0x4c010b0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_rx_cnt_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_rx_cnt_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_rx_cnt_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_rx_cnt_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_rx_cnt_pkt_rx_cnt_0_2_address  0x4c010b0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_rx_cnt_pkt_rx_cnt_1_2_address  0x4c010b4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_tx_cnt_address  0x4c010c0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_tx_cnt_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_tx_cnt_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_tx_cnt_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_tx_cnt_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_tx_cnt_pkt_tx_cnt_0_2_address  0x4c010c0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_tx_cnt_pkt_tx_cnt_1_2_address  0x4c010c4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_drop_cnt_address  0x4c010d0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_drop_cnt_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_drop_cnt_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_drop_cnt_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_drop_cnt_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_drop_cnt_pkt_drop_cnt_0_2_address  0x4c010d0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_drop_cnt_pkt_drop_cnt_1_2_address  0x4c010d4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_op_fifo_full_cnt_address  0x4c010e0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_op_fifo_full_cnt_op_fifo_full_cnt_0_2_address  0x4c010e0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_op_fifo_full_cnt_op_fifo_full_cnt_1_2_address  0x4c010e4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_op_fifo_full_stall_cnt_address  0x4c010e8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_op_fifo_full_stall_cnt_op_fifo_full_stall_cnt_0_2_address  0x4c010e8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_op_fifo_full_stall_cnt_op_fifo_full_stall_cnt_1_2_address  0x4c010ecul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_tcam_match_err_cnt_address  0x4c010f0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_tcam_match_err_cnt_no_tcam_match_err_cnt_0_2_address  0x4c010f0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_tcam_match_err_cnt_no_tcam_match_err_cnt_1_2_address  0x4c010f4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_partial_hdr_err_cnt_address  0x4c010f8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_partial_hdr_err_cnt_partial_hdr_err_cnt_0_2_address  0x4c010f8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_partial_hdr_err_cnt_partial_hdr_err_cnt_1_2_address  0x4c010fcul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_ctr_range_err_cnt_address  0x4c01100ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_ctr_range_err_cnt_ctr_range_err_cnt_0_2_address  0x4c01100ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_ctr_range_err_cnt_ctr_range_err_cnt_1_2_address  0x4c01104ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_timeout_iter_err_cnt_address  0x4c01108ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_timeout_iter_err_cnt_timeout_iter_err_cnt_0_2_address  0x4c01108ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_timeout_iter_err_cnt_timeout_iter_err_cnt_1_2_address  0x4c0110cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_timeout_cycle_err_cnt_address  0x4c01110ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_timeout_cycle_err_cnt_timeout_cycle_err_cnt_0_2_address  0x4c01110ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_timeout_cycle_err_cnt_timeout_cycle_err_cnt_1_2_address  0x4c01114ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_src_ext_err_cnt_address  0x4c01118ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_src_ext_err_cnt_src_ext_err_cnt_0_2_address  0x4c01118ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_src_ext_err_cnt_src_ext_err_cnt_1_2_address  0x4c0111cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_err_cnt_address  0x4c01120ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_err_cnt_phv_owner_err_cnt_0_2_address  0x4c01120ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_err_cnt_phv_owner_err_cnt_1_2_address  0x4c01124ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_multi_wr_err_cnt_address  0x4c01128ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_multi_wr_err_cnt_multi_wr_err_cnt_0_2_address  0x4c01128ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_multi_wr_err_cnt_multi_wr_err_cnt_1_2_address  0x4c0112cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_aram_sbe_cnt_address  0x4c01130ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_aram_sbe_cnt_aram_sbe_cnt_0_2_address  0x4c01130ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_aram_sbe_cnt_aram_sbe_cnt_1_2_address  0x4c01134ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_aram_mbe_cnt_address  0x4c01138ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_aram_mbe_cnt_aram_mbe_cnt_0_2_address  0x4c01138ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_aram_mbe_cnt_aram_mbe_cnt_1_2_address  0x4c0113cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_fcs_err_cnt_address  0x4c01140ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_fcs_err_cnt_fcs_err_cnt_0_2_address  0x4c01140ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_fcs_err_cnt_fcs_err_cnt_1_2_address  0x4c01144ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_err_cnt_address  0x4c01148ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_err_cnt_csum_err_cnt_0_2_address  0x4c01148ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_err_cnt_csum_err_cnt_1_2_address  0x4c0114cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_tcam_par_err_cnt_address  0x4c01150ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_tcam_par_err_cnt_tcam_par_err_cnt_0_2_address  0x4c01150ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_tcam_par_err_cnt_tcam_par_err_cnt_1_2_address  0x4c01154ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_sbe_cnt_address  0x4c01158ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_sbe_cnt_csum_sbe_cnt_0_2_address  0x4c01158ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_sbe_cnt_csum_sbe_cnt_1_2_address  0x4c0115cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_mbe_cnt_address  0x4c01160ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_mbe_cnt_csum_mbe_cnt_0_2_address  0x4c01160ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_mbe_cnt_csum_mbe_cnt_1_2_address  0x4c01164ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_intr_address  0x4c01180ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_intr_stat_address  0x4c01180ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_intr_en0_address  0x4c01184ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_intr_en1_address  0x4c01188ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_intr_inj_address  0x4c0118cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_intr_freeze_enable_address  0x4c01190ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_tcam_match_err_log_address  0x4c01194ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_timeout_iter_err_log_address  0x4c01198ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_timeout_cycle_err_log_address  0x4c0119cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_partial_hdr_err_log_address  0x4c011a0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_ctr_range_err_log_address  0x4c011a4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_multi_wr_err_log_address  0x4c011a8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_err_log_address  0x4c011acul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_src_ext_err_log_address  0x4c011b0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_aram_sbe_err_log_address  0x4c011b4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_aram_mbe_err_log_address  0x4c011b8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_tcam_par_err_log_address  0x4c011bcul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_ibuf_oflow_err_log_address  0x4c011c0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_ibuf_uflow_err_log_address  0x4c011c4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_op_fifo_oflow_err_log_address  0x4c011c8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_op_fifo_uflow_err_log_address  0x4c011ccul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_sbe_err_log_address  0x4c011d0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_mbe_err_log_address  0x4c011d4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_ecc_address  0x4c011d8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_ecc_ecc_0_2_address  0x4c011d8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_ecc_ecc_1_2_address  0x4c011dcul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_parity_address  0x4c011e0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_debug_ctrl_address  0x4c011e4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_mem_ctrl_address  0x4c011e8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_op_fifo_state_address  0x4c011ecul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_ver_upd_address  0x4c011f0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_iq_state_address  0x4c011f4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_clr_on_wr_address  0x4c01200ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_0_8_address  0x4c01200ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_1_8_address  0x4c01204ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_2_8_address  0x4c01208ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_3_8_address  0x4c0120cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_4_8_address  0x4c01210ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_5_8_address  0x4c01214ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_6_8_address  0x4c01218ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_7_8_address  0x4c0121cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_address  0x4c12000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_address  0x4c12000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_scratch_address  0x4c12000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_dft_csr_address  0x4c12004ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_port_rate_cfg_4_0_address  0x4c12020ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_port_rate_cfg_4_0_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_port_rate_cfg_4_0_array_count  0x5ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_port_rate_cfg_4_0_array_index_max  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_port_rate_cfg_4_0_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_i_mac_empty_4_0_address  0x4c12040ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_i_mac_empty_4_0_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_i_mac_empty_4_0_array_count  0x5ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_i_mac_empty_4_0_array_index_max  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_i_mac_empty_4_0_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_debug_ctrl_address  0x4c12054ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_intr_address  0x4c12060ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_intr_stat_address  0x4c12060ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_intr_en0_address  0x4c12064ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_intr_en1_address  0x4c12068ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_intr_inj_address  0x4c1206cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_intr_freeze_enable_address  0x4c12070ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_i_occ_oflow_err_log_address  0x4c12074ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_i_slot_ou_flow_err_log_address  0x4c12078ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_i_pre_wr_addr_address  0x4c1207cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_address  0x4c12200ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_scratch_address  0x4c12200ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_port_rate_cfg_8_5_address  0x4c12210ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_port_rate_cfg_8_5_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_port_rate_cfg_8_5_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_port_rate_cfg_8_5_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_port_rate_cfg_8_5_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_phv_owner_127_0_address  0x4c12220ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_phv_owner_127_0_phv_owner_127_0_0_4_address  0x4c12220ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_phv_owner_127_0_phv_owner_127_0_1_4_address  0x4c12224ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_phv_owner_127_0_phv_owner_127_0_2_4_address  0x4c12228ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_phv_owner_127_0_phv_owner_127_0_3_4_address  0x4c1222cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_phv_clr_on_wr_127_0_address  0x4c12230ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_phv_clr_on_wr_127_0_phv_clr_on_wr_127_0_0_4_address  0x4c12230ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_phv_clr_on_wr_127_0_phv_clr_on_wr_127_0_1_4_address  0x4c12234ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_phv_clr_on_wr_127_0_phv_clr_on_wr_127_0_2_4_address  0x4c12238ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_phv_clr_on_wr_127_0_phv_clr_on_wr_127_0_3_4_address  0x4c1223cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_i_mac_empty_8_5_address  0x4c12240ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_i_mac_empty_8_5_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_i_mac_empty_8_5_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_i_mac_empty_8_5_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_i_mac_empty_8_5_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ul_i_pre_wr_addr_address  0x4c12250ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_address  0x4c12800ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_scratch_address  0x4c12800ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_start_table_address  0x4c12a00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_start_table_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_start_table_array_count  0x48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_start_table_array_index_max  0x47ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_start_table_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_pkt_ctr_address  0x4c12c00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_pkt_ctr_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_pkt_ctr_array_count  0x48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_pkt_ctr_array_index_max  0x47ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_pkt_ctr_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_pkt_ctr_i_pkt_ctr_0_2_address  0x4c12c00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_pkt_ctr_i_pkt_ctr_1_2_address  0x4c12c04ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_ctr_time_address  0x4c12e40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_ctr_time_i_ctr_time_0_2_address  0x4c12e40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_ctr_time_i_ctr_time_1_2_address  0x4c12e44ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_ctr_sample_address  0x4c12e48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_address  0x4c13000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_scratch_address  0x4c13000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_port_rate_cfg_4_0_address  0x4c13020ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_port_rate_cfg_4_0_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_port_rate_cfg_4_0_array_count  0x5ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_port_rate_cfg_4_0_array_index_max  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_port_rate_cfg_4_0_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_e_mac_empty_4_0_address  0x4c13040ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_e_mac_empty_4_0_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_e_mac_empty_4_0_array_count  0x5ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_e_mac_empty_4_0_array_index_max  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_e_mac_empty_4_0_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_intr_address  0x4c13060ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_intr_stat_address  0x4c13060ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_intr_en0_address  0x4c13064ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_intr_en1_address  0x4c13068ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_intr_inj_address  0x4c1306cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_intr_freeze_enable_address  0x4c13070ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_e_occ_oflow_err_log_address  0x4c13074ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_e_slot_ou_flow_err_log_address  0x4c13078ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_e_pre_wr_addr_address  0x4c1307cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_address  0x4c13200ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_scratch_address  0x4c13200ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_port_rate_cfg_8_5_address  0x4c13210ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_port_rate_cfg_8_5_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_port_rate_cfg_8_5_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_port_rate_cfg_8_5_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_port_rate_cfg_8_5_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_phv_owner_255_128_address  0x4c13220ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_phv_owner_255_128_phv_owner_255_128_0_4_address  0x4c13220ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_phv_owner_255_128_phv_owner_255_128_1_4_address  0x4c13224ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_phv_owner_255_128_phv_owner_255_128_2_4_address  0x4c13228ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_phv_owner_255_128_phv_owner_255_128_3_4_address  0x4c1322cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_phv_clr_on_wr_255_128_address  0x4c13230ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_phv_clr_on_wr_255_128_phv_clr_on_wr_255_128_0_4_address  0x4c13230ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_phv_clr_on_wr_255_128_phv_clr_on_wr_255_128_1_4_address  0x4c13234ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_phv_clr_on_wr_255_128_phv_clr_on_wr_255_128_2_4_address  0x4c13238ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_phv_clr_on_wr_255_128_phv_clr_on_wr_255_128_3_4_address  0x4c1323cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_e_mac_empty_8_5_address  0x4c13240ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_e_mac_empty_8_5_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_e_mac_empty_8_5_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_e_mac_empty_8_5_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_e_mac_empty_8_5_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_ur_e_pre_wr_addr_address  0x4c13250ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_address  0x4c13800ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_scratch_address  0x4c13800ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_tm_status_phv_address  0x4c13804ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_start_table_address  0x4c13a00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_start_table_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_start_table_array_count  0x48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_start_table_array_index_max  0x47ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_start_table_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_g_start_table_address  0x4c13b20ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_intr_address  0x4c13b40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_intr_stat_address  0x4c13b40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_intr_en0_address  0x4c13b44ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_intr_en1_address  0x4c13b48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_intr_inj_address  0x4c13b4cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_intr_freeze_enable_address  0x4c13b50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_pipe_map_address  0x4c13b54ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_pkt_ctr_address  0x4c13c00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_pkt_ctr_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_pkt_ctr_array_count  0x48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_pkt_ctr_array_index_max  0x47ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_pkt_ctr_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_pkt_ctr_e_pkt_ctr_0_2_address  0x4c13c00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_pkt_ctr_e_pkt_ctr_1_2_address  0x4c13c04ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_ctr_time_address  0x4c13e40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_ctr_time_e_ctr_time_0_2_address  0x4c13e40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_ctr_time_e_ctr_time_1_2_address  0x4c13e44ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_ctr_sample_address  0x4c13e48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_address  0x4c14000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_address  0x4c14000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_scratch_address  0x4c14000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_port_rate_cfg_address  0x4c14040ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_port_rate_cfg_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_port_rate_cfg_array_count  0x9ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_port_rate_cfg_array_index_max  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_port_rate_cfg_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_phv_rate_ctrl_address  0x4c14064ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_chnl_ctrl_address  0x4c14200ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_chnl_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_chnl_ctrl_array_count  0x48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_chnl_ctrl_array_index_max  0x47ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_chnl_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_dprsr_cred_status_address  0x4c14400ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_dprsr_cred_status_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_dprsr_cred_status_array_count  0x48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_dprsr_cred_status_array_index_max  0x47ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_dprsr_cred_status_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_bubble_count_address  0x4c14520ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_bubble_count_i_bubble_count_0_2_address  0x4c14520ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_bubble_count_i_bubble_count_1_2_address  0x4c14524ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_phv_count_address  0x4c14528ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_phv_count_i_phv_count_0_2_address  0x4c14528ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_phv_count_i_phv_count_1_2_address  0x4c1452cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_eop_count_address  0x4c14530ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_eop_count_i_eop_count_0_2_address  0x4c14530ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_eop_count_i_eop_count_1_2_address  0x4c14534ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_norm_phv_count_address  0x4c14538ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_norm_phv_count_i_norm_phv_count_0_2_address  0x4c14538ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_norm_phv_count_i_norm_phv_count_1_2_address  0x4c1453cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_norm_eop_count_address  0x4c14540ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_norm_eop_count_i_norm_eop_count_0_2_address  0x4c14540ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_norm_eop_count_i_norm_eop_count_1_2_address  0x4c14544ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_resub_phv_count_address  0x4c14548ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_resub_phv_count_i_resub_phv_count_0_2_address  0x4c14548ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_resub_phv_count_i_resub_phv_count_1_2_address  0x4c1454cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_resub_eop_count_address  0x4c14550ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_resub_eop_count_i_resub_eop_count_0_2_address  0x4c14550ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_resub_eop_count_i_resub_eop_count_1_2_address  0x4c14554ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_port_dbg_address  0x4c14580ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_port_dbg_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_port_dbg_array_count  0x12ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_port_dbg_array_index_max  0x11ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_port_dbg_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_tdm_last_entry_address  0x4c145c8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_tdm_table_address  0x4c14600ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_tdm_table_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_tdm_table_array_count  0x40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_tdm_table_array_index_max  0x3ful
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_tdm_table_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_slot_ctrl_address  0x4c14700ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_slot_status_address  0x4c14704ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_pri_inc_ctrl_400g_address  0x4c14708ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_pri_inc_ctrl_200g_address  0x4c1470cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_pri_inc_ctrl_100g_address  0x4c14710ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_pri_inc_ctrl_50g_address  0x4c14714ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_pri_inc_ctrl_40g_address  0x4c14718ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_pri_inc_ctrl_25g_address  0x4c1471cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_pri_inc_ctrl_10g_address  0x4c14720ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_intr_address  0x4c14740ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_intr_stat_address  0x4c14740ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_intr_en0_address  0x4c14744ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_intr_en1_address  0x4c14748ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_intr_inj_address  0x4c1474cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_intr_freeze_enable_address  0x4c14750ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_avail_oflow_err_log_address  0x4c14754ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_bcnt_oflow_err_log_address  0x4c14758ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_afifo_oflow_err_log_address  0x4c1475cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_arb_cred_uflow_err_log_address  0x4c14760ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_arb_cred_oflow_err_log_address  0x4c14764ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_port_dbg_en_address  0x4c14768ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_left_i_wb_ctrl_address  0x4c1476cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_address  0x4c14800ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_scratch_address  0x4c14800ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_port_rate_cfg_address  0x4c14840ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_port_rate_cfg_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_port_rate_cfg_array_count  0x9ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_port_rate_cfg_array_index_max  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_port_rate_cfg_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_phv_rate_ctrl_address  0x4c14864ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_g_phv_rate_ctrl_address  0x4c14868ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_gbl_rate_ctrl_address  0x4c1486cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_chnl_ctrl_address  0x4c14a00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_chnl_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_chnl_ctrl_array_count  0x48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_chnl_ctrl_array_index_max  0x47ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_chnl_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_dprsr_cred_status_address  0x4c14c00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_dprsr_cred_status_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_dprsr_cred_status_array_count  0x48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_dprsr_cred_status_array_index_max  0x47ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_dprsr_cred_status_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_bubble_count_address  0x4c14d20ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_bubble_count_e_bubble_count_0_2_address  0x4c14d20ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_bubble_count_e_bubble_count_1_2_address  0x4c14d24ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_phv_count_address  0x4c14d28ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_phv_count_e_phv_count_0_2_address  0x4c14d28ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_phv_count_e_phv_count_1_2_address  0x4c14d2cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_eop_count_address  0x4c14d30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_eop_count_e_eop_count_0_2_address  0x4c14d30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_eop_count_e_eop_count_1_2_address  0x4c14d34ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_port_dbg_address  0x4c14d80ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_port_dbg_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_port_dbg_array_count  0x12ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_port_dbg_array_index_max  0x11ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_port_dbg_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_tdm_last_entry_address  0x4c14dc8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_tdm_table_address  0x4c14e00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_tdm_table_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_tdm_table_array_count  0x40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_tdm_table_array_index_max  0x3ful
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_tdm_table_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_slot_ctrl_address  0x4c14f00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_slot_status_address  0x4c14f04ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_pri_inc_ctrl_400g_address  0x4c14f08ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_pri_inc_ctrl_200g_address  0x4c14f0cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_pri_inc_ctrl_100g_address  0x4c14f10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_pri_inc_ctrl_50g_address  0x4c14f14ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_pri_inc_ctrl_40g_address  0x4c14f18ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_pri_inc_ctrl_25g_address  0x4c14f1cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_pri_inc_ctrl_10g_address  0x4c14f20ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_intr_address  0x4c14f40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_intr_stat_address  0x4c14f40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_intr_en0_address  0x4c14f44ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_intr_en1_address  0x4c14f48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_intr_inj_address  0x4c14f4cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_intr_freeze_enable_address  0x4c14f50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_avail_oflow_err_log_address  0x4c14f54ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_bcnt_oflow_err_log_address  0x4c14f58ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_afifo_oflow_err_log_address  0x4c14f5cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_arb_cred_uflow_err_log_address  0x4c14f60ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_arb_cred_oflow_err_log_address  0x4c14f64ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_debug_ctrl_address  0x4c14f68ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_port_dbg_en_address  0x4c14f6cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_parbreg_right_e_wb_ctrl_address  0x4c14f70ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_address  0x4c1a000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_scratch_address  0x4c1a000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_dft_csr_address  0x4c1a004ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_port_rate_cfg_address  0x4c1a040ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_port_rate_cfg_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_port_rate_cfg_array_count  0x9ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_port_rate_cfg_array_index_max  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_port_rate_cfg_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_chan_en_address  0x4c1a080ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_chan_en_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_chan_en_array_count  0x9ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_chan_en_array_index_max  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_chan_en_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_copy2cpu_address  0x4c1a0a4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_tm_cred_wr_address  0x4c1a0b0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_tm_cred_wr_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_tm_cred_wr_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_tm_cred_wr_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_tm_cred_wr_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_tm_cred_rd_address  0x4c1a0c0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_pkt_ctr_address  0x4c1a400ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_pkt_ctr_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_pkt_ctr_array_count  0x48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_pkt_ctr_array_index_max  0x47ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_pkt_ctr_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_pkt_ctr_pkt_ctr_0_2_address  0x4c1a400ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_pkt_ctr_pkt_ctr_1_2_address  0x4c1a404ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_byte_ctr_address  0x4c1a800ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_byte_ctr_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_byte_ctr_array_count  0x48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_byte_ctr_array_index_max  0x47ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_byte_ctr_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_byte_ctr_byte_ctr_0_2_address  0x4c1a800ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_byte_ctr_byte_ctr_1_2_address  0x4c1a804ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ctr_time_address  0x4c1aa40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ctr_time_ctr_time_0_2_address  0x4c1aa40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ctr_time_ctr_time_1_2_address  0x4c1aa44ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ctr_sample_address  0x4c1aa48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_address  0x4c1aa80ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_0_24_address  0x4c1aa80ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_1_24_address  0x4c1aa84ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_2_24_address  0x4c1aa88ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_3_24_address  0x4c1aa8cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_4_24_address  0x4c1aa90ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_5_24_address  0x4c1aa94ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_6_24_address  0x4c1aa98ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_7_24_address  0x4c1aa9cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_8_24_address  0x4c1aaa0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_9_24_address  0x4c1aaa4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_10_24_address  0x4c1aaa8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_11_24_address  0x4c1aaacul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_12_24_address  0x4c1aab0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_13_24_address  0x4c1aab4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_14_24_address  0x4c1aab8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_15_24_address  0x4c1aabcul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_16_24_address  0x4c1aac0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_17_24_address  0x4c1aac4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_18_24_address  0x4c1aac8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_19_24_address  0x4c1aaccul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_20_24_address  0x4c1aad0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_21_24_address  0x4c1aad4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_22_24_address  0x4c1aad8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_ecc_ecc_23_24_address  0x4c1aadcul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_intr_address  0x4c1aae0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_intr_stat_address  0x4c1aae0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_intr_en0_address  0x4c1aae4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_intr_en1_address  0x4c1aae8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_intr_inj_address  0x4c1aaecul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_intr_freeze_enable_address  0x4c1aaf0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_sb_0_sbe_err_log_address  0x4c1aaf4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_sb_0_mbe_err_log_address  0x4c1aaf8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_sb_1_sbe_err_log_address  0x4c1aafcul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_sb_1_mbe_err_log_address  0x4c1ab00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_sb_2_sbe_err_log_address  0x4c1ab04ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_sb_2_mbe_err_log_address  0x4c1ab08ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_sb_3_sbe_err_log_address  0x4c1ab0cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_sb_3_mbe_err_log_address  0x4c1ab10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_sb_oflow_err_log_address  0x4c1ab14ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_sb_uflow_err_log_address  0x4c1ab18ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_mirr_sbe_err_log_address  0x4c1ab1cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_mirr_mbe_err_log_address  0x4c1ab20ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_byte_adj_sbe_err_log_address  0x4c1ab24ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_byte_adj_mbe_err_log_address  0x4c1ab28ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_tm_cred_oflow_err_log_address  0x4c1ab2cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_tm_cred_uflow_err_log_address  0x4c1ab30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_debug_ctrl_address  0x4c1ab34ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_pipe_map_address  0x4c1ab38ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_hold_es_400g_address  0x4c1ab3cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_hold_es_200g_address  0x4c1ab40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_hold_es_100g_address  0x4c1ab44ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_hold_es_50g_address  0x4c1ab48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_hold_es_40g_address  0x4c1ab4cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_hold_es_25g_address  0x4c1ab50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_hold_es_10g_address  0x4c1ab54ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_hold_sm_400g_address  0x4c1ab58ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_hold_sm_200g_address  0x4c1ab5cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_hold_sm_100g_address  0x4c1ab60ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_hold_sm_50g_address  0x4c1ab64ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_hold_sm_40g_address  0x4c1ab68ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_hold_sm_25g_address  0x4c1ab6cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_hold_sm_10g_address  0x4c1ab70ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_s2preg_tm_cred_low_wmark_address  0x4c1ab74ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_address  0x4c1c000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_scratch_address  0x4c1c000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_dft_csr_address  0x4c1c004ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_port_rate_cfg_address  0x4c1c040ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_port_rate_cfg_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_port_rate_cfg_array_count  0x9ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_port_rate_cfg_array_index_max  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_port_rate_cfg_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_epb_cred_wr_address  0x4c1c080ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_epb_cred_wr_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_epb_cred_wr_array_count  0x12ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_epb_cred_wr_array_index_max  0x11ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_epb_cred_wr_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_epb_cred_rd_address  0x4c1c100ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_epb_cred_rd_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_epb_cred_rd_array_count  0x12ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_epb_cred_rd_array_index_max  0x11ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_epb_cred_rd_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_pkt_ctr_address  0x4c1c400ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_pkt_ctr_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_pkt_ctr_array_count  0x48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_pkt_ctr_array_index_max  0x47ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_pkt_ctr_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_pkt_ctr_pkt_ctr_0_2_address  0x4c1c400ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_pkt_ctr_pkt_ctr_1_2_address  0x4c1c404ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_byte_ctr_address  0x4c1c800ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_byte_ctr_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_byte_ctr_array_count  0x48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_byte_ctr_array_index_max  0x47ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_byte_ctr_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_byte_ctr_byte_ctr_0_2_address  0x4c1c800ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_byte_ctr_byte_ctr_1_2_address  0x4c1c804ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ctr_time_address  0x4c1ca40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ctr_time_ctr_time_0_2_address  0x4c1ca40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ctr_time_ctr_time_1_2_address  0x4c1ca44ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ctr_sample_address  0x4c1ca48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_address  0x4c1ca80ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_0_31_address  0x4c1ca80ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_1_31_address  0x4c1ca84ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_2_31_address  0x4c1ca88ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_3_31_address  0x4c1ca8cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_4_31_address  0x4c1ca90ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_5_31_address  0x4c1ca94ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_6_31_address  0x4c1ca98ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_7_31_address  0x4c1ca9cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_8_31_address  0x4c1caa0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_9_31_address  0x4c1caa4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_10_31_address  0x4c1caa8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_11_31_address  0x4c1caacul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_12_31_address  0x4c1cab0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_13_31_address  0x4c1cab4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_14_31_address  0x4c1cab8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_15_31_address  0x4c1cabcul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_16_31_address  0x4c1cac0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_17_31_address  0x4c1cac4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_18_31_address  0x4c1cac8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_19_31_address  0x4c1caccul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_20_31_address  0x4c1cad0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_21_31_address  0x4c1cad4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_22_31_address  0x4c1cad8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_23_31_address  0x4c1cadcul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_24_31_address  0x4c1cae0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_25_31_address  0x4c1cae4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_26_31_address  0x4c1cae8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_27_31_address  0x4c1caecul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_28_31_address  0x4c1caf0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_29_31_address  0x4c1caf4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_ecc_ecc_30_31_address  0x4c1caf8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_intr_address  0x4c1cb00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_intr_stat_address  0x4c1cb00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_intr_en0_address  0x4c1cb04ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_intr_en1_address  0x4c1cb08ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_intr_inj_address  0x4c1cb0cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_intr_freeze_enable_address  0x4c1cb10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_tm_sbe_err_log_address  0x4c1cb14ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_tm_mbe_err_log_address  0x4c1cb18ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_sb_0_sbe_err_log_address  0x4c1cb1cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_sb_0_mbe_err_log_address  0x4c1cb20ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_sb_1_sbe_err_log_address  0x4c1cb24ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_sb_1_mbe_err_log_address  0x4c1cb28ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_sb_2_sbe_err_log_address  0x4c1cb2cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_sb_2_mbe_err_log_address  0x4c1cb30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_sb_3_sbe_err_log_address  0x4c1cb34ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_sb_3_mbe_err_log_address  0x4c1cb38ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_sb_4_sbe_err_log_address  0x4c1cb3cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_sb_4_mbe_err_log_address  0x4c1cb40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_sb_oflow_err_log_address  0x4c1cb44ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_sb_uflow_err_log_address  0x4c1cb48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_epb_cred_oflow_err_log_address  0x4c1cb4cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_epb_cred_uflow_err_log_address  0x4c1cb50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_pipe_map_address  0x4c1cb54ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_tm_cred_address  0x4c1cb80ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_tm_cred_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_tm_cred_array_count  0x12ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_tm_cred_array_index_max  0x11ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_p2sreg_tm_cred_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgluereg_address  0x4c1e000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgluereg_scratch_address  0x4c1e000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgluereg_debug_ctrl_address  0x4c1e004ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring_full_thresh_address  0x4c1e008ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring_fifo_err_address  0x4c1e00cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring0intr_address  0x4c1e010ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring0intr_status0_address  0x4c1e010ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring0intr_status1_address  0x4c1e014ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring1intr_address  0x4c1e018ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring1intr_status0_address  0x4c1e018ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring1intr_status1_address  0x4c1e01cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring2intr_address  0x4c1e020ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring2intr_status0_address  0x4c1e020ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring2intr_status1_address  0x4c1e024ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgluereg_parde_intr_address  0x4c1e028ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgluereg_parde_intr_status0_address  0x4c1e028ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgluereg_parde_intr_status1_address  0x4c1e02cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgluereg_intr_period_address  0x4c1e030ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_address  0x4c20000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_array_element_size  0x2000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_array_count  0x9ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_array_index_max  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_address  0x4c20000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_address  0x4c20000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_sw_reset_address  0x4c20000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_glb_status_address  0x4c20004ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_port_rates_address  0x4c20008ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_port_en_address  0x4c2000cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_glb_ctrl_address  0x4c20010ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_glb_prsr_crd_address  0x4c20014ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_glb_prsr_crd_stat_address  0x4c20018ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_glb_prsr_stat_address  0x4c20020ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_glb_prsr_stat_glb_prsr_stat_0_2_address  0x4c20020ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_glb_prsr_stat_glb_prsr_stat_1_2_address  0x4c20024ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_glb_parser_maxbyte_address  0x4c20028ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_address  0x4c20040ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_stat_address  0x4c20040ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_stat_stat_0_2_address  0x4c20040ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_stat_stat_1_2_address  0x4c20044ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_en0_address  0x4c20048ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_en0_en0_0_2_address  0x4c20048ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_en0_en0_1_2_address  0x4c2004cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_en1_address  0x4c20050ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_en1_en1_0_2_address  0x4c20050ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_en1_en1_1_2_address  0x4c20054ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_inj_address  0x4c20058ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_inj_inj_0_2_address  0x4c20058ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_inj_inj_1_2_address  0x4c2005cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_freeze_enable_address  0x4c20060ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_freeze_enable_freeze_enable_0_2_address  0x4c20060ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_freeze_enable_freeze_enable_1_2_address  0x4c20064ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_log_group_address  0x4c20080ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_log_group_wpc_fifo_fatal0_err_address  0x4c20080ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_log_group_wpc_fifo_fatal1_err_address  0x4c20084ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_log_group_wpc_fifo_fatal2_err_address  0x4c20088ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_log_group_wpc_fifo_fatal3_err_address  0x4c2008cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_log_group_wpc_overflow_err_address  0x4c20090ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_log_group_wpc_ff_ecc_dual_err_addr_address  0x4c20094ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_log_group_wpc_ff_ecc_sngl_err_addr_address  0x4c20098ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_log_group_pbc_overflow_chnl_address  0x4c2009cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_ecc_inj_address  0x4c200a0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_ecc_dis_address  0x4c200a4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_time_offset_address  0x4c200a8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_dft_csr_address  0x4c200acul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_glb_epb_tim_off_address  0x4c200b0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_address  0x4c20800ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_ctrl_address  0x4c20800ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c20800ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c20804ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_fifo_ctrl_address  0x4c20808ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_2_address  0x4c20808ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_2_address  0x4c2080cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_fifo_cfg_address  0x4c20810ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_stat_address  0x4c20814ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_pktnum0_address  0x4c20818ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_pktnum1_address  0x4c2081cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_pktnum2_address  0x4c20820ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_pktnum3_address  0x4c20828ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_pktnum3_chnl_pktnum3_0_2_address  0x4c20828ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_pktnum3_chnl_pktnum3_1_2_address  0x4c2082cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_parser_send_pkt_address  0x4c20830ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_3_address  0x4c20830ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_3_address  0x4c20834ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_parser_send_pkt_chnl_parser_send_pkt_2_3_address  0x4c20838ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_deparser_send_pkt_address  0x4c20840ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_3_address  0x4c20840ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_3_address  0x4c20844ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_2_3_address  0x4c20848ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_warp_send_pkt_address  0x4c20850ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_warp_send_pkt_chnl_warp_send_pkt_0_3_address  0x4c20850ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_warp_send_pkt_chnl_warp_send_pkt_1_3_address  0x4c20854ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_warp_send_pkt_chnl_warp_send_pkt_2_3_address  0x4c20858ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_p2s_received_pkt_address  0x4c20860ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_0_3_address  0x4c20860ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_1_3_address  0x4c20864ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_2_3_address  0x4c20868ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_address  0x4c20900ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_ctrl_address  0x4c20900ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c20900ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c20904ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_fifo_ctrl_address  0x4c20908ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_2_address  0x4c20908ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_2_address  0x4c2090cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_fifo_cfg_address  0x4c20910ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_stat_address  0x4c20914ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_pktnum0_address  0x4c20918ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_pktnum1_address  0x4c2091cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_pktnum2_address  0x4c20920ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_pktnum3_address  0x4c20928ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_pktnum3_chnl_pktnum3_0_2_address  0x4c20928ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_pktnum3_chnl_pktnum3_1_2_address  0x4c2092cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_parser_send_pkt_address  0x4c20930ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_3_address  0x4c20930ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_3_address  0x4c20934ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_parser_send_pkt_chnl_parser_send_pkt_2_3_address  0x4c20938ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_deparser_send_pkt_address  0x4c20940ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_3_address  0x4c20940ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_3_address  0x4c20944ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_2_3_address  0x4c20948ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_warp_send_pkt_address  0x4c20950ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_warp_send_pkt_chnl_warp_send_pkt_0_3_address  0x4c20950ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_warp_send_pkt_chnl_warp_send_pkt_1_3_address  0x4c20954ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_warp_send_pkt_chnl_warp_send_pkt_2_3_address  0x4c20958ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_p2s_received_pkt_address  0x4c20960ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_0_3_address  0x4c20960ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_1_3_address  0x4c20964ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_2_3_address  0x4c20968ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_address  0x4c20a00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_ctrl_address  0x4c20a00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c20a00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c20a04ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_fifo_ctrl_address  0x4c20a08ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_2_address  0x4c20a08ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_2_address  0x4c20a0cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_fifo_cfg_address  0x4c20a10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_stat_address  0x4c20a14ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_pktnum0_address  0x4c20a18ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_pktnum1_address  0x4c20a1cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_pktnum2_address  0x4c20a20ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_pktnum3_address  0x4c20a28ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_pktnum3_chnl_pktnum3_0_2_address  0x4c20a28ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_pktnum3_chnl_pktnum3_1_2_address  0x4c20a2cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_parser_send_pkt_address  0x4c20a30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_3_address  0x4c20a30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_3_address  0x4c20a34ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_parser_send_pkt_chnl_parser_send_pkt_2_3_address  0x4c20a38ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_deparser_send_pkt_address  0x4c20a40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_3_address  0x4c20a40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_3_address  0x4c20a44ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_2_3_address  0x4c20a48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_warp_send_pkt_address  0x4c20a50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_warp_send_pkt_chnl_warp_send_pkt_0_3_address  0x4c20a50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_warp_send_pkt_chnl_warp_send_pkt_1_3_address  0x4c20a54ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_warp_send_pkt_chnl_warp_send_pkt_2_3_address  0x4c20a58ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_p2s_received_pkt_address  0x4c20a60ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_0_3_address  0x4c20a60ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_1_3_address  0x4c20a64ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_2_3_address  0x4c20a68ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_address  0x4c20b00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_ctrl_address  0x4c20b00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c20b00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c20b04ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_fifo_ctrl_address  0x4c20b08ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_2_address  0x4c20b08ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_2_address  0x4c20b0cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_fifo_cfg_address  0x4c20b10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_stat_address  0x4c20b14ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_pktnum0_address  0x4c20b18ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_pktnum1_address  0x4c20b1cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_pktnum2_address  0x4c20b20ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_pktnum3_address  0x4c20b28ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_pktnum3_chnl_pktnum3_0_2_address  0x4c20b28ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_pktnum3_chnl_pktnum3_1_2_address  0x4c20b2cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_parser_send_pkt_address  0x4c20b30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_3_address  0x4c20b30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_3_address  0x4c20b34ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_parser_send_pkt_chnl_parser_send_pkt_2_3_address  0x4c20b38ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_deparser_send_pkt_address  0x4c20b40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_3_address  0x4c20b40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_3_address  0x4c20b44ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_2_3_address  0x4c20b48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_warp_send_pkt_address  0x4c20b50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_warp_send_pkt_chnl_warp_send_pkt_0_3_address  0x4c20b50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_warp_send_pkt_chnl_warp_send_pkt_1_3_address  0x4c20b54ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_warp_send_pkt_chnl_warp_send_pkt_2_3_address  0x4c20b58ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_p2s_received_pkt_address  0x4c20b60ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_0_3_address  0x4c20b60ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_1_3_address  0x4c20b64ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_2_3_address  0x4c20b68ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_address  0x4c20c00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_ctrl_address  0x4c20c00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c20c00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c20c04ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_fifo_ctrl_address  0x4c20c08ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_2_address  0x4c20c08ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_2_address  0x4c20c0cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_fifo_cfg_address  0x4c20c10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_stat_address  0x4c20c14ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_pktnum0_address  0x4c20c18ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_pktnum1_address  0x4c20c1cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_pktnum2_address  0x4c20c20ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_pktnum3_address  0x4c20c28ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_pktnum3_chnl_pktnum3_0_2_address  0x4c20c28ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_pktnum3_chnl_pktnum3_1_2_address  0x4c20c2cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_parser_send_pkt_address  0x4c20c30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_3_address  0x4c20c30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_3_address  0x4c20c34ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_parser_send_pkt_chnl_parser_send_pkt_2_3_address  0x4c20c38ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_deparser_send_pkt_address  0x4c20c40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_3_address  0x4c20c40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_3_address  0x4c20c44ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_2_3_address  0x4c20c48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_warp_send_pkt_address  0x4c20c50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_warp_send_pkt_chnl_warp_send_pkt_0_3_address  0x4c20c50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_warp_send_pkt_chnl_warp_send_pkt_1_3_address  0x4c20c54ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_warp_send_pkt_chnl_warp_send_pkt_2_3_address  0x4c20c58ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_p2s_received_pkt_address  0x4c20c60ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_0_3_address  0x4c20c60ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_1_3_address  0x4c20c64ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_2_3_address  0x4c20c68ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_address  0x4c20d00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_ctrl_address  0x4c20d00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c20d00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c20d04ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_fifo_ctrl_address  0x4c20d08ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_2_address  0x4c20d08ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_2_address  0x4c20d0cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_fifo_cfg_address  0x4c20d10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_stat_address  0x4c20d14ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_pktnum0_address  0x4c20d18ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_pktnum1_address  0x4c20d1cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_pktnum2_address  0x4c20d20ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_pktnum3_address  0x4c20d28ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_pktnum3_chnl_pktnum3_0_2_address  0x4c20d28ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_pktnum3_chnl_pktnum3_1_2_address  0x4c20d2cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_parser_send_pkt_address  0x4c20d30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_3_address  0x4c20d30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_3_address  0x4c20d34ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_parser_send_pkt_chnl_parser_send_pkt_2_3_address  0x4c20d38ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_deparser_send_pkt_address  0x4c20d40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_3_address  0x4c20d40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_3_address  0x4c20d44ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_2_3_address  0x4c20d48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_warp_send_pkt_address  0x4c20d50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_warp_send_pkt_chnl_warp_send_pkt_0_3_address  0x4c20d50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_warp_send_pkt_chnl_warp_send_pkt_1_3_address  0x4c20d54ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_warp_send_pkt_chnl_warp_send_pkt_2_3_address  0x4c20d58ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_p2s_received_pkt_address  0x4c20d60ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_0_3_address  0x4c20d60ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_1_3_address  0x4c20d64ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_2_3_address  0x4c20d68ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_address  0x4c20e00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_ctrl_address  0x4c20e00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c20e00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c20e04ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_fifo_ctrl_address  0x4c20e08ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_2_address  0x4c20e08ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_2_address  0x4c20e0cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_fifo_cfg_address  0x4c20e10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_stat_address  0x4c20e14ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_pktnum0_address  0x4c20e18ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_pktnum1_address  0x4c20e1cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_pktnum2_address  0x4c20e20ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_pktnum3_address  0x4c20e28ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_pktnum3_chnl_pktnum3_0_2_address  0x4c20e28ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_pktnum3_chnl_pktnum3_1_2_address  0x4c20e2cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_parser_send_pkt_address  0x4c20e30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_3_address  0x4c20e30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_3_address  0x4c20e34ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_parser_send_pkt_chnl_parser_send_pkt_2_3_address  0x4c20e38ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_deparser_send_pkt_address  0x4c20e40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_3_address  0x4c20e40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_3_address  0x4c20e44ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_2_3_address  0x4c20e48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_warp_send_pkt_address  0x4c20e50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_warp_send_pkt_chnl_warp_send_pkt_0_3_address  0x4c20e50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_warp_send_pkt_chnl_warp_send_pkt_1_3_address  0x4c20e54ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_warp_send_pkt_chnl_warp_send_pkt_2_3_address  0x4c20e58ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_p2s_received_pkt_address  0x4c20e60ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_0_3_address  0x4c20e60ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_1_3_address  0x4c20e64ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_2_3_address  0x4c20e68ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_address  0x4c20f00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_ctrl_address  0x4c20f00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c20f00ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c20f04ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_fifo_ctrl_address  0x4c20f08ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_2_address  0x4c20f08ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_2_address  0x4c20f0cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_fifo_cfg_address  0x4c20f10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_stat_address  0x4c20f14ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_pktnum0_address  0x4c20f18ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_pktnum1_address  0x4c20f1cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_pktnum2_address  0x4c20f20ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_pktnum3_address  0x4c20f28ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_pktnum3_chnl_pktnum3_0_2_address  0x4c20f28ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_pktnum3_chnl_pktnum3_1_2_address  0x4c20f2cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_parser_send_pkt_address  0x4c20f30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_3_address  0x4c20f30ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_3_address  0x4c20f34ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_parser_send_pkt_chnl_parser_send_pkt_2_3_address  0x4c20f38ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_deparser_send_pkt_address  0x4c20f40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_3_address  0x4c20f40ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_3_address  0x4c20f44ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_2_3_address  0x4c20f48ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_warp_send_pkt_address  0x4c20f50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_warp_send_pkt_chnl_warp_send_pkt_0_3_address  0x4c20f50ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_warp_send_pkt_chnl_warp_send_pkt_1_3_address  0x4c20f54ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_warp_send_pkt_chnl_warp_send_pkt_2_3_address  0x4c20f58ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_p2s_received_pkt_address  0x4c20f60ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_0_3_address  0x4c20f60ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_1_3_address  0x4c20f64ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_2_3_address  0x4c20f68ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_debug_bus_ctrl_address  0x4c20f6cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_scratch_address  0x4c20f70ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_address  0x4c21000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_array_element_size  0x400ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_scratch_address  0x4c21000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_port_rate_cfg_address  0x4c21004ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_port_chnl_en_address  0x4c21008ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_start_state_address  0x4c2100cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_start_lookup_offsets_address  0x4c21010ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_start_lookup_offsets_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_start_lookup_offsets_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_start_lookup_offsets_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_start_lookup_offsets_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_max_iter_address  0x4c21018ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_max_cycle_address  0x4c2101cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pri_start_address  0x4c21020ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pri_thresh_address  0x4c21024ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_hdr_len_adj_address  0x4c21028ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pri_map_address  0x4c21030ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pri_map_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pri_map_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pri_map_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pri_map_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_seq_reset_address  0x4c21038ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_out_arb_ctrl_address  0x4c2103cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_address  0x4c21040ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_phv_owner_0_8_address  0x4c21040ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_phv_owner_1_8_address  0x4c21044ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_phv_owner_2_8_address  0x4c21048ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_phv_owner_3_8_address  0x4c2104cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_phv_owner_4_8_address  0x4c21050ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_phv_owner_5_8_address  0x4c21054ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_phv_owner_6_8_address  0x4c21058ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_phv_owner_7_8_address  0x4c2105cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_multi_wr_address  0x4c21060ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_multi_wr_no_multi_wr_0_8_address  0x4c21060ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_multi_wr_no_multi_wr_1_8_address  0x4c21064ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_multi_wr_no_multi_wr_2_8_address  0x4c21068ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_multi_wr_no_multi_wr_3_8_address  0x4c2106cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_multi_wr_no_multi_wr_4_8_address  0x4c21070ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_multi_wr_no_multi_wr_5_8_address  0x4c21074ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_multi_wr_no_multi_wr_6_8_address  0x4c21078ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_multi_wr_no_multi_wr_7_8_address  0x4c2107cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_err_phv_cfg_address  0x4c21080ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_err_phv_cfg_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_err_phv_cfg_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_err_phv_cfg_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_err_phv_cfg_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_hdr_byte_cnt_address  0x4c21090ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_hdr_byte_cnt_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_hdr_byte_cnt_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_hdr_byte_cnt_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_hdr_byte_cnt_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_hdr_byte_cnt_hdr_byte_cnt_0_2_address  0x4c21090ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_hdr_byte_cnt_hdr_byte_cnt_1_2_address  0x4c21094ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_idle_cnt_address  0x4c210a0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_idle_cnt_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_idle_cnt_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_idle_cnt_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_idle_cnt_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_idle_cnt_idle_cnt_0_2_address  0x4c210a0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_idle_cnt_idle_cnt_1_2_address  0x4c210a4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_rx_cnt_address  0x4c210b0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_rx_cnt_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_rx_cnt_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_rx_cnt_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_rx_cnt_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_rx_cnt_pkt_rx_cnt_0_2_address  0x4c210b0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_rx_cnt_pkt_rx_cnt_1_2_address  0x4c210b4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_tx_cnt_address  0x4c210c0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_tx_cnt_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_tx_cnt_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_tx_cnt_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_tx_cnt_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_tx_cnt_pkt_tx_cnt_0_2_address  0x4c210c0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_tx_cnt_pkt_tx_cnt_1_2_address  0x4c210c4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_drop_cnt_address  0x4c210d0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_drop_cnt_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_drop_cnt_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_drop_cnt_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_drop_cnt_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_drop_cnt_pkt_drop_cnt_0_2_address  0x4c210d0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_drop_cnt_pkt_drop_cnt_1_2_address  0x4c210d4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_op_fifo_full_cnt_address  0x4c210e0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_op_fifo_full_cnt_op_fifo_full_cnt_0_2_address  0x4c210e0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_op_fifo_full_cnt_op_fifo_full_cnt_1_2_address  0x4c210e4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_op_fifo_full_stall_cnt_address  0x4c210e8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_op_fifo_full_stall_cnt_op_fifo_full_stall_cnt_0_2_address  0x4c210e8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_op_fifo_full_stall_cnt_op_fifo_full_stall_cnt_1_2_address  0x4c210ecul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_tcam_match_err_cnt_address  0x4c210f0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_tcam_match_err_cnt_no_tcam_match_err_cnt_0_2_address  0x4c210f0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_tcam_match_err_cnt_no_tcam_match_err_cnt_1_2_address  0x4c210f4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_partial_hdr_err_cnt_address  0x4c210f8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_partial_hdr_err_cnt_partial_hdr_err_cnt_0_2_address  0x4c210f8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_partial_hdr_err_cnt_partial_hdr_err_cnt_1_2_address  0x4c210fcul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_ctr_range_err_cnt_address  0x4c21100ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_ctr_range_err_cnt_ctr_range_err_cnt_0_2_address  0x4c21100ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_ctr_range_err_cnt_ctr_range_err_cnt_1_2_address  0x4c21104ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_timeout_iter_err_cnt_address  0x4c21108ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_timeout_iter_err_cnt_timeout_iter_err_cnt_0_2_address  0x4c21108ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_timeout_iter_err_cnt_timeout_iter_err_cnt_1_2_address  0x4c2110cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_timeout_cycle_err_cnt_address  0x4c21110ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_timeout_cycle_err_cnt_timeout_cycle_err_cnt_0_2_address  0x4c21110ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_timeout_cycle_err_cnt_timeout_cycle_err_cnt_1_2_address  0x4c21114ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_src_ext_err_cnt_address  0x4c21118ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_src_ext_err_cnt_src_ext_err_cnt_0_2_address  0x4c21118ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_src_ext_err_cnt_src_ext_err_cnt_1_2_address  0x4c2111cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_err_cnt_address  0x4c21120ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_err_cnt_phv_owner_err_cnt_0_2_address  0x4c21120ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_err_cnt_phv_owner_err_cnt_1_2_address  0x4c21124ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_multi_wr_err_cnt_address  0x4c21128ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_multi_wr_err_cnt_multi_wr_err_cnt_0_2_address  0x4c21128ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_multi_wr_err_cnt_multi_wr_err_cnt_1_2_address  0x4c2112cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_aram_sbe_cnt_address  0x4c21130ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_aram_sbe_cnt_aram_sbe_cnt_0_2_address  0x4c21130ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_aram_sbe_cnt_aram_sbe_cnt_1_2_address  0x4c21134ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_aram_mbe_cnt_address  0x4c21138ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_aram_mbe_cnt_aram_mbe_cnt_0_2_address  0x4c21138ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_aram_mbe_cnt_aram_mbe_cnt_1_2_address  0x4c2113cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_fcs_err_cnt_address  0x4c21140ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_fcs_err_cnt_fcs_err_cnt_0_2_address  0x4c21140ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_fcs_err_cnt_fcs_err_cnt_1_2_address  0x4c21144ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_err_cnt_address  0x4c21148ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_err_cnt_csum_err_cnt_0_2_address  0x4c21148ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_err_cnt_csum_err_cnt_1_2_address  0x4c2114cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_tcam_par_err_cnt_address  0x4c21150ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_tcam_par_err_cnt_tcam_par_err_cnt_0_2_address  0x4c21150ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_tcam_par_err_cnt_tcam_par_err_cnt_1_2_address  0x4c21154ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_sbe_cnt_address  0x4c21158ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_sbe_cnt_csum_sbe_cnt_0_2_address  0x4c21158ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_sbe_cnt_csum_sbe_cnt_1_2_address  0x4c2115cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_mbe_cnt_address  0x4c21160ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_mbe_cnt_csum_mbe_cnt_0_2_address  0x4c21160ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_mbe_cnt_csum_mbe_cnt_1_2_address  0x4c21164ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_intr_address  0x4c21180ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_intr_stat_address  0x4c21180ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_intr_en0_address  0x4c21184ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_intr_en1_address  0x4c21188ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_intr_inj_address  0x4c2118cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_intr_freeze_enable_address  0x4c21190ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_tcam_match_err_log_address  0x4c21194ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_timeout_iter_err_log_address  0x4c21198ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_timeout_cycle_err_log_address  0x4c2119cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_partial_hdr_err_log_address  0x4c211a0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_ctr_range_err_log_address  0x4c211a4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_multi_wr_err_log_address  0x4c211a8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_err_log_address  0x4c211acul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_src_ext_err_log_address  0x4c211b0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_aram_sbe_err_log_address  0x4c211b4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_aram_mbe_err_log_address  0x4c211b8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_tcam_par_err_log_address  0x4c211bcul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_ibuf_oflow_err_log_address  0x4c211c0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_ibuf_uflow_err_log_address  0x4c211c4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_op_fifo_oflow_err_log_address  0x4c211c8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_op_fifo_uflow_err_log_address  0x4c211ccul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_sbe_err_log_address  0x4c211d0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_mbe_err_log_address  0x4c211d4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_ecc_address  0x4c211d8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_ecc_ecc_0_2_address  0x4c211d8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_ecc_ecc_1_2_address  0x4c211dcul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_parity_address  0x4c211e0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_debug_ctrl_address  0x4c211e4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_mem_ctrl_address  0x4c211e8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_op_fifo_state_address  0x4c211ecul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_ver_upd_address  0x4c211f0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_iq_state_address  0x4c211f4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_clr_on_wr_address  0x4c21200ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_0_8_address  0x4c21200ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_1_8_address  0x4c21204ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_2_8_address  0x4c21208ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_3_8_address  0x4c2120cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_4_8_address  0x4c21210ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_5_8_address  0x4c21214ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_6_8_address  0x4c21218ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_7_8_address  0x4c2121cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pbusreg_address  0x4c32000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pbusreg_intr_address  0x4c32000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pbusreg_intr_stat_address  0x4c32000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pbusreg_intr_en0_address  0x4c32004ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pbusreg_intr_en1_address  0x4c32008ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pbusreg_intr_inj_address  0x4c3200cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pbusreg_intr_freeze_enable_address  0x4c32010ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pbusreg_ecc_address  0x4c32014ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pbusreg_ecc_dis_address  0x4c32018ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pbusreg_capt_dual_ecc_addr_address  0x4c3201cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pbusreg_dft_csr_address  0x4c32020ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pbusreg_scratch_address  0x4c32024ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_address  0x4c34000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_address  0x4c34000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_array_element_size  0x200ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_array_count  0x10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_array_index_max  0xful
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ctrl_address  0x4c34000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_payload_ctrl_address  0x4c34004ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ingr_port_ctrl_address  0x4c34008ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_recir_match_value_address  0x4c34010ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_recir_match_value_recir_match_value_0_4_address  0x4c34010ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_recir_match_value_recir_match_value_1_4_address  0x4c34014ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_recir_match_value_recir_match_value_2_4_address  0x4c34018ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_recir_match_value_recir_match_value_3_4_address  0x4c3401cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_recir_match_mask_address  0x4c34020ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_recir_match_mask_recir_match_mask_0_4_address  0x4c34020ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_recir_match_mask_recir_match_mask_1_4_address  0x4c34024ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_recir_match_mask_recir_match_mask_2_4_address  0x4c34028ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_recir_match_mask_recir_match_mask_3_4_address  0x4c3402cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_event_number_address  0x4c34030ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_event_ibg_jitter_base_value_address  0x4c34034ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_event_max_ibg_jitter_address  0x4c34038ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_event_ibg_jitter_scale_address  0x4c3403cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_event_ipg_jitter_base_value_address  0x4c34040ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_event_max_ipg_jitter_address  0x4c34044ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_event_ipg_jitter_scale_address  0x4c34048ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_event_timer_address  0x4c3404cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ctr48_trigger_address  0x4c34050ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ctr48_trigger_ctr48_trigger_0_2_address  0x4c34050ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ctr48_trigger_ctr48_trigger_1_2_address  0x4c34054ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ctr48_batch_address  0x4c34058ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ctr48_batch_ctr48_batch_0_2_address  0x4c34058ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ctr48_batch_ctr48_batch_1_2_address  0x4c3405cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ctr48_packet_address  0x4c34060ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ctr48_packet_ctr48_packet_0_2_address  0x4c34060ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ctr48_packet_ctr48_packet_1_2_address  0x4c34064ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_log_address  0x4c34068ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_cnt_evt_ovf_address  0x4c3406cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_scratch_address  0x4c34070ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_address  0x4c36000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_scratch_address  0x4c36000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_scratch_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_scratch_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_scratch_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_scratch_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_recirc_ts_address  0x4c36010ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_recirc_ts_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_recirc_ts_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_recirc_ts_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_recirc_ts_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_csr_ts_offset_address  0x4c36020ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_tbc_port_ctrl_address  0x4c36024ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ebuf_port_ctrl_address  0x4c36030ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ebuf_port_ctrl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ebuf_port_ctrl_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ebuf_port_ctrl_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ebuf_port_ctrl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_eth_cpu_port_ctrl_address  0x4c36040ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ipb_port_ctrl_address  0x4c36048ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ipb_port_ctrl_ipb_port_ctrl_0_2_address  0x4c36048ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ipb_port_ctrl_ipb_port_ctrl_1_2_address  0x4c3604cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_mask_address  0x4c36060ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_mask_array_element_size  0xcul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_mask_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_mask_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_mask_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_mask_pgen_port_down_mask_0_3_address  0x4c36060ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_mask_pgen_port_down_mask_1_3_address  0x4c36064ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_mask_pgen_port_down_mask_2_3_address  0x4c36068ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_port_down_dis_address  0x4c36080ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_port_down_dis_port_down_dis_0_3_address  0x4c36080ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_port_down_dis_port_down_dis_1_3_address  0x4c36084ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_port_down_dis_port_down_dis_2_3_address  0x4c36088ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_retrigger_port_down_address  0x4c3608cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_vec_clr_address  0x4c36090ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_ctrl_address  0x4c36094ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_stat_address  0x4c360a0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_stat_intr_stat_0_4_address  0x4c360a0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_stat_intr_stat_1_4_address  0x4c360a4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_stat_intr_stat_2_4_address  0x4c360a8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_stat_intr_stat_3_4_address  0x4c360acul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_en0_address  0x4c360b0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_en0_intr_en0_0_4_address  0x4c360b0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_en0_intr_en0_1_4_address  0x4c360b4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_en0_intr_en0_2_4_address  0x4c360b8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_en0_intr_en0_3_4_address  0x4c360bcul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_en1_address  0x4c360c0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_en1_intr_en1_0_4_address  0x4c360c0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_en1_intr_en1_1_4_address  0x4c360c4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_en1_intr_en1_2_4_address  0x4c360c8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_en1_intr_en1_3_4_address  0x4c360ccul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_freeze_en_address  0x4c360d0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_freeze_en_freeze_en_0_4_address  0x4c360d0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_freeze_en_freeze_en_1_4_address  0x4c360d4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_freeze_en_freeze_en_2_4_address  0x4c360d8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_freeze_en_freeze_en_3_4_address  0x4c360dcul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_inj_address  0x4c360e0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_inj_intr_inj_0_4_address  0x4c360e0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_inj_intr_inj_1_4_address  0x4c360e4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_inj_intr_inj_2_4_address  0x4c360e8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_inj_intr_inj_3_4_address  0x4c360ecul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_sbe_log_address  0x4c360f0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_sbe_log_sbe_log_0_2_address  0x4c360f0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_sbe_log_sbe_log_1_2_address  0x4c360f4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_mbe_log_address  0x4c360f8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_mbe_log_mbe_log_0_2_address  0x4c360f8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_mbe_log_mbe_log_1_2_address  0x4c360fcul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_chnl_log_address  0x4c36100ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_chnl_log_pgen_chnl_log_0_3_address  0x4c36100ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_chnl_log_pgen_chnl_log_1_3_address  0x4c36104ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_chnl_log_pgen_chnl_log_2_3_address  0x4c36108ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_pfc_log_address  0x4c36110ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_pfc_log_pgen_pfc_log_0_2_address  0x4c36110ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_pfc_log_pgen_pfc_log_1_2_address  0x4c36114ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_log_address  0x4c36120ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_log_array_element_size  0xcul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_log_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_log_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_log_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_log_pgen_port_down_log_0_3_address  0x4c36120ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_log_pgen_port_down_log_1_3_address  0x4c36124ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_log_pgen_port_down_log_2_3_address  0x4c36128ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_recir_log_address  0x4c36140ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_recir_log_recir_log_0_4_address  0x4c36140ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_recir_log_recir_log_1_4_address  0x4c36144ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_recir_log_recir_log_2_4_address  0x4c36148ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_recir_log_recir_log_3_4_address  0x4c3614cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pgen_dwrr_weight_address  0x4c36180ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pgen_dwrr_weight_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pgen_dwrr_weight_array_count  0x10ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pgen_dwrr_weight_array_index_max  0xful
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pgen_dwrr_weight_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ebuf_credit_ctrl_address  0x4c361c0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ipb_chnl_pfc_cfg_address  0x4c361d0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ipb_chnl_pfc_cfg_ipb_chnl_pfc_cfg_0_3_address  0x4c361d0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ipb_chnl_pfc_cfg_ipb_chnl_pfc_cfg_1_3_address  0x4c361d4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ipb_chnl_pfc_cfg_ipb_chnl_pfc_cfg_2_3_address  0x4c361d8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ipb_chnl_xoff_cfg_address  0x4c361dcul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_eth_cpu_chnl_pfc_cfg_address  0x4c361e0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_eth_cpu_chnl_pfc_cfg_eth_cpu_chnl_pfc_cfg_0_2_address  0x4c361e0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_eth_cpu_chnl_pfc_cfg_eth_cpu_chnl_pfc_cfg_1_2_address  0x4c361e4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_tbc_chnl_pfc_cfg_address  0x4c361e8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pfc_hdr_address  0x4c361f0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pfc_hdr_cfg_pfc_hdr_0_4_address  0x4c361f0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pfc_hdr_cfg_pfc_hdr_1_4_address  0x4c361f4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pfc_hdr_cfg_pfc_hdr_2_4_address  0x4c361f8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pfc_hdr_cfg_pfc_hdr_3_4_address  0x4c361fcul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pfc_timer_address  0x4c36200ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pfc_max_pkt_size_address  0x4c36204ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_init_tbc_credit_address  0x4c36208ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_init_eth_cpu_credit_address  0x4c36210ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_init_eth_cpu_credit_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_init_eth_cpu_credit_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_init_eth_cpu_credit_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_init_eth_cpu_credit_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pgen_dwrr_address  0x4c36220ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pgen_chnl_ts_address  0x4c36224ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pgen_tdm_ts_address  0x4c36228ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_app_recirc_src_address  0x4c3622cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_hi_prio_address  0x4c36230ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_dft_csr_address  0x4c36234ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_ctrl_address  0x4c36238ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_ctrl_pgen_ctrl_0_2_address  0x4c36238ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_ctrl_pgen_ctrl_1_2_address  0x4c3623cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo0_sbe_log_address  0x4c36240ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo0_sbe_log_pgr_data_fifo0_sbe_log_0_2_address  0x4c36240ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo0_sbe_log_pgr_data_fifo0_sbe_log_1_2_address  0x4c36244ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo0_mbe_log_address  0x4c36248ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo0_mbe_log_pgr_data_fifo0_mbe_log_0_2_address  0x4c36248ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo0_mbe_log_pgr_data_fifo0_mbe_log_1_2_address  0x4c3624cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo1_sbe_log_address  0x4c36250ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo1_sbe_log_pgr_data_fifo1_sbe_log_0_2_address  0x4c36250ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo1_sbe_log_pgr_data_fifo1_sbe_log_1_2_address  0x4c36254ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo1_mbe_log_address  0x4c36258ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo1_mbe_log_pgr_data_fifo1_mbe_log_0_2_address  0x4c36258ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo1_mbe_log_pgr_data_fifo1_mbe_log_1_2_address  0x4c3625cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo2_sbe_log_address  0x4c36260ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo2_sbe_log_pgr_data_fifo2_sbe_log_0_2_address  0x4c36260ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo2_sbe_log_pgr_data_fifo2_sbe_log_1_2_address  0x4c36264ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo2_mbe_log_address  0x4c36268ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo2_mbe_log_pgr_data_fifo2_mbe_log_0_2_address  0x4c36268ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo2_mbe_log_pgr_data_fifo2_mbe_log_1_2_address  0x4c3626cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ctr48_ipb_pkt_err_address  0x4c36270ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ctr48_ipb_pkt_err_ctr48_ipb_pkt_err_0_2_address  0x4c36270ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ctr48_ipb_pkt_err_ctr48_ipb_pkt_err_1_2_address  0x4c36274ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ebuf_pfc_cfg_address  0x4c36278ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_tbc_credit_log_address  0x4c3627cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_eth_cpu_credit_log_address  0x4c36280ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_eth_cpu_credit_log_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_eth_cpu_credit_log_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_eth_cpu_credit_log_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_eth_cpu_credit_log_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_debug_bus_ctrl_address  0x4c36290ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_address  0x4c40000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_array_element_size  0x2000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_address  0x4c40000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_array_element_size  0x800ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_address  0x4c40000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_port_en_dprsr_address  0x4c40000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_port_en_warp_address  0x4c40004ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_glb_ctrl_address  0x4c40008ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_glb_ctrl_glb_ctrl_0_2_address  0x4c40008ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_glb_ctrl_glb_ctrl_1_2_address  0x4c4000cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_stat_address  0x4c40010ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_address  0x4c40040ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_warp_mem_ecc_dual_err_addr_address  0x4c40040ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_warp_mem_ecc_sngl_err_addr_address  0x4c40044ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_dprsr_mem_ecc_dual_err_addr_address  0x4c40048ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_dprsr_mem_ecc_sngl_err_addr_address  0x4c4004cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_mac_mem_ecc_dual_err_addr_address  0x4c40050ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_mac_mem_ecc_sngl_err_addr_address  0x4c40054ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_warp_fifo_overflow_err_address  0x4c40058ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_dprsr_fifo_overflow_err_address  0x4c4005cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_warp_protocol_err_address  0x4c40060ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_dprsr_protocol_err_address  0x4c40064ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_dprsr_cfifo_overflow_err_address  0x4c40068ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_dprsr_cfifo_underflow_err_address  0x4c4006cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_warp_cfifo_overflow_err_address  0x4c40070ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_warp_cfifo_underflow_err_address  0x4c40074ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_mac_cfifo_overflow_err_address  0x4c40078ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_mac_cfifo_underflow_err_address  0x4c4007cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_en0_address  0x4c40080ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_en1_address  0x4c40084ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_freeze_en_address  0x4c40088ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_ecc_inj_address  0x4c4008cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_ecc_dis_address  0x4c40090ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_dft_csr_address  0x4c40094ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_address  0x4c40400ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_array_element_size  0x78ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_array_count  0x8ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_ctrl_address  0x4c40400ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_stat_address  0x4c40404ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_fifo_ctrl_address  0x4c40408ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_2_address  0x4c40408ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_2_address  0x4c4040cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_fifo_stat_address  0x4c40410ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_fifo_stat_chnl_fifo_stat_0_2_address  0x4c40410ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_fifo_stat_chnl_fifo_stat_1_2_address  0x4c40414ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_address  0x4c40440ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_chnl_pktnum_0_14_address  0x4c40440ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_chnl_pktnum_1_14_address  0x4c40444ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_chnl_pktnum_2_14_address  0x4c40448ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_chnl_pktnum_3_14_address  0x4c4044cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_chnl_pktnum_4_14_address  0x4c40450ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_chnl_pktnum_5_14_address  0x4c40454ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_chnl_pktnum_6_14_address  0x4c40458ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_chnl_pktnum_7_14_address  0x4c4045cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_chnl_pktnum_8_14_address  0x4c40460ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_chnl_pktnum_9_14_address  0x4c40464ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_chnl_pktnum_10_14_address  0x4c40468ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_chnl_pktnum_11_14_address  0x4c4046cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_chnl_pktnum_12_14_address  0x4c40470ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_chnl_pktnum_13_14_address  0x4c40474ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_scratch_address  0x4c407c0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_address  0x4c41000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_address  0x4c41000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_port_en_dprsr_address  0x4c41000ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_port_en_warp_address  0x4c41004ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_glb_ctrl_address  0x4c41008ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_glb_ctrl_glb_ctrl_0_2_address  0x4c41008ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_glb_ctrl_glb_ctrl_1_2_address  0x4c4100cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_stat_address  0x4c41010ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_address  0x4c41040ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_warp_mem_ecc_dual_err_addr_address  0x4c41040ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_warp_mem_ecc_sngl_err_addr_address  0x4c41044ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_dprsr_mem_ecc_dual_err_addr_address  0x4c41048ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_dprsr_mem_ecc_sngl_err_addr_address  0x4c4104cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_mac_mem_ecc_dual_err_addr_address  0x4c41050ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_mac_mem_ecc_sngl_err_addr_address  0x4c41054ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_warp_fifo_overflow_err_address  0x4c41058ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_dprsr_fifo_overflow_err_address  0x4c4105cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_warp_protocol_err_address  0x4c41060ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_dprsr_protocol_err_address  0x4c41064ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_dprsr_cfifo_overflow_err_address  0x4c41068ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_dprsr_cfifo_underflow_err_address  0x4c4106cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_warp_cfifo_overflow_err_address  0x4c41070ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_warp_cfifo_underflow_err_address  0x4c41074ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_mac_cfifo_overflow_err_address  0x4c41078ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_mac_cfifo_underflow_err_address  0x4c4107cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_en0_address  0x4c41080ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_en1_address  0x4c41084ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_freeze_en_address  0x4c41088ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_ecc_inj_address  0x4c4108cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_ecc_dis_address  0x4c41090ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_dft_csr_address  0x4c41094ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_address  0x4c41100ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_array_element_size  0x78ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_ctrl_address  0x4c41100ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_stat_address  0x4c41104ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_fifo_ctrl_address  0x4c41108ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_2_address  0x4c41108ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_2_address  0x4c4110cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_fifo_stat_address  0x4c41110ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_fifo_stat_chnl_fifo_stat_0_2_address  0x4c41110ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_fifo_stat_chnl_fifo_stat_1_2_address  0x4c41114ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_address  0x4c41140ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_chnl_pktnum_0_14_address  0x4c41140ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_chnl_pktnum_1_14_address  0x4c41144ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_chnl_pktnum_2_14_address  0x4c41148ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_chnl_pktnum_3_14_address  0x4c4114cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_chnl_pktnum_4_14_address  0x4c41150ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_chnl_pktnum_5_14_address  0x4c41154ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_chnl_pktnum_6_14_address  0x4c41158ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_chnl_pktnum_7_14_address  0x4c4115cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_chnl_pktnum_8_14_address  0x4c41160ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_chnl_pktnum_9_14_address  0x4c41164ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_chnl_pktnum_10_14_address  0x4c41168ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_chnl_pktnum_11_14_address  0x4c4116cul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_chnl_pktnum_12_14_address  0x4c41170ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_chnl_pktnum_13_14_address  0x4c41174ul
#define DEF_tof2_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_scratch_address  0x4c411f0ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_address  0x4c80000ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_address  0x4c80000ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_address  0x4c80000ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_scratch_address  0x4c80000ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_dft_csr_address  0x4c80004ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_s2p_credit_cfg_address  0x4c80008ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_sess_entry_word0_address  0x4c8000cul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_sess_entry_word1_address  0x4c80010ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_sess_entry_word2_address  0x4c80014ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_sess_entry_word3_address  0x4c80018ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_sess_entry_word4_address  0x4c8001cul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_coal_to_interval_address  0x4c80020ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_intr_address  0x4c80080ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_intr_stat_address  0x4c80080ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_intr_en0_address  0x4c80084ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_intr_en1_address  0x4c80088ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_intr_inj_address  0x4c8008cul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_intr_freeze_enable_address  0x4c80090ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_s2p_session_sbe_err_log_address  0x4c80094ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_s2p_session_mbe_err_log_address  0x4c80098ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_s2p_session_ecc_ctrl_address  0x4c8009cul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_mirr_crc_ctrl_address  0x4c800a0ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_ctr48_address  0x4c800a8ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_ctr48_ctr48_0_2_address  0x4c800a8ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_ctr48_ctr48_1_2_address  0x4c800acul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_dprsr_bubble_address  0x4c800b0ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_regs_curr_s2p_address  0x4c800b4ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_coal_address  0x4c81000ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_coal_coal_hdr_tbl_address  0x4c81000ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_coal_coal_hdr_tbl_array_element_size  0x10ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_coal_coal_hdr_tbl_array_count  0x10ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_coal_coal_hdr_tbl_array_index_max  0xful
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_coal_coal_hdr_tbl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_coal_coal_hdr_tbl_coal_hdr_tbl_0_4_address  0x4c81000ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_coal_coal_hdr_tbl_coal_hdr_tbl_1_4_address  0x4c81004ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_coal_coal_hdr_tbl_coal_hdr_tbl_2_4_address  0x4c81008ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_coal_coal_hdr_tbl_coal_hdr_tbl_3_4_address  0x4c8100cul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_sess_address  0x4c82000ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_sess_tbl0_address  0x4c82000ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_sess_tbl0_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_sess_tbl0_array_count  0x100ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_sess_tbl0_array_index_max  0xfful
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_sess_tbl0_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_sess_tbl1_address  0x4c82400ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_sess_tbl1_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_sess_tbl1_array_count  0x100ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_sess_tbl1_array_index_max  0xfful
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_s2p_sess_tbl1_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_address  0x4c90000ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_array_element_size  0x800ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_sess_cfg_address  0x4c90000ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_sess_cfg_entry_address  0x4c90000ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_sess_cfg_entry_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_sess_cfg_entry_array_count  0x100ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_sess_cfg_entry_array_index_max  0xfful
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_sess_cfg_entry_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_sess_cfg_address  0x4c90400ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_sess_cfg_entry_address  0x4c90400ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_sess_cfg_entry_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_sess_cfg_entry_array_count  0x10ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_sess_cfg_entry_array_index_max  0xful
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_sess_cfg_entry_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_to_cfg_address  0x4c90440ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_to_cfg_entry_address  0x4c90440ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_to_cfg_entry_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_to_cfg_entry_array_count  0x10ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_to_cfg_entry_array_index_max  0xful
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_to_cfg_entry_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_address  0x4ca0000ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_array_element_size  0x1000ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_scratch_address  0x4ca0000ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_slice_ctr_address  0x4ca0004ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_wm_address  0x4ca0020ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_wm_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_wm_array_count  0x5ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_wm_array_index_max  0x4ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_wm_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_cnt_address  0x4ca0040ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_cnt_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_cnt_array_count  0x5ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_cnt_array_index_max  0x4ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_cnt_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_th_address  0x4ca0054ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_qdepth_address  0x4ca0100ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_qdepth_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_qdepth_array_count  0x36ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_qdepth_array_index_max  0x35ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_qdepth_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_out_pkt_cnt_address  0x4ca0200ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_out_pkt_cnt_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_out_pkt_cnt_array_count  0x5ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_out_pkt_cnt_array_index_max  0x4ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_out_pkt_cnt_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_out_pkt_cnt_mirror_out_pkt_cnt_0_2_address  0x4ca0200ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_out_pkt_cnt_mirror_out_pkt_cnt_1_2_address  0x4ca0204ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_egress_in_pk_cnt_address  0x4ca0228ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_egress_in_pk_cnt_mirror_egress_in_pk_cnt_0_2_address  0x4ca0228ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_egress_in_pk_cnt_mirror_egress_in_pk_cnt_1_2_address  0x4ca022cul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_ingress_in_pk_cnt_address  0x4ca0230ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_ingress_in_pk_cnt_mirror_ingress_in_pk_cnt_0_2_address  0x4ca0230ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_ingress_in_pk_cnt_mirror_ingress_in_pk_cnt_1_2_address  0x4ca0234ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_ingress_dbuf_drop_pk_cnt_address  0x4ca0238ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_ingress_dbuf_drop_pk_cnt_mirror_ingress_dbuf_drop_pk_cnt_0_2_address  0x4ca0238ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_ingress_dbuf_drop_pk_cnt_mirror_ingress_dbuf_drop_pk_cnt_1_2_address  0x4ca023cul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_egress_dbuf_drop_pk_cnt_address  0x4ca0240ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_egress_dbuf_drop_pk_cnt_mirror_egress_dbuf_drop_pk_cnt_0_2_address  0x4ca0240ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_egress_dbuf_drop_pk_cnt_mirror_egress_dbuf_drop_pk_cnt_1_2_address  0x4ca0244ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_m_slice_ecc_address  0x4ca0248ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_intr_address  0x4ca0260ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_intr_stat_address  0x4ca0260ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_intr_en0_address  0x4ca0264ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_intr_en1_address  0x4ca0268ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_intr_inj_address  0x4ca026cul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_intr_freeze_enable_address  0x4ca0270ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_session_mem_sbe_err_log_address  0x4ca0274ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_session_mem_mbe_err_log_address  0x4ca0278ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_data_mem_sbe_err_log_address  0x4ca027cul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_data_mem_mbe_err_log_address  0x4ca0280ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_meta_mem_sbe_err_log_address  0x4ca0284ul
#define DEF_tof2_reg_pipes_pardereg_mirreg_mirror_slice_regs_meta_mem_mbe_err_log_address  0x4ca0288ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_address  0x4d00000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_address  0x4d00000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_address  0x4d00000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_address  0x4d00000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_pv_table_address  0x4d00000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_pv_table_tbl0_address  0x4d00000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_pv_table_tbl0_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_pv_table_tbl0_array_count  0x4000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_pv_table_tbl0_array_index_max  0x3ffful
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_pv_table_tbl0_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_pv_table_tbl1_address  0x4d10000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_pv_table_tbl1_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_pv_table_tbl1_array_count  0x4000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_pv_table_tbl1_array_index_max  0x3ffful
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_pv_table_tbl1_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_address  0x4d20000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_address  0x4d20000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_pov_address  0x4d20000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_pov_pov_0_4_address  0x4d20000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_pov_pov_1_4_address  0x4d20004ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_pov_pov_2_4_address  0x4d20008ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_pov_pov_3_4_address  0x4d2000cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_cnt_i_phv_address  0x4d20010ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_cnt_i_phv_cnt_i_phv_0_2_address  0x4d20010ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_cnt_i_phv_cnt_i_phv_1_2_address  0x4d20014ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_scratch_address  0x4d20018ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_pp_ctr_cfg48_address  0x4d20020ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_pp_ctr_cfg48_pp_ctr_cfg48_0_2_address  0x4d20020ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_pp_ctr_cfg48_pp_ctr_cfg48_1_2_address  0x4d20024ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_pp_ctr_cfg_mask_address  0x4d20028ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_pp_ctr_cfg_data_address  0x4d2002cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_address  0x4d20040ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_pov_address  0x4d20040ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_pov_pov_0_4_address  0x4d20040ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_pov_pov_1_4_address  0x4d20044ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_pov_pov_2_4_address  0x4d20048ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_pov_pov_3_4_address  0x4d2004cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_cnt_i_phv_address  0x4d20050ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_cnt_i_phv_cnt_i_phv_0_2_address  0x4d20050ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_cnt_i_phv_cnt_i_phv_1_2_address  0x4d20054ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_scratch_address  0x4d20058ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_pp_ctr_cfg48_address  0x4d20060ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_pp_ctr_cfg48_pp_ctr_cfg48_0_2_address  0x4d20060ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_pp_ctr_cfg48_pp_ctr_cfg48_1_2_address  0x4d20064ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_pp_ctr_cfg_mask_address  0x4d20068ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_pp_ctr_cfg_data_address  0x4d2006cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_address  0x4d20400ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_address  0x4d20400ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_array_element_size  0x34ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_array_count  0x8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_0_13_address  0x4d20400ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_1_13_address  0x4d20404ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_2_13_address  0x4d20408ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_3_13_address  0x4d2040cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_4_13_address  0x4d20410ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_5_13_address  0x4d20414ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_6_13_address  0x4d20418ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_7_13_address  0x4d2041cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_8_13_address  0x4d20420ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_9_13_address  0x4d20424ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_10_13_address  0x4d20428ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_11_13_address  0x4d2042cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_12_13_address  0x4d20430ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resub_tbl_address  0x4d20600ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resub_tbl_array_element_size  0x14ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resub_tbl_array_count  0x8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resub_tbl_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resub_tbl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resub_tbl_resub_tbl_0_5_address  0x4d20600ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resub_tbl_resub_tbl_1_5_address  0x4d20604ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resub_tbl_resub_tbl_2_5_address  0x4d20608ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resub_tbl_resub_tbl_3_5_address  0x4d2060cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resub_tbl_resub_tbl_4_5_address  0x4d20610ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_pgen_tbl_address  0x4d206a0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_pgen_tbl_pgen_tbl_0_5_address  0x4d206a0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_pgen_tbl_pgen_tbl_1_5_address  0x4d206a4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_pgen_tbl_pgen_tbl_2_5_address  0x4d206a8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_pgen_tbl_pgen_tbl_3_5_address  0x4d206acul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_pgen_tbl_pgen_tbl_4_5_address  0x4d206b0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resubmit_mode_address  0x4d206b4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_copy_to_cpu_pv_address  0x4d206b8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_learn_sel_address  0x4d206bcul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_resub_sel_address  0x4d206c0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_pgen_address  0x4d206c4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_pgen_len_address  0x4d206c8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_pgen_addr_address  0x4d206ccul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_egress_unicast_port_address  0x4d206d0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_mgid1_address  0x4d206d4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_mgid2_address  0x4d206d8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_copy_to_cpu_address  0x4d206dcul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_mirr_sel_address  0x4d206e0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_drop_ctl_address  0x4d206e4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_egr_address  0x4d206f0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_egr_m_egress_unicast_port_address  0x4d206f0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_egr_m_mirr_sel_address  0x4d206f4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_egr_m_drop_ctl_address  0x4d206f8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_address  0x4d20700ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_csum_pov_cfg_address  0x4d20700ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_csum_pov_cfg_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_csum_pov_cfg_array_count  0x8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_csum_pov_cfg_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_csum_pov_cfg_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_csum_pov_invert_address  0x4d20720ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_csum_pov_invert_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_csum_pov_invert_array_count  0x8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_csum_pov_invert_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_csum_pov_invert_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_thread_address  0x4d20740ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_scratch_address  0x4d20744ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_address  0x4d24000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_address  0x4d24000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_engine_address  0x4d24000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_engine_array_element_size  0x800ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_engine_array_count  0x8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_engine_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_engine_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_engine_entry_address  0x4d24000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_engine_entry_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_engine_entry_array_count  0x120ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_engine_entry_array_index_max  0x11ful
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_engine_entry_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_address  0x4d28000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_address  0x4d28000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_chunk_info_address  0x4d28000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_chunk_info_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_chunk_info_array_count  0x80ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_chunk_info_array_index_max  0x7ful
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_chunk_info_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_fd_tags_address  0x4d28200ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_fd_tags_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_fd_tags_array_count  0x10ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_fd_tags_array_index_max  0xful
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_fd_tags_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_clot_fifo_wmk_address  0x4d28240ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_address  0x4d29000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_chunk_info_address  0x4d29000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_chunk_info_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_chunk_info_array_count  0x80ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_chunk_info_array_index_max  0x7ful
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_chunk_info_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_fd_tags_address  0x4d29200ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_fd_tags_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_fd_tags_array_count  0x10ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_fd_tags_array_index_max  0xful
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_fd_tags_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_clot_fifo_wmk_address  0x4d29240ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_address  0x4d2a000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_array_element_size  0x100ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_array_count  0x8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_clot_entry_address  0x4d2a000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_clot_entry_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_clot_entry_array_count  0x10ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_clot_entry_array_index_max  0xful
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_clot_entry_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_phv_entry_address  0x4d2a040ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_phv_entry_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_phv_entry_array_count  0x8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_phv_entry_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_phv_entry_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_tags_address  0x4d2a080ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_tags_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_tags_array_count  0x10ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_tags_array_index_max  0xful
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_tags_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_csum_constant_address  0x4d2a0c0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_zeros_as_ones_address  0x4d2a0c4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_scratch_address  0x4d2a800ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_scratch2_address  0x4d2a804ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_phv8_grp_address  0x4d2a808ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_phv16_grp_address  0x4d2a80cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_phv32_grp_address  0x4d2a810ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_phv8_grp_address  0x4d2a814ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_phv16_grp_address  0x4d2a818ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_phv32_grp_address  0x4d2a81cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac0_rates_address  0x4d2a820ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac0_en_address  0x4d2a824ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac1_rates_address  0x4d2a828ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac1_en_address  0x4d2a82cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac2_rates_address  0x4d2a830ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac2_en_address  0x4d2a834ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac3_rates_address  0x4d2a838ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac3_en_address  0x4d2a83cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac4_rates_address  0x4d2a840ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac4_en_address  0x4d2a844ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac5_rates_address  0x4d2a848ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac5_en_address  0x4d2a84cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac6_rates_address  0x4d2a850ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac6_en_address  0x4d2a854ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac7_rates_address  0x4d2a858ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac7_en_address  0x4d2a85cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac8_rates_address  0x4d2a860ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac8_en_address  0x4d2a864ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_address  0x4d2a880ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_hash1_address  0x4d2a880ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_hash2_address  0x4d2a884ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_copy_to_cpu_cos_address  0x4d2a888ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_deflect_on_drop_address  0x4d2a88cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_icos_address  0x4d2a890ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_pkt_color_address  0x4d2a894ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_qid_address  0x4d2a898ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_xid_l1_address  0x4d2a89cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_xid_l2_address  0x4d2a8a0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_rid_address  0x4d2a8a4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_bypss_egr_address  0x4d2a8a8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_ct_disable_address  0x4d2a8acul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_ct_mcast_address  0x4d2a8b0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mirr_io_sel_address  0x4d2a8b4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mirr_hash_address  0x4d2a8b8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mirr_epipe_port_address  0x4d2a8bcul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mirr_qid_address  0x4d2a8c0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mirr_dond_ctrl_address  0x4d2a8c4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mirr_icos_address  0x4d2a8c8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mirr_mc_ctrl_address  0x4d2a8ccul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mirr_c2c_ctrl_address  0x4d2a8d0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mirr_coal_smpl_len_address  0x4d2a8d4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_afc_address  0x4d2a8d8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mtu_trunc_len_address  0x4d2a8dcul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mtu_trunc_err_f_address  0x4d2a8e0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_address  0x4d2a900ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_force_tx_err_address  0x4d2a900ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_capture_tx_ts_address  0x4d2a904ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_tx_pkt_has_offsets_address  0x4d2a908ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mirr_io_sel_address  0x4d2a90cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mirr_hash_address  0x4d2a910ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mirr_epipe_port_address  0x4d2a914ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mirr_qid_address  0x4d2a918ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mirr_dond_ctrl_address  0x4d2a91cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mirr_icos_address  0x4d2a920ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mirr_mc_ctrl_address  0x4d2a924ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mirr_c2c_ctrl_address  0x4d2a928ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mirr_coal_smpl_len_address  0x4d2a92cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_afc_address  0x4d2a930ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mtu_trunc_len_address  0x4d2a934ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mtu_trunc_err_f_address  0x4d2a938ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_address  0x4d2aa00ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_array_element_size  0x30ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_array_count  0x8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_array_index_max  0x7ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_0_12_address  0x4d2aa00ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_1_12_address  0x4d2aa04ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_2_12_address  0x4d2aa08ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_3_12_address  0x4d2aa0cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_4_12_address  0x4d2aa10ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_5_12_address  0x4d2aa14ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_6_12_address  0x4d2aa18ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_7_12_address  0x4d2aa1cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_8_12_address  0x4d2aa20ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_9_12_address  0x4d2aa24ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_10_12_address  0x4d2aa28ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_11_12_address  0x4d2aa2cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_address  0x4d2ab80ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_stat_address  0x4d2ab80ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_en0_address  0x4d2ab84ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_en1_address  0x4d2ab88ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_inj_address  0x4d2ab8cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_freeze_enable_address  0x4d2ab90ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_pv_tbl_sbe_err_log_address  0x4d2ab94ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_pv_tbl_mbe_err_log_address  0x4d2ab98ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_clot_fifo_sbe_err_log_address  0x4d2ab9cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_clot_fifo_mbe_err_log_address  0x4d2aba0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_clot_fifo_sbe_err_log_address  0x4d2aba4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_clot_fifo_mbe_err_log_address  0x4d2aba8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mau_acctg_fifo_fifo_sbe_err_log_address  0x4d2abacul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mau_acctg_fifo_fifo_mbe_err_log_address  0x4d2abb0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_pvt_cfg_address  0x4d2abb4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_pvt_ecc_ctrl_address  0x4d2abb8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_clot_fifo_ecc_ctrl_address  0x4d2abbcul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_clot_fifo_ecc_ctrl_address  0x4d2abc0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mau_acctg_fifo_ecc_ctrl_address  0x4d2abc4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mau_acctg_fifo_wmk_address  0x4d2abc8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_max_inp_buff_entries_address  0x4d2abccul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_slice_max_credits_address  0x4d2abd0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_b_address  0x4d2abe0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_b_stat_address  0x4d2abe0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_b_en0_address  0x4d2abe4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_b_en1_address  0x4d2abe8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_b_inj_address  0x4d2abecul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_b_freeze_enable_address  0x4d2abf0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_meta_sbe_err_log_address  0x4d2abf4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_meta_mbe_err_log_address  0x4d2abf8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_meta_sbe_err_log_address  0x4d2abfcul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_meta_mbe_err_log_address  0x4d2ac00ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv32_sbe_err_log_address  0x4d2ac04ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv32_mbe_err_log_address  0x4d2ac08ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv16_sbe_err_log_address  0x4d2ac0cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv16_mbe_err_log_address  0x4d2ac10ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv8_sbe_err_log_address  0x4d2ac14ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv8_mbe_err_log_address  0x4d2ac18ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_volts_sbe_err_log_address  0x4d2ac1cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_volts_mbe_err_log_address  0x4d2ac20ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_volts_sbe_err_log_address  0x4d2ac24ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_volts_mbe_err_log_address  0x4d2ac28ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_fdinfo_sbe_err_log_address  0x4d2ac2cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_fdinfo_mbe_err_log_address  0x4d2ac30ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_fdinfo_sbe_err_log_address  0x4d2ac34ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_fdinfo_mbe_err_log_address  0x4d2ac38ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_cmd_sbe_err_log_address  0x4d2ac3cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_cmd_mbe_err_log_address  0x4d2ac40ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_cmd_sbe_err_log_address  0x4d2ac44ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_cmd_mbe_err_log_address  0x4d2ac48ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_buff_overflow_log_address  0x4d2ac4cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_buff_overflow_log_address  0x4d2ac50ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_meta_ecc_ctrl_address  0x4d2ac54ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_meta_ecc_ctrl_address  0x4d2ac58ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv32_ecc_ctrl_address  0x4d2ac60ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv32_ecc_ctrl_phv32_ecc_ctrl_0_3_address  0x4d2ac60ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv32_ecc_ctrl_phv32_ecc_ctrl_1_3_address  0x4d2ac64ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv32_ecc_ctrl_phv32_ecc_ctrl_2_3_address  0x4d2ac68ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv16_ecc_ctrl_address  0x4d2ac70ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv16_ecc_ctrl_phv16_ecc_ctrl_0_2_address  0x4d2ac70ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv16_ecc_ctrl_phv16_ecc_ctrl_1_2_address  0x4d2ac74ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv8_ecc_ctrl_address  0x4d2ac78ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv8_ecc_ctrl_phv8_ecc_ctrl_0_2_address  0x4d2ac78ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv8_ecc_ctrl_phv8_ecc_ctrl_1_2_address  0x4d2ac7cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_volts_ecc_ctrl_address  0x4d2ac80ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_volts_ecc_ctrl_address  0x4d2ac84ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_fdinfo_ecc_ctrl_address  0x4d2ac88ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_fdinfo_ecc_ctrl_address  0x4d2ac8cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_cmd_ecc_ctrl_address  0x4d2ac90ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_cmd_ecc_ctrl_address  0x4d2ac94ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_freelist_empty_err_log_address  0x4d2ac98ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_freelist_empty_err_log_address  0x4d2ac9cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv_count_sel_address  0x4d2aca0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv_count_address  0x4d2aca4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_input_status_address  0x4d2aca8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_fcu_latency_ctrl_address  0x4d2acacul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_unicast_check_address  0x4d2acb0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lfltr_eop_delay_address  0x4d2acb4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_chan_mismatch_err_log_address  0x4d2acb8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_chan_mismatch_err_log_address  0x4d2acbcul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_address  0x4d2acc0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_cfg48_0_2_address  0x4d2acc0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_cfg48_1_2_address  0x4d2acc4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_mask_address  0x4d2ace0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_mask_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_mask_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_mask_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_mask_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_data_address  0x4d2acf0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_data_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_data_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_data_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_data_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_address  0x4d2b000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_array_element_size  0x100ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_scratch_address  0x4d2b000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_dft_csr_address  0x4d2b004ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_intr_address  0x4d2b020ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_intr_stat_address  0x4d2b020ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_intr_en0_address  0x4d2b024ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_intr_en1_address  0x4d2b028ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_intr_inj_address  0x4d2b02cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_intr_freeze_enable_address  0x4d2b030ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_i_meta_sbe_err_log_address  0x4d2b034ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_i_meta_mbe_err_log_address  0x4d2b038ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_e_meta_sbe_err_log_address  0x4d2b03cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_e_meta_mbe_err_log_address  0x4d2b040ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv32_sbe_err_log_address  0x4d2b044ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv32_mbe_err_log_address  0x4d2b048ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv16_sbe_err_log_address  0x4d2b04cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv16_mbe_err_log_address  0x4d2b050ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv8_sbe_err_log_address  0x4d2b054ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv8_mbe_err_log_address  0x4d2b058ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_i_volts_sbe_err_log_address  0x4d2b05cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_i_volts_mbe_err_log_address  0x4d2b060ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_e_volts_sbe_err_log_address  0x4d2b064ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_e_volts_mbe_err_log_address  0x4d2b068ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_i_fdinfo_sbe_err_log_address  0x4d2b06cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_i_fdinfo_mbe_err_log_address  0x4d2b070ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_e_fdinfo_sbe_err_log_address  0x4d2b074ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_e_fdinfo_mbe_err_log_address  0x4d2b078ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_i_meta_ecc_ctrl_address  0x4d2b07cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_e_meta_ecc_ctrl_address  0x4d2b080ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv32_ecc_ctrl_address  0x4d2b090ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv32_ecc_ctrl_phv32_ecc_ctrl_0_3_address  0x4d2b090ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv32_ecc_ctrl_phv32_ecc_ctrl_1_3_address  0x4d2b094ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv32_ecc_ctrl_phv32_ecc_ctrl_2_3_address  0x4d2b098ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv16_ecc_ctrl_address  0x4d2b0a0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv16_ecc_ctrl_phv16_ecc_ctrl_0_2_address  0x4d2b0a0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv16_ecc_ctrl_phv16_ecc_ctrl_1_2_address  0x4d2b0a4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv8_ecc_ctrl_address  0x4d2b0a8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv8_ecc_ctrl_phv8_ecc_ctrl_0_2_address  0x4d2b0a8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv8_ecc_ctrl_phv8_ecc_ctrl_1_2_address  0x4d2b0acul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_i_volts_ecc_ctrl_address  0x4d2b0b0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_e_volts_ecc_ctrl_address  0x4d2b0b4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_i_fdinfo_ecc_ctrl_address  0x4d2b0b8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_e_fdinfo_ecc_ctrl_address  0x4d2b0bcul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_cred_fifo_address  0x4d2b0c0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_address  0x4d2f000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_intr_address  0x4d2f000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_intr_stat_address  0x4d2f000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_intr_en0_address  0x4d2f004ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_intr_en1_address  0x4d2f008ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_intr_inj_address  0x4d2f00cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_intr_freeze_enable_address  0x4d2f010ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_ecc_address  0x4d2f014ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_ecc_dis_address  0x4d2f018ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_capt_dual_ecc_addr_address  0x4d2f01cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_dft_csr_address  0x4d2f020ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_scratch_address  0x4d2f024ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_address  0x4d2f800ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_scratch_address  0x4d2f800ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_debug_ctrl_address  0x4d2f804ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring_full_thresh_address  0x4d2f808ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring_fifo_err_address  0x4d2f80cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring0intr_address  0x4d2f810ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring0intr_status0_address  0x4d2f810ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring0intr_status1_address  0x4d2f814ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring1intr_address  0x4d2f818ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring1intr_status0_address  0x4d2f818ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring1intr_status1_address  0x4d2f81cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring2intr_address  0x4d2f820ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring2intr_status0_address  0x4d2f820ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring2intr_status1_address  0x4d2f824ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring3intr_address  0x4d2f828ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring3intr_status0_address  0x4d2f828ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring3intr_status1_address  0x4d2f82cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_parde_intr_address  0x4d2f830ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_parde_intr_status0_address  0x4d2f830ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_parde_intr_status1_address  0x4d2f834ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_intr_period_address  0x4d2f838ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_address  0x4d30000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_array_element_size  0x2000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_address  0x4d30000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_address  0x4d30000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_chunk_address  0x4d30000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_chunk_array_element_size  0x10ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_chunk_array_count  0x80ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_chunk_array_index_max  0x7ful
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_chunk_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_chunk_cfg_address  0x4d30000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_chunk_is_phv_address  0x4d30004ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_chunk_byte_off_address  0x4d30008ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_chunk_byte_off_byte_off_0_2_address  0x4d30008ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_chunk_byte_off_byte_off_1_2_address  0x4d3000cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_address  0x4d30800ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_address  0x4d30800ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_array_element_size  0x40ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_array_count  0x10ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_array_index_max  0xful
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_0_16_address  0x4d30800ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_1_16_address  0x4d30804ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_2_16_address  0x4d30808ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_3_16_address  0x4d3080cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_4_16_address  0x4d30810ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_5_16_address  0x4d30814ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_6_16_address  0x4d30818ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_7_16_address  0x4d3081cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_8_16_address  0x4d30820ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_9_16_address  0x4d30824ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_10_16_address  0x4d30828ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_11_16_address  0x4d3082cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_12_16_address  0x4d30830ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_13_16_address  0x4d30834ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_14_16_address  0x4d30838ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_15_16_address  0x4d3083cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_address  0x4d30c00ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_address  0x4d30c00ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_compress_clot_sel_address  0x4d30c00ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_compress_clot_sel_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_compress_clot_sel_array_count  0x10ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_compress_clot_sel_array_index_max  0xful
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_compress_clot_sel_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_hdr_xbar_const_address  0x4d30c40ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_hdr_xbar_const_hdr_xbar_const_0_2_address  0x4d30c40ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_hdr_xbar_const_hdr_xbar_const_1_2_address  0x4d30c44ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_mirr_hdr_tbl_address  0x4d30c48ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_dft_csr_address  0x4d30c4cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cred_thresh_address  0x4d30c50ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cred_max_address  0x4d30c54ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cred_dbg_chan_sel_address  0x4d30c58ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cred_dbg_credits_address  0x4d30c5cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cred_dbg_reload_address  0x4d30c60ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_intr_address  0x4d30c80ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_intr_stat_address  0x4d30c80ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_intr_en0_address  0x4d30c84ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_intr_en1_address  0x4d30c88ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_intr_inj_address  0x4d30c8cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_intr_freeze_enable_address  0x4d30c90ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_mirrtbl_sbe_err_log_address  0x4d30c94ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_mirrtbl_mbe_err_log_address  0x4d30c98ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac0_sbe_err_log_address  0x4d30c9cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac0_mbe_err_log_address  0x4d30ca0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac1_sbe_err_log_address  0x4d30ca4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac1_mbe_err_log_address  0x4d30ca8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac2_sbe_err_log_address  0x4d30cacul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac2_mbe_err_log_address  0x4d30cb0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_mirrtbl_ecc_ctrl_address  0x4d30cb4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac0_ecc_ctrl_address  0x4d30cb8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac0_ecc_ctrl_ipkt_mac0_ecc_ctrl_0_2_address  0x4d30cb8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac0_ecc_ctrl_ipkt_mac0_ecc_ctrl_1_2_address  0x4d30cbcul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac1_ecc_ctrl_address  0x4d30cc0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac1_ecc_ctrl_ipkt_mac1_ecc_ctrl_0_2_address  0x4d30cc0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac1_ecc_ctrl_ipkt_mac1_ecc_ctrl_1_2_address  0x4d30cc4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac2_ecc_ctrl_address  0x4d30cc8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac2_ecc_ctrl_ipkt_mac2_ecc_ctrl_0_2_address  0x4d30cc8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac2_ecc_ctrl_ipkt_mac2_ecc_ctrl_1_2_address  0x4d30cccul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_hdr_status_address  0x4d30cd0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_hdr_latency_ctrl_address  0x4d30cd4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_address  0x4d30ce0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_cfg48_0_2_address  0x4d30ce0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_cfg48_1_2_address  0x4d30ce4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_mask_address  0x4d30cf0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_mask_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_mask_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_mask_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_mask_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_data_address  0x4d30cf8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_data_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_data_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_data_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_data_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_max_src_chunks_address  0x4d30d00ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_address  0x4d30e00ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_hash1_address  0x4d30e00ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_hash2_address  0x4d30e04ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_copy_to_cpu_cos_address  0x4d30e08ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_deflect_on_drop_address  0x4d30e0cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_icos_address  0x4d30e10ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_pkt_color_address  0x4d30e14ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_qid_address  0x4d30e18ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_xid_l1_address  0x4d30e1cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_xid_l2_address  0x4d30e20ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_rid_address  0x4d30e24ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_bypss_egr_address  0x4d30e28ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_ct_disable_address  0x4d30e2cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_ct_mcast_address  0x4d30e30ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mirr_io_sel_address  0x4d30e34ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mirr_hash_address  0x4d30e38ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mirr_epipe_port_address  0x4d30e3cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mirr_qid_address  0x4d30e40ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mirr_dond_ctrl_address  0x4d30e44ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mirr_icos_address  0x4d30e48ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mirr_mc_ctrl_address  0x4d30e4cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mirr_c2c_ctrl_address  0x4d30e50ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mirr_coal_smpl_len_address  0x4d30e54ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_afc_address  0x4d30e58ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mtu_trunc_len_address  0x4d30e5cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mtu_trunc_err_f_address  0x4d30e60ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_pre_version_address  0x4d30e64ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_scratch_address  0x4d30e68ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_address  0x4d31000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_scratch_address  0x4d31000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg_s2p_address  0x4d31080ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg_s2p_chnl_address  0x4d31080ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg_s2p_chnl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg_s2p_chnl_array_count  0x12ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg_s2p_chnl_array_index_max  0x11ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg_s2p_chnl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg_crc_dis_address  0x4d310c8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg_crc_err_dis_address  0x4d310ccul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg_crc_err_inj_address  0x4d310d0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg_crc_chk_dis_address  0x4d310d4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_crd_status_address  0x4d310d8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_byt_address  0x4d31100ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_byt_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_byt_array_count  0x12ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_byt_array_index_max  0x11ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_byt_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_byt_perf_byt_0_2_address  0x4d31100ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_byt_perf_byt_1_2_address  0x4d31104ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_byt_time_address  0x4d31190ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_byt_time_perf_byt_time_0_2_address  0x4d31190ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_byt_time_perf_byt_time_1_2_address  0x4d31194ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_pkt_address  0x4d31200ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_pkt_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_pkt_array_count  0x12ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_pkt_array_index_max  0x11ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_pkt_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_pkt_perf_pkt_0_2_address  0x4d31200ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_pkt_perf_pkt_1_2_address  0x4d31204ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_pkt_time_address  0x4d31290ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_pkt_time_perf_pkt_time_0_2_address  0x4d31290ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_pkt_time_perf_pkt_time_1_2_address  0x4d31294ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_probe_address  0x4d31298ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_0_address  0x4d312a0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_0_stat_address  0x4d312a0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_0_en0_address  0x4d312a4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_0_en1_address  0x4d312a8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_0_inj_address  0x4d312acul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_0_freeze_enable_address  0x4d312b0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_1_address  0x4d312c0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_1_stat_address  0x4d312c0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_1_en0_address  0x4d312c4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_1_en1_address  0x4d312c8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_1_inj_address  0x4d312ccul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_1_freeze_enable_address  0x4d312d0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_meta_sbe_err_log_address  0x4d312d4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_meta_mbe_err_log_address  0x4d312d8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pkthdr_sbe_err_log_address  0x4d312dcul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pkthdr_mbe_err_log_address  0x4d312e0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_mirrhdr_sbe_err_log_address  0x4d312e4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_mirrhdr_mbe_err_log_address  0x4d312e8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata_sbe_err_log_address  0x4d312ecul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata_mbe_err_log_address  0x4d312f0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_meta0_ecc_ctrl_address  0x4d312f4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_meta1_ecc_ctrl_address  0x4d312f8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_meta2_ecc_ctrl_address  0x4d312fcul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pkthdr0_ecc_ctrl_address  0x4d31300ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pkthdr1_ecc_ctrl_address  0x4d31304ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pkthdr2_ecc_ctrl_address  0x4d31308ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_mirrhdr0_ecc_ctrl_address  0x4d3130cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_mirrhdr1_ecc_ctrl_address  0x4d31310ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_mirrhdr2_ecc_ctrl_address  0x4d31314ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata0_ecc_ctrl_address  0x4d31318ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata0_ecc_ctrl_pktdata0_ecc_ctrl_0_2_address  0x4d31318ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata0_ecc_ctrl_pktdata0_ecc_ctrl_1_2_address  0x4d3131cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata1_ecc_ctrl_address  0x4d31320ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata1_ecc_ctrl_pktdata1_ecc_ctrl_0_2_address  0x4d31320ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata1_ecc_ctrl_pktdata1_ecc_ctrl_1_2_address  0x4d31324ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata2_ecc_ctrl_address  0x4d31328ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata2_ecc_ctrl_pktdata2_ecc_ctrl_0_2_address  0x4d31328ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata2_ecc_ctrl_pktdata2_ecc_ctrl_1_2_address  0x4d3132cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_u_mode_address  0x4d31330ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_u_thresh_10G_address  0x4d31334ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_u_thresh_25G_address  0x4d31338ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_u_thresh_40G_address  0x4d3133cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_u_thresh_50G_address  0x4d31340ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_u_thresh_100G_address  0x4d31344ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_u_thresh_200G_address  0x4d31348ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_u_thresh_400G_address  0x4d3134cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_ctl_chan_err_log_address  0x4d31350ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_arb_fifo_cred_address  0x4d31354ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_address  0x4d31360ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_cfg48_0_2_address  0x4d31360ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_cfg48_1_2_address  0x4d31364ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_mask_address  0x4d31380ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_mask_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_mask_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_mask_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_mask_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_data_address  0x4d31390ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_data_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_data_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_data_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_data_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_data_sel_address  0x4d313a0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_ctrl_timeout_address  0x4d313a4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_output_status_address  0x4d313a8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_diag_bus_address  0x4d313acul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_chan_status_cfg_address  0x4d313b0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_chan_info_address  0x4d313b4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_address  0x4d38000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_array_element_size  0x2000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_address  0x4d38000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_address  0x4d38000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_chunk_address  0x4d38000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_chunk_array_element_size  0x10ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_chunk_array_count  0x80ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_chunk_array_index_max  0x7ful
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_chunk_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_chunk_cfg_address  0x4d38000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_chunk_is_phv_address  0x4d38004ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_chunk_byte_off_address  0x4d38008ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_chunk_byte_off_byte_off_0_2_address  0x4d38008ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_chunk_byte_off_byte_off_1_2_address  0x4d3800cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_address  0x4d38800ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_address  0x4d38800ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_array_element_size  0x40ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_array_count  0x10ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_array_index_max  0xful
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_0_16_address  0x4d38800ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_1_16_address  0x4d38804ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_2_16_address  0x4d38808ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_3_16_address  0x4d3880cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_4_16_address  0x4d38810ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_5_16_address  0x4d38814ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_6_16_address  0x4d38818ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_7_16_address  0x4d3881cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_8_16_address  0x4d38820ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_9_16_address  0x4d38824ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_10_16_address  0x4d38828ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_11_16_address  0x4d3882cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_12_16_address  0x4d38830ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_13_16_address  0x4d38834ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_14_16_address  0x4d38838ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_15_16_address  0x4d3883cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_address  0x4d38c00ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_address  0x4d38c00ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_compress_clot_sel_address  0x4d38c00ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_compress_clot_sel_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_compress_clot_sel_array_count  0x10ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_compress_clot_sel_array_index_max  0xful
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_compress_clot_sel_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_hdr_xbar_const_address  0x4d38c40ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_hdr_xbar_const_hdr_xbar_const_0_2_address  0x4d38c40ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_hdr_xbar_const_hdr_xbar_const_1_2_address  0x4d38c44ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_mirr_hdr_tbl_address  0x4d38c48ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_dft_csr_address  0x4d38c4cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cred_thresh_address  0x4d38c50ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cred_max_address  0x4d38c54ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cred_dbg_chan_sel_address  0x4d38c58ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cred_dbg_credits_address  0x4d38c5cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cred_dbg_reload_address  0x4d38c60ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_intr_address  0x4d38c80ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_intr_stat_address  0x4d38c80ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_intr_en0_address  0x4d38c84ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_intr_en1_address  0x4d38c88ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_intr_inj_address  0x4d38c8cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_intr_freeze_enable_address  0x4d38c90ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_mirrtbl_sbe_err_log_address  0x4d38c94ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_mirrtbl_mbe_err_log_address  0x4d38c98ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac0_sbe_err_log_address  0x4d38c9cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac0_mbe_err_log_address  0x4d38ca0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac1_sbe_err_log_address  0x4d38ca4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac1_mbe_err_log_address  0x4d38ca8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac2_sbe_err_log_address  0x4d38cacul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac2_mbe_err_log_address  0x4d38cb0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_mirrtbl_ecc_ctrl_address  0x4d38cb4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac0_ecc_ctrl_address  0x4d38cb8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac0_ecc_ctrl_ipkt_mac0_ecc_ctrl_0_2_address  0x4d38cb8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac0_ecc_ctrl_ipkt_mac0_ecc_ctrl_1_2_address  0x4d38cbcul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac1_ecc_ctrl_address  0x4d38cc0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac1_ecc_ctrl_ipkt_mac1_ecc_ctrl_0_2_address  0x4d38cc0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac1_ecc_ctrl_ipkt_mac1_ecc_ctrl_1_2_address  0x4d38cc4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac2_ecc_ctrl_address  0x4d38cc8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac2_ecc_ctrl_ipkt_mac2_ecc_ctrl_0_2_address  0x4d38cc8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac2_ecc_ctrl_ipkt_mac2_ecc_ctrl_1_2_address  0x4d38cccul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_hdr_status_address  0x4d38cd0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_hdr_latency_ctrl_address  0x4d38cd4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_address  0x4d38ce0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_cfg48_0_2_address  0x4d38ce0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_cfg48_1_2_address  0x4d38ce4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_mask_address  0x4d38cf0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_mask_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_mask_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_mask_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_mask_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_data_address  0x4d38cf8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_data_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_data_array_count  0x2ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_data_array_index_max  0x1ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_data_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_max_src_chunks_address  0x4d38d00ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_address  0x4d38e00ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_force_tx_err_address  0x4d38e00ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_capture_tx_ts_address  0x4d38e04ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_tx_pkt_has_offsets_address  0x4d38e08ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mirr_io_sel_address  0x4d38e0cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mirr_hash_address  0x4d38e10ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mirr_epipe_port_address  0x4d38e14ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mirr_qid_address  0x4d38e18ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mirr_dond_ctrl_address  0x4d38e1cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mirr_icos_address  0x4d38e20ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mirr_mc_ctrl_address  0x4d38e24ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mirr_c2c_ctrl_address  0x4d38e28ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mirr_coal_smpl_len_address  0x4d38e2cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_afc_address  0x4d38e30ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mtu_trunc_len_address  0x4d38e34ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mtu_trunc_err_f_address  0x4d38e38ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_scratch_address  0x4d38e3cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_address  0x4d39000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_scratch_address  0x4d39000ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_epb_bp_address  0x4d39080ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_epb_bp_chnl_address  0x4d39080ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_epb_bp_chnl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_epb_bp_chnl_array_count  0x12ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_epb_bp_chnl_array_index_max  0x11ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_epb_bp_chnl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_ebuf_address  0x4d39100ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_ebuf_chnl_address  0x4d39100ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_ebuf_chnl_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_ebuf_chnl_array_count  0x12ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_ebuf_chnl_array_index_max  0x11ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_ebuf_chnl_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_crc_dis_address  0x4d39148ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_crc_err_dis_address  0x4d3914cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_crc_err_inj_address  0x4d39150ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_crc_chk_dis_address  0x4d39154ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_bytadj_address  0x4d39158ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_crd_status_address  0x4d3915cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_byt_address  0x4d39200ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_byt_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_byt_array_count  0x12ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_byt_array_index_max  0x11ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_byt_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_byt_perf_byt_0_2_address  0x4d39200ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_byt_perf_byt_1_2_address  0x4d39204ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_byt_time_address  0x4d39290ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_byt_time_perf_byt_time_0_2_address  0x4d39290ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_byt_time_perf_byt_time_1_2_address  0x4d39294ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_pkt_address  0x4d39300ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_pkt_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_pkt_array_count  0x12ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_pkt_array_index_max  0x11ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_pkt_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_pkt_perf_pkt_0_2_address  0x4d39300ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_pkt_perf_pkt_1_2_address  0x4d39304ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_pkt_time_address  0x4d39390ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_pkt_time_perf_pkt_time_0_2_address  0x4d39390ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_pkt_time_perf_pkt_time_1_2_address  0x4d39394ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_probe_address  0x4d39398ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_0_address  0x4d393a0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_0_stat_address  0x4d393a0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_0_en0_address  0x4d393a4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_0_en1_address  0x4d393a8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_0_inj_address  0x4d393acul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_0_freeze_enable_address  0x4d393b0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_1_address  0x4d393c0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_1_stat_address  0x4d393c0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_1_en0_address  0x4d393c4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_1_en1_address  0x4d393c8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_1_inj_address  0x4d393ccul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_1_freeze_enable_address  0x4d393d0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_meta_sbe_err_log_address  0x4d393d4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_meta_mbe_err_log_address  0x4d393d8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pkthdr_sbe_err_log_address  0x4d393dcul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pkthdr_mbe_err_log_address  0x4d393e0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_mirrhdr_sbe_err_log_address  0x4d393e4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_mirrhdr_mbe_err_log_address  0x4d393e8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata_sbe_err_log_address  0x4d393ecul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata_mbe_err_log_address  0x4d393f0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_tmsch_sbe_err_log_address  0x4d393f4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_tmsch_mbe_err_log_address  0x4d393f8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_meta0_ecc_ctrl_address  0x4d393fcul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_meta1_ecc_ctrl_address  0x4d39400ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_meta2_ecc_ctrl_address  0x4d39404ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pkthdr0_ecc_ctrl_address  0x4d39408ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pkthdr1_ecc_ctrl_address  0x4d3940cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pkthdr2_ecc_ctrl_address  0x4d39410ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_mirrhdr0_ecc_ctrl_address  0x4d39414ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_mirrhdr1_ecc_ctrl_address  0x4d39418ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_mirrhdr2_ecc_ctrl_address  0x4d3941cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata0_ecc_ctrl_address  0x4d39420ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata0_ecc_ctrl_pktdata0_ecc_ctrl_0_2_address  0x4d39420ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata0_ecc_ctrl_pktdata0_ecc_ctrl_1_2_address  0x4d39424ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata1_ecc_ctrl_address  0x4d39428ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata1_ecc_ctrl_pktdata1_ecc_ctrl_0_2_address  0x4d39428ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata1_ecc_ctrl_pktdata1_ecc_ctrl_1_2_address  0x4d3942cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata2_ecc_ctrl_address  0x4d39430ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata2_ecc_ctrl_pktdata2_ecc_ctrl_0_2_address  0x4d39430ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata2_ecc_ctrl_pktdata2_ecc_ctrl_1_2_address  0x4d39434ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_tmsch0_ecc_ctrl_address  0x4d39438ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_tmsch1_ecc_ctrl_address  0x4d3943cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_tmsch2_ecc_ctrl_address  0x4d39440ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_u_mode_address  0x4d39444ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_u_thresh_10G_address  0x4d39448ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_u_thresh_25G_address  0x4d3944cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_u_thresh_40G_address  0x4d39450ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_u_thresh_50G_address  0x4d39454ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_u_thresh_100G_address  0x4d39458ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_u_thresh_200G_address  0x4d3945cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_u_thresh_400G_address  0x4d39460ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_teop_address  0x4d39464ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_ctl_chan_err_log_address  0x4d39468ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_arb_fifo_cred_address  0x4d3946cul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_address  0x4d39480ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_array_element_size  0x8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_cfg48_0_2_address  0x4d39480ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_cfg48_1_2_address  0x4d39484ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_mask_address  0x4d394a0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_mask_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_mask_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_mask_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_mask_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_data_address  0x4d394b0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_data_array_element_size  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_data_array_count  0x4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_data_array_index_max  0x3ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_data_array_index_min  0x0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_data_sel_address  0x4d394c0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_ctrl_timeout_address  0x4d394c4ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_output_status_address  0x4d394c8ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_diag_bus_address  0x4d394ccul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_chan_status_cfg_address  0x4d394d0ul
#define DEF_tof2_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_chan_info_address  0x4d394d4ul
/* clang-format on */
