<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="fifo_cdt_200_50" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2014 08 04 14:35:10.587" version="5.4" type="Module" synthesis="" source_format="VHDL">
  <Package>
		<File name="fifo_cdt_200_50.lpc" type="lpc" modified="2014 08 04 14:35:02.000"/>
		<File name="fifo_cdt_200_50.vhd" type="top_level_vhdl" modified="2014 08 04 14:35:02.000"/>
		<File name="fifo_cdt_200_50_tmpl.vhd" type="template_vhdl" modified="2014 08 04 14:35:02.000"/>
		<File name="tb_fifo_cdt_200_50_tmpl.vhd" type="testbench_vhdl" modified="2014 08 04 14:35:02.000"/>
  </Package>
</DiamondModule>
