strict digraph "compose( ,  )" {
	node [label="\N"];
	"22:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f6c231d8fd0>",
		clk_sens=True,
		fillcolor=gold,
		label="22:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['r_next']"];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6c231d8990>",
		fillcolor=turquoise,
		label="23:BL
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6c231d89d0>]",
		style=filled,
		typ=Block];
	"22:AL" -> "23:BL"	[cond="[]",
		lineno=None];
	"18:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f6c238dee50>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="18:AS
r_next[3] = (r_reg[0])? 1'b1 : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"18:AS" -> "22:AL";
	"16:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f6c2357d6d0>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="16:AS
r_next[1] = (r_reg[0] || r_reg[4])? 1'b1 : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_reg']"];
	"16:AS" -> "22:AL";
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f6c23563210>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="15:AS
r_next[0] = (reset || r_reg[4])? 1'b1 : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['reset', 'r_reg']"];
	"15:AS" -> "22:AL";
	"19:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f6c23586510>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="19:AS
r_next[4] = (r_reg[0])? 1'b1 : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"19:AS" -> "22:AL";
	"21:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f6c231d8d90>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="21:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_22:AL"	[def_var="['r_reg']",
		label="Leaf_22:AL"];
	"Leaf_22:AL" -> "18:AS";
	"Leaf_22:AL" -> "16:AS";
	"Leaf_22:AL" -> "15:AS";
	"Leaf_22:AL" -> "19:AS";
	"Leaf_22:AL" -> "21:AS";
	"20:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f6c231d8810>",
		def_var="['feedback_value']",
		fillcolor=deepskyblue,
		label="20:AS
feedback_value = r_reg[2] ^ r_reg[4];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_reg']"];
	"Leaf_22:AL" -> "20:AS";
	"17:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f6c23566ad0>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="17:AS
r_next[2] = (r_reg[0])? 1'b1 : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_22:AL" -> "17:AS";
	"23:BL" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"17:AS" -> "22:AL";
}
