// Seed: 2781597163
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout logic [7:0] id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_14[1] = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd35
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire _id_1;
  logic [7:0] id_8;
  assign id_8[1] = 1'b0;
  logic [1 'h0 : {  1  {  id_1  }  }  &  1 'b0 <<  1] id_9 = id_8;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_2,
      id_5,
      id_7,
      id_7,
      id_7,
      id_9,
      id_2,
      id_2,
      id_9,
      id_7,
      id_8,
      id_2
  );
endmodule
