{{D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v}} {1 {vlog -work work {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:26:04 on Apr 28,2024
vlog -reportprogress 300 -work work D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v 
-- Compiling module systolic_array_top
** Warning: (vlog-2121) D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v(152): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
** Warning: (vlog-2121) D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v(188): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
** Warning: (vlog-2121) D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v(239): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
** Warning: (vlog-2121) D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v(277): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
** Warning: (vlog-2121) D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v(332): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.

Top level modules:
	systolic_array_top
End time: 17:26:04 on Apr 28,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 5

} {} {}} {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_controller.v} {1 {vlog -work work -stats=none {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_controller.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module systolic_array_controller

Top level modules:
	systolic_array_controller

} {} {}} {{D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_pe.v}} {1 {vlog -work work {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_pe.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:26:04 on Apr 28,2024
vlog -reportprogress 300 -work work D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_pe.v 
-- Compiling module systolic_array_pe_os
** Warning: (vlog-2121) D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_pe.v(182): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.

Top level modules:
	systolic_array_pe_os
End time: 17:26:04 on Apr 28,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

} {} {}} {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_pe.v} {2 {vlog -work work -stats=none {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_pe.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module systolic_array_pe_os
** Warning: (vlog-2121) D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_pe.v(182): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.

Top level modules:
	systolic_array_pe_os

} {} {}} {{D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_datapath.v}} {1 {vlog -work work {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_datapath.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:26:04 on Apr 28,2024
vlog -reportprogress 300 -work work D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_datapath.v 
-- Compiling module systolic_array_datapath

Top level modules:
	systolic_array_datapath
End time: 17:26:04 on Apr 28,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_datapath.v} {1 {vlog -work work -stats=none {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_datapath.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module systolic_array_datapath

Top level modules:
	systolic_array_datapath

} {} {}} {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/new_tb.v} {1 {vlog -work work -stats=none {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/new_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module new_tb

Top level modules:
	new_tb

} {} {}} {{D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/new_tb.v}} {0 {vlog -work work {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/new_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:26:05 on Apr 28,2024
vlog -reportprogress 300 -work work D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/new_tb.v 
-- Compiling module new_tb
** Error: (vlog-13069) D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/new_tb.v(78): near ".": syntax error, unexpected '.', expecting ')' or ','.
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/new_tb.v(143): (vlog-2163) Macro `PERIOD is undefined.
** Error: (vlog-13069) D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/new_tb.v(143): near ")": syntax error, unexpected ')'.
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/new_tb.v(148): (vlog-2163) Macro `PERIOD is undefined.
** Error: (vlog-13069) D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/new_tb.v(148): near "/": syntax error, unexpected '/'.
End time: 17:26:05 on Apr 28,2024, Elapsed time: 0:00:00
Errors: 5, Warnings: 0

} {6.0 11.0} {}} {{D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/sram_bank_sp.v}} {1 {vlog -work work {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/sram_bank_sp.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:26:04 on Apr 28,2024
vlog -reportprogress 300 -work work D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/sram_bank_sp.v 
-- Compiling module sram_bank_sp

Top level modules:
	sram_bank_sp
End time: 17:26:04 on Apr 28,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} {{D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v}} {0 {vlog -work work {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:26:05 on Apr 28,2024
vlog -reportprogress 300 -work work D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v 
-- Compiling module inst_reader
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v(110): (vlog-2730) Undefined variable: 'r_i_left_wr_en'.
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v(118): (vlog-2730) Undefined variable: 'r_i_left_wr_addr'.
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v(124): (vlog-2730) Undefined variable: 'r_i_left_wr_data'.
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v(148): (vlog-2730) Undefined variable: 'r_i_left_sram_rd_start_addr'.
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v(149): (vlog-2730) Undefined variable: 'r_i_left_sram_rd_end_addr'.
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v(176): (vlog-2730) Undefined variable: 'r_i_top_wr_en'.
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v(184): (vlog-2730) Undefined variable: 'r_i_top_wr_addr'.
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v(190): (vlog-2730) Undefined variable: 'r_i_top_wr_data'.
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v(214): (vlog-2730) Undefined variable: 'r_i_top_sram_rd_start_addr'.
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v(215): (vlog-2730) Undefined variable: 'r_i_top_sram_rd_end_addr'.
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v(239): (vlog-2730) Undefined variable: 'r_i_ctrl_state'.
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v(239): (vlog-2730) Undefined variable: 'IDLE'.
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v(247): (vlog-2730) Undefined variable: 'r_i_down_rd_en'.
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v(248): (vlog-2730) Undefined variable: 'r_i_down_rd_addr'.
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v(264): (vlog-2730) Undefined variable: 'OUT_DATA_WIDTH'.
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v(264): (vlog-2730) Undefined variable: 'w_o_down_rd_data'.
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v(279): (vlog-2730) Undefined variable: 'gemm_counter'.
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v(281): (vlog-2730) Undefined variable: 'STEADY'.
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v(298): (vlog-2730) Undefined variable: 'drain_counter'.
** Error: D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/inst_reader.v(300): (vlog-2730) Undefined variable: 'DRAIN'.
End time: 17:26:05 on Apr 28,2024, Elapsed time: 0:00:00
Errors: 20, Warnings: 0

} {6.0 26.0} {}} {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v} {2 {vlog -work work -stats=none {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module systolic_array_top
** Warning: (vlog-2121) D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v(152): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
** Warning: (vlog-2121) D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v(188): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
** Warning: (vlog-2121) D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v(239): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
** Warning: (vlog-2121) D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v(277): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
** Warning: (vlog-2121) D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v(332): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.

Top level modules:
	systolic_array_top

} {} {}} {{D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_controller.v}} {1 {vlog -work work {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_controller.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:26:04 on Apr 28,2024
vlog -reportprogress 300 -work work D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_controller.v 
-- Compiling module systolic_array_controller

Top level modules:
	systolic_array_controller
End time: 17:26:04 on Apr 28,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/sram_bank_sp.v} {1 {vlog -work work -stats=none {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/sram_bank_sp.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module sram_bank_sp

Top level modules:
	sram_bank_sp

} {} {}}
