$date
	Sun Oct 23 09:29:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#189450
b10110 &
b10110 %
1$
b10110 !
1"
#189451
0"
#189454
b1011 &
b1011 %
#189458
b100010 &
b100010 %
#189462
b10001 &
b10001 %
#189466
b110100 &
b110100 %
#189470
b11010 &
b11010 %
#189474
b1101 &
b1101 %
#189478
b101000 &
b101000 %
#189482
b10100 &
b10100 %
#189486
b1010 &
b1010 %
#189490
b101 &
b101 %
#189494
b10000 &
b10000 %
#189498
b1000 &
b1000 %
#189502
b100 &
b100 %
#189506
b10 &
b10 %
#189510
b1 &
1#
b1 %
#189514
b0 &
b0 %
0#
0$
#1153647
b11110 !
1"
#1153650
b11110 &
b11110 %
1$
#1153651
0"
#1153654
b1111 &
b1111 %
#1153658
b101110 &
b101110 %
#1153662
b10111 &
b10111 %
#1153666
b1000110 &
b1000110 %
#1153670
b100011 &
b100011 %
#1153674
b1101010 &
b1101010 %
#1153678
b110101 &
b110101 %
#1153682
b10100000 &
b10100000 %
#1153686
b1010000 &
b1010000 %
#1153690
b101000 &
b101000 %
#1153694
b10100 &
b10100 %
#1153698
b1010 &
b1010 %
#1153702
b101 &
b101 %
#1153706
b10000 &
b10000 %
#1153710
b1000 &
b1000 %
#1153714
b100 &
b100 %
#1153718
b10 &
b10 %
#1153722
b1 &
b1 %
1#
#1153726
b0 &
0#
b0 %
0$
#2157479
b10 !
1"
#2157482
b10 &
b10 %
1$
#2157483
0"
#2157486
b1 &
1#
b1 %
#2157490
b0 &
b0 %
0#
0$
#4500012
