Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Nov  8 07:03:18 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/lab4_sys/timing_report.txt
| Design       : user_project_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (59)
6. checking no_output_delay (65)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (59)
-------------------------------
 There are 59 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[1]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (65)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

io_out[0]
io_out[10]
io_out[11]
io_out[12]
io_out[13]
io_out[14]
io_out[15]
io_out[16]
io_out[17]
io_out[18]
io_out[19]
io_out[1]
io_out[20]
io_out[21]
io_out[22]
io_out[23]
io_out[24]
io_out[25]
io_out[26]
io_out[27]
io_out[28]
io_out[29]
io_out[2]
io_out[30]
io_out[31]
io_out[3]
io_out[4]
io_out[5]
io_out[6]
io_out[7]
io_out[8]
io_out[9]
wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.054        0.000                      0                  715        0.075        0.000                      0                  715        3.500        0.000                       0                   191  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
wb_clk_i  {0.000 4.750}        9.500           105.263         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            0.054        0.000                      0                  715        0.075        0.000                      0                  715        3.500        0.000                       0                   191  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 mprj/f1/o1/outputdata1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            mprj/f1/o1/outputdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (wb_clk_i rise@9.500ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 7.849ns (84.021%)  route 1.493ns (15.979%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.628 - 9.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.584     2.456    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj/f1/o1/outputdata1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  mprj/f1/o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    mprj/f1/o1/outputdata1__0_n_106
                                                                      r  mprj/f1/o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  mprj/f1/o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    mprj/f1/o1/outputdata1__1_n_105
                                                                      r  mprj/f1/o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  mprj/f1/o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    mprj/f1/o1/outputdata1_carry_i_3_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  mprj/f1/o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    mprj/f1/o1/outputdata1_carry_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  mprj/f1/o1/outputdata1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    mprj/f1/o1/outputdata1_carry__0_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  mprj/f1/o1/outputdata1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    10.778    mprj/f1/o1/outputdata1_carry__1_n_4
                                                                      r  mprj/f1/o1/i__carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.085 r  mprj/f1/o1/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.085    mprj/f1/o1/i__carry__5_i_1_n_0
                                                                      r  mprj/f1/o1/outputdata0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  mprj/f1/o1/outputdata0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    mprj/f1/o1/outputdata0_inferred__0/i__carry__5_n_0
                                                                      r  mprj/f1/o1/outputdata0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.798 r  mprj/f1/o1/outputdata0_inferred__0/i__carry__6/O[1]
                         net (fo=1, unplaced)         0.000    11.798    mprj/f1/o1/outputdata0_inferred__0/i__carry__6_n_6
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.500     9.500 r  
                                                      0.000     9.500 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.500    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.338 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.098    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.189 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.439    11.628    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[29]/C
                         clock pessimism              0.184    11.811    
                         clock uncertainty           -0.035    11.776    
                         FDRE (Setup_fdre_C_D)        0.076    11.852    mprj/f1/o1/outputdata_reg[29]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                         -11.798    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 mprj/f1/o1/outputdata1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            mprj/f1/o1/outputdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (wb_clk_i rise@9.500ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.336ns  (logic 7.843ns (84.011%)  route 1.493ns (15.989%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.628 - 9.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.584     2.456    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj/f1/o1/outputdata1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  mprj/f1/o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    mprj/f1/o1/outputdata1__0_n_106
                                                                      r  mprj/f1/o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  mprj/f1/o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    mprj/f1/o1/outputdata1__1_n_105
                                                                      r  mprj/f1/o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  mprj/f1/o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    mprj/f1/o1/outputdata1_carry_i_3_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  mprj/f1/o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    mprj/f1/o1/outputdata1_carry_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  mprj/f1/o1/outputdata1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    mprj/f1/o1/outputdata1_carry__0_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  mprj/f1/o1/outputdata1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    10.778    mprj/f1/o1/outputdata1_carry__1_n_4
                                                                      r  mprj/f1/o1/i__carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.085 r  mprj/f1/o1/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.085    mprj/f1/o1/i__carry__5_i_1_n_0
                                                                      r  mprj/f1/o1/outputdata0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  mprj/f1/o1/outputdata0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    mprj/f1/o1/outputdata0_inferred__0/i__carry__5_n_0
                                                                      r  mprj/f1/o1/outputdata0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.792 r  mprj/f1/o1/outputdata0_inferred__0/i__carry__6/O[3]
                         net (fo=1, unplaced)         0.000    11.792    mprj/f1/o1/outputdata0_inferred__0/i__carry__6_n_4
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.500     9.500 r  
                                                      0.000     9.500 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.500    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.338 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.098    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.189 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.439    11.628    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[31]/C
                         clock pessimism              0.184    11.811    
                         clock uncertainty           -0.035    11.776    
                         FDRE (Setup_fdre_C_D)        0.076    11.852    mprj/f1/o1/outputdata_reg[31]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 mprj/f1/o1/outputdata1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            mprj/f1/o1/outputdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (wb_clk_i rise@9.500ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 7.768ns (83.881%)  route 1.493ns (16.119%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.628 - 9.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.584     2.456    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj/f1/o1/outputdata1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  mprj/f1/o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    mprj/f1/o1/outputdata1__0_n_106
                                                                      r  mprj/f1/o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  mprj/f1/o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    mprj/f1/o1/outputdata1__1_n_105
                                                                      r  mprj/f1/o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  mprj/f1/o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    mprj/f1/o1/outputdata1_carry_i_3_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  mprj/f1/o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    mprj/f1/o1/outputdata1_carry_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  mprj/f1/o1/outputdata1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    mprj/f1/o1/outputdata1_carry__0_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  mprj/f1/o1/outputdata1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    10.778    mprj/f1/o1/outputdata1_carry__1_n_4
                                                                      r  mprj/f1/o1/i__carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.085 r  mprj/f1/o1/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.085    mprj/f1/o1/i__carry__5_i_1_n_0
                                                                      r  mprj/f1/o1/outputdata0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  mprj/f1/o1/outputdata0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    mprj/f1/o1/outputdata0_inferred__0/i__carry__5_n_0
                                                                      r  mprj/f1/o1/outputdata0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.717 r  mprj/f1/o1/outputdata0_inferred__0/i__carry__6/O[2]
                         net (fo=1, unplaced)         0.000    11.717    mprj/f1/o1/outputdata0_inferred__0/i__carry__6_n_5
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.500     9.500 r  
                                                      0.000     9.500 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.500    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.338 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.098    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.189 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.439    11.628    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[30]/C
                         clock pessimism              0.184    11.811    
                         clock uncertainty           -0.035    11.776    
                         FDRE (Setup_fdre_C_D)        0.076    11.852    mprj/f1/o1/outputdata_reg[30]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                         -11.717    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 mprj/f1/o1/outputdata1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            mprj/f1/o1/outputdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (wb_clk_i rise@9.500ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 7.744ns (83.839%)  route 1.493ns (16.161%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.628 - 9.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.584     2.456    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj/f1/o1/outputdata1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  mprj/f1/o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    mprj/f1/o1/outputdata1__0_n_106
                                                                      r  mprj/f1/o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  mprj/f1/o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    mprj/f1/o1/outputdata1__1_n_105
                                                                      r  mprj/f1/o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  mprj/f1/o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    mprj/f1/o1/outputdata1_carry_i_3_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  mprj/f1/o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    mprj/f1/o1/outputdata1_carry_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  mprj/f1/o1/outputdata1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    mprj/f1/o1/outputdata1_carry__0_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  mprj/f1/o1/outputdata1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    10.778    mprj/f1/o1/outputdata1_carry__1_n_4
                                                                      r  mprj/f1/o1/i__carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.085 r  mprj/f1/o1/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.085    mprj/f1/o1/i__carry__5_i_1_n_0
                                                                      r  mprj/f1/o1/outputdata0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  mprj/f1/o1/outputdata0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    mprj/f1/o1/outputdata0_inferred__0/i__carry__5_n_0
                                                                      r  mprj/f1/o1/outputdata0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.693 r  mprj/f1/o1/outputdata0_inferred__0/i__carry__6/O[0]
                         net (fo=1, unplaced)         0.000    11.693    mprj/f1/o1/outputdata0_inferred__0/i__carry__6_n_7
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.500     9.500 r  
                                                      0.000     9.500 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.500    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.338 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.098    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.189 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.439    11.628    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[28]/C
                         clock pessimism              0.184    11.811    
                         clock uncertainty           -0.035    11.776    
                         FDRE (Setup_fdre_C_D)        0.076    11.852    mprj/f1/o1/outputdata_reg[28]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 mprj/f1/o1/outputdata1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            mprj/f1/o1/outputdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (wb_clk_i rise@9.500ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.225ns  (logic 7.732ns (83.818%)  route 1.493ns (16.182%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.628 - 9.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.584     2.456    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj/f1/o1/outputdata1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  mprj/f1/o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    mprj/f1/o1/outputdata1__0_n_106
                                                                      r  mprj/f1/o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  mprj/f1/o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    mprj/f1/o1/outputdata1__1_n_105
                                                                      r  mprj/f1/o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  mprj/f1/o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    mprj/f1/o1/outputdata1_carry_i_3_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  mprj/f1/o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    mprj/f1/o1/outputdata1_carry_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  mprj/f1/o1/outputdata1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    10.661    mprj/f1/o1/outputdata1_carry__0_n_4
                                                                      r  mprj/f1/o1/i__carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.968 r  mprj/f1/o1/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.968    mprj/f1/o1/i__carry__4_i_1_n_0
                                                                      r  mprj/f1/o1/outputdata0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.344 r  mprj/f1/o1/outputdata0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    11.344    mprj/f1/o1/outputdata0_inferred__0/i__carry__4_n_0
                                                                      r  mprj/f1/o1/outputdata0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.681 r  mprj/f1/o1/outputdata0_inferred__0/i__carry__5/O[1]
                         net (fo=1, unplaced)         0.000    11.681    mprj/f1/o1/outputdata0_inferred__0/i__carry__5_n_6
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.500     9.500 r  
                                                      0.000     9.500 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.500    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.338 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.098    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.189 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.439    11.628    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[25]/C
                         clock pessimism              0.184    11.811    
                         clock uncertainty           -0.035    11.776    
                         FDRE (Setup_fdre_C_D)        0.076    11.852    mprj/f1/o1/outputdata_reg[25]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                         -11.681    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 mprj/f1/o1/outputdata1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            mprj/f1/o1/outputdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (wb_clk_i rise@9.500ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.219ns  (logic 7.726ns (83.808%)  route 1.493ns (16.192%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.628 - 9.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.584     2.456    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj/f1/o1/outputdata1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  mprj/f1/o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    mprj/f1/o1/outputdata1__0_n_106
                                                                      r  mprj/f1/o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  mprj/f1/o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    mprj/f1/o1/outputdata1__1_n_105
                                                                      r  mprj/f1/o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  mprj/f1/o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    mprj/f1/o1/outputdata1_carry_i_3_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  mprj/f1/o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    mprj/f1/o1/outputdata1_carry_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  mprj/f1/o1/outputdata1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    10.661    mprj/f1/o1/outputdata1_carry__0_n_4
                                                                      r  mprj/f1/o1/i__carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.968 r  mprj/f1/o1/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.968    mprj/f1/o1/i__carry__4_i_1_n_0
                                                                      r  mprj/f1/o1/outputdata0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.344 r  mprj/f1/o1/outputdata0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    11.344    mprj/f1/o1/outputdata0_inferred__0/i__carry__4_n_0
                                                                      r  mprj/f1/o1/outputdata0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.675 r  mprj/f1/o1/outputdata0_inferred__0/i__carry__5/O[3]
                         net (fo=1, unplaced)         0.000    11.675    mprj/f1/o1/outputdata0_inferred__0/i__carry__5_n_4
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.500     9.500 r  
                                                      0.000     9.500 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.500    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.338 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.098    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.189 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.439    11.628    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[27]/C
                         clock pessimism              0.184    11.811    
                         clock uncertainty           -0.035    11.776    
                         FDRE (Setup_fdre_C_D)        0.076    11.852    mprj/f1/o1/outputdata_reg[27]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                         -11.675    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 mprj/f1/o1/outputdata1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            mprj/f1/o1/outputdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (wb_clk_i rise@9.500ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.144ns  (logic 7.651ns (83.675%)  route 1.493ns (16.325%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.628 - 9.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.584     2.456    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj/f1/o1/outputdata1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  mprj/f1/o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    mprj/f1/o1/outputdata1__0_n_106
                                                                      r  mprj/f1/o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  mprj/f1/o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    mprj/f1/o1/outputdata1__1_n_105
                                                                      r  mprj/f1/o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  mprj/f1/o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    mprj/f1/o1/outputdata1_carry_i_3_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  mprj/f1/o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    mprj/f1/o1/outputdata1_carry_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  mprj/f1/o1/outputdata1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    10.661    mprj/f1/o1/outputdata1_carry__0_n_4
                                                                      r  mprj/f1/o1/i__carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.968 r  mprj/f1/o1/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.968    mprj/f1/o1/i__carry__4_i_1_n_0
                                                                      r  mprj/f1/o1/outputdata0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.344 r  mprj/f1/o1/outputdata0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    11.344    mprj/f1/o1/outputdata0_inferred__0/i__carry__4_n_0
                                                                      r  mprj/f1/o1/outputdata0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.600 r  mprj/f1/o1/outputdata0_inferred__0/i__carry__5/O[2]
                         net (fo=1, unplaced)         0.000    11.600    mprj/f1/o1/outputdata0_inferred__0/i__carry__5_n_5
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.500     9.500 r  
                                                      0.000     9.500 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.500    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.338 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.098    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.189 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.439    11.628    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[26]/C
                         clock pessimism              0.184    11.811    
                         clock uncertainty           -0.035    11.776    
                         FDRE (Setup_fdre_C_D)        0.076    11.852    mprj/f1/o1/outputdata_reg[26]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                         -11.600    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 mprj/f1/o1/outputdata1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            mprj/f1/o1/outputdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (wb_clk_i rise@9.500ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 7.627ns (83.632%)  route 1.493ns (16.368%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.628 - 9.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.584     2.456    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj/f1/o1/outputdata1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  mprj/f1/o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    mprj/f1/o1/outputdata1__0_n_106
                                                                      r  mprj/f1/o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  mprj/f1/o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    mprj/f1/o1/outputdata1__1_n_105
                                                                      r  mprj/f1/o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  mprj/f1/o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    mprj/f1/o1/outputdata1_carry_i_3_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  mprj/f1/o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    mprj/f1/o1/outputdata1_carry_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  mprj/f1/o1/outputdata1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    10.661    mprj/f1/o1/outputdata1_carry__0_n_4
                                                                      r  mprj/f1/o1/i__carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.968 r  mprj/f1/o1/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.968    mprj/f1/o1/i__carry__4_i_1_n_0
                                                                      r  mprj/f1/o1/outputdata0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.344 r  mprj/f1/o1/outputdata0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    11.344    mprj/f1/o1/outputdata0_inferred__0/i__carry__4_n_0
                                                                      r  mprj/f1/o1/outputdata0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.576 r  mprj/f1/o1/outputdata0_inferred__0/i__carry__5/O[0]
                         net (fo=1, unplaced)         0.000    11.576    mprj/f1/o1/outputdata0_inferred__0/i__carry__5_n_7
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.500     9.500 r  
                                                      0.000     9.500 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.500    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.338 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.098    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.189 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.439    11.628    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[24]/C
                         clock pessimism              0.184    11.811    
                         clock uncertainty           -0.035    11.776    
                         FDRE (Setup_fdre_C_D)        0.076    11.852    mprj/f1/o1/outputdata_reg[24]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                         -11.576    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 mprj/f1/o1/outputdata1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            mprj/f1/o1/outputdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (wb_clk_i rise@9.500ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 7.511ns (83.505%)  route 1.484ns (16.495%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.628 - 9.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.584     2.456    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj/f1/o1/outputdata1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  mprj/f1/o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    mprj/f1/o1/outputdata1__0_n_106
                                                                      r  mprj/f1/o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  mprj/f1/o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    mprj/f1/o1/outputdata1__1_n_105
                                                                      r  mprj/f1/o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  mprj/f1/o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    mprj/f1/o1/outputdata1_carry_i_3_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.802 r  mprj/f1/o1/outputdata1_carry/O[3]
                         net (fo=2, unplaced)         0.629    10.431    mprj/f1/o1/outputdata1_carry_n_4
                                                                      r  mprj/f1/o1/i__carry__3_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.738 r  mprj/f1/o1/i__carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    10.738    mprj/f1/o1/i__carry__3_i_1_n_0
                                                                      r  mprj/f1/o1/outputdata0_inferred__0/i__carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.114 r  mprj/f1/o1/outputdata0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    11.114    mprj/f1/o1/outputdata0_inferred__0/i__carry__3_n_0
                                                                      r  mprj/f1/o1/outputdata0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.451 r  mprj/f1/o1/outputdata0_inferred__0/i__carry__4/O[1]
                         net (fo=1, unplaced)         0.000    11.451    mprj/f1/o1/outputdata0_inferred__0/i__carry__4_n_6
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.500     9.500 r  
                                                      0.000     9.500 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.500    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.338 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.098    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.189 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.439    11.628    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[21]/C
                         clock pessimism              0.184    11.811    
                         clock uncertainty           -0.035    11.776    
                         FDRE (Setup_fdre_C_D)        0.076    11.852    mprj/f1/o1/outputdata_reg[21]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 mprj/f1/o1/outputdata1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            mprj/f1/o1/outputdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (wb_clk_i rise@9.500ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 7.505ns (83.494%)  route 1.484ns (16.506%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.628 - 9.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.584     2.456    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj/f1/o1/outputdata1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  mprj/f1/o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    mprj/f1/o1/outputdata1__0_n_106
                                                                      r  mprj/f1/o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  mprj/f1/o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    mprj/f1/o1/outputdata1__1_n_105
                                                                      r  mprj/f1/o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  mprj/f1/o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    mprj/f1/o1/outputdata1_carry_i_3_n_0
                                                                      r  mprj/f1/o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.802 r  mprj/f1/o1/outputdata1_carry/O[3]
                         net (fo=2, unplaced)         0.629    10.431    mprj/f1/o1/outputdata1_carry_n_4
                                                                      r  mprj/f1/o1/i__carry__3_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.738 r  mprj/f1/o1/i__carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    10.738    mprj/f1/o1/i__carry__3_i_1_n_0
                                                                      r  mprj/f1/o1/outputdata0_inferred__0/i__carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.114 r  mprj/f1/o1/outputdata0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    11.114    mprj/f1/o1/outputdata0_inferred__0/i__carry__3_n_0
                                                                      r  mprj/f1/o1/outputdata0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.445 r  mprj/f1/o1/outputdata0_inferred__0/i__carry__4/O[3]
                         net (fo=1, unplaced)         0.000    11.445    mprj/f1/o1/outputdata0_inferred__0/i__carry__4_n_4
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.500     9.500 r  
                                                      0.000     9.500 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.500    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.338 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.098    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.189 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.439    11.628    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[23]/C
                         clock pessimism              0.184    11.811    
                         clock uncertainty           -0.035    11.776    
                         FDRE (Setup_fdre_C_D)        0.076    11.852    mprj/f1/o1/outputdata_reg[23]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                         -11.445    
  -------------------------------------------------------------------
                         slack                                  0.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mprj/f1/d1/ramdatain_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            mprj/data_ram/RAM_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.114     0.678    mprj/f1/d1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/f1/d1/ramdatain_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/f1/d1/ramdatain_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.965    mprj/data_ram/RAM_reg_0_15_0_0/D
                         RAMS32                                       r  mprj/data_ram/RAM_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.259     1.032    mprj/data_ram/RAM_reg_0_15_0_0/WCLK
                         RAMS32                                       r  mprj/data_ram/RAM_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    mprj/data_ram/RAM_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mprj/f1/d1/ramdatain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            mprj/data_ram/RAM_reg_0_15_10_10/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.114     0.678    mprj/f1/d1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/f1/d1/ramdatain_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/f1/d1/ramdatain_reg[10]/Q
                         net (fo=1, unplaced)         0.141     0.965    mprj/data_ram/RAM_reg_0_15_10_10/D
                         RAMS32                                       r  mprj/data_ram/RAM_reg_0_15_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.259     1.032    mprj/data_ram/RAM_reg_0_15_10_10/WCLK
                         RAMS32                                       r  mprj/data_ram/RAM_reg_0_15_10_10/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    mprj/data_ram/RAM_reg_0_15_10_10/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mprj/f1/d1/ramdatain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            mprj/data_ram/RAM_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.114     0.678    mprj/f1/d1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/f1/d1/ramdatain_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/f1/d1/ramdatain_reg[11]/Q
                         net (fo=1, unplaced)         0.141     0.965    mprj/data_ram/RAM_reg_0_15_11_11/D
                         RAMS32                                       r  mprj/data_ram/RAM_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.259     1.032    mprj/data_ram/RAM_reg_0_15_11_11/WCLK
                         RAMS32                                       r  mprj/data_ram/RAM_reg_0_15_11_11/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    mprj/data_ram/RAM_reg_0_15_11_11/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mprj/f1/d1/ramdatain_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            mprj/data_ram/RAM_reg_0_15_12_12/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.114     0.678    mprj/f1/d1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/f1/d1/ramdatain_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/f1/d1/ramdatain_reg[12]/Q
                         net (fo=1, unplaced)         0.141     0.965    mprj/data_ram/RAM_reg_0_15_12_12/D
                         RAMS32                                       r  mprj/data_ram/RAM_reg_0_15_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.259     1.032    mprj/data_ram/RAM_reg_0_15_12_12/WCLK
                         RAMS32                                       r  mprj/data_ram/RAM_reg_0_15_12_12/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    mprj/data_ram/RAM_reg_0_15_12_12/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mprj/f1/d1/ramdatain_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            mprj/data_ram/RAM_reg_0_15_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.114     0.678    mprj/f1/d1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/f1/d1/ramdatain_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/f1/d1/ramdatain_reg[13]/Q
                         net (fo=1, unplaced)         0.141     0.965    mprj/data_ram/RAM_reg_0_15_13_13/D
                         RAMS32                                       r  mprj/data_ram/RAM_reg_0_15_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.259     1.032    mprj/data_ram/RAM_reg_0_15_13_13/WCLK
                         RAMS32                                       r  mprj/data_ram/RAM_reg_0_15_13_13/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    mprj/data_ram/RAM_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mprj/f1/d1/ramdatain_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            mprj/data_ram/RAM_reg_0_15_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.114     0.678    mprj/f1/d1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/f1/d1/ramdatain_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/f1/d1/ramdatain_reg[14]/Q
                         net (fo=1, unplaced)         0.141     0.965    mprj/data_ram/RAM_reg_0_15_14_14/D
                         RAMS32                                       r  mprj/data_ram/RAM_reg_0_15_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.259     1.032    mprj/data_ram/RAM_reg_0_15_14_14/WCLK
                         RAMS32                                       r  mprj/data_ram/RAM_reg_0_15_14_14/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    mprj/data_ram/RAM_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mprj/f1/d1/ramdatain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            mprj/data_ram/RAM_reg_0_15_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.114     0.678    mprj/f1/d1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/f1/d1/ramdatain_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/f1/d1/ramdatain_reg[15]/Q
                         net (fo=1, unplaced)         0.141     0.965    mprj/data_ram/RAM_reg_0_15_15_15/D
                         RAMS32                                       r  mprj/data_ram/RAM_reg_0_15_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.259     1.032    mprj/data_ram/RAM_reg_0_15_15_15/WCLK
                         RAMS32                                       r  mprj/data_ram/RAM_reg_0_15_15_15/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    mprj/data_ram/RAM_reg_0_15_15_15/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mprj/f1/d1/ramdatain_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            mprj/data_ram/RAM_reg_0_15_16_16/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.114     0.678    mprj/f1/d1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/f1/d1/ramdatain_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/f1/d1/ramdatain_reg[16]/Q
                         net (fo=1, unplaced)         0.141     0.965    mprj/data_ram/RAM_reg_0_15_16_16/D
                         RAMS32                                       r  mprj/data_ram/RAM_reg_0_15_16_16/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.259     1.032    mprj/data_ram/RAM_reg_0_15_16_16/WCLK
                         RAMS32                                       r  mprj/data_ram/RAM_reg_0_15_16_16/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    mprj/data_ram/RAM_reg_0_15_16_16/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mprj/f1/d1/ramdatain_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            mprj/data_ram/RAM_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.114     0.678    mprj/f1/d1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/f1/d1/ramdatain_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/f1/d1/ramdatain_reg[17]/Q
                         net (fo=1, unplaced)         0.141     0.965    mprj/data_ram/RAM_reg_0_15_17_17/D
                         RAMS32                                       r  mprj/data_ram/RAM_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.259     1.032    mprj/data_ram/RAM_reg_0_15_17_17/WCLK
                         RAMS32                                       r  mprj/data_ram/RAM_reg_0_15_17_17/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    mprj/data_ram/RAM_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mprj/f1/d1/ramdatain_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            mprj/data_ram/RAM_reg_0_15_18_18/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.114     0.678    mprj/f1/d1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/f1/d1/ramdatain_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/f1/d1/ramdatain_reg[18]/Q
                         net (fo=1, unplaced)         0.141     0.965    mprj/data_ram/RAM_reg_0_15_18_18/D
                         RAMS32                                       r  mprj/data_ram/RAM_reg_0_15_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.259     1.032    mprj/data_ram/RAM_reg_0_15_18_18/WCLK
                         RAMS32                                       r  mprj/data_ram/RAM_reg_0_15_18_18/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    mprj/data_ram/RAM_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 4.750 }
Period(ns):         9.500
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         9.500       6.556                mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         9.500       6.556                mprj/exmemefir/user_bram/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.500       7.345                wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         9.500       8.500                mprj/exmemefir/FSM_sequential_curr_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.500       8.500                mprj/exmemefir/FSM_sequential_curr_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.500       8.500                mprj/exmemefir/fsm_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.500       8.500                mprj/exmemefir/fsm_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.500       8.500                mprj/exmemefir/fsm_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.500       8.500                mprj/exmemefir/fsm_cnt_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         9.500       8.500                mprj/f1/d1/FSM_onehot_curr_state_reg[0]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.750       3.500                mprj/data_ram/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.750       3.500                mprj/data_ram/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.750       3.500                mprj/data_ram/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.750       3.500                mprj/data_ram/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.750       3.500                mprj/data_ram/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.750       3.500                mprj/data_ram/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.750       3.500                mprj/data_ram/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.750       3.500                mprj/data_ram/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.750       3.500                mprj/data_ram/RAM_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.750       3.500                mprj/data_ram/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.750       3.500                mprj/data_ram/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.750       3.500                mprj/data_ram/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.750       3.500                mprj/data_ram/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.750       3.500                mprj/data_ram/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.750       3.500                mprj/data_ram/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.750       3.500                mprj/data_ram/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.750       3.500                mprj/data_ram/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.750       3.500                mprj/data_ram/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.750       3.500                mprj/data_ram/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.750       3.500                mprj/data_ram/RAM_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_stb_i
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.228ns  (logic 3.978ns (55.041%)  route 3.249ns (44.959%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_stb_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_stb_i
                                                                      r  wbs_stb_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_stb_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    mprj/f1/d1/wbs_stb_i_IBUF
                                                                      r  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_7/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=3, unplaced)         1.129     3.024    mprj/f1/o1/wbs_ack_o_OBUF_inst_i_1_0
                                                                      f  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.148 r  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=33, unplaced)        0.521     3.669    mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[0]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.793 r  mprj/f1/o1/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.593    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.228 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.228    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_stb_i
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.228ns  (logic 3.978ns (55.041%)  route 3.249ns (44.959%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_stb_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_stb_i
                                                                      r  wbs_stb_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_stb_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    mprj/f1/d1/wbs_stb_i_IBUF
                                                                      r  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_7/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=3, unplaced)         1.129     3.024    mprj/f1/o1/wbs_ack_o_OBUF_inst_i_1_0
                                                                      f  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.148 r  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=33, unplaced)        0.521     3.669    mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[10]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.793 r  mprj/f1/o1/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.593    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.228 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.228    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_stb_i
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.228ns  (logic 3.978ns (55.041%)  route 3.249ns (44.959%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_stb_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_stb_i
                                                                      r  wbs_stb_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_stb_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    mprj/f1/d1/wbs_stb_i_IBUF
                                                                      r  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_7/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=3, unplaced)         1.129     3.024    mprj/f1/o1/wbs_ack_o_OBUF_inst_i_1_0
                                                                      f  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.148 r  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=33, unplaced)        0.521     3.669    mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[12]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.793 r  mprj/f1/o1/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.593    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.228 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.228    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_stb_i
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.228ns  (logic 3.978ns (55.041%)  route 3.249ns (44.959%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_stb_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_stb_i
                                                                      r  wbs_stb_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_stb_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    mprj/f1/d1/wbs_stb_i_IBUF
                                                                      r  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_7/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=3, unplaced)         1.129     3.024    mprj/f1/o1/wbs_ack_o_OBUF_inst_i_1_0
                                                                      f  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.148 r  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=33, unplaced)        0.521     3.669    mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[14]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.793 r  mprj/f1/o1/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.593    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.228 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.228    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_stb_i
                            (input port)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.228ns  (logic 3.978ns (55.041%)  route 3.249ns (44.959%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_stb_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_stb_i
                                                                      r  wbs_stb_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_stb_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    mprj/f1/d1/wbs_stb_i_IBUF
                                                                      r  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_7/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=3, unplaced)         1.129     3.024    mprj/f1/o1/wbs_ack_o_OBUF_inst_i_1_0
                                                                      f  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.148 r  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=33, unplaced)        0.521     3.669    mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[16]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.793 r  mprj/f1/o1/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.593    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.228 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.228    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_stb_i
                            (input port)
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.228ns  (logic 3.978ns (55.041%)  route 3.249ns (44.959%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_stb_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_stb_i
                                                                      r  wbs_stb_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_stb_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    mprj/f1/d1/wbs_stb_i_IBUF
                                                                      r  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_7/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=3, unplaced)         1.129     3.024    mprj/f1/o1/wbs_ack_o_OBUF_inst_i_1_0
                                                                      f  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.148 r  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=33, unplaced)        0.521     3.669    mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[18]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.793 r  mprj/f1/o1/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.593    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.228 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     7.228    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_stb_i
                            (input port)
  Destination:            wbs_dat_o[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.228ns  (logic 3.978ns (55.041%)  route 3.249ns (44.959%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_stb_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_stb_i
                                                                      r  wbs_stb_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_stb_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    mprj/f1/d1/wbs_stb_i_IBUF
                                                                      r  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_7/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=3, unplaced)         1.129     3.024    mprj/f1/o1/wbs_ack_o_OBUF_inst_i_1_0
                                                                      f  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.148 r  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=33, unplaced)        0.521     3.669    mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[20]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.793 r  mprj/f1/o1/wbs_dat_o_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.593    wbs_dat_o_OBUF[20]
                                                                      r  wbs_dat_o_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.228 r  wbs_dat_o_OBUF[20]_inst/O
                         net (fo=0)                   0.000     7.228    wbs_dat_o[20]
                                                                      r  wbs_dat_o[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_stb_i
                            (input port)
  Destination:            wbs_dat_o[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.228ns  (logic 3.978ns (55.041%)  route 3.249ns (44.959%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_stb_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_stb_i
                                                                      r  wbs_stb_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_stb_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    mprj/f1/d1/wbs_stb_i_IBUF
                                                                      r  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_7/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=3, unplaced)         1.129     3.024    mprj/f1/o1/wbs_ack_o_OBUF_inst_i_1_0
                                                                      f  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.148 r  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=33, unplaced)        0.521     3.669    mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[22]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.793 r  mprj/f1/o1/wbs_dat_o_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.593    wbs_dat_o_OBUF[22]
                                                                      r  wbs_dat_o_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.228 r  wbs_dat_o_OBUF[22]_inst/O
                         net (fo=0)                   0.000     7.228    wbs_dat_o[22]
                                                                      r  wbs_dat_o[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_stb_i
                            (input port)
  Destination:            wbs_dat_o[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.228ns  (logic 3.978ns (55.041%)  route 3.249ns (44.959%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_stb_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_stb_i
                                                                      r  wbs_stb_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_stb_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    mprj/f1/d1/wbs_stb_i_IBUF
                                                                      r  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_7/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=3, unplaced)         1.129     3.024    mprj/f1/o1/wbs_ack_o_OBUF_inst_i_1_0
                                                                      f  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.148 r  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=33, unplaced)        0.521     3.669    mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[24]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.793 r  mprj/f1/o1/wbs_dat_o_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.593    wbs_dat_o_OBUF[24]
                                                                      r  wbs_dat_o_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.228 r  wbs_dat_o_OBUF[24]_inst/O
                         net (fo=0)                   0.000     7.228    wbs_dat_o[24]
                                                                      r  wbs_dat_o[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_stb_i
                            (input port)
  Destination:            wbs_dat_o[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.228ns  (logic 3.978ns (55.041%)  route 3.249ns (44.959%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_stb_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_stb_i
                                                                      r  wbs_stb_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_stb_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    mprj/f1/d1/wbs_stb_i_IBUF
                                                                      r  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_7/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=3, unplaced)         1.129     3.024    mprj/f1/o1/wbs_ack_o_OBUF_inst_i_1_0
                                                                      f  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.148 r  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=33, unplaced)        0.521     3.669    mprj/f1/o1/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[26]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.793 r  mprj/f1/o1/wbs_dat_o_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.593    wbs_dat_o_OBUF[26]
                                                                      r  wbs_dat_o_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.228 r  wbs_dat_o_OBUF[26]_inst/O
                         net (fo=0)                   0.000     7.228    wbs_dat_o[26]
                                                                      r  wbs_dat_o[26] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=93, unplaced)        0.337     0.538    wb_rst_i_IBUF
                                                                      f  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=93, unplaced)        0.337     0.538    wb_rst_i_IBUF
                                                                      f  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=93, unplaced)        0.337     0.538    wb_rst_i_IBUF
                                                                      f  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=93, unplaced)        0.337     0.538    wb_rst_i_IBUF
                                                                      f  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=93, unplaced)        0.337     0.538    wb_rst_i_IBUF
                                                                      f  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=93, unplaced)        0.337     0.538    wb_rst_i_IBUF
                                                                      f  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[14]
                                                                      r  io_oeb[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=93, unplaced)        0.337     0.538    wb_rst_i_IBUF
                                                                      f  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[15]
                                                                      r  io_oeb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=93, unplaced)        0.337     0.538    wb_rst_i_IBUF
                                                                      f  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[16]
                                                                      r  io_oeb[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=93, unplaced)        0.337     0.538    wb_rst_i_IBUF
                                                                      f  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[17]
                                                                      r  io_oeb[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=93, unplaced)        0.337     0.538    wb_rst_i_IBUF
                                                                      f  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[18]
                                                                      r  io_oeb[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.838ns  (logic 5.238ns (76.609%)  route 1.599ns (23.391%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.584     2.456    mprj/exmemefir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.910 r  mprj/exmemefir/user_bram/RAM_reg/DOADO[11]
                         net (fo=2, unplaced)         0.800     5.710    mprj/f1/o1/io_out_OBUF[11]
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[11]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.150     5.860 r  mprj/f1/o1/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.660    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.294 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.294    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.838ns  (logic 5.238ns (76.609%)  route 1.599ns (23.391%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.584     2.456    mprj/exmemefir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.910 r  mprj/exmemefir/user_bram/RAM_reg/DOADO[13]
                         net (fo=2, unplaced)         0.800     5.710    mprj/f1/o1/io_out_OBUF[13]
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[13]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.150     5.860 r  mprj/f1/o1/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.660    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.294 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.294    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.838ns  (logic 5.238ns (76.609%)  route 1.599ns (23.391%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.584     2.456    mprj/exmemefir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     4.910 r  mprj/exmemefir/user_bram/RAM_reg/DOADO[15]
                         net (fo=2, unplaced)         0.800     5.710    mprj/f1/o1/io_out_OBUF[15]
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[15]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.150     5.860 r  mprj/f1/o1/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.660    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.294 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.294    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.838ns  (logic 5.238ns (76.609%)  route 1.599ns (23.391%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.584     2.456    mprj/exmemefir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.910 r  mprj/exmemefir/user_bram/RAM_reg/DOBDO[1]
                         net (fo=2, unplaced)         0.800     5.710    mprj/f1/o1/io_out_OBUF[17]
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[17]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.150     5.860 r  mprj/f1/o1/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.660    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.294 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.294    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            wbs_dat_o[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.838ns  (logic 5.238ns (76.609%)  route 1.599ns (23.391%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.584     2.456    mprj/exmemefir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     4.910 r  mprj/exmemefir/user_bram/RAM_reg/DOBDO[3]
                         net (fo=2, unplaced)         0.800     5.710    mprj/f1/o1/io_out_OBUF[19]
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[19]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.150     5.860 r  mprj/f1/o1/wbs_dat_o_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.660    wbs_dat_o_OBUF[19]
                                                                      r  wbs_dat_o_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.294 r  wbs_dat_o_OBUF[19]_inst/O
                         net (fo=0)                   0.000     9.294    wbs_dat_o[19]
                                                                      r  wbs_dat_o[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            wbs_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.838ns  (logic 5.238ns (76.609%)  route 1.599ns (23.391%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.584     2.456    mprj/exmemefir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.910 r  mprj/exmemefir/user_bram/RAM_reg/DOADO[1]
                         net (fo=2, unplaced)         0.800     5.710    mprj/f1/o1/io_out_OBUF[1]
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[1]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.150     5.860 r  mprj/f1/o1/wbs_dat_o_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.660    wbs_dat_o_OBUF[1]
                                                                      r  wbs_dat_o_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.294 r  wbs_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.294    wbs_dat_o[1]
                                                                      r  wbs_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            wbs_dat_o[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.838ns  (logic 5.238ns (76.609%)  route 1.599ns (23.391%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.584     2.456    mprj/exmemefir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[5])
                                                      2.454     4.910 r  mprj/exmemefir/user_bram/RAM_reg/DOBDO[5]
                         net (fo=2, unplaced)         0.800     5.710    mprj/f1/o1/io_out_OBUF[21]
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[21]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.150     5.860 r  mprj/f1/o1/wbs_dat_o_OBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.660    wbs_dat_o_OBUF[21]
                                                                      r  wbs_dat_o_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.294 r  wbs_dat_o_OBUF[21]_inst/O
                         net (fo=0)                   0.000     9.294    wbs_dat_o[21]
                                                                      r  wbs_dat_o[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            wbs_dat_o[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.838ns  (logic 5.238ns (76.609%)  route 1.599ns (23.391%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.584     2.456    mprj/exmemefir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     4.910 r  mprj/exmemefir/user_bram/RAM_reg/DOBDO[7]
                         net (fo=2, unplaced)         0.800     5.710    mprj/f1/o1/io_out_OBUF[23]
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[23]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.150     5.860 r  mprj/f1/o1/wbs_dat_o_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.660    wbs_dat_o_OBUF[23]
                                                                      r  wbs_dat_o_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.294 r  wbs_dat_o_OBUF[23]_inst/O
                         net (fo=0)                   0.000     9.294    wbs_dat_o[23]
                                                                      r  wbs_dat_o[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            wbs_dat_o[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.838ns  (logic 5.238ns (76.609%)  route 1.599ns (23.391%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.584     2.456    mprj/exmemefir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     4.910 r  mprj/exmemefir/user_bram/RAM_reg/DOBDO[9]
                         net (fo=2, unplaced)         0.800     5.710    mprj/f1/o1/io_out_OBUF[25]
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[25]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.150     5.860 r  mprj/f1/o1/wbs_dat_o_OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.660    wbs_dat_o_OBUF[25]
                                                                      r  wbs_dat_o_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.294 r  wbs_dat_o_OBUF[25]_inst/O
                         net (fo=0)                   0.000     9.294    wbs_dat_o[25]
                                                                      r  wbs_dat_o[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            wbs_dat_o[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.838ns  (logic 5.238ns (76.609%)  route 1.599ns (23.391%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.584     2.456    mprj/exmemefir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     4.910 r  mprj/exmemefir/user_bram/RAM_reg/DOBDO[11]
                         net (fo=2, unplaced)         0.800     5.710    mprj/f1/o1/io_out_OBUF[27]
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[27]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.150     5.860 r  mprj/f1/o1/wbs_dat_o_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.660    wbs_dat_o_OBUF[27]
                                                                      r  wbs_dat_o_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.294 r  wbs_dat_o_OBUF[27]_inst/O
                         net (fo=0)                   0.000     9.294    wbs_dat_o[27]
                                                                      r  wbs_dat_o[27] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj/f1/d1/tready_reg/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.114     0.678    mprj/f1/d1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/f1/d1/tready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/f1/d1/tready_reg/Q
                         net (fo=1, unplaced)         0.281     1.105    mprj/f1/o1/ss_tready
                                                                      r  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.203 r  mprj/f1/o1/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.540    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.692 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.692    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/f1/o1/outputdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.394ns (68.068%)  route 0.654ns (31.932%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.114     0.678    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/f1/o1/outputdata_reg[11]/Q
                         net (fo=2, unplaced)         0.317     1.142    mprj/f1/o1/outputdata[11]
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[11]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.096     1.238 r  mprj/f1/o1/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.575    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.726 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.726    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/f1/o1/outputdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.394ns (68.068%)  route 0.654ns (31.932%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.114     0.678    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/f1/o1/outputdata_reg[13]/Q
                         net (fo=2, unplaced)         0.317     1.142    mprj/f1/o1/outputdata[13]
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[13]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.096     1.238 r  mprj/f1/o1/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.575    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.726 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.726    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/f1/o1/outputdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.394ns (68.068%)  route 0.654ns (31.932%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.114     0.678    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/f1/o1/outputdata_reg[15]/Q
                         net (fo=2, unplaced)         0.317     1.142    mprj/f1/o1/outputdata[15]
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[15]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.096     1.238 r  mprj/f1/o1/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.575    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.726 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.726    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/f1/o1/outputdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.394ns (68.068%)  route 0.654ns (31.932%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.114     0.678    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/f1/o1/outputdata_reg[17]/Q
                         net (fo=2, unplaced)         0.317     1.142    mprj/f1/o1/outputdata[17]
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[17]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.096     1.238 r  mprj/f1/o1/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.575    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.726 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.726    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/f1/o1/outputdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            wbs_dat_o[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.394ns (68.068%)  route 0.654ns (31.932%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.114     0.678    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/f1/o1/outputdata_reg[19]/Q
                         net (fo=2, unplaced)         0.317     1.142    mprj/f1/o1/outputdata[19]
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[19]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.096     1.238 r  mprj/f1/o1/wbs_dat_o_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.575    wbs_dat_o_OBUF[19]
                                                                      r  wbs_dat_o_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.726 r  wbs_dat_o_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.726    wbs_dat_o[19]
                                                                      r  wbs_dat_o[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/f1/o1/outputdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            wbs_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.394ns (68.068%)  route 0.654ns (31.932%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.114     0.678    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/f1/o1/outputdata_reg[1]/Q
                         net (fo=2, unplaced)         0.317     1.142    mprj/f1/o1/outputdata[1]
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[1]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.096     1.238 r  mprj/f1/o1/wbs_dat_o_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.575    wbs_dat_o_OBUF[1]
                                                                      r  wbs_dat_o_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.726 r  wbs_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.726    wbs_dat_o[1]
                                                                      r  wbs_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/f1/o1/outputdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            wbs_dat_o[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.394ns (68.068%)  route 0.654ns (31.932%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.114     0.678    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/f1/o1/outputdata_reg[21]/Q
                         net (fo=2, unplaced)         0.317     1.142    mprj/f1/o1/outputdata[21]
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[21]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.096     1.238 r  mprj/f1/o1/wbs_dat_o_OBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.575    wbs_dat_o_OBUF[21]
                                                                      r  wbs_dat_o_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.726 r  wbs_dat_o_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.726    wbs_dat_o[21]
                                                                      r  wbs_dat_o[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/f1/o1/outputdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            wbs_dat_o[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.394ns (68.068%)  route 0.654ns (31.932%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.114     0.678    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/f1/o1/outputdata_reg[23]/Q
                         net (fo=2, unplaced)         0.317     1.142    mprj/f1/o1/outputdata[23]
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[23]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.096     1.238 r  mprj/f1/o1/wbs_dat_o_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.575    wbs_dat_o_OBUF[23]
                                                                      r  wbs_dat_o_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.726 r  wbs_dat_o_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.726    wbs_dat_o[23]
                                                                      r  wbs_dat_o[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/f1/o1/outputdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            wbs_dat_o[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.394ns (68.068%)  route 0.654ns (31.932%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.114     0.678    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/f1/o1/outputdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/f1/o1/outputdata_reg[25]/Q
                         net (fo=2, unplaced)         0.317     1.142    mprj/f1/o1/outputdata[25]
                                                                      r  mprj/f1/o1/wbs_dat_o_OBUF[25]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.096     1.238 r  mprj/f1/o1/wbs_dat_o_OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.575    wbs_dat_o_OBUF[25]
                                                                      r  wbs_dat_o_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.726 r  wbs_dat_o_OBUF[25]_inst/O
                         net (fo=0)                   0.000     2.726    wbs_dat_o[25]
                                                                      r  wbs_dat_o[25] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay           447 Endpoints
Min Delay           447 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            mprj/f1/o1/outputdata1/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 1.625ns (30.957%)  route 3.623ns (69.043%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[24]
                                                                      f  wbs_adr_i_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/f1/d1/wbs_adr_i_IBUF[8]
                                                                      f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_6/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/tap_ram/FSM_onehot_curr_state_reg[1]_0
                                                                      f  mprj/tap_ram/wbs_ack_o_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.492 r  mprj/tap_ram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=41, unplaced)        0.526     3.018    mprj/f1/d1/outputdata1
                                                                      r  mprj/f1/d1/RAM_reg_0_15_0_0_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.142 r  mprj/f1/d1/RAM_reg_0_15_0_0_i_4/O
                         net (fo=32, unplaced)        1.025     4.167    mprj/tap_ram/RAM_reg_0_15_17_17/A1
                                                                      r  mprj/tap_ram/RAM_reg_0_15_17_17/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.448 r  mprj/tap_ram/RAM_reg_0_15_17_17/SP/O
                         net (fo=1, unplaced)         0.800     5.248    mprj/f1/o1/rdo0[17]
                         DSP48E1                                      r  mprj/f1/o1/outputdata1/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.439     2.128    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj/f1/o1/outputdata1/CLK

Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            mprj/f1/o1/outputdata1/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 1.625ns (30.957%)  route 3.623ns (69.043%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[24]
                                                                      f  wbs_adr_i_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/f1/d1/wbs_adr_i_IBUF[8]
                                                                      f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_6/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/tap_ram/FSM_onehot_curr_state_reg[1]_0
                                                                      f  mprj/tap_ram/wbs_ack_o_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.492 r  mprj/tap_ram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=41, unplaced)        0.526     3.018    mprj/f1/d1/outputdata1
                                                                      r  mprj/f1/d1/RAM_reg_0_15_0_0_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.142 r  mprj/f1/d1/RAM_reg_0_15_0_0_i_4/O
                         net (fo=32, unplaced)        1.025     4.167    mprj/tap_ram/RAM_reg_0_15_27_27/A1
                                                                      r  mprj/tap_ram/RAM_reg_0_15_27_27/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.448 r  mprj/tap_ram/RAM_reg_0_15_27_27/SP/O
                         net (fo=1, unplaced)         0.800     5.248    mprj/f1/o1/rdo0[27]
                         DSP48E1                                      r  mprj/f1/o1/outputdata1/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.439     2.128    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj/f1/o1/outputdata1/CLK

Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            mprj/f1/o1/outputdata1/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 1.625ns (30.957%)  route 3.623ns (69.043%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[24]
                                                                      f  wbs_adr_i_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/f1/d1/wbs_adr_i_IBUF[8]
                                                                      f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_6/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/tap_ram/FSM_onehot_curr_state_reg[1]_0
                                                                      f  mprj/tap_ram/wbs_ack_o_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.492 r  mprj/tap_ram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=41, unplaced)        0.526     3.018    mprj/f1/d1/outputdata1
                                                                      r  mprj/f1/d1/RAM_reg_0_15_0_0_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.142 r  mprj/f1/d1/RAM_reg_0_15_0_0_i_4/O
                         net (fo=32, unplaced)        1.025     4.167    mprj/tap_ram/RAM_reg_0_15_28_28/A1
                                                                      r  mprj/tap_ram/RAM_reg_0_15_28_28/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.448 r  mprj/tap_ram/RAM_reg_0_15_28_28/SP/O
                         net (fo=1, unplaced)         0.800     5.248    mprj/f1/o1/rdo0[28]
                         DSP48E1                                      r  mprj/f1/o1/outputdata1/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.439     2.128    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj/f1/o1/outputdata1/CLK

Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            mprj/f1/o1/outputdata1/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 1.625ns (30.957%)  route 3.623ns (69.043%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[24]
                                                                      f  wbs_adr_i_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/f1/d1/wbs_adr_i_IBUF[8]
                                                                      f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_6/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/tap_ram/FSM_onehot_curr_state_reg[1]_0
                                                                      f  mprj/tap_ram/wbs_ack_o_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.492 r  mprj/tap_ram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=41, unplaced)        0.526     3.018    mprj/f1/d1/outputdata1
                                                                      r  mprj/f1/d1/RAM_reg_0_15_0_0_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.142 r  mprj/f1/d1/RAM_reg_0_15_0_0_i_4/O
                         net (fo=32, unplaced)        1.025     4.167    mprj/tap_ram/RAM_reg_0_15_29_29/A1
                                                                      r  mprj/tap_ram/RAM_reg_0_15_29_29/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.448 r  mprj/tap_ram/RAM_reg_0_15_29_29/SP/O
                         net (fo=1, unplaced)         0.800     5.248    mprj/f1/o1/rdo0[29]
                         DSP48E1                                      r  mprj/f1/o1/outputdata1/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.439     2.128    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj/f1/o1/outputdata1/CLK

Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            mprj/f1/o1/outputdata1/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 1.625ns (30.957%)  route 3.623ns (69.043%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[24]
                                                                      f  wbs_adr_i_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/f1/d1/wbs_adr_i_IBUF[8]
                                                                      f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_6/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/tap_ram/FSM_onehot_curr_state_reg[1]_0
                                                                      f  mprj/tap_ram/wbs_ack_o_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.492 r  mprj/tap_ram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=41, unplaced)        0.526     3.018    mprj/f1/d1/outputdata1
                                                                      r  mprj/f1/d1/RAM_reg_0_15_0_0_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.142 r  mprj/f1/d1/RAM_reg_0_15_0_0_i_4/O
                         net (fo=32, unplaced)        1.025     4.167    mprj/tap_ram/RAM_reg_0_15_30_30/A1
                                                                      r  mprj/tap_ram/RAM_reg_0_15_30_30/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.448 r  mprj/tap_ram/RAM_reg_0_15_30_30/SP/O
                         net (fo=1, unplaced)         0.800     5.248    mprj/f1/o1/rdo0[30]
                         DSP48E1                                      r  mprj/f1/o1/outputdata1/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.439     2.128    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj/f1/o1/outputdata1/CLK

Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            mprj/f1/o1/outputdata1/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 1.625ns (30.957%)  route 3.623ns (69.043%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[24]
                                                                      f  wbs_adr_i_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/f1/d1/wbs_adr_i_IBUF[8]
                                                                      f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_6/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/tap_ram/FSM_onehot_curr_state_reg[1]_0
                                                                      f  mprj/tap_ram/wbs_ack_o_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.492 r  mprj/tap_ram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=41, unplaced)        0.526     3.018    mprj/f1/d1/outputdata1
                                                                      r  mprj/f1/d1/RAM_reg_0_15_0_0_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.142 r  mprj/f1/d1/RAM_reg_0_15_0_0_i_4/O
                         net (fo=32, unplaced)        1.025     4.167    mprj/tap_ram/RAM_reg_0_15_31_31/A1
                                                                      r  mprj/tap_ram/RAM_reg_0_15_31_31/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.448 r  mprj/tap_ram/RAM_reg_0_15_31_31/SP/O
                         net (fo=1, unplaced)         0.800     5.248    mprj/f1/o1/rdo0[31]
                         DSP48E1                                      r  mprj/f1/o1/outputdata1/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.439     2.128    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj/f1/o1/outputdata1/CLK

Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            mprj/f1/o1/outputdata1/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 1.625ns (30.957%)  route 3.623ns (69.043%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[24]
                                                                      f  wbs_adr_i_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/f1/d1/wbs_adr_i_IBUF[8]
                                                                      f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_6/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/tap_ram/FSM_onehot_curr_state_reg[1]_0
                                                                      f  mprj/tap_ram/wbs_ack_o_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.492 r  mprj/tap_ram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=41, unplaced)        0.526     3.018    mprj/f1/d1/outputdata1
                                                                      r  mprj/f1/d1/RAM_reg_0_15_0_0_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.142 r  mprj/f1/d1/RAM_reg_0_15_0_0_i_4/O
                         net (fo=32, unplaced)        1.025     4.167    mprj/tap_ram/RAM_reg_0_15_18_18/A1
                                                                      r  mprj/tap_ram/RAM_reg_0_15_18_18/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.448 r  mprj/tap_ram/RAM_reg_0_15_18_18/SP/O
                         net (fo=1, unplaced)         0.800     5.248    mprj/f1/o1/rdo0[18]
                         DSP48E1                                      r  mprj/f1/o1/outputdata1/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.439     2.128    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj/f1/o1/outputdata1/CLK

Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            mprj/f1/o1/outputdata1/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 1.625ns (30.957%)  route 3.623ns (69.043%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[24]
                                                                      f  wbs_adr_i_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/f1/d1/wbs_adr_i_IBUF[8]
                                                                      f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_6/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/tap_ram/FSM_onehot_curr_state_reg[1]_0
                                                                      f  mprj/tap_ram/wbs_ack_o_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.492 r  mprj/tap_ram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=41, unplaced)        0.526     3.018    mprj/f1/d1/outputdata1
                                                                      r  mprj/f1/d1/RAM_reg_0_15_0_0_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.142 r  mprj/f1/d1/RAM_reg_0_15_0_0_i_4/O
                         net (fo=32, unplaced)        1.025     4.167    mprj/tap_ram/RAM_reg_0_15_19_19/A1
                                                                      r  mprj/tap_ram/RAM_reg_0_15_19_19/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.448 r  mprj/tap_ram/RAM_reg_0_15_19_19/SP/O
                         net (fo=1, unplaced)         0.800     5.248    mprj/f1/o1/rdo0[19]
                         DSP48E1                                      r  mprj/f1/o1/outputdata1/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.439     2.128    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj/f1/o1/outputdata1/CLK

Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            mprj/f1/o1/outputdata1/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 1.625ns (30.957%)  route 3.623ns (69.043%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[24]
                                                                      f  wbs_adr_i_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/f1/d1/wbs_adr_i_IBUF[8]
                                                                      f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_6/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/tap_ram/FSM_onehot_curr_state_reg[1]_0
                                                                      f  mprj/tap_ram/wbs_ack_o_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.492 r  mprj/tap_ram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=41, unplaced)        0.526     3.018    mprj/f1/d1/outputdata1
                                                                      r  mprj/f1/d1/RAM_reg_0_15_0_0_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.142 r  mprj/f1/d1/RAM_reg_0_15_0_0_i_4/O
                         net (fo=32, unplaced)        1.025     4.167    mprj/tap_ram/RAM_reg_0_15_20_20/A1
                                                                      r  mprj/tap_ram/RAM_reg_0_15_20_20/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.448 r  mprj/tap_ram/RAM_reg_0_15_20_20/SP/O
                         net (fo=1, unplaced)         0.800     5.248    mprj/f1/o1/rdo0[20]
                         DSP48E1                                      r  mprj/f1/o1/outputdata1/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.439     2.128    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj/f1/o1/outputdata1/CLK

Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            mprj/f1/o1/outputdata1/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 1.625ns (30.957%)  route 3.623ns (69.043%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[24]
                                                                      f  wbs_adr_i_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/f1/d1/wbs_adr_i_IBUF[8]
                                                                      f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/f1/d1/wbs_ack_o_OBUF_inst_i_6/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/tap_ram/FSM_onehot_curr_state_reg[1]_0
                                                                      f  mprj/tap_ram/wbs_ack_o_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.492 r  mprj/tap_ram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=41, unplaced)        0.526     3.018    mprj/f1/d1/outputdata1
                                                                      r  mprj/f1/d1/RAM_reg_0_15_0_0_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.142 r  mprj/f1/d1/RAM_reg_0_15_0_0_i_4/O
                         net (fo=32, unplaced)        1.025     4.167    mprj/tap_ram/RAM_reg_0_15_21_21/A1
                                                                      r  mprj/tap_ram/RAM_reg_0_15_21_21/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.448 r  mprj/tap_ram/RAM_reg_0_15_21_21/SP/O
                         net (fo=1, unplaced)         0.800     5.248    mprj/f1/o1/rdo0[21]
                         DSP48E1                                      r  mprj/f1/o1/outputdata1/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.439     2.128    mprj/f1/o1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj/f1/o1/outputdata1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            mprj/exmemefir/FSM_sequential_curr_state_reg[0]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=93, unplaced)        0.337     0.538    mprj/exmemefir/wb_rst_i_IBUF
                         FDCE                                         f  mprj/exmemefir/FSM_sequential_curr_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.259     1.032    mprj/exmemefir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/exmemefir/FSM_sequential_curr_state_reg[0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            mprj/exmemefir/FSM_sequential_curr_state_reg[1]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=93, unplaced)        0.337     0.538    mprj/exmemefir/wb_rst_i_IBUF
                         FDCE                                         f  mprj/exmemefir/FSM_sequential_curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.259     1.032    mprj/exmemefir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/exmemefir/FSM_sequential_curr_state_reg[1]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            mprj/exmemefir/fsm_cnt_reg[0]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=93, unplaced)        0.337     0.538    mprj/exmemefir/wb_rst_i_IBUF
                         FDCE                                         f  mprj/exmemefir/fsm_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.259     1.032    mprj/exmemefir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/exmemefir/fsm_cnt_reg[0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            mprj/exmemefir/fsm_cnt_reg[1]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=93, unplaced)        0.337     0.538    mprj/exmemefir/wb_rst_i_IBUF
                         FDCE                                         f  mprj/exmemefir/fsm_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.259     1.032    mprj/exmemefir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/exmemefir/fsm_cnt_reg[1]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            mprj/exmemefir/fsm_cnt_reg[2]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=93, unplaced)        0.337     0.538    mprj/exmemefir/wb_rst_i_IBUF
                         FDCE                                         f  mprj/exmemefir/fsm_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.259     1.032    mprj/exmemefir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/exmemefir/fsm_cnt_reg[2]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            mprj/exmemefir/fsm_cnt_reg[3]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=93, unplaced)        0.337     0.538    mprj/exmemefir/wb_rst_i_IBUF
                         FDCE                                         f  mprj/exmemefir/fsm_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.259     1.032    mprj/exmemefir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/exmemefir/fsm_cnt_reg[3]/C

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            mprj/exmemefir/user_bram/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      r  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=38, unplaced)        0.337     0.538    mprj/exmemefir/user_bram/wbs_adr_i_IBUF[5]
                         RAMB18E1                                     r  mprj/exmemefir/user_bram/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.259     1.032    mprj/exmemefir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[8]
                            (input port)
  Destination:            mprj/exmemefir/user_bram/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[8] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[8]
                                                                      r  wbs_adr_i_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/exmemefir/user_bram/wbs_adr_i_IBUF[6]
                         RAMB18E1                                     r  mprj/exmemefir/user_bram/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.259     1.032    mprj/exmemefir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            mprj/exmemefir/user_bram/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/exmemefir/user_bram/wbs_adr_i_IBUF[7]
                         RAMB18E1                                     r  mprj/exmemefir/user_bram/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.259     1.032    mprj/exmemefir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[10]
                            (input port)
  Destination:            mprj/exmemefir/user_bram/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[10] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[10]
                                                                      r  wbs_adr_i_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/exmemefir/user_bram/wbs_adr_i_IBUF[8]
                         RAMB18E1                                     r  mprj/exmemefir/user_bram/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=193, unplaced)       0.259     1.032    mprj/exmemefir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  mprj/exmemefir/user_bram/RAM_reg/CLKARDCLK





