
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.124251                       # Number of seconds simulated
sim_ticks                                124250654850                       # Number of ticks simulated
final_tick                               1265885990481                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63610                       # Simulator instruction rate (inst/s)
host_op_rate                                    82881                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3455071                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917524                       # Number of bytes of host memory used
host_seconds                                 35961.83                       # Real time elapsed on the host
sim_insts                                  2287524989                       # Number of instructions simulated
sim_ops                                    2980542903                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       608512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       418944                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1030656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1005056                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1005056                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4754                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3273                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8052                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7852                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7852                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13392                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4897455                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        12362                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      3371765                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 8294974                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13392                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        12362                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              25754                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8088939                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8088939                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8088939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13392                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4897455                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        12362                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      3371765                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               16383914                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               149160451                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22286995                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19529881                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741191                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11035271                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10757868                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552851                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54267                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117518581                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123878598                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22286995                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12310719                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25209799                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5680479                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1574595                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13395318                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095390                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148232096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.950754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.320089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123022297     82.99%     82.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270947      0.86%     83.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2328472      1.57%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1944752      1.31%     86.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3559664      2.40%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3855078      2.60%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          843856      0.57%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663367      0.45%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10743663      7.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148232096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.149416                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.830506                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116716296                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2568187                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24998647                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25017                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3923941                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2398168                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5183                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139843301                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1316                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3923941                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117178443                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1042958                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       770506                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24549749                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       766492                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138872198                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89364                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       429648                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184461153                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630135948                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630135948                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35564982                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19847                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9926                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2561346                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23093671                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4491103                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81873                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001697                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137250247                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19848                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128923923                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103553                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22688326                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48985623                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148232096                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.869744                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.479594                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     94590937     63.81%     63.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21830147     14.73%     78.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10948698      7.39%     85.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7224551      4.87%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7509930      5.07%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3880284      2.62%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1733578      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       431649      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82322      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148232096                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         318891     59.93%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        132385     24.88%     84.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80797     15.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101792226     78.96%     78.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082081      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21580930     16.74%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4458765      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128923923                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.864330                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             532073                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004127                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    406715568                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    159958732                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126000658                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129455996                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241763                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4163600                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       137748                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3923941                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         662962                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        49711                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137270095                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        47958                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23093671                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4491103                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9926                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34212                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          162                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       839223                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1036512                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1875735                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127537231                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21246202                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1386692                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25704750                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19640084                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4458548                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.855034                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126113530                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126000658                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72792563                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172917069                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.844732                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.420968                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23659328                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1745941                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144308155                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.787285                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.662201                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102085613     70.74%     70.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16394068     11.36%     82.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11848295      8.21%     90.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2648086      1.84%     92.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3013751      2.09%     94.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1065219      0.74%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4463010      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       903393      0.63%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1886720      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144308155                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1886720                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           279692349                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278465854                       # The number of ROB writes
system.switch_cpus0.timesIdled                  33359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 928355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.491604                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.491604                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.670419                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.670419                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       589951276                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165562746                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146616092                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               149160451                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23341827                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19242998                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2076973                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9429922                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8942101                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2445261                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91271                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    113560496                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             128231845                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23341827                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11387362                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26787175                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6167439                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2905123                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13174227                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1718725                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    147308566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.068709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.488946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       120521391     81.82%     81.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1390302      0.94%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1972242      1.34%     84.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2581028      1.75%     85.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2900382      1.97%     87.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2158965      1.47%     89.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1247365      0.85%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1823526      1.24%     91.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12713365      8.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    147308566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.156488                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.859691                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       112306600                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4578178                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26306556                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        61689                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4055542                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3727677                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154703805                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4055542                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       113085704                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1094495                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2084824                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25592167                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1395833                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     153681008                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          506                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        280428                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       577797                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          303                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    214303238                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    717971040                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    717971040                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174979852                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        39323386                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40582                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23501                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4214527                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14594107                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7584318                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       125211                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1652629                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149384000                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40547                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139722633                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27119                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21613808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     51094031                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6383                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    147308566                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.948503                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.507317                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     88202455     59.88%     59.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23798945     16.16%     76.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13179490      8.95%     84.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8505965      5.77%     90.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7815549      5.31%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3115230      2.11%     98.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1889162      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       540665      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       261105      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    147308566                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          67339     22.77%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         98689     33.38%     56.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       129651     43.85%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117304248     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2135968      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17081      0.01%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12738029      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7527307      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139722633                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.936727                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             295679                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002116                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    427076630                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171038702                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137067651                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140018312                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       342409                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3047238                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          122                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          347                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       183768                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           91                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4055542                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         820061                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       112816                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149424547                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1403346                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14594107                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7584318                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23465                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         85921                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          347                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1218050                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1176786                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2394836                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137846791                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12565253                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1875842                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20091107                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19312429                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7525854                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.924151                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137067917                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137067651                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80288373                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218135399                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.918928                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368067                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102479407                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125950840                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23482199                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2111073                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    143253024                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.879219                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.685545                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     92199898     64.36%     64.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24549218     17.14%     81.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9638585      6.73%     88.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4960145      3.46%     91.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4328550      3.02%     94.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2078580      1.45%     96.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1800011      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       847445      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2850592      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    143253024                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102479407                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125950840                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18947419                       # Number of memory references committed
system.switch_cpus1.commit.loads             11546869                       # Number of loads committed
system.switch_cpus1.commit.membars              17082                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18065025                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113526793                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2569944                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2850592                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           289835471                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          302921663                       # The number of ROB writes
system.switch_cpus1.timesIdled                  47388                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1851885                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102479407                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125950840                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102479407                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.455516                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.455516                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.687041                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.687041                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       621136965                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190162947                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      144935249                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34164                       # number of misc regfile writes
system.l2.replacements                           8052                       # number of replacements
system.l2.tagsinuse                      131071.990853                       # Cycle average of tags in use
system.l2.total_refs                          1089162                       # Total number of references to valid blocks.
system.l2.sampled_refs                         139124                       # Sample count of references to valid blocks.
system.l2.avg_refs                           7.828714                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         77891.217659                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.991269                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2366.730243                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.997215                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1637.377872                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst            197.675935                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          21248.566636                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          27704.434024                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.594263                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.018057                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000092                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.012492                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.001508                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.162114                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.211368                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        44805                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        50201                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   95007                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            48046                       # number of Writeback hits
system.l2.Writeback_hits::total                 48046                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        44805                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        50201                       # number of demand (read+write) hits
system.l2.demand_hits::total                    95007                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        44805                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        50201                       # number of overall hits
system.l2.overall_hits::total                   95007                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4754                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3272                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8051                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4754                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3273                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8052                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4754                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3273                       # number of overall misses
system.l2.overall_misses::total                  8052                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2409033                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    981042152                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2105612                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    685233445                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1670790242                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       168819                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        168819                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2409033                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    981042152                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2105612                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    685402264                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1670959061                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2409033                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    981042152                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2105612                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    685402264                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1670959061                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49559                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        53473                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              103058                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        48046                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             48046                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49559                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        53474                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               103059                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49559                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        53474                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              103059                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.095926                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.061190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.078121                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.095926                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.061207                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078130                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.095926                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.061207                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078130                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 185310.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 206361.411864                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 175467.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 209423.424511                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 207525.803254                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       168819                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       168819                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 185310.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 206361.411864                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 175467.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 209411.018637                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 207520.996150                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 185310.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 206361.411864                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 175467.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 209411.018637                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 207520.996150                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7852                       # number of writebacks
system.l2.writebacks::total                      7852                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4754                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3272                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             8051                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4754                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8052                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4754                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8052                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1653211                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    703973749                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1406900                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    494532288                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1201566148                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       110820                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       110820                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1653211                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    703973749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1406900                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    494643108                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1201676968                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1653211                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    703973749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1406900                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    494643108                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1201676968                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.095926                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.061190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.078121                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.095926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.061207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078130                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.095926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.061207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.078130                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 127170.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148080.300589                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 117241.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 151140.674817                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 149244.335859                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       110820                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       110820                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 127170.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 148080.300589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 117241.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 151128.355637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 149239.563835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 127170.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 148080.300589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 117241.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 151128.355637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 149239.563835                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.990884                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013427416                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873248.458410                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.990884                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022421                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866973                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13395302                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13395302                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13395302                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13395302                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13395302                       # number of overall hits
system.cpu0.icache.overall_hits::total       13395302                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2893383                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2893383                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2893383                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2893383                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2893383                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2893383                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13395318                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13395318                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13395318                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13395318                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13395318                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13395318                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 180836.437500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 180836.437500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 180836.437500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 180836.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 180836.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 180836.437500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2588633                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2588633                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2588633                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2588633                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2588633                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2588633                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 184902.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 184902.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 184902.357143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 184902.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 184902.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 184902.357143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49559                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245021194                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49815                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4918.622784                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.354628                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.645372                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825604                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174396                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19238437                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19238437                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9927                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9927                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23571929                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23571929                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23571929                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23571929                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       162940                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       162940                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       162940                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        162940                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       162940                       # number of overall misses
system.cpu0.dcache.overall_misses::total       162940                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14785894320                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14785894320                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14785894320                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14785894320                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14785894320                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14785894320                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19401377                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19401377                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23734869                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23734869                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23734869                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23734869                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008398                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008398                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006865                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006865                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006865                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006865                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 90744.410949                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90744.410949                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 90744.410949                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90744.410949                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 90744.410949                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90744.410949                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20797                       # number of writebacks
system.cpu0.dcache.writebacks::total            20797                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       113381                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       113381                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       113381                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       113381                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       113381                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       113381                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49559                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49559                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49559                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49559                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49559                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49559                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3945010481                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3945010481                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3945010481                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3945010481                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3945010481                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3945010481                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002088                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002088                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002088                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002088                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 79602.301923                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 79602.301923                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 79602.301923                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79602.301923                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 79602.301923                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79602.301923                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               494.997210                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098227407                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218641.226263                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    11.997210                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.019226                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13174212                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13174212                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13174212                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13174212                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13174212                       # number of overall hits
system.cpu1.icache.overall_hits::total       13174212                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2581640                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2581640                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2581640                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2581640                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2581640                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2581640                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13174227                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13174227                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13174227                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13174227                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13174227                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13174227                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 172109.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 172109.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 172109.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 172109.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 172109.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 172109.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2205812                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2205812                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2205812                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2205812                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2205812                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2205812                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 183817.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 183817.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 183817.666667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 183817.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 183817.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 183817.666667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53474                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185834478                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53730                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3458.672585                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.706244                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.293756                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912915                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087085                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9355570                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9355570                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7362523                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7362523                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18124                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18124                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17082                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17082                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16718093                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16718093                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16718093                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16718093                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       155360                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       155360                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2883                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2883                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       158243                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        158243                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       158243                       # number of overall misses
system.cpu1.dcache.overall_misses::total       158243                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13869220172                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13869220172                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    473172496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    473172496                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14342392668                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14342392668                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14342392668                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14342392668                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9510930                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9510930                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7365406                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7365406                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17082                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17082                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16876336                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16876336                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16876336                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16876336                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016335                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016335                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000391                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000391                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009377                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009377                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009377                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009377                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 89271.499562                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89271.499562                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 164125.041970                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 164125.041970                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 90635.242431                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90635.242431                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 90635.242431                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90635.242431                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1277557                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 127755.700000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        27249                       # number of writebacks
system.cpu1.dcache.writebacks::total            27249                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       101887                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       101887                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2882                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2882                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       104769                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       104769                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       104769                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       104769                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53473                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53473                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53474                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53474                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53474                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53474                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3998534597                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3998534597                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       177119                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       177119                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3998711716                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3998711716                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3998711716                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3998711716                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005622                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005622                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003169                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003169                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003169                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003169                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 74776.702205                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74776.702205                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       177119                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       177119                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 74778.616075                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74778.616075                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 74778.616075                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74778.616075                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
