# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../DD_Project/IO/VGA/vgac.v" \
"../../../../../DD_Project/simulation/vga_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
