@W: CG730 :"C:\Users\Duncan\git\ForthCPU\RAM\test\ramTests.v":5:7:5:14|Top-level module ramTests has no ports
@W: CG294 :"C:\Users\Duncan\git\ForthCPU\RAM\test\ramTests.v":35:0:35:5|always block should contain at least one event control
@W: CG532 :"C:\Users\Duncan\git\ForthCPU\RAM\test\ramTests.v":39:0:39:6|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CS263 :"C:\Users\Duncan\git\ForthCPU\RAM\test\ramTests.v":26:10:26:20|Port-width mismatch for port Address. The port definition is 12 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CL168 :"C:\Users\Duncan\git\ForthCPU\RAM\test\ramTests.v":20:5:20:7|Removing instance ram because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.

