# westminister-clock

This is a project of mine to learn Verilog while applying it in a real-world use. It functions as a clock that sends an output to another device, which then plays a short jingle on an hourly basis.
