Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Mar 17 21:17:51 2025
| Host         : DESKTOP-3T9PBIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.113        0.000                      0                11071        0.013        0.000                      0                11071        3.500        0.000                       0                  4239  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.113        0.000                      0                11071        0.013        0.000                      0                11071        3.500        0.000                       0                  4239  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 1.955ns (33.406%)  route 3.897ns (66.594%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 13.294 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        1.710     5.784    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X59Y90         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.419     6.203 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__4/Q
                         net (fo=119, routed)         1.236     7.439    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__4_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.296     7.735 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.456     8.191    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.124     8.315 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.433     8.748    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_2
    SLICE_X57Y85         LUT5 (Prop_lut5_I0_O)        0.118     8.866 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.581     9.446    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_4
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.352     9.798 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.617    10.415    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_6
    SLICE_X57Y84         LUT5 (Prop_lut5_I0_O)        0.320    10.735 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[506]_i_2/O
                         net (fo=2, routed)           0.574    11.310    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_8
    SLICE_X56Y83         LUT3 (Prop_lut3_I0_O)        0.326    11.636 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[505]_i_1/O
                         net (fo=1, routed)           0.000    11.636    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[9]
    SLICE_X56Y83         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        1.530    13.294    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X56Y83         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]/C
                         clock pessimism              0.459    13.754    
                         clock uncertainty           -0.035    13.718    
    SLICE_X56Y83         FDRE (Setup_fdre_C_D)        0.031    13.749    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]
  -------------------------------------------------------------------
                         required time                         13.749    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 1.950ns (33.349%)  route 3.897ns (66.651%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 13.294 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        1.710     5.784    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X59Y90         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.419     6.203 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__4/Q
                         net (fo=119, routed)         1.236     7.439    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__4_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.296     7.735 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.456     8.191    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.124     8.315 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.433     8.748    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_2
    SLICE_X57Y85         LUT5 (Prop_lut5_I0_O)        0.118     8.866 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.581     9.446    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_4
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.352     9.798 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.617    10.415    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_6
    SLICE_X57Y84         LUT5 (Prop_lut5_I0_O)        0.320    10.735 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[506]_i_2/O
                         net (fo=2, routed)           0.574    11.310    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_8
    SLICE_X56Y83         LUT5 (Prop_lut5_I2_O)        0.321    11.631 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[506]_i_1/O
                         net (fo=1, routed)           0.000    11.631    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[10]
    SLICE_X56Y83         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        1.530    13.294    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X56Y83         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]/C
                         clock pessimism              0.459    13.754    
                         clock uncertainty           -0.035    13.718    
    SLICE_X56Y83         FDRE (Setup_fdre_C_D)        0.075    13.793    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]
  -------------------------------------------------------------------
                         required time                         13.793    
                         arrival time                         -11.631    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[426]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.456ns (9.386%)  route 4.402ns (90.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 13.419 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        2.057     6.131    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X110Y143       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=4219, routed)        4.402    10.989    design_1_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X38Y102        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[426]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        1.654    13.419    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X38Y102        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[426]/C
                         clock pessimism              0.341    13.759    
                         clock uncertainty           -0.035    13.724    
    SLICE_X38Y102        FDRE (Setup_fdre_C_R)       -0.524    13.200    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[426]
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[442]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.456ns (9.386%)  route 4.402ns (90.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 13.419 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        2.057     6.131    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X110Y143       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=4219, routed)        4.402    10.989    design_1_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X38Y102        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[442]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        1.654    13.419    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X38Y102        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[442]/C
                         clock pessimism              0.341    13.759    
                         clock uncertainty           -0.035    13.724    
    SLICE_X38Y102        FDRE (Setup_fdre_C_R)       -0.524    13.200    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[442]
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[130]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.456ns (9.960%)  route 4.122ns (90.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 13.233 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        2.057     6.131    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X110Y143       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=4219, routed)        4.122    10.709    design_1_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X36Y81         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[130]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        1.469    13.233    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X36Y81         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[130]/C
                         clock pessimism              0.323    13.556    
                         clock uncertainty           -0.035    13.521    
    SLICE_X36Y81         FDRE (Setup_fdre_C_R)       -0.524    12.997    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[130]
  -------------------------------------------------------------------
                         required time                         12.997    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[131]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.456ns (9.960%)  route 4.122ns (90.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 13.233 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        2.057     6.131    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X110Y143       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=4219, routed)        4.122    10.709    design_1_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X36Y81         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[131]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        1.469    13.233    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X36Y81         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[131]/C
                         clock pessimism              0.323    13.556    
                         clock uncertainty           -0.035    13.521    
    SLICE_X36Y81         FDRE (Setup_fdre_C_R)       -0.524    12.997    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[131]
  -------------------------------------------------------------------
                         required time                         12.997    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[138]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.456ns (9.960%)  route 4.122ns (90.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 13.233 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        2.057     6.131    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X110Y143       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=4219, routed)        4.122    10.709    design_1_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X36Y81         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[138]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        1.469    13.233    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X36Y81         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[138]/C
                         clock pessimism              0.323    13.556    
                         clock uncertainty           -0.035    13.521    
    SLICE_X36Y81         FDRE (Setup_fdre_C_R)       -0.524    12.997    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[138]
  -------------------------------------------------------------------
                         required time                         12.997    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rB_reg[426]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.456ns (9.386%)  route 4.402ns (90.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 13.419 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        2.057     6.131    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X110Y143       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=4219, routed)        4.402    10.989    design_1_i/uart_top_0/inst/iRst
    SLICE_X39Y102        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[426]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        1.654    13.419    design_1_i/uart_top_0/inst/iClk
    SLICE_X39Y102        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[426]/C
                         clock pessimism              0.341    13.759    
                         clock uncertainty           -0.035    13.724    
    SLICE_X39Y102        FDRE (Setup_fdre_C_R)       -0.429    13.295    design_1_i/uart_top_0/inst/rB_reg[426]
  -------------------------------------------------------------------
                         required time                         13.295    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rB_reg[442]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.456ns (9.386%)  route 4.402ns (90.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 13.419 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        2.057     6.131    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X110Y143       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=4219, routed)        4.402    10.989    design_1_i/uart_top_0/inst/iRst
    SLICE_X39Y102        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[442]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        1.654    13.419    design_1_i/uart_top_0/inst/iClk
    SLICE_X39Y102        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[442]/C
                         clock pessimism              0.341    13.759    
                         clock uncertainty           -0.035    13.724    
    SLICE_X39Y102        FDRE (Setup_fdre_C_R)       -0.429    13.295    design_1_i/uart_top_0/inst/rB_reg[442]
  -------------------------------------------------------------------
                         required time                         13.295    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rB_reg[450]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.456ns (9.386%)  route 4.402ns (90.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 13.419 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        2.057     6.131    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X110Y143       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=4219, routed)        4.402    10.989    design_1_i/uart_top_0/inst/iRst
    SLICE_X39Y102        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[450]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        1.654    13.419    design_1_i/uart_top_0/inst/iClk
    SLICE_X39Y102        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[450]/C
                         clock pessimism              0.341    13.759    
                         clock uncertainty           -0.035    13.724    
    SLICE_X39Y102        FDRE (Setup_fdre_C_R)       -0.429    13.295    design_1_i/uart_top_0/inst/rB_reg[450]
  -------------------------------------------------------------------
                         required time                         13.295    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                  2.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rFinal_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rFinal_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.662%)  route 0.204ns (52.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        0.543     1.629    design_1_i/uart_top_0/inst/iClk
    SLICE_X48Y76         FDRE                                         r  design_1_i/uart_top_0/inst/rFinal_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  design_1_i/uart_top_0/inst/rFinal_reg[110]/Q
                         net (fo=1, routed)           0.204     1.974    design_1_i/uart_top_0/inst/rFinal_reg_n_0_[110]
    SLICE_X50Y76         LUT3 (Prop_lut3_I0_O)        0.045     2.019 r  design_1_i/uart_top_0/inst/rFinal[118]_i_1/O
                         net (fo=1, routed)           0.000     2.019    design_1_i/uart_top_0/inst/rFinal[118]_i_1_n_0
    SLICE_X50Y76         FDRE                                         r  design_1_i/uart_top_0/inst/rFinal_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        0.805     2.147    design_1_i/uart_top_0/inst/iClk
    SLICE_X50Y76         FDRE                                         r  design_1_i/uart_top_0/inst/rFinal_reg[118]/C
                         clock pessimism             -0.261     1.886    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.120     2.006    design_1_i/uart_top_0/inst/rFinal_reg[118]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[349]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[333]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.971%)  route 0.152ns (45.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        0.635     1.722    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X52Y100        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[349]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[349]/Q
                         net (fo=1, routed)           0.152     2.015    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[349]
    SLICE_X50Y98         LUT5 (Prop_lut5_I3_O)        0.045     2.060 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[333]_i_1/O
                         net (fo=1, routed)           0.000     2.060    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[333]
    SLICE_X50Y98         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[333]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        0.821     2.163    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X50Y98         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[333]/C
                         clock pessimism             -0.261     1.902    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.121     2.023    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[333]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.538%)  route 0.180ns (58.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        0.547     1.633    design_1_i/uart_top_0/inst/iClk
    SLICE_X51Y83         FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.128     1.761 r  design_1_i/uart_top_0/inst/rBuffer_reg[41]/Q
                         net (fo=3, routed)           0.180     1.941    design_1_i/uart_top_0/inst/rBuffer_reg_n_0_[41]
    SLICE_X48Y83         FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        0.817     2.159    design_1_i/uart_top_0/inst/iClk
    SLICE_X48Y83         FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[49]/C
                         clock pessimism             -0.261     1.898    
    SLICE_X48Y83         FDRE (Hold_fdre_C_D)        -0.007     1.891    design_1_i/uart_top_0/inst/rBuffer_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[449]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rB_reg[449]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.697%)  route 0.168ns (54.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        0.638     1.725    design_1_i/uart_top_0/inst/iClk
    SLICE_X49Y101        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[449]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.866 r  design_1_i/uart_top_0/inst/rBuffer_reg[449]/Q
                         net (fo=3, routed)           0.168     2.033    design_1_i/uart_top_0/inst/rBuffer_reg_n_0_[449]
    SLICE_X49Y99         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[449]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        0.825     2.167    design_1_i/uart_top_0/inst/iClk
    SLICE_X49Y99         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[449]/C
                         clock pessimism             -0.261     1.906    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.072     1.978    design_1_i/uart_top_0/inst/rB_reg[449]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[432]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[432]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.603%)  route 0.148ns (41.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        0.639     1.726    design_1_i/uart_top_0/inst/iClk
    SLICE_X42Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[432]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     1.890 r  design_1_i/uart_top_0/inst/rA_reg[432]/Q
                         net (fo=1, routed)           0.148     2.037    design_1_i/uart_top_0/inst/MP_ADDER_INST/Q[432]
    SLICE_X42Y99         LUT5 (Prop_lut5_I4_O)        0.045     2.082 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[432]_i_1/O
                         net (fo=1, routed)           0.000     2.082    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[432]
    SLICE_X42Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[432]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        0.825     2.167    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X42Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[432]/C
                         clock pessimism             -0.261     1.906    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.120     2.026    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[432]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[400]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[408]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.602%)  route 0.175ns (55.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        0.639     1.726    design_1_i/uart_top_0/inst/iClk
    SLICE_X37Y101        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[400]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.867 r  design_1_i/uart_top_0/inst/rBuffer_reg[400]/Q
                         net (fo=3, routed)           0.175     2.042    design_1_i/uart_top_0/inst/rBuffer_reg_n_0_[400]
    SLICE_X39Y99         FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[408]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        0.825     2.167    design_1_i/uart_top_0/inst/iClk
    SLICE_X39Y99         FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[408]/C
                         clock pessimism             -0.261     1.906    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.071     1.977    design_1_i/uart_top_0/inst/rBuffer_reg[408]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[414]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rB_reg[414]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.780%)  route 0.174ns (55.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        0.662     1.749    design_1_i/uart_top_0/inst/iClk
    SLICE_X61Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[414]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.141     1.890 r  design_1_i/uart_top_0/inst/rBuffer_reg[414]/Q
                         net (fo=3, routed)           0.174     2.063    design_1_i/uart_top_0/inst/rBuffer_reg_n_0_[414]
    SLICE_X63Y99         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[414]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        0.849     2.191    design_1_i/uart_top_0/inst/iClk
    SLICE_X63Y99         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[414]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X63Y99         FDRE (Hold_fdre_C_D)         0.066     1.996    design_1_i/uart_top_0/inst/rB_reg[414]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[446]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[454]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.673%)  route 0.140ns (52.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        0.662     1.749    design_1_i/uart_top_0/inst/iClk
    SLICE_X65Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[446]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.128     1.877 r  design_1_i/uart_top_0/inst/rBuffer_reg[446]/Q
                         net (fo=3, routed)           0.140     2.017    design_1_i/uart_top_0/inst/rBuffer_reg_n_0_[446]
    SLICE_X65Y98         FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[454]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        0.849     2.191    design_1_i/uart_top_0/inst/iClk
    SLICE_X65Y98         FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[454]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X65Y98         FDRE (Hold_fdre_C_D)         0.019     1.949    design_1_i/uart_top_0/inst/rBuffer_reg[454]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[327]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[327]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.770%)  route 0.166ns (44.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        0.635     1.722    design_1_i/uart_top_0/inst/iClk
    SLICE_X50Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[327]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  design_1_i/uart_top_0/inst/rA_reg[327]/Q
                         net (fo=1, routed)           0.166     2.051    design_1_i/uart_top_0/inst/MP_ADDER_INST/Q[327]
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.045     2.096 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[327]_i_1/O
                         net (fo=1, routed)           0.000     2.096    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[327]
    SLICE_X50Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[327]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        0.821     2.163    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X50Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[327]/C
                         clock pessimism             -0.261     1.902    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.120     2.022    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[327]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[327]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[311]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.298%)  route 0.163ns (46.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        0.635     1.722    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X52Y101        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[327]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[327]/Q
                         net (fo=1, routed)           0.163     2.026    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q__0[327]
    SLICE_X52Y99         LUT5 (Prop_lut5_I3_O)        0.045     2.071 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[311]_i_1/O
                         net (fo=1, routed)           0.000     2.071    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[311]
    SLICE_X52Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[311]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=4238, routed)        0.821     2.163    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X52Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[311]/C
                         clock pessimism             -0.261     1.902    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.092     1.994    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[311]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y95    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[265]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y71    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[209]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y82    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[50]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y82    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[51]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y82    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[58]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y71    design_1_i/uart_top_0/inst/rFinal_reg[144]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y71    design_1_i/uart_top_0/inst/rFinal_reg[145]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y71    design_1_i/uart_top_0/inst/rFinal_reg[152]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y71    design_1_i/uart_top_0/inst/rFinal_reg[153]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y81    design_1_i/uart_top_0/inst/rFinal_reg[154]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y81    design_1_i/uart_top_0/inst/rFinal_reg[155]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C



