Analysis & Synthesis report for fan_light_pass
Sun Dec 01 13:03:30 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. State Machine - |fan_light_pass|exit_state
  8. State Machine - |fan_light_pass|entry_state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Source assignments for lpm_counter:count_in_rtl_0
 13. Source assignments for lpm_counter:count_out_rtl_1
 14. Source assignments for lpm_counter:clk_div_rtl_2
 15. Source assignments for lpm_add_sub:Add2|addcore:adder
 16. Source assignments for lpm_add_sub:Add3|addcore:adder
 17. Parameter Settings for User Entity Instance: Top-level Entity: |fan_light_pass
 18. Parameter Settings for Inferred Entity Instance: lpm_counter:count_in_rtl_0
 19. Parameter Settings for Inferred Entity Instance: lpm_counter:count_out_rtl_1
 20. Parameter Settings for Inferred Entity Instance: lpm_counter:clk_div_rtl_2
 21. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add2
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 23. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add3
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Dec 01 13:03:30 2024   ;
; Quartus II Version          ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name               ; fan_light_pass                          ;
; Top-level Entity Name       ; fan_light_pass                          ;
; Family                      ; FLEX10K                                 ;
; Total logic elements        ; 275                                     ;
; Total pins                  ; 26                                      ;
; Total memory bits           ; 0                                       ;
+-----------------------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                     ;
+----------------------------------------------------------------+-----------------+----------------+
; Option                                                         ; Setting         ; Default Value  ;
+----------------------------------------------------------------+-----------------+----------------+
; Device                                                         ; EPF10K10TC144-3 ;                ;
; Top-level entity name                                          ; fan_light_pass  ; fan_light_pass ;
; Family name                                                    ; FLEX10K         ; Stratix II     ;
; Type of Retiming Performed During Resynthesis                  ; Full            ;                ;
; Resynthesis Optimization Effort                                ; Normal          ;                ;
; Physical Synthesis Level for Resynthesis                       ; Normal          ;                ;
; Use Generated Physical Constraints File                        ; On              ;                ;
; Use smart compilation                                          ; Off             ; Off            ;
; Create Debugging Nodes for IP Cores                            ; Off             ; Off            ;
; Preserve fewer node names                                      ; On              ; On             ;
; Disable OpenCore Plus hardware evaluation                      ; Off             ; Off            ;
; Verilog Version                                                ; Verilog_2001    ; Verilog_2001   ;
; VHDL Version                                                   ; VHDL93          ; VHDL93         ;
; State Machine Processing                                       ; Auto            ; Auto           ;
; Safe State Machine                                             ; Off             ; Off            ;
; Extract Verilog State Machines                                 ; On              ; On             ;
; Extract VHDL State Machines                                    ; On              ; On             ;
; Ignore Verilog initial constructs                              ; Off             ; Off            ;
; Iteration limit for constant Verilog loops                     ; 5000            ; 5000           ;
; Iteration limit for non-constant Verilog loops                 ; 250             ; 250            ;
; Add Pass-Through Logic to Inferred RAMs                        ; On              ; On             ;
; Parallel Synthesis                                             ; Off             ; Off            ;
; NOT Gate Push-Back                                             ; On              ; On             ;
; Power-Up Don't Care                                            ; On              ; On             ;
; Remove Redundant Logic Cells                                   ; Off             ; Off            ;
; Remove Duplicate Registers                                     ; On              ; On             ;
; Ignore CARRY Buffers                                           ; Off             ; Off            ;
; Ignore CASCADE Buffers                                         ; Off             ; Off            ;
; Ignore GLOBAL Buffers                                          ; Off             ; Off            ;
; Ignore ROW GLOBAL Buffers                                      ; Off             ; Off            ;
; Ignore LCELL Buffers                                           ; Off             ; Off            ;
; Ignore SOFT Buffers                                            ; On              ; On             ;
; Limit AHDL Integers to 32 Bits                                 ; Off             ; Off            ;
; Auto Implement in ROM                                          ; Off             ; Off            ;
; Optimization Technique                                         ; Area            ; Area           ;
; Carry Chain Length                                             ; 32              ; 32             ;
; Cascade Chain Length                                           ; 2               ; 2              ;
; Auto Carry Chains                                              ; On              ; On             ;
; Auto Open-Drain Pins                                           ; On              ; On             ;
; Auto ROM Replacement                                           ; On              ; On             ;
; Auto RAM Replacement                                           ; On              ; On             ;
; Auto Clock Enable Replacement                                  ; On              ; On             ;
; Strict RAM Replacement                                         ; Off             ; Off            ;
; Auto Resource Sharing                                          ; Off             ; Off            ;
; Allow Any RAM Size For Recognition                             ; Off             ; Off            ;
; Allow Any ROM Size For Recognition                             ; Off             ; Off            ;
; Use LogicLock Constraints during Resource Balancing            ; On              ; On             ;
; Ignore translate_off and synthesis_off directives              ; Off             ; Off            ;
; Show Parameter Settings Tables in Synthesis Report             ; On              ; On             ;
; HDL message level                                              ; Level2          ; Level2         ;
; Suppress Register Optimization Related Messages                ; Off             ; Off            ;
; Number of Removed Registers Reported in Synthesis Report       ; 100             ; 100            ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100             ; 100            ;
; Block Design Naming                                            ; Auto            ; Auto           ;
; Synthesis Effort                                               ; Auto            ; Auto           ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On              ; On             ;
; Analysis & Synthesis Message Level                             ; Medium          ; Medium         ;
+----------------------------------------------------------------+-----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                      ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+
; fan_light_pass.v                 ; yes             ; User Verilog HDL File        ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v                          ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/lpm_counter.tdf         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/lpm_constant.inc        ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/lpm_decode.inc          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/cmpconst.inc            ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/lpm_compare.inc         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/lpm_counter.inc         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/dffeea.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/alt_synch_counter.inc   ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/alt_counter_f10ke.inc   ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; aglobal81.inc                    ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/aglobal81.inc           ;
; alt_counter_f10ke.tdf            ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf   ;
; flex10ke_lcell.inc               ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/flex10ke_lcell.inc      ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/look_add.inc            ;
; bypassff.inc                     ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/altshift.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; addcore.tdf                      ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/addcore.tdf             ;
; a_csnbuffer.inc                  ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/a_csnbuffer.inc         ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/altshift.tdf            ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/lpm_divide.tdf          ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/abs_divider.inc         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/sign_div_unsign.inc     ;
; db/lpm_divide_jsl.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/lpm_divide_jsl.tdf                     ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/sign_div_unsign_5nh.tdf                ;
; db/alt_u_div_cqe.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/alt_u_div_cqe.tdf                      ;
; db/add_sub_a9c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_a9c.tdf                        ;
; db/add_sub_b9c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_b9c.tdf                        ;
; db/add_sub_rac.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_rac.tdf                        ;
; db/add_sub_sac.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_sac.tdf                        ;
; db/add_sub_tac.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_tac.tdf                        ;
; db/add_sub_uac.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_uac.tdf                        ;
; db/add_sub_vac.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_vac.tdf                        ;
; db/add_sub_0bc.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_0bc.tdf                        ;
; db/add_sub_1bc.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf                        ;
; db/add_sub_2bc.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf                        ;
; db/add_sub_c9c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_c9c.tdf                        ;
; db/add_sub_d9c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_d9c.tdf                        ;
; db/add_sub_e9c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_e9c.tdf                        ;
; db/add_sub_f9c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_f9c.tdf                        ;
; db/add_sub_g9c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_g9c.tdf                        ;
; db/add_sub_h9c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_h9c.tdf                        ;
; db/add_sub_i9c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_i9c.tdf                        ;
; db/add_sub_qac.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_qac.tdf                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+-----------------------------------+---------+
; Resource                          ; Usage   ;
+-----------------------------------+---------+
; Total logic elements              ; 275     ;
; Total combinational functions     ; 273     ;
;     -- Total 4-input functions    ; 69      ;
;     -- Total 3-input functions    ; 35      ;
;     -- Total 2-input functions    ; 124     ;
;     -- Total 1-input functions    ; 36      ;
;     -- Total 0-input functions    ; 9       ;
; Total registers                   ; 54      ;
; Total logic cells in carry chains ; 68      ;
; I/O pins                          ; 26      ;
; Maximum fan-out node              ; clk     ;
; Maximum fan-out                   ; 54      ;
; Total fan-out                     ; 858     ;
; Average fan-out                   ; 2.85    ;
+-----------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node              ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                    ; Library Name ;
+-----------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fan_light_pass                         ; 275 (87)    ; 54           ; 0           ; 26   ; 221 (48)     ; 2 (2)             ; 52 (37)          ; 68 (0)          ; 0 (0)      ; |fan_light_pass                                                                                                                        ; work         ;
;    |lpm_add_sub:Add2|                   ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |fan_light_pass|lpm_add_sub:Add2                                                                                                       ; work         ;
;       |addcore:adder|                   ; 4 (1)       ; 0            ; 0           ; 0    ; 4 (1)        ; 0 (0)             ; 0 (0)            ; 4 (1)           ; 0 (0)      ; |fan_light_pass|lpm_add_sub:Add2|addcore:adder                                                                                         ; work         ;
;          |a_csnbuffer:result_node|      ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |fan_light_pass|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node                                                                 ; work         ;
;    |lpm_add_sub:Add3|                   ; 20 (0)      ; 0            ; 0           ; 0    ; 20 (0)       ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |fan_light_pass|lpm_add_sub:Add3                                                                                                       ; work         ;
;       |addcore:adder|                   ; 20 (1)      ; 0            ; 0           ; 0    ; 20 (1)       ; 0 (0)             ; 0 (0)            ; 20 (1)          ; 0 (0)      ; |fan_light_pass|lpm_add_sub:Add3|addcore:adder                                                                                         ; work         ;
;          |a_csnbuffer:result_node|      ; 19 (19)     ; 0            ; 0           ; 0    ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |fan_light_pass|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node                                                                 ; work         ;
;    |lpm_counter:clk_div_rtl_2|          ; 7 (0)       ; 7            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 7 (0)            ; 7 (0)           ; 0 (0)      ; |fan_light_pass|lpm_counter:clk_div_rtl_2                                                                                              ; work         ;
;       |alt_counter_f10ke:wysi_counter|  ; 7 (7)       ; 7            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |fan_light_pass|lpm_counter:clk_div_rtl_2|alt_counter_f10ke:wysi_counter                                                               ; work         ;
;    |lpm_counter:count_in_rtl_0|         ; 4 (0)       ; 4            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; 0 (0)      ; |fan_light_pass|lpm_counter:count_in_rtl_0                                                                                             ; work         ;
;       |alt_counter_f10ke:wysi_counter|  ; 4 (4)       ; 4            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |fan_light_pass|lpm_counter:count_in_rtl_0|alt_counter_f10ke:wysi_counter                                                              ; work         ;
;    |lpm_counter:count_out_rtl_1|        ; 4 (0)       ; 4            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; 0 (0)      ; |fan_light_pass|lpm_counter:count_out_rtl_1                                                                                            ; work         ;
;       |alt_counter_f10ke:wysi_counter|  ; 4 (4)       ; 4            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |fan_light_pass|lpm_counter:count_out_rtl_1|alt_counter_f10ke:wysi_counter                                                             ; work         ;
;    |lpm_divide:Mod0|                    ; 149 (0)     ; 0            ; 0           ; 0    ; 149 (0)      ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |fan_light_pass|lpm_divide:Mod0                                                                                                        ; work         ;
;       |lpm_divide_jsl:auto_generated|   ; 149 (0)     ; 0            ; 0           ; 0    ; 149 (0)      ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |fan_light_pass|lpm_divide:Mod0|lpm_divide_jsl:auto_generated                                                                          ; work         ;
;          |sign_div_unsign_5nh:divider|  ; 149 (0)     ; 0            ; 0           ; 0    ; 149 (0)      ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |fan_light_pass|lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider                                              ; work         ;
;             |alt_u_div_cqe:divider|     ; 149 (72)    ; 0            ; 0           ; 0    ; 149 (72)     ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |fan_light_pass|lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider                        ; work         ;
;                |add_sub_1bc:add_sub_16| ; 23 (23)     ; 0            ; 0           ; 0    ; 23 (23)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |fan_light_pass|lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16 ; work         ;
;                |add_sub_2bc:add_sub_17| ; 26 (26)     ; 0            ; 0           ; 0    ; 26 (26)      ; 0 (0)             ; 0 (0)            ; 1 (1)           ; 0 (0)      ; |fan_light_pass|lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17 ; work         ;
;                |add_sub_2bc:add_sub_18| ; 14 (14)     ; 0            ; 0           ; 0    ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 14 (14)         ; 0 (0)      ; |fan_light_pass|lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18 ; work         ;
;                |add_sub_2bc:add_sub_19| ; 14 (14)     ; 0            ; 0           ; 0    ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 14 (14)         ; 0 (0)      ; |fan_light_pass|lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19 ; work         ;
+-----------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |fan_light_pass|exit_state                    ;
+---------------+---------------+---------------+---------------+
; Name          ; exit_state.00 ; exit_state.10 ; exit_state.01 ;
+---------------+---------------+---------------+---------------+
; exit_state.00 ; 0             ; 0             ; 0             ;
; exit_state.01 ; 1             ; 0             ; 1             ;
; exit_state.10 ; 1             ; 1             ; 0             ;
+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |fan_light_pass|entry_state                       ;
+----------------+----------------+----------------+----------------+
; Name           ; entry_state.00 ; entry_state.10 ; entry_state.01 ;
+----------------+----------------+----------------+----------------+
; entry_state.00 ; 0              ; 0              ; 0              ;
; entry_state.01 ; 1              ; 0              ; 1              ;
; entry_state.10 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; an[3]~reg0                            ; Stuck at VCC due to stuck port data_in ;
; an[2]~reg0                            ; Stuck at VCC due to stuck port data_in ;
; corridor_light~reg0                   ; Merged with gate_open~reg0             ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 54    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 50    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; an[0]~reg0                             ; 1       ;
; an[1]~reg0                             ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------+
; Source assignments for lpm_counter:count_in_rtl_0 ;
+---------------------------+-------+------+--------+
; Assignment                ; Value ; From ; To     ;
+---------------------------+-------+------+--------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -      ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -      ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -      ;
+---------------------------+-------+------+--------+


+----------------------------------------------------+
; Source assignments for lpm_counter:count_out_rtl_1 ;
+---------------------------+-------+------+---------+
; Assignment                ; Value ; From ; To      ;
+---------------------------+-------+------+---------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -       ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -       ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -       ;
+---------------------------+-------+------+---------+


+--------------------------------------------------+
; Source assignments for lpm_counter:clk_div_rtl_2 ;
+---------------------------+-------+------+-------+
; Assignment                ; Value ; From ; To    ;
+---------------------------+-------+------+-------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -     ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -     ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -     ;
+---------------------------+-------+------+-------+


+-------------------------------------------------------+
; Source assignments for lpm_add_sub:Add2|addcore:adder ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -          ;
+---------------------------+-------+------+------------+


+-------------------------------------------------------+
; Source assignments for lpm_add_sub:Add3|addcore:adder ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -          ;
+---------------------------+-------+------+------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |fan_light_pass ;
+------------------+-------+-----------------------------------------------------+
; Parameter Name   ; Value ; Type                                                ;
+------------------+-------+-----------------------------------------------------+
; CORRECT_PASSWORD ; 1010  ; Unsigned Binary                                     ;
+------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_counter:count_in_rtl_0 ;
+------------------------+-------------------+--------------------------------+
; Parameter Name         ; Value             ; Type                           ;
+------------------------+-------------------+--------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                 ;
; LPM_WIDTH              ; 4                 ; Untyped                        ;
; LPM_DIRECTION          ; UP                ; Untyped                        ;
; LPM_MODULUS            ; 0                 ; Untyped                        ;
; LPM_AVALUE             ; UNUSED            ; Untyped                        ;
; LPM_SVALUE             ; UNUSED            ; Untyped                        ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                        ;
; DEVICE_FAMILY          ; FLEX10K           ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                        ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH             ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK             ;
; CARRY_CNT_EN           ; SMART             ; Untyped                        ;
; LABWIDE_SCLR           ; ON                ; Untyped                        ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                        ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                        ;
+------------------------+-------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_counter:count_out_rtl_1 ;
+------------------------+-------------------+---------------------------------+
; Parameter Name         ; Value             ; Type                            ;
+------------------------+-------------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                  ;
; LPM_WIDTH              ; 4                 ; Untyped                         ;
; LPM_DIRECTION          ; UP                ; Untyped                         ;
; LPM_MODULUS            ; 0                 ; Untyped                         ;
; LPM_AVALUE             ; UNUSED            ; Untyped                         ;
; LPM_SVALUE             ; UNUSED            ; Untyped                         ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                         ;
; DEVICE_FAMILY          ; FLEX10K           ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                         ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH              ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK              ;
; CARRY_CNT_EN           ; SMART             ; Untyped                         ;
; LABWIDE_SCLR           ; ON                ; Untyped                         ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                         ;
+------------------------+-------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_counter:clk_div_rtl_2 ;
+------------------------+-------------------+-------------------------------+
; Parameter Name         ; Value             ; Type                          ;
+------------------------+-------------------+-------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                ;
; LPM_WIDTH              ; 16                ; Untyped                       ;
; LPM_DIRECTION          ; UP                ; Untyped                       ;
; LPM_MODULUS            ; 0                 ; Untyped                       ;
; LPM_AVALUE             ; UNUSED            ; Untyped                       ;
; LPM_SVALUE             ; UNUSED            ; Untyped                       ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                       ;
; DEVICE_FAMILY          ; FLEX10K           ; Untyped                       ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                       ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH            ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK            ;
; CARRY_CNT_EN           ; SMART             ; Untyped                       ;
; LABWIDE_SCLR           ; ON                ; Untyped                       ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                       ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                       ;
+------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add2 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 5           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_ojh ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                ;
; LPM_WIDTHD             ; 17             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_jsl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add3 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 20          ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_vdh ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sun Dec 01 13:03:28 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fan_light_pass -c fan_light_pass
Warning (10229): Verilog HDL Expression warning at fan_light_pass.v(88): truncated literal to match 20 bits
Info: Found 4 design units, including 4 entities, in source file fan_light_pass.v
    Info: Found entity 1: fan_light_pass
    Info: Found entity 2: simple_pwm25
    Info: Found entity 3: simple_clk_div
    Info: Found entity 4: simple_pwm75
Info: Elaborating entity "fan_light_pass" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at fan_light_pass.v(148): object "slow_clk" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at fan_light_pass.v(46): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fan_light_pass.v(65): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fan_light_pass.v(91): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at fan_light_pass.v(93): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fan_light_pass.v(111): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at fan_light_pass.v(154): truncated value with size 32 to match size of target (16)
Warning (10034): Output port "led" at fan_light_pass.v(6) has no driver
Info: Inferred 3 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "count_in[0]~4"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "count_out[0]~4"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: "clk_div[0]~0"
Info: Inferred 3 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add3"
Info: Elaborated megafunction instantiation "lpm_counter:count_in_rtl_0"
Info: Instantiated megafunction "lpm_counter:count_in_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "lpm_counter:count_in_rtl_0|alt_counter_f10ke:wysi_counter", which is child of megafunction instantiation "lpm_counter:count_in_rtl_0"
Info: Elaborated megafunction instantiation "lpm_counter:clk_div_rtl_2"
Info: Instantiated megafunction "lpm_counter:clk_div_rtl_2" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "lpm_counter:clk_div_rtl_2|alt_counter_f10ke:wysi_counter", which is child of megafunction instantiation "lpm_counter:clk_div_rtl_2"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add2"
Info: Instantiated megafunction "lpm_add_sub:Add2" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "5"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add2|addcore:adder", which is child of megafunction instantiation "lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add2|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add2|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add2|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "lpm_divide:Mod0"
Info: Instantiated megafunction "lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "17"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_jsl.tdf
    Info: Found entity 1: lpm_divide_jsl
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info: Found entity 1: sign_div_unsign_5nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_cqe.tdf
    Info: Found entity 1: alt_u_div_cqe
Info: Found 1 design units, including 1 entities, in source file db/add_sub_a9c.tdf
    Info: Found entity 1: add_sub_a9c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_b9c.tdf
    Info: Found entity 1: add_sub_b9c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_rac.tdf
    Info: Found entity 1: add_sub_rac
Info: Found 1 design units, including 1 entities, in source file db/add_sub_sac.tdf
    Info: Found entity 1: add_sub_sac
Info: Found 1 design units, including 1 entities, in source file db/add_sub_tac.tdf
    Info: Found entity 1: add_sub_tac
Info: Found 1 design units, including 1 entities, in source file db/add_sub_uac.tdf
    Info: Found entity 1: add_sub_uac
Info: Found 1 design units, including 1 entities, in source file db/add_sub_vac.tdf
    Info: Found entity 1: add_sub_vac
Info: Found 1 design units, including 1 entities, in source file db/add_sub_0bc.tdf
    Info: Found entity 1: add_sub_0bc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_1bc.tdf
    Info: Found entity 1: add_sub_1bc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_2bc.tdf
    Info: Found entity 1: add_sub_2bc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_c9c.tdf
    Info: Found entity 1: add_sub_c9c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_d9c.tdf
    Info: Found entity 1: add_sub_d9c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_e9c.tdf
    Info: Found entity 1: add_sub_e9c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_f9c.tdf
    Info: Found entity 1: add_sub_f9c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_g9c.tdf
    Info: Found entity 1: add_sub_g9c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_h9c.tdf
    Info: Found entity 1: add_sub_h9c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_i9c.tdf
    Info: Found entity 1: add_sub_i9c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_qac.tdf
    Info: Found entity 1: add_sub_qac
Info: Elaborated megafunction instantiation "lpm_add_sub:Add3"
Info: Instantiated megafunction "lpm_add_sub:Add3" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "20"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add3|addcore:adder", which is child of megafunction instantiation "lpm_add_sub:Add3"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add3|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "lpm_add_sub:Add3"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "lpm_add_sub:Add3"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add3|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add3"
Warning: The following tri-state nodes are fed by constants
    Warning: The pin "LED_COM" is fed by VCC
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "LED_COM~1"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "led" is stuck at GND
    Warning (13410): Pin "an[2]" is stuck at VCC
    Warning (13410): Pin "an[3]" is stuck at VCC
    Warning (13410): Pin "dp" is stuck at GND
Info: Registers with preset signals will power-up high
Warning: Ignored 15 CARRY_SUM primitives
    Warning: Ignored 1 CARRY_SUM primitives -- cannot place fan-in logic in single logic cell
        Warning: Can't place logic feeding CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[6]" in single logic cell
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[16]~288" of type CARRY_SUM
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[5]" of type CARRY_SUM
    Warning: Ignored 14 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell
        Warning: Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[5]" into a single logic cell
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[6]~388" of type LUT
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[6]~392" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[16]~288" into a single logic cell
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[6]~392" of type LUT
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[6]~388" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[16]" into a single logic cell
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[16]~289" of type LUT
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[16]~290" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[15]" into a single logic cell
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[16]~216" of type LUT
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[16]~219" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[14]" into a single logic cell
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[15]~272" of type LUT
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[15]~275" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[13]" into a single logic cell
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[14]~266" of type LUT
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[14]~269" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[12]" into a single logic cell
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[13]~258" of type LUT
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[13]~261" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[11]" into a single logic cell
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[12]~240" of type LUT
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[12]~243" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[10]" into a single logic cell
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[11]~252" of type LUT
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[11]~255" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[9]" into a single logic cell
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[10]~228" of type LUT
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[10]~231" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[8]" into a single logic cell
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[9]~246" of type LUT
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[9]~249" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[7]" into a single logic cell
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[8]~222" of type LUT
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[8]~225" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[6]" into a single logic cell
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[7]~278" of type LUT
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[7]~281" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[5]" into a single logic cell
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[6]~234" of type LUT
            Warning: Node "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[6]~237" of type LUT
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[5]~302"
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[5]~304"
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[5]~263"
Info: Implemented 301 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 16 output pins
    Info: Implemented 1 bidirectional pins
    Info: Implemented 275 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 232 megabytes
    Info: Processing ended: Sun Dec 01 13:03:30 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


