Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 17 10:58:40 2018
| Host         : DESKTOP-DR3C0JT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file sampling_timing_summary_routed.rpt -rpx sampling_timing_summary_routed.rpx
| Design       : sampling
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: enable_count_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[10]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[11]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[12]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[13]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[14]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[15]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[16]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[17]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[18]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[19]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[20]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[21]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[22]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[23]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[24]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[25]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[26]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[27]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[28]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[29]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[30]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[31]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[6]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[7]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[8]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pmod_clk/count8_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 75 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 351 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.289        0.000                      0                 2369        0.064        0.000                      0                 2369        3.000        0.000                       0                   357  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_100MHz                  {0.000 5.000}      10.000          100.000         
  clk_22MHz_clock_change    {0.000 22.143}     44.286          22.581          
  clkfbout_clock_change     {0.000 5.000}      10.000          100.000         
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clk_22MHz_clock_change_1  {0.000 22.143}     44.286          22.581          
  clkfbout_clock_change_1   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_22MHz_clock_change         32.289        0.000                      0                 2305        0.140        0.000                      0                 2305       21.643        0.000                       0                   353  
  clkfbout_clock_change                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_22MHz_clock_change_1       32.290        0.000                      0                 2305        0.140        0.000                      0                 2305       21.643        0.000                       0                   353  
  clkfbout_clock_change_1                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_22MHz_clock_change_1  clk_22MHz_clock_change         32.289        0.000                      0                 2305        0.064        0.000                      0                 2305  
clk_22MHz_clock_change    clk_22MHz_clock_change_1       32.289        0.000                      0                 2305        0.064        0.000                      0                 2305  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**         clk_22MHz_clock_change    clk_22MHz_clock_change         40.462        0.000                      0                   64        0.399        0.000                      0                   64  
**async_default**         clk_22MHz_clock_change_1  clk_22MHz_clock_change         40.462        0.000                      0                   64        0.323        0.000                      0                   64  
**async_default**         clk_22MHz_clock_change    clk_22MHz_clock_change_1       40.462        0.000                      0                   64        0.323        0.000                      0                   64  
**async_default**         clk_22MHz_clock_change_1  clk_22MHz_clock_change_1       40.463        0.000                      0                   64        0.399        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_22MHz_clock_change
  To Clock:  clk_22MHz_clock_change

Setup :            0  Failing Endpoints,  Worst Slack       32.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.289ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        11.181ns  (logic 0.456ns (4.078%)  route 10.725ns (95.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 42.295 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.725     8.763    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.548    42.295    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.865    
                         clock uncertainty           -0.076    41.789    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.052    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.052    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                 32.289    

Slack (MET) :             32.429ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 0.456ns (4.134%)  route 10.575ns (95.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 42.284 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.575     8.612    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.537    42.284    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.854    
                         clock uncertainty           -0.076    41.778    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.041    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.041    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                                 32.429    

Slack (MET) :             32.504ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        10.950ns  (logic 0.456ns (4.165%)  route 10.494ns (95.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 42.278 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.494     8.531    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.531    42.278    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.848    
                         clock uncertainty           -0.076    41.772    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.035    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.035    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                 32.504    

Slack (MET) :             32.592ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        11.091ns  (logic 0.580ns (5.229%)  route 10.511ns (94.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 42.292 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X67Y86         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  addra_reg[15]/Q
                         net (fo=103, routed)        10.169     8.206    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y147         LUT5 (Prop_lut5_I1_O)        0.124     8.330 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53/O
                         net (fo=1, routed)           0.343     8.672    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[14]
    RAMB36_X0Y29         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.545    42.292    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    41.784    
                         clock uncertainty           -0.076    41.707    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    41.264    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.264    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                 32.592    

Slack (MET) :             32.595ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        11.263ns  (logic 0.580ns (5.150%)  route 10.683ns (94.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 42.467 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X67Y86         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  addra_reg[15]/Q
                         net (fo=103, routed)        10.340     8.378    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y157         LUT5 (Prop_lut5_I1_O)        0.124     8.502 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__52/O
                         net (fo=1, routed)           0.343     8.844    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[13]
    RAMB36_X0Y31         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.719    42.467    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    41.958    
                         clock uncertainty           -0.076    41.882    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    41.439    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.439    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                 32.595    

Slack (MET) :             32.716ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        10.753ns  (logic 0.456ns (4.241%)  route 10.297ns (95.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 42.293 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.297     8.334    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.546    42.293    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.863    
                         clock uncertainty           -0.076    41.787    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.050    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.050    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                 32.716    

Slack (MET) :             32.773ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        10.693ns  (logic 0.456ns (4.265%)  route 10.237ns (95.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 42.290 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.237     8.274    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.543    42.290    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.860    
                         clock uncertainty           -0.076    41.784    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.047    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.047    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                 32.773    

Slack (MET) :             32.910ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        10.644ns  (logic 0.456ns (4.284%)  route 10.188ns (95.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 42.379 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.188     8.226    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.632    42.379    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.949    
                         clock uncertainty           -0.076    41.873    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.136    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.136    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                 32.910    

Slack (MET) :             32.947ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        10.512ns  (logic 0.456ns (4.338%)  route 10.056ns (95.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 42.284 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.056     8.094    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.537    42.284    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.854    
                         clock uncertainty           -0.076    41.778    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.041    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.041    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 32.947    

Slack (MET) :             33.020ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        10.517ns  (logic 0.456ns (4.336%)  route 10.061ns (95.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 42.362 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.061     8.099    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.615    42.362    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.932    
                         clock uncertainty           -0.076    41.856    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.119    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.119    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                 33.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 frame_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            dina_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X59Y89         FDCE                                         r  frame_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  frame_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.320    pmod_clk/frame_reg[23][0]
    SLICE_X58Y89         LUT6 (Prop_lut6_I5_O)        0.045    -0.275 r  pmod_clk/dina[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    pmod_clk_n_15
    SLICE_X58Y89         FDCE                                         r  dina_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.835    -0.317    clk_22MHz
    SLICE_X58Y89         FDCE                                         r  dina_reg[0]/C
                         clock pessimism             -0.218    -0.535    
    SLICE_X58Y89         FDCE (Hold_fdce_C_D)         0.120    -0.415    dina_reg[0]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.283    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X65Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.834    -0.318    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.216    -0.534    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.072    -0.462    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 addra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.522%)  route 0.306ns (68.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X67Y84         FDCE                                         r  addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[7]/Q
                         net (fo=90, routed)          0.306    -0.101    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.879    -0.273    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.467    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.284    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 addra_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.452%)  route 0.307ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X67Y84         FDCE                                         r  addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[6]/Q
                         net (fo=90, routed)          0.307    -0.100    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.879    -0.273    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.467    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.284    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y85         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.101    -0.283    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X65Y85         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.835    -0.317    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y85         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism             -0.216    -0.533    
    SLICE_X65Y85         FDRE (Hold_fdre_C_D)         0.066    -0.467    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.283    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X65Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.834    -0.318    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.216    -0.534    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.066    -0.468    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 addra_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.991%)  route 0.329ns (70.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X68Y86         FDCE                                         r  addra_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[13]/Q
                         net (fo=91, routed)          0.329    -0.078    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.879    -0.273    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.467    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.284    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 addra_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.986%)  route 0.329ns (70.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X67Y85         FDCE                                         r  addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[10]/Q
                         net (fo=90, routed)          0.329    -0.078    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.879    -0.273    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.467    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.284    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 addra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.141ns (20.065%)  route 0.562ns (79.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X67Y84         FDCE                                         r  addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[7]/Q
                         net (fo=90, routed)          0.562     0.154    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y21         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.874    -0.278    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.040    -0.238    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.055    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 addra_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.548%)  route 0.336ns (70.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X67Y86         FDCE                                         r  addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[4]/Q
                         net (fo=90, routed)          0.336    -0.071    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y18         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.881    -0.271    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.194    -0.465    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.282    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_22MHz_clock_change
Waveform(ns):       { 0.000 22.143 }
Period(ns):         44.286
Sources:            { CLK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         44.286      41.394     RAMB36_X0Y12    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         44.286      41.394     RAMB36_X2Y6     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         44.286      41.394     RAMB36_X2Y16    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         44.286      41.394     RAMB36_X0Y11    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         44.286      41.394     RAMB36_X0Y13    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         44.286      41.394     RAMB36_X2Y7     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         44.286      41.394     RAMB36_X0Y14    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         44.286      41.394     RAMB36_X0Y18    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         44.286      41.394     RAMB36_X0Y15    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         44.286      41.394     RAMB36_X0Y19    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       44.286      115.714    PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         22.143      21.643     SLICE_X54Y84    reset_s_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X67Y89    state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X67Y89    state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X67Y89    state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X67Y89    state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X68Y89    wea_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X68Y89    wea_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X68Y85    addra_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X67Y85    addra_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X67Y85    addra_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         22.143      21.643     SLICE_X54Y84    reset_s_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X68Y91    data_out_c_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X72Y99    douta_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X72Y99    douta_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X72Y99    douta_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X65Y88    frame_number_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X65Y88    frame_number_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X65Y88    frame_number_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X65Y88    frame_number_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X66Y92    frame_number_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_change
  To Clock:  clkfbout_clock_change

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_change
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  CLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_22MHz_clock_change_1
  To Clock:  clk_22MHz_clock_change_1

Setup :            0  Failing Endpoints,  Worst Slack       32.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.290ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        11.181ns  (logic 0.456ns (4.078%)  route 10.725ns (95.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 42.295 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.725     8.763    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.548    42.295    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.865    
                         clock uncertainty           -0.075    41.790    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.053    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.053    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                 32.290    

Slack (MET) :             32.430ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 0.456ns (4.134%)  route 10.575ns (95.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 42.284 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.575     8.612    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.537    42.284    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.854    
                         clock uncertainty           -0.075    41.779    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.042    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.042    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                                 32.430    

Slack (MET) :             32.505ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        10.950ns  (logic 0.456ns (4.165%)  route 10.494ns (95.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 42.278 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.494     8.531    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.531    42.278    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.848    
                         clock uncertainty           -0.075    41.773    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.036    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.036    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                 32.505    

Slack (MET) :             32.593ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        11.091ns  (logic 0.580ns (5.229%)  route 10.511ns (94.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 42.292 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X67Y86         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  addra_reg[15]/Q
                         net (fo=103, routed)        10.169     8.206    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y147         LUT5 (Prop_lut5_I1_O)        0.124     8.330 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53/O
                         net (fo=1, routed)           0.343     8.672    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[14]
    RAMB36_X0Y29         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.545    42.292    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    41.784    
                         clock uncertainty           -0.075    41.708    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    41.265    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.265    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                 32.593    

Slack (MET) :             32.596ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        11.263ns  (logic 0.580ns (5.150%)  route 10.683ns (94.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 42.467 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X67Y86         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  addra_reg[15]/Q
                         net (fo=103, routed)        10.340     8.378    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y157         LUT5 (Prop_lut5_I1_O)        0.124     8.502 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__52/O
                         net (fo=1, routed)           0.343     8.844    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[13]
    RAMB36_X0Y31         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.719    42.467    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    41.958    
                         clock uncertainty           -0.075    41.883    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    41.440    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.440    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                 32.596    

Slack (MET) :             32.716ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        10.753ns  (logic 0.456ns (4.241%)  route 10.297ns (95.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 42.293 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.297     8.334    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.546    42.293    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.863    
                         clock uncertainty           -0.075    41.788    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.051    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.051    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                 32.716    

Slack (MET) :             32.774ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        10.693ns  (logic 0.456ns (4.265%)  route 10.237ns (95.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 42.290 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.237     8.274    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.543    42.290    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.860    
                         clock uncertainty           -0.075    41.785    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.048    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.048    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                 32.774    

Slack (MET) :             32.911ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        10.644ns  (logic 0.456ns (4.284%)  route 10.188ns (95.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 42.379 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.188     8.226    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.632    42.379    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.949    
                         clock uncertainty           -0.075    41.874    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.137    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.137    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                 32.911    

Slack (MET) :             32.948ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        10.512ns  (logic 0.456ns (4.338%)  route 10.056ns (95.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 42.284 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.056     8.094    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.537    42.284    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.854    
                         clock uncertainty           -0.075    41.779    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.042    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.042    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 32.948    

Slack (MET) :             33.021ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        10.517ns  (logic 0.456ns (4.336%)  route 10.061ns (95.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 42.362 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.061     8.099    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.615    42.362    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.932    
                         clock uncertainty           -0.075    41.857    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.120    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.120    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                 33.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 frame_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            dina_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X59Y89         FDCE                                         r  frame_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  frame_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.320    pmod_clk/frame_reg[23][0]
    SLICE_X58Y89         LUT6 (Prop_lut6_I5_O)        0.045    -0.275 r  pmod_clk/dina[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    pmod_clk_n_15
    SLICE_X58Y89         FDCE                                         r  dina_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.835    -0.317    clk_22MHz
    SLICE_X58Y89         FDCE                                         r  dina_reg[0]/C
                         clock pessimism             -0.218    -0.535    
    SLICE_X58Y89         FDCE (Hold_fdce_C_D)         0.120    -0.415    dina_reg[0]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.283    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X65Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.834    -0.318    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.216    -0.534    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.072    -0.462    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 addra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.522%)  route 0.306ns (68.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X67Y84         FDCE                                         r  addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[7]/Q
                         net (fo=90, routed)          0.306    -0.101    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.879    -0.273    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.467    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.284    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 addra_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.452%)  route 0.307ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X67Y84         FDCE                                         r  addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[6]/Q
                         net (fo=90, routed)          0.307    -0.100    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.879    -0.273    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.467    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.284    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y85         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.101    -0.283    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X65Y85         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.835    -0.317    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y85         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism             -0.216    -0.533    
    SLICE_X65Y85         FDRE (Hold_fdre_C_D)         0.066    -0.467    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.283    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X65Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.834    -0.318    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.216    -0.534    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.066    -0.468    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 addra_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.991%)  route 0.329ns (70.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X68Y86         FDCE                                         r  addra_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[13]/Q
                         net (fo=91, routed)          0.329    -0.078    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.879    -0.273    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.467    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.284    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 addra_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.986%)  route 0.329ns (70.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X67Y85         FDCE                                         r  addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[10]/Q
                         net (fo=90, routed)          0.329    -0.078    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.879    -0.273    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.467    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.284    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 addra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.141ns (20.065%)  route 0.562ns (79.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X67Y84         FDCE                                         r  addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[7]/Q
                         net (fo=90, routed)          0.562     0.154    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y21         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.874    -0.278    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.040    -0.238    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.055    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 addra_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.548%)  route 0.336ns (70.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X67Y86         FDCE                                         r  addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[4]/Q
                         net (fo=90, routed)          0.336    -0.071    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y18         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.881    -0.271    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.194    -0.465    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.282    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_22MHz_clock_change_1
Waveform(ns):       { 0.000 22.143 }
Period(ns):         44.286
Sources:            { CLK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         44.286      41.394     RAMB36_X0Y12    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         44.286      41.394     RAMB36_X2Y6     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         44.286      41.394     RAMB36_X2Y16    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         44.286      41.394     RAMB36_X0Y11    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         44.286      41.394     RAMB36_X0Y13    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         44.286      41.394     RAMB36_X2Y7     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         44.286      41.394     RAMB36_X0Y14    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         44.286      41.394     RAMB36_X0Y18    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         44.286      41.394     RAMB36_X0Y15    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         44.286      41.394     RAMB36_X0Y19    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       44.286      115.714    PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         22.143      21.643     SLICE_X54Y84    reset_s_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X67Y89    state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X67Y89    state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X67Y89    state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X67Y89    state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X68Y89    wea_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X68Y89    wea_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X68Y85    addra_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X67Y85    addra_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X67Y85    addra_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         22.143      21.643     SLICE_X54Y84    reset_s_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X68Y91    data_out_c_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X72Y99    douta_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X72Y99    douta_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X72Y99    douta_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X65Y88    frame_number_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X65Y88    frame_number_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X65Y88    frame_number_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X65Y88    frame_number_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.143      21.643     SLICE_X66Y92    frame_number_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_change_1
  To Clock:  clkfbout_clock_change_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_change_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  CLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_22MHz_clock_change_1
  To Clock:  clk_22MHz_clock_change

Setup :            0  Failing Endpoints,  Worst Slack       32.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.289ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        11.181ns  (logic 0.456ns (4.078%)  route 10.725ns (95.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 42.295 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.725     8.763    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.548    42.295    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.865    
                         clock uncertainty           -0.076    41.789    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.052    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.052    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                 32.289    

Slack (MET) :             32.429ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 0.456ns (4.134%)  route 10.575ns (95.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 42.284 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.575     8.612    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.537    42.284    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.854    
                         clock uncertainty           -0.076    41.778    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.041    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.041    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                                 32.429    

Slack (MET) :             32.504ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        10.950ns  (logic 0.456ns (4.165%)  route 10.494ns (95.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 42.278 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.494     8.531    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.531    42.278    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.848    
                         clock uncertainty           -0.076    41.772    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.035    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.035    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                 32.504    

Slack (MET) :             32.592ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        11.091ns  (logic 0.580ns (5.229%)  route 10.511ns (94.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 42.292 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X67Y86         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  addra_reg[15]/Q
                         net (fo=103, routed)        10.169     8.206    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y147         LUT5 (Prop_lut5_I1_O)        0.124     8.330 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53/O
                         net (fo=1, routed)           0.343     8.672    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[14]
    RAMB36_X0Y29         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.545    42.292    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    41.784    
                         clock uncertainty           -0.076    41.707    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    41.264    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.264    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                 32.592    

Slack (MET) :             32.595ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        11.263ns  (logic 0.580ns (5.150%)  route 10.683ns (94.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 42.467 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X67Y86         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  addra_reg[15]/Q
                         net (fo=103, routed)        10.340     8.378    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y157         LUT5 (Prop_lut5_I1_O)        0.124     8.502 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__52/O
                         net (fo=1, routed)           0.343     8.844    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[13]
    RAMB36_X0Y31         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.719    42.467    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    41.958    
                         clock uncertainty           -0.076    41.882    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    41.439    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.439    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                 32.595    

Slack (MET) :             32.716ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        10.753ns  (logic 0.456ns (4.241%)  route 10.297ns (95.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 42.293 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.297     8.334    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.546    42.293    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.863    
                         clock uncertainty           -0.076    41.787    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.050    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.050    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                 32.716    

Slack (MET) :             32.773ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        10.693ns  (logic 0.456ns (4.265%)  route 10.237ns (95.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 42.290 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.237     8.274    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.543    42.290    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.860    
                         clock uncertainty           -0.076    41.784    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.047    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.047    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                 32.773    

Slack (MET) :             32.910ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        10.644ns  (logic 0.456ns (4.284%)  route 10.188ns (95.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 42.379 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.188     8.226    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.632    42.379    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.949    
                         clock uncertainty           -0.076    41.873    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.136    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.136    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                 32.910    

Slack (MET) :             32.947ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        10.512ns  (logic 0.456ns (4.338%)  route 10.056ns (95.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 42.284 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.056     8.094    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.537    42.284    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.854    
                         clock uncertainty           -0.076    41.778    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.041    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.041    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 32.947    

Slack (MET) :             33.020ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        10.517ns  (logic 0.456ns (4.336%)  route 10.061ns (95.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 42.362 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.061     8.099    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.615    42.362    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.932    
                         clock uncertainty           -0.076    41.856    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.119    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.119    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                 33.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 frame_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            dina_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X59Y89         FDCE                                         r  frame_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  frame_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.320    pmod_clk/frame_reg[23][0]
    SLICE_X58Y89         LUT6 (Prop_lut6_I5_O)        0.045    -0.275 r  pmod_clk/dina[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    pmod_clk_n_15
    SLICE_X58Y89         FDCE                                         r  dina_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.835    -0.317    clk_22MHz
    SLICE_X58Y89         FDCE                                         r  dina_reg[0]/C
                         clock pessimism             -0.218    -0.535    
                         clock uncertainty            0.076    -0.459    
    SLICE_X58Y89         FDCE (Hold_fdce_C_D)         0.120    -0.339    dina_reg[0]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.283    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X65Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.834    -0.318    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.216    -0.534    
                         clock uncertainty            0.076    -0.458    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.072    -0.386    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 addra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.522%)  route 0.306ns (68.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X67Y84         FDCE                                         r  addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[7]/Q
                         net (fo=90, routed)          0.306    -0.101    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.879    -0.273    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.467    
                         clock uncertainty            0.076    -0.391    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.208    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 addra_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.452%)  route 0.307ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X67Y84         FDCE                                         r  addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[6]/Q
                         net (fo=90, routed)          0.307    -0.100    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.879    -0.273    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.467    
                         clock uncertainty            0.076    -0.391    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.208    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y85         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.101    -0.283    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X65Y85         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.835    -0.317    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y85         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism             -0.216    -0.533    
                         clock uncertainty            0.076    -0.457    
    SLICE_X65Y85         FDRE (Hold_fdre_C_D)         0.066    -0.391    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.283    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X65Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.834    -0.318    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.216    -0.534    
                         clock uncertainty            0.076    -0.458    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.066    -0.392    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 addra_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.991%)  route 0.329ns (70.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X68Y86         FDCE                                         r  addra_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[13]/Q
                         net (fo=91, routed)          0.329    -0.078    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.879    -0.273    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.467    
                         clock uncertainty            0.076    -0.391    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.208    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 addra_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.986%)  route 0.329ns (70.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X67Y85         FDCE                                         r  addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[10]/Q
                         net (fo=90, routed)          0.329    -0.078    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.879    -0.273    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.467    
                         clock uncertainty            0.076    -0.391    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.208    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 addra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.141ns (20.065%)  route 0.562ns (79.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X67Y84         FDCE                                         r  addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[7]/Q
                         net (fo=90, routed)          0.562     0.154    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y21         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.874    -0.278    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.040    -0.238    
                         clock uncertainty            0.076    -0.162    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.021    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 addra_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.548%)  route 0.336ns (70.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X67Y86         FDCE                                         r  addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[4]/Q
                         net (fo=90, routed)          0.336    -0.071    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y18         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.881    -0.271    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.194    -0.465    
                         clock uncertainty            0.076    -0.389    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.206    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  clk_22MHz_clock_change
  To Clock:  clk_22MHz_clock_change_1

Setup :            0  Failing Endpoints,  Worst Slack       32.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.289ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        11.181ns  (logic 0.456ns (4.078%)  route 10.725ns (95.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 42.295 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.725     8.763    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.548    42.295    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.865    
                         clock uncertainty           -0.076    41.789    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.052    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.052    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                 32.289    

Slack (MET) :             32.429ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 0.456ns (4.134%)  route 10.575ns (95.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 42.284 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.575     8.612    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.537    42.284    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.854    
                         clock uncertainty           -0.076    41.778    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.041    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.041    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                                 32.429    

Slack (MET) :             32.504ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        10.950ns  (logic 0.456ns (4.165%)  route 10.494ns (95.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 42.278 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.494     8.531    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.531    42.278    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.848    
                         clock uncertainty           -0.076    41.772    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.035    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.035    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                 32.504    

Slack (MET) :             32.592ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        11.091ns  (logic 0.580ns (5.229%)  route 10.511ns (94.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 42.292 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X67Y86         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  addra_reg[15]/Q
                         net (fo=103, routed)        10.169     8.206    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y147         LUT5 (Prop_lut5_I1_O)        0.124     8.330 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53/O
                         net (fo=1, routed)           0.343     8.672    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[14]
    RAMB36_X0Y29         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.545    42.292    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    41.784    
                         clock uncertainty           -0.076    41.707    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    41.264    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.264    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                 32.592    

Slack (MET) :             32.595ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        11.263ns  (logic 0.580ns (5.150%)  route 10.683ns (94.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 42.467 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X67Y86         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  addra_reg[15]/Q
                         net (fo=103, routed)        10.340     8.378    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y157         LUT5 (Prop_lut5_I1_O)        0.124     8.502 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__52/O
                         net (fo=1, routed)           0.343     8.844    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[13]
    RAMB36_X0Y31         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.719    42.467    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    41.958    
                         clock uncertainty           -0.076    41.882    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    41.439    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.439    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                 32.595    

Slack (MET) :             32.716ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        10.753ns  (logic 0.456ns (4.241%)  route 10.297ns (95.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 42.293 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.297     8.334    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.546    42.293    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.863    
                         clock uncertainty           -0.076    41.787    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.050    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.050    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                 32.716    

Slack (MET) :             32.773ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        10.693ns  (logic 0.456ns (4.265%)  route 10.237ns (95.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 42.290 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.237     8.274    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.543    42.290    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.860    
                         clock uncertainty           -0.076    41.784    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.047    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.047    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                 32.773    

Slack (MET) :             32.910ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        10.644ns  (logic 0.456ns (4.284%)  route 10.188ns (95.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 42.379 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.188     8.226    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.632    42.379    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.949    
                         clock uncertainty           -0.076    41.873    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.136    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.136    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                 32.910    

Slack (MET) :             32.947ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        10.512ns  (logic 0.456ns (4.338%)  route 10.056ns (95.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 42.284 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.056     8.094    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.537    42.284    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.854    
                         clock uncertainty           -0.076    41.778    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.041    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.041    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 32.947    

Slack (MET) :             33.020ns  (required time - arrival time)
  Source:                 dina_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        10.517ns  (logic 0.456ns (4.336%)  route 10.061ns (95.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 42.362 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.628    -2.419    clk_22MHz
    SLICE_X59Y90         FDCE                                         r  dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  dina_reg[2]/Q
                         net (fo=64, routed)         10.061     8.099    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.615    42.362    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.430    41.932    
                         clock uncertainty           -0.076    41.856    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.119    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.119    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                 33.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 frame_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            dina_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X59Y89         FDCE                                         r  frame_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  frame_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.320    pmod_clk/frame_reg[23][0]
    SLICE_X58Y89         LUT6 (Prop_lut6_I5_O)        0.045    -0.275 r  pmod_clk/dina[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    pmod_clk_n_15
    SLICE_X58Y89         FDCE                                         r  dina_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.835    -0.317    clk_22MHz
    SLICE_X58Y89         FDCE                                         r  dina_reg[0]/C
                         clock pessimism             -0.218    -0.535    
                         clock uncertainty            0.076    -0.459    
    SLICE_X58Y89         FDCE (Hold_fdce_C_D)         0.120    -0.339    dina_reg[0]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.283    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X65Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.834    -0.318    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.216    -0.534    
                         clock uncertainty            0.076    -0.458    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.072    -0.386    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 addra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.522%)  route 0.306ns (68.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X67Y84         FDCE                                         r  addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[7]/Q
                         net (fo=90, routed)          0.306    -0.101    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.879    -0.273    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.467    
                         clock uncertainty            0.076    -0.391    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.208    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 addra_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.452%)  route 0.307ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X67Y84         FDCE                                         r  addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[6]/Q
                         net (fo=90, routed)          0.307    -0.100    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.879    -0.273    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.467    
                         clock uncertainty            0.076    -0.391    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.208    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y85         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.101    -0.283    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X65Y85         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.835    -0.317    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y85         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism             -0.216    -0.533    
                         clock uncertainty            0.076    -0.457    
    SLICE_X65Y85         FDRE (Hold_fdre_C_D)         0.066    -0.391    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.283    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X65Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.834    -0.318    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y84         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.216    -0.534    
                         clock uncertainty            0.076    -0.458    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.066    -0.392    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 addra_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.991%)  route 0.329ns (70.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X68Y86         FDCE                                         r  addra_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[13]/Q
                         net (fo=91, routed)          0.329    -0.078    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.879    -0.273    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.467    
                         clock uncertainty            0.076    -0.391    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.208    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 addra_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.986%)  route 0.329ns (70.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X67Y85         FDCE                                         r  addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[10]/Q
                         net (fo=90, routed)          0.329    -0.078    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.879    -0.273    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.194    -0.467    
                         clock uncertainty            0.076    -0.391    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.208    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 addra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.141ns (20.065%)  route 0.562ns (79.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X67Y84         FDCE                                         r  addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[7]/Q
                         net (fo=90, routed)          0.562     0.154    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y21         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.874    -0.278    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.040    -0.238    
                         clock uncertainty            0.076    -0.162    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.021    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 addra_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_22MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.548%)  route 0.336ns (70.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.564    -0.548    clk_22MHz
    SLICE_X67Y86         FDCE                                         r  addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  addra_reg[4]/Q
                         net (fo=90, routed)          0.336    -0.071    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y18         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.881    -0.271    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.194    -0.465    
                         clock uncertainty            0.076    -0.389    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.206    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_22MHz_clock_change
  To Clock:  clk_22MHz_clock_change

Setup :            0  Failing Endpoints,  Worst Slack       40.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.462ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[7]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.518ns (15.996%)  route 2.720ns (84.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 42.255 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.720     0.810    pmod_clk/reset_s_reg
    SLICE_X48Y84         FDCE                                         f  pmod_clk/count8_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.507    42.255    pmod_clk/CLK
    SLICE_X48Y84         FDCE                                         r  pmod_clk/count8_reg[7]/C
                         clock pessimism             -0.502    41.753    
                         clock uncertainty           -0.076    41.677    
    SLICE_X48Y84         FDCE (Recov_fdce_C_CLR)     -0.405    41.272    pmod_clk/count8_reg[7]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                 40.462    

Slack (MET) :             40.462ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[8]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.518ns (15.996%)  route 2.720ns (84.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 42.255 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.720     0.810    pmod_clk/reset_s_reg
    SLICE_X48Y84         FDCE                                         f  pmod_clk/count8_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.507    42.255    pmod_clk/CLK
    SLICE_X48Y84         FDCE                                         r  pmod_clk/count8_reg[8]/C
                         clock pessimism             -0.502    41.753    
                         clock uncertainty           -0.076    41.677    
    SLICE_X48Y84         FDCE (Recov_fdce_C_CLR)     -0.405    41.272    pmod_clk/count8_reg[8]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                 40.462    

Slack (MET) :             40.656ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[0]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.518ns (17.019%)  route 2.526ns (82.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 42.254 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.526     0.615    pmod_clk/reset_s_reg
    SLICE_X47Y83         FDCE                                         f  pmod_clk/count8_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.506    42.254    pmod_clk/CLK
    SLICE_X47Y83         FDCE                                         r  pmod_clk/count8_reg[0]/C
                         clock pessimism             -0.502    41.752    
                         clock uncertainty           -0.076    41.676    
    SLICE_X47Y83         FDCE (Recov_fdce_C_CLR)     -0.405    41.271    pmod_clk/count8_reg[0]
  -------------------------------------------------------------------
                         required time                         41.271    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                 40.656    

Slack (MET) :             40.681ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[23]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.518ns (17.139%)  route 2.504ns (82.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 42.258 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.504     0.594    pmod_clk/reset_s_reg
    SLICE_X47Y88         FDCE                                         f  pmod_clk/count8_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.510    42.258    pmod_clk/CLK
    SLICE_X47Y88         FDCE                                         r  pmod_clk/count8_reg[23]/C
                         clock pessimism             -0.502    41.756    
                         clock uncertainty           -0.076    41.680    
    SLICE_X47Y88         FDCE (Recov_fdce_C_CLR)     -0.405    41.275    pmod_clk/count8_reg[23]
  -------------------------------------------------------------------
                         required time                         41.275    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                 40.681    

Slack (MET) :             40.681ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[24]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.518ns (17.139%)  route 2.504ns (82.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 42.258 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.504     0.594    pmod_clk/reset_s_reg
    SLICE_X47Y88         FDCE                                         f  pmod_clk/count8_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.510    42.258    pmod_clk/CLK
    SLICE_X47Y88         FDCE                                         r  pmod_clk/count8_reg[24]/C
                         clock pessimism             -0.502    41.756    
                         clock uncertainty           -0.076    41.680    
    SLICE_X47Y88         FDCE (Recov_fdce_C_CLR)     -0.405    41.275    pmod_clk/count8_reg[24]
  -------------------------------------------------------------------
                         required time                         41.275    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                 40.681    

Slack (MET) :             40.787ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[5]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.518ns (17.778%)  route 2.396ns (82.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 42.255 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.396     0.485    pmod_clk/reset_s_reg
    SLICE_X47Y84         FDCE                                         f  pmod_clk/count8_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.507    42.255    pmod_clk/CLK
    SLICE_X47Y84         FDCE                                         r  pmod_clk/count8_reg[5]/C
                         clock pessimism             -0.502    41.753    
                         clock uncertainty           -0.076    41.677    
    SLICE_X47Y84         FDCE (Recov_fdce_C_CLR)     -0.405    41.272    pmod_clk/count8_reg[5]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 40.787    

Slack (MET) :             40.787ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[6]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.518ns (17.778%)  route 2.396ns (82.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 42.255 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.396     0.485    pmod_clk/reset_s_reg
    SLICE_X47Y84         FDCE                                         f  pmod_clk/count8_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.507    42.255    pmod_clk/CLK
    SLICE_X47Y84         FDCE                                         r  pmod_clk/count8_reg[6]/C
                         clock pessimism             -0.502    41.753    
                         clock uncertainty           -0.076    41.677    
    SLICE_X47Y84         FDCE (Recov_fdce_C_CLR)     -0.405    41.272    pmod_clk/count8_reg[6]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 40.787    

Slack (MET) :             40.956ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[1]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.518ns (18.884%)  route 2.225ns (81.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 42.254 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.225     0.314    pmod_clk/reset_s_reg
    SLICE_X48Y83         FDCE                                         f  pmod_clk/count8_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.506    42.254    pmod_clk/CLK
    SLICE_X48Y83         FDCE                                         r  pmod_clk/count8_reg[1]/C
                         clock pessimism             -0.502    41.752    
                         clock uncertainty           -0.076    41.676    
    SLICE_X48Y83         FDCE (Recov_fdce_C_CLR)     -0.405    41.271    pmod_clk/count8_reg[1]
  -------------------------------------------------------------------
                         required time                         41.271    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 40.956    

Slack (MET) :             40.956ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[2]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.518ns (18.884%)  route 2.225ns (81.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 42.254 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.225     0.314    pmod_clk/reset_s_reg
    SLICE_X48Y83         FDCE                                         f  pmod_clk/count8_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.506    42.254    pmod_clk/CLK
    SLICE_X48Y83         FDCE                                         r  pmod_clk/count8_reg[2]/C
                         clock pessimism             -0.502    41.752    
                         clock uncertainty           -0.076    41.676    
    SLICE_X48Y83         FDCE (Recov_fdce_C_CLR)     -0.405    41.271    pmod_clk/count8_reg[2]
  -------------------------------------------------------------------
                         required time                         41.271    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 40.956    

Slack (MET) :             40.956ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[3]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.518ns (18.884%)  route 2.225ns (81.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 42.254 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.225     0.314    pmod_clk/reset_s_reg
    SLICE_X48Y83         FDCE                                         f  pmod_clk/count8_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.506    42.254    pmod_clk/CLK
    SLICE_X48Y83         FDCE                                         r  pmod_clk/count8_reg[3]/C
                         clock pessimism             -0.502    41.752    
                         clock uncertainty           -0.076    41.676    
    SLICE_X48Y83         FDCE (Recov_fdce_C_CLR)     -0.405    41.271    pmod_clk/count8_reg[3]
  -------------------------------------------------------------------
                         required time                         41.271    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 40.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[1]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.648%)  route 0.203ns (55.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.203    -0.185    pmod_clk/reset_s_reg
    SLICE_X56Y84         FDCE                                         f  pmod_clk/count256_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.829    -0.323    pmod_clk/CLK
    SLICE_X56Y84         FDCE                                         r  pmod_clk/count256_reg[1]/C
                         clock pessimism             -0.194    -0.517    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.584    pmod_clk/count256_reg[1]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[4]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.648%)  route 0.203ns (55.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.203    -0.185    pmod_clk/reset_s_reg
    SLICE_X56Y84         FDCE                                         f  pmod_clk/count256_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.829    -0.323    pmod_clk/CLK
    SLICE_X56Y84         FDCE                                         r  pmod_clk/count256_reg[4]/C
                         clock pessimism             -0.194    -0.517    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.584    pmod_clk/count256_reg[4]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[5]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.648%)  route 0.203ns (55.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.203    -0.185    pmod_clk/reset_s_reg
    SLICE_X56Y84         FDCE                                         f  pmod_clk/count256_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.829    -0.323    pmod_clk/CLK
    SLICE_X56Y84         FDCE                                         r  pmod_clk/count256_reg[5]/C
                         clock pessimism             -0.194    -0.517    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.584    pmod_clk/count256_reg[5]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[8]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.648%)  route 0.203ns (55.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.203    -0.185    pmod_clk/reset_s_reg
    SLICE_X56Y84         FDCE                                         f  pmod_clk/count256_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.829    -0.323    pmod_clk/CLK
    SLICE_X56Y84         FDCE                                         r  pmod_clk/count256_reg[8]/C
                         clock pessimism             -0.194    -0.517    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.584    pmod_clk/count256_reg[8]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[2]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.186    -0.203    pmod_clk/reset_s_reg
    SLICE_X55Y84         FDCE                                         f  pmod_clk/count256_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.828    -0.324    pmod_clk/CLK
    SLICE_X55Y84         FDCE                                         r  pmod_clk/count256_reg[2]/C
                         clock pessimism             -0.215    -0.539    
    SLICE_X55Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    pmod_clk/count256_reg[2]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[3]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.186    -0.203    pmod_clk/reset_s_reg
    SLICE_X55Y84         FDCE                                         f  pmod_clk/count256_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.828    -0.324    pmod_clk/CLK
    SLICE_X55Y84         FDCE                                         r  pmod_clk/count256_reg[3]/C
                         clock pessimism             -0.215    -0.539    
    SLICE_X55Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    pmod_clk/count256_reg[3]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[7]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.186    -0.203    pmod_clk/reset_s_reg
    SLICE_X55Y84         FDCE                                         f  pmod_clk/count256_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.828    -0.324    pmod_clk/CLK
    SLICE_X55Y84         FDCE                                         r  pmod_clk/count256_reg[7]/C
                         clock pessimism             -0.215    -0.539    
    SLICE_X55Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    pmod_clk/count256_reg[7]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[9]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.186    -0.203    pmod_clk/reset_s_reg
    SLICE_X55Y84         FDCE                                         f  pmod_clk/count256_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.828    -0.324    pmod_clk/CLK
    SLICE_X55Y84         FDCE                                         r  pmod_clk/count256_reg[9]/C
                         clock pessimism             -0.215    -0.539    
    SLICE_X55Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    pmod_clk/count256_reg[9]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[10]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.018%)  route 0.279ns (62.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.279    -0.109    pmod_clk/reset_s_reg
    SLICE_X56Y85         FDCE                                         f  pmod_clk/count256_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.830    -0.322    pmod_clk/CLK
    SLICE_X56Y85         FDCE                                         r  pmod_clk/count256_reg[10]/C
                         clock pessimism             -0.194    -0.516    
    SLICE_X56Y85         FDCE (Remov_fdce_C_CLR)     -0.067    -0.583    pmod_clk/count256_reg[10]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[11]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.018%)  route 0.279ns (62.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.279    -0.109    pmod_clk/reset_s_reg
    SLICE_X56Y85         FDCE                                         f  pmod_clk/count256_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.830    -0.322    pmod_clk/CLK
    SLICE_X56Y85         FDCE                                         r  pmod_clk/count256_reg[11]/C
                         clock pessimism             -0.194    -0.516    
    SLICE_X56Y85         FDCE (Remov_fdce_C_CLR)     -0.067    -0.583    pmod_clk/count256_reg[11]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.474    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_22MHz_clock_change_1
  To Clock:  clk_22MHz_clock_change

Setup :            0  Failing Endpoints,  Worst Slack       40.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.462ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[7]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.518ns (15.996%)  route 2.720ns (84.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 42.255 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.720     0.810    pmod_clk/reset_s_reg
    SLICE_X48Y84         FDCE                                         f  pmod_clk/count8_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.507    42.255    pmod_clk/CLK
    SLICE_X48Y84         FDCE                                         r  pmod_clk/count8_reg[7]/C
                         clock pessimism             -0.502    41.753    
                         clock uncertainty           -0.076    41.677    
    SLICE_X48Y84         FDCE (Recov_fdce_C_CLR)     -0.405    41.272    pmod_clk/count8_reg[7]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                 40.462    

Slack (MET) :             40.462ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[8]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.518ns (15.996%)  route 2.720ns (84.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 42.255 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.720     0.810    pmod_clk/reset_s_reg
    SLICE_X48Y84         FDCE                                         f  pmod_clk/count8_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.507    42.255    pmod_clk/CLK
    SLICE_X48Y84         FDCE                                         r  pmod_clk/count8_reg[8]/C
                         clock pessimism             -0.502    41.753    
                         clock uncertainty           -0.076    41.677    
    SLICE_X48Y84         FDCE (Recov_fdce_C_CLR)     -0.405    41.272    pmod_clk/count8_reg[8]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                 40.462    

Slack (MET) :             40.656ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[0]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.518ns (17.019%)  route 2.526ns (82.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 42.254 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.526     0.615    pmod_clk/reset_s_reg
    SLICE_X47Y83         FDCE                                         f  pmod_clk/count8_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.506    42.254    pmod_clk/CLK
    SLICE_X47Y83         FDCE                                         r  pmod_clk/count8_reg[0]/C
                         clock pessimism             -0.502    41.752    
                         clock uncertainty           -0.076    41.676    
    SLICE_X47Y83         FDCE (Recov_fdce_C_CLR)     -0.405    41.271    pmod_clk/count8_reg[0]
  -------------------------------------------------------------------
                         required time                         41.271    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                 40.656    

Slack (MET) :             40.681ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[23]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.518ns (17.139%)  route 2.504ns (82.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 42.258 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.504     0.594    pmod_clk/reset_s_reg
    SLICE_X47Y88         FDCE                                         f  pmod_clk/count8_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.510    42.258    pmod_clk/CLK
    SLICE_X47Y88         FDCE                                         r  pmod_clk/count8_reg[23]/C
                         clock pessimism             -0.502    41.756    
                         clock uncertainty           -0.076    41.680    
    SLICE_X47Y88         FDCE (Recov_fdce_C_CLR)     -0.405    41.275    pmod_clk/count8_reg[23]
  -------------------------------------------------------------------
                         required time                         41.275    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                 40.681    

Slack (MET) :             40.681ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[24]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.518ns (17.139%)  route 2.504ns (82.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 42.258 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.504     0.594    pmod_clk/reset_s_reg
    SLICE_X47Y88         FDCE                                         f  pmod_clk/count8_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.510    42.258    pmod_clk/CLK
    SLICE_X47Y88         FDCE                                         r  pmod_clk/count8_reg[24]/C
                         clock pessimism             -0.502    41.756    
                         clock uncertainty           -0.076    41.680    
    SLICE_X47Y88         FDCE (Recov_fdce_C_CLR)     -0.405    41.275    pmod_clk/count8_reg[24]
  -------------------------------------------------------------------
                         required time                         41.275    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                 40.681    

Slack (MET) :             40.787ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[5]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.518ns (17.778%)  route 2.396ns (82.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 42.255 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.396     0.485    pmod_clk/reset_s_reg
    SLICE_X47Y84         FDCE                                         f  pmod_clk/count8_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.507    42.255    pmod_clk/CLK
    SLICE_X47Y84         FDCE                                         r  pmod_clk/count8_reg[5]/C
                         clock pessimism             -0.502    41.753    
                         clock uncertainty           -0.076    41.677    
    SLICE_X47Y84         FDCE (Recov_fdce_C_CLR)     -0.405    41.272    pmod_clk/count8_reg[5]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 40.787    

Slack (MET) :             40.787ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[6]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.518ns (17.778%)  route 2.396ns (82.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 42.255 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.396     0.485    pmod_clk/reset_s_reg
    SLICE_X47Y84         FDCE                                         f  pmod_clk/count8_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.507    42.255    pmod_clk/CLK
    SLICE_X47Y84         FDCE                                         r  pmod_clk/count8_reg[6]/C
                         clock pessimism             -0.502    41.753    
                         clock uncertainty           -0.076    41.677    
    SLICE_X47Y84         FDCE (Recov_fdce_C_CLR)     -0.405    41.272    pmod_clk/count8_reg[6]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 40.787    

Slack (MET) :             40.956ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[1]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.518ns (18.884%)  route 2.225ns (81.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 42.254 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.225     0.314    pmod_clk/reset_s_reg
    SLICE_X48Y83         FDCE                                         f  pmod_clk/count8_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.506    42.254    pmod_clk/CLK
    SLICE_X48Y83         FDCE                                         r  pmod_clk/count8_reg[1]/C
                         clock pessimism             -0.502    41.752    
                         clock uncertainty           -0.076    41.676    
    SLICE_X48Y83         FDCE (Recov_fdce_C_CLR)     -0.405    41.271    pmod_clk/count8_reg[1]
  -------------------------------------------------------------------
                         required time                         41.271    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 40.956    

Slack (MET) :             40.956ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[2]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.518ns (18.884%)  route 2.225ns (81.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 42.254 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.225     0.314    pmod_clk/reset_s_reg
    SLICE_X48Y83         FDCE                                         f  pmod_clk/count8_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.506    42.254    pmod_clk/CLK
    SLICE_X48Y83         FDCE                                         r  pmod_clk/count8_reg[2]/C
                         clock pessimism             -0.502    41.752    
                         clock uncertainty           -0.076    41.676    
    SLICE_X48Y83         FDCE (Recov_fdce_C_CLR)     -0.405    41.271    pmod_clk/count8_reg[2]
  -------------------------------------------------------------------
                         required time                         41.271    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 40.956    

Slack (MET) :             40.956ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[3]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.518ns (18.884%)  route 2.225ns (81.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 42.254 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.225     0.314    pmod_clk/reset_s_reg
    SLICE_X48Y83         FDCE                                         f  pmod_clk/count8_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.506    42.254    pmod_clk/CLK
    SLICE_X48Y83         FDCE                                         r  pmod_clk/count8_reg[3]/C
                         clock pessimism             -0.502    41.752    
                         clock uncertainty           -0.076    41.676    
    SLICE_X48Y83         FDCE (Recov_fdce_C_CLR)     -0.405    41.271    pmod_clk/count8_reg[3]
  -------------------------------------------------------------------
                         required time                         41.271    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 40.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[1]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.648%)  route 0.203ns (55.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.203    -0.185    pmod_clk/reset_s_reg
    SLICE_X56Y84         FDCE                                         f  pmod_clk/count256_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.829    -0.323    pmod_clk/CLK
    SLICE_X56Y84         FDCE                                         r  pmod_clk/count256_reg[1]/C
                         clock pessimism             -0.194    -0.517    
                         clock uncertainty            0.076    -0.441    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.508    pmod_clk/count256_reg[1]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[4]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.648%)  route 0.203ns (55.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.203    -0.185    pmod_clk/reset_s_reg
    SLICE_X56Y84         FDCE                                         f  pmod_clk/count256_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.829    -0.323    pmod_clk/CLK
    SLICE_X56Y84         FDCE                                         r  pmod_clk/count256_reg[4]/C
                         clock pessimism             -0.194    -0.517    
                         clock uncertainty            0.076    -0.441    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.508    pmod_clk/count256_reg[4]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[5]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.648%)  route 0.203ns (55.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.203    -0.185    pmod_clk/reset_s_reg
    SLICE_X56Y84         FDCE                                         f  pmod_clk/count256_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.829    -0.323    pmod_clk/CLK
    SLICE_X56Y84         FDCE                                         r  pmod_clk/count256_reg[5]/C
                         clock pessimism             -0.194    -0.517    
                         clock uncertainty            0.076    -0.441    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.508    pmod_clk/count256_reg[5]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[8]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.648%)  route 0.203ns (55.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.203    -0.185    pmod_clk/reset_s_reg
    SLICE_X56Y84         FDCE                                         f  pmod_clk/count256_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.829    -0.323    pmod_clk/CLK
    SLICE_X56Y84         FDCE                                         r  pmod_clk/count256_reg[8]/C
                         clock pessimism             -0.194    -0.517    
                         clock uncertainty            0.076    -0.441    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.508    pmod_clk/count256_reg[8]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[2]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.186    -0.203    pmod_clk/reset_s_reg
    SLICE_X55Y84         FDCE                                         f  pmod_clk/count256_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.828    -0.324    pmod_clk/CLK
    SLICE_X55Y84         FDCE                                         r  pmod_clk/count256_reg[2]/C
                         clock pessimism             -0.215    -0.539    
                         clock uncertainty            0.076    -0.463    
    SLICE_X55Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.555    pmod_clk/count256_reg[2]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[3]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.186    -0.203    pmod_clk/reset_s_reg
    SLICE_X55Y84         FDCE                                         f  pmod_clk/count256_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.828    -0.324    pmod_clk/CLK
    SLICE_X55Y84         FDCE                                         r  pmod_clk/count256_reg[3]/C
                         clock pessimism             -0.215    -0.539    
                         clock uncertainty            0.076    -0.463    
    SLICE_X55Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.555    pmod_clk/count256_reg[3]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[7]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.186    -0.203    pmod_clk/reset_s_reg
    SLICE_X55Y84         FDCE                                         f  pmod_clk/count256_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.828    -0.324    pmod_clk/CLK
    SLICE_X55Y84         FDCE                                         r  pmod_clk/count256_reg[7]/C
                         clock pessimism             -0.215    -0.539    
                         clock uncertainty            0.076    -0.463    
    SLICE_X55Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.555    pmod_clk/count256_reg[7]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[9]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.186    -0.203    pmod_clk/reset_s_reg
    SLICE_X55Y84         FDCE                                         f  pmod_clk/count256_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.828    -0.324    pmod_clk/CLK
    SLICE_X55Y84         FDCE                                         r  pmod_clk/count256_reg[9]/C
                         clock pessimism             -0.215    -0.539    
                         clock uncertainty            0.076    -0.463    
    SLICE_X55Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.555    pmod_clk/count256_reg[9]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[10]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.018%)  route 0.279ns (62.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.279    -0.109    pmod_clk/reset_s_reg
    SLICE_X56Y85         FDCE                                         f  pmod_clk/count256_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.830    -0.322    pmod_clk/CLK
    SLICE_X56Y85         FDCE                                         r  pmod_clk/count256_reg[10]/C
                         clock pessimism             -0.194    -0.516    
                         clock uncertainty            0.076    -0.440    
    SLICE_X56Y85         FDCE (Remov_fdce_C_CLR)     -0.067    -0.507    pmod_clk/count256_reg[10]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[11]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.018%)  route 0.279ns (62.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.279    -0.109    pmod_clk/reset_s_reg
    SLICE_X56Y85         FDCE                                         f  pmod_clk/count256_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.830    -0.322    pmod_clk/CLK
    SLICE_X56Y85         FDCE                                         r  pmod_clk/count256_reg[11]/C
                         clock pessimism             -0.194    -0.516    
                         clock uncertainty            0.076    -0.440    
    SLICE_X56Y85         FDCE (Remov_fdce_C_CLR)     -0.067    -0.507    pmod_clk/count256_reg[11]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.398    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_22MHz_clock_change
  To Clock:  clk_22MHz_clock_change_1

Setup :            0  Failing Endpoints,  Worst Slack       40.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.462ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[7]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.518ns (15.996%)  route 2.720ns (84.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 42.255 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.720     0.810    pmod_clk/reset_s_reg
    SLICE_X48Y84         FDCE                                         f  pmod_clk/count8_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.507    42.255    pmod_clk/CLK
    SLICE_X48Y84         FDCE                                         r  pmod_clk/count8_reg[7]/C
                         clock pessimism             -0.502    41.753    
                         clock uncertainty           -0.076    41.677    
    SLICE_X48Y84         FDCE (Recov_fdce_C_CLR)     -0.405    41.272    pmod_clk/count8_reg[7]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                 40.462    

Slack (MET) :             40.462ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[8]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.518ns (15.996%)  route 2.720ns (84.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 42.255 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.720     0.810    pmod_clk/reset_s_reg
    SLICE_X48Y84         FDCE                                         f  pmod_clk/count8_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.507    42.255    pmod_clk/CLK
    SLICE_X48Y84         FDCE                                         r  pmod_clk/count8_reg[8]/C
                         clock pessimism             -0.502    41.753    
                         clock uncertainty           -0.076    41.677    
    SLICE_X48Y84         FDCE (Recov_fdce_C_CLR)     -0.405    41.272    pmod_clk/count8_reg[8]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                 40.462    

Slack (MET) :             40.656ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[0]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.518ns (17.019%)  route 2.526ns (82.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 42.254 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.526     0.615    pmod_clk/reset_s_reg
    SLICE_X47Y83         FDCE                                         f  pmod_clk/count8_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.506    42.254    pmod_clk/CLK
    SLICE_X47Y83         FDCE                                         r  pmod_clk/count8_reg[0]/C
                         clock pessimism             -0.502    41.752    
                         clock uncertainty           -0.076    41.676    
    SLICE_X47Y83         FDCE (Recov_fdce_C_CLR)     -0.405    41.271    pmod_clk/count8_reg[0]
  -------------------------------------------------------------------
                         required time                         41.271    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                 40.656    

Slack (MET) :             40.681ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[23]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.518ns (17.139%)  route 2.504ns (82.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 42.258 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.504     0.594    pmod_clk/reset_s_reg
    SLICE_X47Y88         FDCE                                         f  pmod_clk/count8_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.510    42.258    pmod_clk/CLK
    SLICE_X47Y88         FDCE                                         r  pmod_clk/count8_reg[23]/C
                         clock pessimism             -0.502    41.756    
                         clock uncertainty           -0.076    41.680    
    SLICE_X47Y88         FDCE (Recov_fdce_C_CLR)     -0.405    41.275    pmod_clk/count8_reg[23]
  -------------------------------------------------------------------
                         required time                         41.275    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                 40.681    

Slack (MET) :             40.681ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[24]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.518ns (17.139%)  route 2.504ns (82.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 42.258 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.504     0.594    pmod_clk/reset_s_reg
    SLICE_X47Y88         FDCE                                         f  pmod_clk/count8_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.510    42.258    pmod_clk/CLK
    SLICE_X47Y88         FDCE                                         r  pmod_clk/count8_reg[24]/C
                         clock pessimism             -0.502    41.756    
                         clock uncertainty           -0.076    41.680    
    SLICE_X47Y88         FDCE (Recov_fdce_C_CLR)     -0.405    41.275    pmod_clk/count8_reg[24]
  -------------------------------------------------------------------
                         required time                         41.275    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                 40.681    

Slack (MET) :             40.787ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[5]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.518ns (17.778%)  route 2.396ns (82.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 42.255 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.396     0.485    pmod_clk/reset_s_reg
    SLICE_X47Y84         FDCE                                         f  pmod_clk/count8_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.507    42.255    pmod_clk/CLK
    SLICE_X47Y84         FDCE                                         r  pmod_clk/count8_reg[5]/C
                         clock pessimism             -0.502    41.753    
                         clock uncertainty           -0.076    41.677    
    SLICE_X47Y84         FDCE (Recov_fdce_C_CLR)     -0.405    41.272    pmod_clk/count8_reg[5]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 40.787    

Slack (MET) :             40.787ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[6]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.518ns (17.778%)  route 2.396ns (82.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 42.255 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.396     0.485    pmod_clk/reset_s_reg
    SLICE_X47Y84         FDCE                                         f  pmod_clk/count8_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.507    42.255    pmod_clk/CLK
    SLICE_X47Y84         FDCE                                         r  pmod_clk/count8_reg[6]/C
                         clock pessimism             -0.502    41.753    
                         clock uncertainty           -0.076    41.677    
    SLICE_X47Y84         FDCE (Recov_fdce_C_CLR)     -0.405    41.272    pmod_clk/count8_reg[6]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 40.787    

Slack (MET) :             40.956ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[1]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.518ns (18.884%)  route 2.225ns (81.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 42.254 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.225     0.314    pmod_clk/reset_s_reg
    SLICE_X48Y83         FDCE                                         f  pmod_clk/count8_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.506    42.254    pmod_clk/CLK
    SLICE_X48Y83         FDCE                                         r  pmod_clk/count8_reg[1]/C
                         clock pessimism             -0.502    41.752    
                         clock uncertainty           -0.076    41.676    
    SLICE_X48Y83         FDCE (Recov_fdce_C_CLR)     -0.405    41.271    pmod_clk/count8_reg[1]
  -------------------------------------------------------------------
                         required time                         41.271    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 40.956    

Slack (MET) :             40.956ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[2]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.518ns (18.884%)  route 2.225ns (81.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 42.254 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.225     0.314    pmod_clk/reset_s_reg
    SLICE_X48Y83         FDCE                                         f  pmod_clk/count8_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.506    42.254    pmod_clk/CLK
    SLICE_X48Y83         FDCE                                         r  pmod_clk/count8_reg[2]/C
                         clock pessimism             -0.502    41.752    
                         clock uncertainty           -0.076    41.676    
    SLICE_X48Y83         FDCE (Recov_fdce_C_CLR)     -0.405    41.271    pmod_clk/count8_reg[2]
  -------------------------------------------------------------------
                         required time                         41.271    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 40.956    

Slack (MET) :             40.956ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[3]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.518ns (18.884%)  route 2.225ns (81.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 42.254 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.225     0.314    pmod_clk/reset_s_reg
    SLICE_X48Y83         FDCE                                         f  pmod_clk/count8_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.506    42.254    pmod_clk/CLK
    SLICE_X48Y83         FDCE                                         r  pmod_clk/count8_reg[3]/C
                         clock pessimism             -0.502    41.752    
                         clock uncertainty           -0.076    41.676    
    SLICE_X48Y83         FDCE (Recov_fdce_C_CLR)     -0.405    41.271    pmod_clk/count8_reg[3]
  -------------------------------------------------------------------
                         required time                         41.271    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 40.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[1]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.648%)  route 0.203ns (55.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.203    -0.185    pmod_clk/reset_s_reg
    SLICE_X56Y84         FDCE                                         f  pmod_clk/count256_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.829    -0.323    pmod_clk/CLK
    SLICE_X56Y84         FDCE                                         r  pmod_clk/count256_reg[1]/C
                         clock pessimism             -0.194    -0.517    
                         clock uncertainty            0.076    -0.441    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.508    pmod_clk/count256_reg[1]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[4]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.648%)  route 0.203ns (55.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.203    -0.185    pmod_clk/reset_s_reg
    SLICE_X56Y84         FDCE                                         f  pmod_clk/count256_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.829    -0.323    pmod_clk/CLK
    SLICE_X56Y84         FDCE                                         r  pmod_clk/count256_reg[4]/C
                         clock pessimism             -0.194    -0.517    
                         clock uncertainty            0.076    -0.441    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.508    pmod_clk/count256_reg[4]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[5]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.648%)  route 0.203ns (55.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.203    -0.185    pmod_clk/reset_s_reg
    SLICE_X56Y84         FDCE                                         f  pmod_clk/count256_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.829    -0.323    pmod_clk/CLK
    SLICE_X56Y84         FDCE                                         r  pmod_clk/count256_reg[5]/C
                         clock pessimism             -0.194    -0.517    
                         clock uncertainty            0.076    -0.441    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.508    pmod_clk/count256_reg[5]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[8]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.648%)  route 0.203ns (55.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.203    -0.185    pmod_clk/reset_s_reg
    SLICE_X56Y84         FDCE                                         f  pmod_clk/count256_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.829    -0.323    pmod_clk/CLK
    SLICE_X56Y84         FDCE                                         r  pmod_clk/count256_reg[8]/C
                         clock pessimism             -0.194    -0.517    
                         clock uncertainty            0.076    -0.441    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.508    pmod_clk/count256_reg[8]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[2]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.186    -0.203    pmod_clk/reset_s_reg
    SLICE_X55Y84         FDCE                                         f  pmod_clk/count256_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.828    -0.324    pmod_clk/CLK
    SLICE_X55Y84         FDCE                                         r  pmod_clk/count256_reg[2]/C
                         clock pessimism             -0.215    -0.539    
                         clock uncertainty            0.076    -0.463    
    SLICE_X55Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.555    pmod_clk/count256_reg[2]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[3]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.186    -0.203    pmod_clk/reset_s_reg
    SLICE_X55Y84         FDCE                                         f  pmod_clk/count256_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.828    -0.324    pmod_clk/CLK
    SLICE_X55Y84         FDCE                                         r  pmod_clk/count256_reg[3]/C
                         clock pessimism             -0.215    -0.539    
                         clock uncertainty            0.076    -0.463    
    SLICE_X55Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.555    pmod_clk/count256_reg[3]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[7]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.186    -0.203    pmod_clk/reset_s_reg
    SLICE_X55Y84         FDCE                                         f  pmod_clk/count256_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.828    -0.324    pmod_clk/CLK
    SLICE_X55Y84         FDCE                                         r  pmod_clk/count256_reg[7]/C
                         clock pessimism             -0.215    -0.539    
                         clock uncertainty            0.076    -0.463    
    SLICE_X55Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.555    pmod_clk/count256_reg[7]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[9]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.186    -0.203    pmod_clk/reset_s_reg
    SLICE_X55Y84         FDCE                                         f  pmod_clk/count256_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.828    -0.324    pmod_clk/CLK
    SLICE_X55Y84         FDCE                                         r  pmod_clk/count256_reg[9]/C
                         clock pessimism             -0.215    -0.539    
                         clock uncertainty            0.076    -0.463    
    SLICE_X55Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.555    pmod_clk/count256_reg[9]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[10]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.018%)  route 0.279ns (62.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.279    -0.109    pmod_clk/reset_s_reg
    SLICE_X56Y85         FDCE                                         f  pmod_clk/count256_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.830    -0.322    pmod_clk/CLK
    SLICE_X56Y85         FDCE                                         r  pmod_clk/count256_reg[10]/C
                         clock pessimism             -0.194    -0.516    
                         clock uncertainty            0.076    -0.440    
    SLICE_X56Y85         FDCE (Remov_fdce_C_CLR)     -0.067    -0.507    pmod_clk/count256_reg[10]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[11]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.018%)  route 0.279ns (62.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.279    -0.109    pmod_clk/reset_s_reg
    SLICE_X56Y85         FDCE                                         f  pmod_clk/count256_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.830    -0.322    pmod_clk/CLK
    SLICE_X56Y85         FDCE                                         r  pmod_clk/count256_reg[11]/C
                         clock pessimism             -0.194    -0.516    
                         clock uncertainty            0.076    -0.440    
    SLICE_X56Y85         FDCE (Remov_fdce_C_CLR)     -0.067    -0.507    pmod_clk/count256_reg[11]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.398    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_22MHz_clock_change_1
  To Clock:  clk_22MHz_clock_change_1

Setup :            0  Failing Endpoints,  Worst Slack       40.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.463ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[7]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.518ns (15.996%)  route 2.720ns (84.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 42.255 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.720     0.810    pmod_clk/reset_s_reg
    SLICE_X48Y84         FDCE                                         f  pmod_clk/count8_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.507    42.255    pmod_clk/CLK
    SLICE_X48Y84         FDCE                                         r  pmod_clk/count8_reg[7]/C
                         clock pessimism             -0.502    41.753    
                         clock uncertainty           -0.075    41.678    
    SLICE_X48Y84         FDCE (Recov_fdce_C_CLR)     -0.405    41.273    pmod_clk/count8_reg[7]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                 40.463    

Slack (MET) :             40.463ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[8]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.518ns (15.996%)  route 2.720ns (84.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 42.255 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.720     0.810    pmod_clk/reset_s_reg
    SLICE_X48Y84         FDCE                                         f  pmod_clk/count8_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.507    42.255    pmod_clk/CLK
    SLICE_X48Y84         FDCE                                         r  pmod_clk/count8_reg[8]/C
                         clock pessimism             -0.502    41.753    
                         clock uncertainty           -0.075    41.678    
    SLICE_X48Y84         FDCE (Recov_fdce_C_CLR)     -0.405    41.273    pmod_clk/count8_reg[8]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                 40.463    

Slack (MET) :             40.657ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[0]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.518ns (17.019%)  route 2.526ns (82.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 42.254 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.526     0.615    pmod_clk/reset_s_reg
    SLICE_X47Y83         FDCE                                         f  pmod_clk/count8_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.506    42.254    pmod_clk/CLK
    SLICE_X47Y83         FDCE                                         r  pmod_clk/count8_reg[0]/C
                         clock pessimism             -0.502    41.752    
                         clock uncertainty           -0.075    41.677    
    SLICE_X47Y83         FDCE (Recov_fdce_C_CLR)     -0.405    41.272    pmod_clk/count8_reg[0]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                 40.657    

Slack (MET) :             40.682ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[23]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.518ns (17.139%)  route 2.504ns (82.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 42.258 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.504     0.594    pmod_clk/reset_s_reg
    SLICE_X47Y88         FDCE                                         f  pmod_clk/count8_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.510    42.258    pmod_clk/CLK
    SLICE_X47Y88         FDCE                                         r  pmod_clk/count8_reg[23]/C
                         clock pessimism             -0.502    41.756    
                         clock uncertainty           -0.075    41.681    
    SLICE_X47Y88         FDCE (Recov_fdce_C_CLR)     -0.405    41.276    pmod_clk/count8_reg[23]
  -------------------------------------------------------------------
                         required time                         41.276    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                 40.682    

Slack (MET) :             40.682ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[24]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.518ns (17.139%)  route 2.504ns (82.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 42.258 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.504     0.594    pmod_clk/reset_s_reg
    SLICE_X47Y88         FDCE                                         f  pmod_clk/count8_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.510    42.258    pmod_clk/CLK
    SLICE_X47Y88         FDCE                                         r  pmod_clk/count8_reg[24]/C
                         clock pessimism             -0.502    41.756    
                         clock uncertainty           -0.075    41.681    
    SLICE_X47Y88         FDCE (Recov_fdce_C_CLR)     -0.405    41.276    pmod_clk/count8_reg[24]
  -------------------------------------------------------------------
                         required time                         41.276    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                 40.682    

Slack (MET) :             40.788ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[5]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.518ns (17.778%)  route 2.396ns (82.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 42.255 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.396     0.485    pmod_clk/reset_s_reg
    SLICE_X47Y84         FDCE                                         f  pmod_clk/count8_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.507    42.255    pmod_clk/CLK
    SLICE_X47Y84         FDCE                                         r  pmod_clk/count8_reg[5]/C
                         clock pessimism             -0.502    41.753    
                         clock uncertainty           -0.075    41.678    
    SLICE_X47Y84         FDCE (Recov_fdce_C_CLR)     -0.405    41.273    pmod_clk/count8_reg[5]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 40.788    

Slack (MET) :             40.788ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[6]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.518ns (17.778%)  route 2.396ns (82.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 42.255 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.396     0.485    pmod_clk/reset_s_reg
    SLICE_X47Y84         FDCE                                         f  pmod_clk/count8_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.507    42.255    pmod_clk/CLK
    SLICE_X47Y84         FDCE                                         r  pmod_clk/count8_reg[6]/C
                         clock pessimism             -0.502    41.753    
                         clock uncertainty           -0.075    41.678    
    SLICE_X47Y84         FDCE (Recov_fdce_C_CLR)     -0.405    41.273    pmod_clk/count8_reg[6]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 40.788    

Slack (MET) :             40.957ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[1]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.518ns (18.884%)  route 2.225ns (81.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 42.254 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.225     0.314    pmod_clk/reset_s_reg
    SLICE_X48Y83         FDCE                                         f  pmod_clk/count8_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.506    42.254    pmod_clk/CLK
    SLICE_X48Y83         FDCE                                         r  pmod_clk/count8_reg[1]/C
                         clock pessimism             -0.502    41.752    
                         clock uncertainty           -0.075    41.677    
    SLICE_X48Y83         FDCE (Recov_fdce_C_CLR)     -0.405    41.272    pmod_clk/count8_reg[1]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 40.957    

Slack (MET) :             40.957ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[2]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.518ns (18.884%)  route 2.225ns (81.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 42.254 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.225     0.314    pmod_clk/reset_s_reg
    SLICE_X48Y83         FDCE                                         f  pmod_clk/count8_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.506    42.254    pmod_clk/CLK
    SLICE_X48Y83         FDCE                                         r  pmod_clk/count8_reg[2]/C
                         clock pessimism             -0.502    41.752    
                         clock uncertainty           -0.075    41.677    
    SLICE_X48Y83         FDCE (Recov_fdce_C_CLR)     -0.405    41.272    pmod_clk/count8_reg[2]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 40.957    

Slack (MET) :             40.957ns  (required time - arrival time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count8_reg[3]/CLR
                            (recovery check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_22MHz_clock_change_1 rise@44.286ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.518ns (18.884%)  route 2.225ns (81.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 42.254 - 44.286 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.618    -2.429    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.518    -1.911 f  reset_s_reg/Q
                         net (fo=88, routed)          2.225     0.314    pmod_clk/reset_s_reg
    SLICE_X48Y83         FDCE                                         f  pmod_clk/count8_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                     44.286    44.286 r  
    E3                                                0.000    44.286 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    44.286    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.697 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.878    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    39.022 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.656    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.747 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         1.506    42.254    pmod_clk/CLK
    SLICE_X48Y83         FDCE                                         r  pmod_clk/count8_reg[3]/C
                         clock pessimism             -0.502    41.752    
                         clock uncertainty           -0.075    41.677    
    SLICE_X48Y83         FDCE (Recov_fdce_C_CLR)     -0.405    41.272    pmod_clk/count8_reg[3]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 40.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[1]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.648%)  route 0.203ns (55.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.203    -0.185    pmod_clk/reset_s_reg
    SLICE_X56Y84         FDCE                                         f  pmod_clk/count256_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.829    -0.323    pmod_clk/CLK
    SLICE_X56Y84         FDCE                                         r  pmod_clk/count256_reg[1]/C
                         clock pessimism             -0.194    -0.517    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.584    pmod_clk/count256_reg[1]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[4]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.648%)  route 0.203ns (55.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.203    -0.185    pmod_clk/reset_s_reg
    SLICE_X56Y84         FDCE                                         f  pmod_clk/count256_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.829    -0.323    pmod_clk/CLK
    SLICE_X56Y84         FDCE                                         r  pmod_clk/count256_reg[4]/C
                         clock pessimism             -0.194    -0.517    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.584    pmod_clk/count256_reg[4]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[5]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.648%)  route 0.203ns (55.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.203    -0.185    pmod_clk/reset_s_reg
    SLICE_X56Y84         FDCE                                         f  pmod_clk/count256_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.829    -0.323    pmod_clk/CLK
    SLICE_X56Y84         FDCE                                         r  pmod_clk/count256_reg[5]/C
                         clock pessimism             -0.194    -0.517    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.584    pmod_clk/count256_reg[5]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[8]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.648%)  route 0.203ns (55.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.203    -0.185    pmod_clk/reset_s_reg
    SLICE_X56Y84         FDCE                                         f  pmod_clk/count256_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.829    -0.323    pmod_clk/CLK
    SLICE_X56Y84         FDCE                                         r  pmod_clk/count256_reg[8]/C
                         clock pessimism             -0.194    -0.517    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.584    pmod_clk/count256_reg[8]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[2]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.186    -0.203    pmod_clk/reset_s_reg
    SLICE_X55Y84         FDCE                                         f  pmod_clk/count256_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.828    -0.324    pmod_clk/CLK
    SLICE_X55Y84         FDCE                                         r  pmod_clk/count256_reg[2]/C
                         clock pessimism             -0.215    -0.539    
    SLICE_X55Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    pmod_clk/count256_reg[2]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[3]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.186    -0.203    pmod_clk/reset_s_reg
    SLICE_X55Y84         FDCE                                         f  pmod_clk/count256_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.828    -0.324    pmod_clk/CLK
    SLICE_X55Y84         FDCE                                         r  pmod_clk/count256_reg[3]/C
                         clock pessimism             -0.215    -0.539    
    SLICE_X55Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    pmod_clk/count256_reg[3]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[7]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.186    -0.203    pmod_clk/reset_s_reg
    SLICE_X55Y84         FDCE                                         f  pmod_clk/count256_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.828    -0.324    pmod_clk/CLK
    SLICE_X55Y84         FDCE                                         r  pmod_clk/count256_reg[7]/C
                         clock pessimism             -0.215    -0.539    
    SLICE_X55Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    pmod_clk/count256_reg[7]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[9]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.186    -0.203    pmod_clk/reset_s_reg
    SLICE_X55Y84         FDCE                                         f  pmod_clk/count256_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.828    -0.324    pmod_clk/CLK
    SLICE_X55Y84         FDCE                                         r  pmod_clk/count256_reg[9]/C
                         clock pessimism             -0.215    -0.539    
    SLICE_X55Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    pmod_clk/count256_reg[9]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[10]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.018%)  route 0.279ns (62.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.279    -0.109    pmod_clk/reset_s_reg
    SLICE_X56Y85         FDCE                                         f  pmod_clk/count256_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.830    -0.322    pmod_clk/CLK
    SLICE_X56Y85         FDCE                                         r  pmod_clk/count256_reg[10]/C
                         clock pessimism             -0.194    -0.516    
    SLICE_X56Y85         FDCE (Remov_fdce_C_CLR)     -0.067    -0.583    pmod_clk/count256_reg[10]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 reset_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            pmod_clk/count256_reg[11]/CLR
                            (removal check against rising-edge clock clk_22MHz_clock_change_1  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_22MHz_clock_change_1 rise@0.000ns - clk_22MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.018%)  route 0.279ns (62.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.560    -0.552    clk_22MHz
    SLICE_X54Y84         FDPE                                         r  reset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.388 f  reset_s_reg/Q
                         net (fo=88, routed)          0.279    -0.109    pmod_clk/reset_s_reg
    SLICE_X56Y85         FDCE                                         f  pmod_clk/count256_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_22MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_22MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=352, routed)         0.830    -0.322    pmod_clk/CLK
    SLICE_X56Y85         FDCE                                         r  pmod_clk/count256_reg[11]/C
                         clock pessimism             -0.194    -0.516    
    SLICE_X56Y85         FDCE (Remov_fdce_C_CLR)     -0.067    -0.583    pmod_clk/count256_reg[11]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.474    





