{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1644732075313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644732075314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 13 14:01:15 2022 " "Processing started: Sun Feb 13 14:01:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644732075314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1644732075314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dual_ov5640_hdmi -c dual_ov5640_hdmi " "Command: quartus_map --read_settings_files=on --write_settings_files=off dual_ov5640_hdmi -c dual_ov5640_hdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1644732075314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1644732075933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA sd_write.v(28) " "Verilog HDL Declaration information at sd_write.v(28): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../rtl/sd/sd_write.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_write.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1644732076052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_busy WR_BUSY sd_write.v(32) " "Verilog HDL Declaration information at sd_write.v(32): object \"wr_busy\" differs only in case from object \"WR_BUSY\" in the same scope" {  } { { "../rtl/sd/sd_write.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_write.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1644732076052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sd/sd_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sd/sd_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_write " "Found entity 1: sd_write" {  } { { "../rtl/sd/sd_write.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_write.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076055 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA sd_read.v(31) " "Verilog HDL Declaration information at sd_read.v(31): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../rtl/sd/sd_read.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_read.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1644732076058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sd/sd_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sd/sd_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_read " "Found entity 1: sd_read" {  } { { "../rtl/sd/sd_read.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_read.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "init_end INIT_END sd_init.v(30) " "Verilog HDL Declaration information at sd_init.v(30): object \"init_end\" differs only in case from object \"INIT_END\" in the same scope" {  } { { "../rtl/sd/sd_init.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_init.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1644732076062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sd/sd_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sd/sd_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_init " "Found entity 1: sd_init" {  } { { "../rtl/sd/sd_init.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_init.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sd/sd_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sd/sd_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_ctrl " "Found entity 1: sd_ctrl" {  } { { "../rtl/sd/sd_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/key_filter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h_disp H_DISP video_driver.v(37) " "Verilog HDL Declaration information at video_driver.v(37): object \"h_disp\" differs only in case from object \"H_DISP\" in the same scope" {  } { { "../rtl/hdmi/video_driver.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/video_driver.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1644732076071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "v_disp V_DISP video_driver.v(39) " "Verilog HDL Declaration information at video_driver.v(39): object \"v_disp\" differs only in case from object \"V_DISP\" in the same scope" {  } { { "../rtl/hdmi/video_driver.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/video_driver.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1644732076072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/video_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/video_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_driver " "Found entity 1: video_driver" {  } { { "../rtl/hdmi/video_driver.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/video_driver.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/serializer_10_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/serializer_10_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 serializer_10_to_1 " "Found entity 1: serializer_10_to_1" {  } { { "../rtl/hdmi/serializer_10_to_1.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/serializer_10_to_1.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/lcd_disply.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/lcd_disply.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_disply " "Found entity 1: lcd_disply" {  } { { "../rtl/hdmi/lcd_disply.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/lcd_disply.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/hdmi_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/hdmi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_top " "Found entity 1: hdmi_top" {  } { { "../rtl/hdmi/hdmi_top.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/hdmi_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/dvi_transmitter_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/dvi_transmitter_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvi_transmitter_top " "Found entity 1: dvi_transmitter_top" {  } { { "../rtl/hdmi/dvi_transmitter_top.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/dvi_transmitter_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/dvi_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/dvi_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvi_encoder " "Found entity 1: dvi_encoder" {  } { { "../rtl/hdmi/dvi_encoder.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/dvi_encoder.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/asyn_rst_syn.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/asyn_rst_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 asyn_rst_syn " "Found entity 1: asyn_rst_syn" {  } { { "../rtl/hdmi/asyn_rst_syn.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/asyn_rst_syn.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/ov5640/picture_size.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/ov5640/picture_size.v" { { "Info" "ISGN_ENTITY_NAME" "1 picture_size " "Found entity 1: picture_size" {  } { { "../rtl/ov5640/picture_size.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/picture_size.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/ov5640/ov5640_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/ov5640/ov5640_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_dri " "Found entity 1: ov5640_dri" {  } { { "../rtl/ov5640/ov5640_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/ov5640_dri.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/ov5640/ov5640_capture_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/ov5640/ov5640_capture_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV5640_capture_data " "Found entity 1: OV5640_capture_data" {  } { { "../rtl/ov5640/OV5640_capture_data.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/OV5640_capture_data.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ov5640_rgb565_cfg " "Found entity 1: i2c_ov5640_rgb565_cfg" {  } { { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dri " "Found entity 1: i2c_dri" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_fifo_ctrl " "Found entity 1: sdram_fifo_ctrl" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_data " "Found entity 1: sdram_data" {  } { { "../rtl/sdram/sdram_data.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_data.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../rtl/sdram/sdram_controller.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_controller.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "../rtl/sdram/sdram_cmd.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_cmd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TOTAL_H_PIXEL total_h_pixel dual_ov5640_hdmi.v(72) " "Verilog HDL Declaration information at dual_ov5640_hdmi.v(72): object \"TOTAL_H_PIXEL\" differs only in case from object \"total_h_pixel\" in the same scope" {  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1644732076146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TOTAL_V_PIXEL total_v_pixel dual_ov5640_hdmi.v(73) " "Verilog HDL Declaration information at dual_ov5640_hdmi.v(73): object \"TOTAL_V_PIXEL\" differs only in case from object \"total_v_pixel\" in the same scope" {  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1644732076146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_ov5640_hdmi " "Found entity 1: dual_ov5640_hdmi" {  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ddio_out/ddio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ddio_out/ddio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out " "Found entity 1: ddio_out" {  } { { "ipcore/ddio_out/ddio_out.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/ddio_out/ddio_out.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_hdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi " "Found entity 1: pll_hdmi" {  } { { "ipcore/pll_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll_hdmi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/sd_wr_fifo/sd_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/sd_wr_fifo/sd_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_wr_fifo " "Found entity 1: sd_wr_fifo" {  } { { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076161 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dual_ov5640_hdmi " "Elaborating entity \"dual_ov5640_hdmi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1644732076562 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_init_done dual_ov5640_hdmi.v(82) " "Verilog HDL or VHDL warning at dual_ov5640_hdmi.v(82): object \"sys_init_done\" assigned a value but never read" {  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1644732076564 "|dual_ov5640_hdmi"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cam_init_done0 dual_ov5640_hdmi.v(92) " "Verilog HDL warning at dual_ov5640_hdmi.v(92): object cam_init_done0 used but never assigned" {  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 92 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1644732076564 "|dual_ov5640_hdmi"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cam_init_done1 dual_ov5640_hdmi.v(93) " "Verilog HDL warning at dual_ov5640_hdmi.v(93): object cam_init_done1 used but never assigned" {  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 93 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1644732076564 "|dual_ov5640_hdmi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:u_pll " "Elaborating entity \"pll\" for hierarchy \"pll:u_pll\"" {  } { { "../rtl/dual_ov5640_hdmi.v" "u_pll" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:u_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "altpll_component" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:u_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732076632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:u_pll\|altpll:altpll_component " "Instantiated megafunction \"pll:u_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1667 " "Parameter \"clk1_phase_shift\" = \"-1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 10000 " "Parameter \"clk3_phase_shift\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076634 ""}  } { { "ipcore/pll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1644732076634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi pll_hdmi:pll_hdmi_inst " "Elaborating entity \"pll_hdmi\" for hierarchy \"pll_hdmi:pll_hdmi_inst\"" {  } { { "../rtl/dual_ov5640_hdmi.v" "pll_hdmi_inst" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_hdmi:pll_hdmi_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll_hdmi.v" "altpll_component" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll_hdmi.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll_hdmi.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 71 " "Parameter \"clk0_multiply_by\" = \"71\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 71 " "Parameter \"clk1_multiply_by\" = \"71\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_hdmi " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_hdmi\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076779 ""}  } { { "ipcore/pll_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll_hdmi.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1644732076779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_hdmi_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_hdmi_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi_altpll " "Found entity 1: pll_hdmi_altpll" {  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_hdmi_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732076864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732076864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi_altpll pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated " "Elaborating entity \"pll_hdmi_altpll\" for hierarchy \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_cmos0_inst " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_cmos0_inst\"" {  } { { "../rtl/dual_ov5640_hdmi.v" "key_filter_cmos0_inst" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_dri ov5640_dri:u0_ov5640_dri " "Elaborating entity \"ov5640_dri\" for hierarchy \"ov5640_dri:u0_ov5640_dri\"" {  } { { "../rtl/dual_ov5640_hdmi.v" "u0_ov5640_dri" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ov5640_rgb565_cfg ov5640_dri:u0_ov5640_dri\|i2c_ov5640_rgb565_cfg:u_i2c_cfg " "Elaborating entity \"i2c_ov5640_rgb565_cfg\" for hierarchy \"ov5640_dri:u0_ov5640_dri\|i2c_ov5640_rgb565_cfg:u_i2c_cfg\"" {  } { { "../rtl/ov5640/ov5640_dri.v" "u_i2c_cfg" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/ov5640_dri.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_dri ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr " "Elaborating entity \"i2c_dri\" for hierarchy \"ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\"" {  } { { "../rtl/ov5640/ov5640_dri.v" "u_i2c_dr" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/ov5640_dri.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 9 i2c_dri.v(81) " "Verilog HDL assignment warning at i2c_dri.v(81): truncated value with size 27 to match size of target (9)" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644732076891 "|dual_ov5640_hdmi|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV5640_capture_data ov5640_dri:u0_ov5640_dri\|OV5640_capture_data:u_cmos_capture_data " "Elaborating entity \"OV5640_capture_data\" for hierarchy \"ov5640_dri:u0_ov5640_dri\|OV5640_capture_data:u_cmos_capture_data\"" {  } { { "../rtl/ov5640/ov5640_dri.v" "u_cmos_capture_data" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/ov5640_dri.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:u_sdram_top " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:u_sdram_top\"" {  } { { "../rtl/dual_ov5640_hdmi.v" "u_sdram_top" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_fifo_ctrl sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl " "Elaborating entity \"sdram_fifo_ctrl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_fifo_ctrl" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_top.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076916 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_valid_r2 sdram_fifo_ctrl.v(91) " "Verilog HDL or VHDL warning at sdram_fifo_ctrl.v(91): object \"read_valid_r2\" assigned a value but never read" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1644732076921 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0 " "Elaborating entity \"wrfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u_wrfifo0" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732076930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "dcfifo_component" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732077026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077027 ""}  } { { "../rtl/sdram/wrfifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1644732077027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0ol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_0ol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0ol1 " "Found entity 1: dcfifo_0ol1" {  } { { "db/dcfifo_0ol1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732077105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732077105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0ol1 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated " "Elaborating entity \"dcfifo_0ol1\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_8ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_8ib " "Found entity 1: a_gray2bin_8ib" {  } { { "db/a_gray2bin_8ib.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/a_gray2bin_8ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732077130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732077130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_8ib sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_8ib\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_0ol1.tdf" "rdptr_g_gray2bin" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_777.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_777 " "Found entity 1: a_graycounter_777" {  } { { "db/a_graycounter_777.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/a_graycounter_777.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732077210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732077210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_777 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|a_graycounter_777:rdptr_g1p " "Elaborating entity \"a_graycounter_777\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|a_graycounter_777:rdptr_g1p\"" {  } { { "db/dcfifo_0ol1.tdf" "rdptr_g1p" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3lc " "Found entity 1: a_graycounter_3lc" {  } { { "db/a_graycounter_3lc.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/a_graycounter_3lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732077289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732077289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3lc sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|a_graycounter_3lc:wrptr_g1p " "Elaborating entity \"a_graycounter_3lc\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|a_graycounter_3lc:wrptr_g1p\"" {  } { { "db/dcfifo_0ol1.tdf" "wrptr_g1p" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gm31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gm31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gm31 " "Found entity 1: altsyncram_gm31" {  } { { "db/altsyncram_gm31.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_gm31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732077372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732077372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gm31 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|altsyncram_gm31:fifo_ram " "Elaborating entity \"altsyncram_gm31\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|altsyncram_gm31:fifo_ram\"" {  } { { "db/dcfifo_0ol1.tdf" "fifo_ram" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732077397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732077397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|dffpipe_qe9:rs_brp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|dffpipe_qe9:rs_brp\"" {  } { { "db/dcfifo_0ol1.tdf" "rs_brp" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732077424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732077424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\"" {  } { { "db/dcfifo_0ol1.tdf" "rs_dgwp" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732077448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732077448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\|dffpipe_re9:dffpipe11 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\|dffpipe_re9:dffpipe11\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe11" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_0ol1.tdf" "ws_dgrp" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732077535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732077535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_0ol1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732077635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732077635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_0ol1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1 " "Elaborating entity \"rdfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u_rdfifo1" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "dcfifo_component" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732077864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077864 ""}  } { { "../rtl/sdram/rdfifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1644732077864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_jol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_jol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_jol1 " "Found entity 1: dcfifo_jol1" {  } { { "db/dcfifo_jol1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_jol1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732077941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732077941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_jol1 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated " "Elaborating entity \"dcfifo_jol1\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_f98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_f98 " "Found entity 1: alt_synch_pipe_f98" {  } { { "db/alt_synch_pipe_f98.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/alt_synch_pipe_f98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732077983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732077983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_f98 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated\|alt_synch_pipe_f98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_f98\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated\|alt_synch_pipe_f98:rs_dgwp\"" {  } { { "db/dcfifo_jol1.tdf" "rs_dgwp" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_jol1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732077985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/alt_synch_pipe_1e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732078017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732078017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\"" {  } { { "db/dcfifo_jol1.tdf" "ws_dgrp" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_jol1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732078041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732078041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe4 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe4\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe4" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/alt_synch_pipe_1e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_controller" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_top.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_ctrl" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_controller.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd " "Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_cmd" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_controller.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_data sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data " "Elaborating entity \"sdram_data\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_data" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_controller.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_top hdmi_top:u_hdmi_top " "Elaborating entity \"hdmi_top\" for hierarchy \"hdmi_top:u_hdmi_top\"" {  } { { "../rtl/dual_ov5640_hdmi.v" "u_hdmi_top" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_driver hdmi_top:u_hdmi_top\|video_driver:u_video_driver " "Elaborating entity \"video_driver\" for hierarchy \"hdmi_top:u_hdmi_top\|video_driver:u_video_driver\"" {  } { { "../rtl/hdmi/hdmi_top.v" "u_video_driver" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/hdmi_top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078276 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_data video_driver.v(89) " "Verilog HDL or VHDL warning at video_driver.v(89): object \"pixel_data\" assigned a value but never read" {  } { { "../rtl/hdmi/video_driver.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/video_driver.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1644732078279 "|dual_ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_disply hdmi_top:u_hdmi_top\|lcd_disply:u_lcd_disply " "Elaborating entity \"lcd_disply\" for hierarchy \"hdmi_top:u_hdmi_top\|lcd_disply:u_lcd_disply\"" {  } { { "../rtl/hdmi/hdmi_top.v" "u_lcd_disply" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/hdmi_top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078284 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "char0 lcd_disply.v(44) " "Verilog HDL or VHDL warning at lcd_disply.v(44): object \"char0\" assigned a value but never read" {  } { { "../rtl/hdmi/lcd_disply.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/lcd_disply.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1644732078347 "|dual_ov5640_hdmi|hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "char1 lcd_disply.v(45) " "Verilog HDL or VHDL warning at lcd_disply.v(45): object \"char1\" assigned a value but never read" {  } { { "../rtl/hdmi/lcd_disply.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/lcd_disply.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1644732078347 "|dual_ov5640_hdmi|hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "char2\[32\] 0 lcd_disply.v(46) " "Net \"char2\[32\]\" at lcd_disply.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/hdmi/lcd_disply.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/lcd_disply.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1644732078347 "|dual_ov5640_hdmi|hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "char3\[32\] 0 lcd_disply.v(47) " "Net \"char3\[32\]\" at lcd_disply.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/hdmi/lcd_disply.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/lcd_disply.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1644732078347 "|dual_ov5640_hdmi|hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvi_transmitter_top hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0 " "Elaborating entity \"dvi_transmitter_top\" for hierarchy \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\"" {  } { { "../rtl/hdmi/hdmi_top.v" "u_rgb2dvi_0" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/hdmi_top.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asyn_rst_syn hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|asyn_rst_syn:reset_syn " "Elaborating entity \"asyn_rst_syn\" for hierarchy \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|asyn_rst_syn:reset_syn\"" {  } { { "../rtl/hdmi/dvi_transmitter_top.v" "reset_syn" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/dvi_transmitter_top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvi_encoder hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_b " "Elaborating entity \"dvi_encoder\" for hierarchy \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_b\"" {  } { { "../rtl/hdmi/dvi_transmitter_top.v" "encoder_b" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/dvi_transmitter_top.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serializer_10_to_1 hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b " "Elaborating entity \"serializer_10_to_1\" for hierarchy \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\"" {  } { { "../rtl/hdmi/dvi_transmitter_top.v" "serializer_b" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/dvi_transmitter_top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p " "Elaborating entity \"ddio_out\" for hierarchy \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\"" {  } { { "../rtl/hdmi/serializer_10_to_1.v" "u_ddio_out_p" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/serializer_10_to_1.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ipcore/ddio_out/ddio_out.v" "ALTDDIO_OUT_component" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ipcore/ddio_out/ddio_out.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732078417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078417 ""}  } { { "ipcore/ddio_out/ddio_out.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1644732078417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_p9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_p9j " "Found entity 1: ddio_out_p9j" {  } { { "db/ddio_out_p9j.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/ddio_out_p9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732078514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732078514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_p9j hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated " "Elaborating entity \"ddio_out_p9j\" for hierarchy \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_ctrl sd_ctrl:sd_ctrl_inst " "Elaborating entity \"sd_ctrl\" for hierarchy \"sd_ctrl:sd_ctrl_inst\"" {  } { { "../rtl/dual_ov5640_hdmi.v" "sd_ctrl_inst" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_init sd_ctrl:sd_ctrl_inst\|sd_init:sd_init_inst " "Elaborating entity \"sd_init\" for hierarchy \"sd_ctrl:sd_ctrl_inst\|sd_init:sd_init_inst\"" {  } { { "../rtl/sd/sd_ctrl.v" "sd_init_inst" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_ctrl.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_write sd_ctrl:sd_ctrl_inst\|sd_write:sd_write_inst " "Elaborating entity \"sd_write\" for hierarchy \"sd_ctrl:sd_ctrl_inst\|sd_write:sd_write_inst\"" {  } { { "../rtl/sd/sd_ctrl.v" "sd_write_inst" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_ctrl.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_read sd_ctrl:sd_ctrl_inst\|sd_read:sd_read_inst " "Elaborating entity \"sd_read\" for hierarchy \"sd_ctrl:sd_ctrl_inst\|sd_read:sd_read_inst\"" {  } { { "../rtl/sd/sd_ctrl.v" "sd_read_inst" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_ctrl.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_wr_fifo sd_wr_fifo:sd_wr_fifo_inst " "Elaborating entity \"sd_wr_fifo\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\"" {  } { { "../rtl/dual_ov5640_hdmi.v" "sd_wr_fifo_inst" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "dcfifo_component" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732078736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078736 ""}  } { { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1644732078736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_93f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_93f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_93f1 " "Found entity 1: dcfifo_93f1" {  } { { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732078812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732078812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_93f1 sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated " "Elaborating entity \"dcfifo_93f1\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732078836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732078836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_93f1.tdf" "rdptr_g_gray2bin" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4p6 " "Found entity 1: a_graycounter_4p6" {  } { { "db/a_graycounter_4p6.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/a_graycounter_4p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732078917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732078917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4p6 sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|a_graycounter_4p6:rdptr_g1p " "Elaborating entity \"a_graycounter_4p6\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|a_graycounter_4p6:rdptr_g1p\"" {  } { { "db/dcfifo_93f1.tdf" "rdptr_g1p" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_07c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_07c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_07c " "Found entity 1: a_graycounter_07c" {  } { { "db/a_graycounter_07c.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/a_graycounter_07c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732078995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732078995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_07c sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|a_graycounter_07c:wrptr_g1p " "Elaborating entity \"a_graycounter_07c\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|a_graycounter_07c:wrptr_g1p\"" {  } { { "db/dcfifo_93f1.tdf" "wrptr_g1p" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732078998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q211.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q211 " "Found entity 1: altsyncram_q211" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732079078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732079078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q211 sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram " "Elaborating entity \"altsyncram_q211\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\"" {  } { { "db/dcfifo_93f1.tdf" "fifo_ram" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732079081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_a09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_a09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_a09 " "Found entity 1: dffpipe_a09" {  } { { "db/dffpipe_a09.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dffpipe_a09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732079101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732079101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_a09 sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|dffpipe_a09:rs_brp " "Elaborating entity \"dffpipe_a09\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|dffpipe_a09:rs_brp\"" {  } { { "db/dcfifo_93f1.tdf" "rs_brp" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732079103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_c7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_c7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_c7d " "Found entity 1: alt_synch_pipe_c7d" {  } { { "db/alt_synch_pipe_c7d.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/alt_synch_pipe_c7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732079127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732079127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_c7d sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_c7d\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp\"" {  } { { "db/dcfifo_93f1.tdf" "rs_dgwp" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732079130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dffpipe_b09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732079150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732079150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp\|dffpipe_b09:dffpipe13 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp\|dffpipe_b09:dffpipe13\"" {  } { { "db/alt_synch_pipe_c7d.tdf" "dffpipe13" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/alt_synch_pipe_c7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732079153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d7d " "Found entity 1: alt_synch_pipe_d7d" {  } { { "db/alt_synch_pipe_d7d.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/alt_synch_pipe_d7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732079174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732079174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d7d sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_d7d\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp\"" {  } { { "db/dcfifo_93f1.tdf" "ws_dgrp" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732079177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732079197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732079197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp\|dffpipe_c09:dffpipe16 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp\|dffpipe_c09:dffpipe16\"" {  } { { "db/alt_synch_pipe_d7d.tdf" "dffpipe16" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/alt_synch_pipe_d7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732079199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732079275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732079275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_93f1.tdf" "rdempty_eq_comp" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644732079278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u024.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u024.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u024 " "Found entity 1: altsyncram_u024" {  } { { "db/altsyncram_u024.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_u024.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732081360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732081360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732081597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732081597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732081711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732081711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732081909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732081909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732081989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732081989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732082108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732082108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732082284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732082284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732082366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732082366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732082496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732082496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644732082577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644732082577 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732082706 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[1\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 72 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732084888 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[2\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 104 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732084888 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[3\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 136 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732084888 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[4\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 168 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732084888 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[5\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 200 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732084888 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[6\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 232 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732084888 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[7\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 264 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732084888 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[8\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 296 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732084888 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[9\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 328 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732084888 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[10\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 360 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732084888 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[11\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 392 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732084888 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[12\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 424 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732084888 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[13\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 456 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732084888 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[14\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 488 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732084888 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[15\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 520 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732084888 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1644732084888 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1644732084888 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1644732094780 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" 40 -1 0 } } { "../rtl/sdram/sdram_cmd.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_cmd.v" 71 -1 0 } } { "../rtl/sd/sd_init.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_init.v" 27 -1 0 } } { "../rtl/sd/sd_write.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_write.v" 30 -1 0 } } { "../rtl/sd/sd_init.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_init.v" 28 -1 0 } } { "../rtl/sd/sd_read.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_read.v" 34 -1 0 } } { "../rtl/sd/sd_write.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_write.v" 31 -1 0 } } { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" 45 -1 0 } } { "db/dcfifo_jol1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_jol1.tdf" 60 2 0 } } { "db/dcfifo_jol1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_jol1.tdf" 64 2 0 } } { "db/a_graycounter_777.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/a_graycounter_777.tdf" 32 2 0 } } { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" 59 -1 0 } } { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" 58 -1 0 } } { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 35 -1 0 } } { "../rtl/hdmi/asyn_rst_syn.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/asyn_rst_syn.v" 46 -1 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/a_graycounter_3lc.tdf" 32 2 0 } } { "db/a_graycounter_777.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/a_graycounter_777.tdf" 47 2 0 } } { "db/dcfifo_0ol1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 58 2 0 } } { "db/dcfifo_0ol1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 62 2 0 } } { "../rtl/hdmi/asyn_rst_syn.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/asyn_rst_syn.v" 31 -1 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/a_graycounter_3lc.tdf" 47 2 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 106 -1 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 107 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1644732094974 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1644732094975 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[22\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[22\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[22\]~1 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[22\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[22\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[22\]~1\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[22\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[22\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[22\]~1 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[22\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[22\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[22\]~1\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[23\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[23\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[23\]~5 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[23\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[23\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[23\]~5\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[23\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[23\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[23\]~5 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[23\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[23\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[23\]~5\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[9\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[9\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[9\]~9 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[9\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[9\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[9\]~9\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[9\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[9\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[9\]~9 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[9\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[9\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[9\]~9\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[10\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[10\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[10\]~13 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[10\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[10\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[10\]~13\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[10\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[10\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[10\]~13 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[10\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[10\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[10\]~13\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[11\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[11\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[11\]~17 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[11\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[11\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[11\]~17\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[11\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[11\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[11\]~17 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[11\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[11\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[11\]~17\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[12\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[12\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[12\]~21 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[12\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[12\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[12\]~21\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[12\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[12\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[12\]~21 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[12\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[12\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[12\]~21\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[13\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[13\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[13\]~25 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[13\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[13\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[13\]~25\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[13\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[13\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[13\]~25 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[13\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[13\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[13\]~25\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[14\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[14\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[14\]~29 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[14\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[14\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[14\]~29\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[14\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[14\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[14\]~29 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[14\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[14\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[14\]~29\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[15\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[15\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[15\]~33 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[15\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[15\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[15\]~33\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[15\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[15\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[15\]~33 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[15\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[15\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[15\]~33\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[16\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[16\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[16\]~37 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[16\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[16\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[16\]~37\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[16\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[16\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[16\]~37 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[16\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[16\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[16\]~37\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[17\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[17\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[17\]~41 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[17\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[17\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[17\]~41\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[17\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[17\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[17\]~41 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[17\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[17\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[17\]~41\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[18\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[18\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[18\]~45 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[18\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[18\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[18\]~45\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[18\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[18\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[18\]~45 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[18\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[18\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[18\]~45\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[19\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[19\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[19\]~49 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[19\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[19\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[19\]~49\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[19\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[19\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[19\]~49 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[19\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[19\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[19\]~49\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[20\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[20\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[20\]~53 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[20\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[20\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[20\]~53\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[20\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[20\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[20\]~53 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[20\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[20\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[20\]~53\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[21\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[21\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[21\]~57 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[21\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[21\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[21\]~57\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[21\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[21\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[21\]~57 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[21\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[21\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[21\]~57\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644732094978 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1644732094978 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cam0_pwdn GND " "Pin \"cam0_pwdn\" is stuck at GND" {  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1644732101250 "|dual_ov5640_hdmi|cam0_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "cam1_pwdn GND " "Pin \"cam1_pwdn\" is stuck at GND" {  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1644732101250 "|dual_ov5640_hdmi|cam1_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1644732101250 "|dual_ov5640_hdmi|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1644732101250 "|dual_ov5640_hdmi|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1644732101250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732101621 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1644732114946 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[0\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[0\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[0\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[0\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[0\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[0\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[10\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[10\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[10\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[10\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[10\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[10\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[11\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[11\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[11\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[11\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[11\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[11\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[12\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[12\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[12\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[12\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[12\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[12\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[13\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[13\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[13\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[13\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[13\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[13\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[14\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[14\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[14\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[14\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[14\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[14\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[15\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[15\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[15\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[15\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[15\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[15\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[1\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[1\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[1\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[1\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[1\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[1\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[2\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[2\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[2\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[2\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[2\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[2\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[3\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[3\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[3\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[3\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[3\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[3\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[4\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[4\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[4\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[4\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[4\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[4\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[5\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[5\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[5\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[5\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[5\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[5\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[6\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[6\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[6\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[6\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[6\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[6\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[7\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[7\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[7\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[7\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[7\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[7\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[8\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[8\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[8\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[8\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[8\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[8\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[9\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[9\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[9\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[9\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[9\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[9\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[0\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[0\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[0\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[0\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[0\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[0\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[1\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[1\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[1\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[1\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[1\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[1\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[2\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[2\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[2\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[2\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[2\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[2\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[3\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[3\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[3\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[3\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[3\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[3\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[4\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[4\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[4\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[4\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[4\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[4\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[5\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[5\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[5\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[5\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[5\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[5\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[6\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[6\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[6\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[6\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[6\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[6\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[7\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[7\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[7\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[7\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[7\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[7\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[8\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[8\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[8\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[8\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[8\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[8\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[9\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[9\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[9\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[9\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[9\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[9\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[10\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[10\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[10\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[10\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[10\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[10\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[11\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[11\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[11\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[11\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[11\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[11\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[12\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[12\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[12\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[12\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[12\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[12\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[13\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[13\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[13\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[13\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[13\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[13\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[14\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[14\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[14\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[14\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[14\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[14\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[15\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[15\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[15\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[15\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[15\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[15\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732114975 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1644732114975 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/output_files/dual_ov5640_hdmi.map.smsg " "Generated suppressed messages file D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/output_files/dual_ov5640_hdmi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1644732115765 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 81 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 81 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1644732116688 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1644732116787 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644732116787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5049 " "Implemented 5049 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1644732117592 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1644732117592 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1644732117592 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4844 " "Implemented 4844 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1644732117592 ""} { "Info" "ICUT_CUT_TM_RAMS" "105 " "Implemented 105 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1644732117592 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1644732117592 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1644732117592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644732117713 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 13 14:01:57 2022 " "Processing ended: Sun Feb 13 14:01:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644732117713 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644732117713 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644732117713 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644732117713 ""}
