--------------------------------------------------------------------------------
-- Title       : Testbed for audio codec in slave mode
-- Project     : FPGA Based Digital Signal Processing
--               FH OÃ– Hagenberg/HSD, SCD5
--------------------------------------------------------------------------------
-- RevCtrl     : $Id: I2sAdcIdentI2sDacSlaveMode-Rtl-a.vhd 693 2017-10-16 10:25:52Z mroland $
-- Authors     : Markus Pfaff, Linz/Austria, Copyright (c) 2003-2005
--               Michael Roland, Hagenberg/Austria, Copyright (c) 2011-2017
--------------------------------------------------------------------------------
-- Description : 
--------------------------------------------------------------------------------

architecture Rtl of I2sAdcIdentI2sDacSlaveMode is

  -- component generics
  constant cClkFrequency    : natural := 48E6;
  constant cStrobeFrequency : natural := 750E3;
  constant cMclkFrequency   : natural := 12E6;
  constant cChoosenParamSet : aParamSetName := MicroSlaveSampleRate44k1;

  -- component ports
  signal Clk48MHz                : std_ulogic;
  signal StrobeI2C               : std_ulogic;
  signal Start                   : std_ulogic;
  signal Configured              : std_ulogic;
  signal AckError                : std_ulogic;
  signal Mclk                    : std_ulogic;
  signal WaitCtr                 : unsigned(1 downto 0);

  signal Bclk                    : std_ulogic;

  -- PLL locked signal
  signal PllLocked               : std_ulogic;

  signal ADClrc                  : std_ulogic;

begin

  -- Start will be activated some strobes after reset is released. And
  -- will be deactivated as soon as the codec is configured.
  CountDownOnce : process (Clk48MHz, inResetAsync) is
    begin
      if (inResetAsync = cResetActive) then
        WaitCtr <= (others => '1');
        Start   <= cInactivated;
      elsif rising_edge(Clk48MHz) then  -- rising clock edge
        if (Configured = cInactivated) then
          if (StrobeI2C = cActivated) then
            if (WaitCtr = 0) then
              Start   <= cActivated;
            else
              WaitCtr <= WaitCtr - 1;
              Start <= cInactivated;
            end if;
          end if;
        else
          Start <= cInactivated;
        end if;
      end if;
    end process CountDownOnce;
  
  
    -- entity instantiation
    ConfigureCodec : entity work.ConfigureCodecViaI2c
      generic map (
        gChoosenParamSet => cChoosenParamSet)
      port map (
        iClk         => Clk48MHz,
        inResetAsync => inResetAsync,
        iStrobeI2C   => StrobeI2C,
        iStart       => Start,
        oConfigured  => Configured,
        oAckError    => AckError,
        oI2cSclk     => oI2cSclk,
        ioI2cSdin    => ioI2cSdin);
  
    GenStrobeI2C : entity work.StrobeGen
      generic map (
        gClkFrequency    => cClkFrequency,
        gStrobeFrequency => cStrobeFrequency)
      port map (
        iClk         => Clk48MHz,
        inResetAsync => inResetAsync,
        oStrobe      => StrobeI2C);
  
    GenClks : entity work.ClkMaster
    generic map (
      gClkFrequency  => cClkFrequency,
      gMclkFrequency => cMclkFrequency,
      gSampleRate    => gSampleRate)
    port map (
      iClk         => Clk48MHz,
      inResetAsync => inResetAsync,
      oMclk        => Mclk,
      oBclk        => Bclk,
      oADClrc      => ADClrc);
    
    PLL : entity work.PLL50to48
      port map (
        iClk50MHz     => iClk,
        inResetAsync  => inResetAsync,
        oClk48Mhz     => Clk48MHz,
        oLocked       => PllLocked
      );
  
    oMclk   <= Mclk;
    oBclk   <= Bclk;
  
    -- Compare BCLK with MCLK
    --BclkDiffersFromMclk <= cActivated when (iBclk /= Mclk) else cInactivated;
  
    -- Compare DAClrc with ADClrc
    --DAClrcDiffersFromADClrc <= cActivated when (iDAClrc /= iADClrc) else cInactivated;
    
    oLed <= (0 => Start,
             1 => Configured,
             2 => AckError,
             3 => PllLocked,
             others => cInactivated);
  
    oDACdat <= iADCdat;
    oADClrc <= ADClrc;
    oDAClrc <= ADClrc;
  
end architecture Rtl;
