(declare-const op_1_instruction.action.block_1!1 Bool)
(declare-const op_4_instruction.write.index.1!2 Int)
(declare-const __tmp_3!1 (_ BitVec 64))
(declare-const op_4_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const op_4_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const op_2_instruction.operation.rs2.i!1 (_ BitVec 5))
(declare-const op_5_instruction.operation.rd!2 (_ BitVec 64))
(declare-const op_6_instruction.operation.rd.write.index.2!2 (_ BitVec 5))
(declare-const op_4_instruction.operation.imm!1 (_ BitVec 12))
(declare-const op_0_instruction.write.value.1!2 (_ BitVec 64))
(declare-const op_3_instruction.action.block_1!1 Bool)
(declare-const prev_pc!8 (_ BitVec 64))
(declare-const prev_pc!9 (_ BitVec 64))
(declare-const prev_pc!6 (_ BitVec 64))
(declare-const op_5_instruction.operation.rd.i!1 (_ BitVec 5))
(declare-const prev_pc!7 (_ BitVec 64))
(declare-const prev_pc!4 (_ BitVec 64))
(declare-const prev_pc!5 (_ BitVec 64))
(declare-const op_6_instruction.operation.rs2!1 (_ BitVec 64))
(declare-const prev_pc!2 (_ BitVec 64))
(declare-const prev_pc!3 (_ BitVec 64))
(declare-const op_1_instruction.operation.rs2!1 (_ BitVec 64))
(declare-const op_2_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const op_2_instruction.operation.rd.tmp_1!2 (_ BitVec 64))
(declare-const op_3_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const op_1_instruction.operation.imm.imm!1 (_ BitVec 12))
(declare-const op_3_instruction.operation.rs2.read.index.0!2 (_ BitVec 5))
(declare-const op_1_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const op_8_instruction.operation.rd.tmp_1!2 (_ BitVec 64))
(declare-const op_2_instruction.address.0!2 (_ BitVec 64))
(declare-const op_4_instruction.operation.rd.tmp_1!2 (_ BitVec 64))
(declare-const op_7_instruction.operation.action.block_0!1 Bool)
(declare-const op_6_instruction.operation.rd.tmp_1!2 (_ BitVec 64))
(declare-const op_5_instruction.write.value.1!2 (_ BitVec 64))
(declare-const op_2_instruction.operation.rs2.read.index.0!2 (_ BitVec 5))
(declare-const __tmp_16!1 (_ BitVec 64))
(declare-const op_7_instruction.address.0!2 (_ BitVec 64))
(declare-const op_5_instruction.operation.address.0!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.rd.write.value.2!2 (_ BitVec 64))
(declare-const op_0_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const __tmp_2!1 (_ BitVec 12))
(declare-const op_5_instruction.operation.rd.write.index.2!2 (_ BitVec 5))
(declare-const op_0_instruction.operation.action.block_0!1 Bool)
(declare-const op_7_instruction.operation.address.0!2 (_ BitVec 64))
(declare-const op_2_instruction.operation.rd.write.value.2!2 (_ BitVec 64))
(declare-const op_3_instruction.operation.imm.imm!1 (_ BitVec 12))
(declare-const op_3_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const __tmp_15!1 (_ BitVec 64))
(declare-const op_6_instruction.write.index.1!2 Int)
(declare-const XREG!3 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const XREG!4 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const XREG!1 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const XREG!2 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const __tmp_5!1 (_ BitVec 12))
(declare-const op_2_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const op_5_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const op_7_instruction.operation.imm!1 (_ BitVec 12))
(declare-const op_4_instruction.operation.rd.write.index.2!2 (_ BitVec 5))
(declare-const op_1_instruction.operation.action.block_0!1 Bool)
(declare-const op_8_instruction.operation.rd.write.index.2!2 (_ BitVec 5))
(declare-const op_7_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const op_4_instruction.address.0!2 (_ BitVec 64))
(declare-const XREG!9 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const XREG!7 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const op_8_instruction.action.block_1!1 Bool)
(declare-const XREG!8 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const XREG!5 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const XREG!6 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const op_3_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const op_6_instruction.operation.rd!2 (_ BitVec 64))
(declare-const op_0_instruction.operation.rs2.read.value.0!2 (_ BitVec 64))
(declare-const op_7_instruction.operation.rs2.i!1 (_ BitVec 5))
(declare-const op_7_instruction.write.index.1!2 Int)
(declare-const op_7_instruction.action.block_1!1 Bool)
(declare-const op_2_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const op_8_instruction.write.value.1!2 (_ BitVec 64))
(declare-const op_0_instruction.operation.address.0!2 (_ BitVec 64))
(declare-const op_6_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const __tmp_14!1 (_ BitVec 64))
(declare-const op_0_instruction.operation.rs2.read.index.0!2 (_ BitVec 5))
(declare-const __tmp_4!1 (_ BitVec 64))
(declare-const op_7_instruction.write.value.1!2 (_ BitVec 64))
(declare-const op_6_instruction.address.0!2 (_ BitVec 64))
(declare-const op_3_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const op_6_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const op_8_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.rd!2 (_ BitVec 64))
(declare-const op_0_instruction.operation.imm.imm!1 (_ BitVec 12))
(declare-const op_7_instruction.operation.rs2.read.index.0!2 (_ BitVec 5))
(declare-const op_7_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const op_8_instruction.write.index.1!2 Int)
(declare-const op_0_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const op_7_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const op_1_instruction.address.0!2 (_ BitVec 64))
(declare-const op_3_instruction.operation.address.0!2 (_ BitVec 64))
(declare-const op_1_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const op_6_instruction.operation.rd.i!1 (_ BitVec 5))
(declare-const op_7_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const __tmp_13!1 (_ BitVec 64))
(declare-const op_0_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const __tmp_7!1 (_ BitVec 64))
(declare-const op_2_instruction.operation.rd.i!1 (_ BitVec 5))
(declare-const op_6_instruction.write.value.1!2 (_ BitVec 64))
(declare-const op_5_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const op_0_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const op_2_instruction.action.block_1!1 Bool)
(declare-const op_0_instruction.operation.rs2!1 (_ BitVec 64))
(declare-const op_4_instruction.operation.address.0!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.imm.imm!1 (_ BitVec 20))
(declare-const op_5_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const __tmp_23!1 (_ BitVec 20))
(declare-const op_5_instruction.operation.rd.write.value.2!2 (_ BitVec 64))
(declare-const op_1_instruction.operation.rs2.read.value.0!2 (_ BitVec 64))
(declare-const op_6_instruction.operation.rs2.read.index.0!2 (_ BitVec 5))
(declare-const prev_pc!10 (_ BitVec 64))
(declare-const op_1_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const op_4_instruction.operation.rd.write.value.2!2 (_ BitVec 64))
(declare-const op_5_instruction.operation.imm!1 (_ BitVec 12))
(declare-const op_1_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const op_5_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const op_3_instruction.operation.action.block_0!1 Bool)
(declare-const op_7_instruction.operation.imm.imm!1 (_ BitVec 12))
(declare-const op_0_instruction.action.block_1!1 Bool)
(declare-const __tmp_12!1 (_ BitVec 64))
(declare-const PC!3 (_ BitVec 64))
(declare-const __tmp_6!1 (_ BitVec 64))
(declare-const op_0_instruction.write.index.1!2 Int)
(declare-const PC!2 (_ BitVec 64))
(declare-const PC!5 (_ BitVec 64))
(declare-const PC!4 (_ BitVec 64))
(declare-const op_3_instruction.address.0!2 (_ BitVec 64))
(declare-const PC!1 (_ BitVec 64))
(declare-const __tmp_19!1 (_ BitVec 64))
(declare-const op_3_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const PC!7 (_ BitVec 64))
(declare-const PC!6 (_ BitVec 64))
(declare-const op_3_instruction.operation.imm!1 (_ BitVec 12))
(declare-const PC!9 (_ BitVec 64))
(declare-const op_0_instruction.operation.rs2.i!1 (_ BitVec 5))
(declare-const PC!8 (_ BitVec 64))
(declare-const op_7_instruction.operation.rs2!1 (_ BitVec 64))
(declare-const op_5_instruction.write.index.1!2 Int)
(declare-const op_4_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const op_8_instruction.operation.imm!1 (_ BitVec 20))
(declare-const op_8_instruction.operation.rd.i!1 (_ BitVec 5))
(declare-const __tmp_22!1 (_ BitVec 64))
(declare-const op_4_instruction.write.value.1!2 (_ BitVec 64))
(declare-const op_8_instruction.address.0!2 (_ BitVec 64))
(declare-const op_4_instruction.operation.rd.i!1 (_ BitVec 5))
(declare-const op_6_instruction.operation.rs2.i!1 (_ BitVec 5))
(declare-const op_2_instruction.operation.rs2!1 (_ BitVec 64))
(declare-const op_6_instruction.action.block_1!1 Bool)
(declare-const __tmp_11!1 (_ BitVec 12))
(declare-const op_6_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const op_4_instruction.operation.rd!2 (_ BitVec 64))
(declare-const __tmp_1!1 (_ BitVec 64))
(declare-const op_7_instruction.operation.rs2.read.value.0!2 (_ BitVec 64))
(declare-const op_2_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const op_1_instruction.write.index.1!2 Int)
(declare-const __tmp_21!1 (_ BitVec 12))
(declare-const op_3_instruction.operation.rs2.read.value.0!2 (_ BitVec 64))
(declare-const op_3_instruction.write.value.1!2 (_ BitVec 64))
(declare-const op_7_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const op_3_instruction.operation.rs2!1 (_ BitVec 64))
(declare-const XREG!14 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const XREG!15 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const op_4_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const XREG!12 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const XREG!13 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const XREG!10 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const XREG!11 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const op_4_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const op_2_instruction.write.index.1!2 Int)
(declare-const op_5_instruction.address.0!2 (_ BitVec 64))
(declare-const op_6_instruction.operation.rd.write.value.2!2 (_ BitVec 64))
(declare-const PC!11 (_ BitVec 64))
(declare-const PC!12 (_ BitVec 64))
(declare-const PC!10 (_ BitVec 64))
(declare-const PC!19 (_ BitVec 64))
(declare-const __tmp_10!1 (_ BitVec 64))
(declare-const PC!17 (_ BitVec 64))
(declare-const PC!18 (_ BitVec 64))
(declare-const PC!15 (_ BitVec 64))
(declare-const op_0_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const PC!16 (_ BitVec 64))
(declare-const PC!13 (_ BitVec 64))
(declare-const PC!14 (_ BitVec 64))
(declare-const op_1_instruction.operation.rs2.i!1 (_ BitVec 5))
(declare-const __tmp_18!1 (_ BitVec 64))
(declare-const op_1_instruction.operation.rs2.read.index.0!2 (_ BitVec 5))
(declare-const __tmp_9!1 (_ BitVec 64))
(declare-const op_2_instruction.write.value.1!2 (_ BitVec 64))
(declare-const op_5_instruction.action.block_1!1 Bool)
(declare-const __tmp_0!1 (_ BitVec 64))
(declare-const PC!22 (_ BitVec 64))
(declare-const PC!23 (_ BitVec 64))
(declare-const op_3_instruction.operation.rs2.i!1 (_ BitVec 5))
(declare-const PC!20 (_ BitVec 64))
(declare-const PC!21 (_ BitVec 64))
(declare-const op_6_instruction.operation.rs2.read.value.0!2 (_ BitVec 64))
(declare-const op_1_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const __tmp_20!1 (_ BitVec 64))
(declare-const op_0_instruction.address.0!2 (_ BitVec 64))
(declare-const PC!28 (_ BitVec 64))
(declare-const op_0_instruction.operation.imm!1 (_ BitVec 12))
(declare-const PC!29 (_ BitVec 64))
(declare-const PC!26 (_ BitVec 64))
(declare-const PC!27 (_ BitVec 64))
(declare-const op_1_instruction.operation.address.0!2 (_ BitVec 64))
(declare-const PC!24 (_ BitVec 64))
(declare-const PC!25 (_ BitVec 64))
(declare-const op_2_instruction.operation.rs2.read.value.0!2 (_ BitVec 64))
(declare-const op_1_instruction.operation.imm!1 (_ BitVec 12))
(declare-const op_6_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const op_6_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const op_2_instruction.operation.rd!2 (_ BitVec 64))
(declare-const op_4_instruction.action.block_1!1 Bool)
(declare-const PC!30 (_ BitVec 64))
(declare-const op_2_instruction.operation.rd.write.index.2!2 (_ BitVec 5))
(declare-const op_1_instruction.write.value.1!2 (_ BitVec 64))
(declare-const op_5_instruction.operation.rd.tmp_1!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.address.0!2 (_ BitVec 64))
(declare-const op_3_instruction.write.index.1!2 Int)
(declare-const __tmp_17!1 (_ BitVec 64))
(declare-const op_5_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const op_2_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const __tmp_8!1 (_ BitVec 64))
(assert 
   (= op_0_instruction.operation.rs1.i!1 #b01010))
(assert 
   (= op_0_instruction.operation.rs2.i!1 #b01011))
(assert 
   (= op_0_instruction.operation.imm.imm!1 #b000000001010))
(assert 
   (and
     (=
       XREG!2
       (store XREG!1 #b00000 op_0_instruction.action.tmp_0!2))
     (= op_0_instruction.write.index.1!2 0)
     (= op_0_instruction.write.value.1!2 op_0_instruction.action.tmp_0!2)
     (= op_0_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!2 PC!1)
     (= op_0_instruction.operation.rs1.read.index.0!2 op_0_instruction.operation.rs1.i!1)
     (=
       op_0_instruction.operation.rs1.read.value.0!2
       (select XREG!2 op_0_instruction.operation.rs1.i!1))
     (=
       (select XREG!2 op_0_instruction.operation.rs1.i!1)
       __tmp_0!1)
     (= op_0_instruction.operation.rs1!1 __tmp_0!1)
     (= op_0_instruction.operation.rs2.read.index.0!2 op_0_instruction.operation.rs2.i!1)
     (=
       op_0_instruction.operation.rs2.read.value.0!2
       (select XREG!2 op_0_instruction.operation.rs2.i!1))
     (=
       (select XREG!2 op_0_instruction.operation.rs2.i!1)
       __tmp_1!1)
     (= op_0_instruction.operation.rs2!1 __tmp_1!1)
     (=
       op_0_instruction.operation.action.block_0!1
       (= __tmp_0!1 __tmp_1!1))
     (or
       (and
         op_0_instruction.operation.action.block_0!1
         (= op_0_instruction.operation.imm.imm!1 __tmp_2!1)
         (= op_0_instruction.operation.imm!1 __tmp_2!1)
         (=
           PC!2
           (bvadd
             PC!1
             (bvshl
               ((_ sign_extend 52) __tmp_2!1)
               #b0000000000000000000000000000000000000000000000000000000000000001)))
         (= op_0_instruction.operation.address.0!2 PC!2))
       (and
         (not
           (or op_0_instruction.operation.action.block_0!1))))
     (and
       (=
         PC!3
         (ite op_0_instruction.operation.action.block_0!1 PC!2 PC!1)))
     (=
       op_0_instruction.action.block_1!1
       (= PC!3 prev_pc!2))
     (or
       (and
         op_0_instruction.action.block_1!1
         (=
           PC!4
           (bvadd PC!3 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_0_instruction.address.0!2 PC!4))
       (and
         (not
           (or op_0_instruction.action.block_1!1))))
     (and
       (=
         PC!5
         (ite op_0_instruction.action.block_1!1 PC!4 PC!3)))))
(assert 
   (= op_1_instruction.operation.rs1.i!1 #b01011))
(assert 
   (= op_1_instruction.operation.rs2.i!1 #b01010))
(assert 
   (= op_1_instruction.operation.imm.imm!1 #b000000001010))
(assert 
   (and
     (=
       XREG!3
       (store XREG!2 #b00000 op_1_instruction.action.tmp_0!2))
     (= op_1_instruction.write.index.1!2 0)
     (= op_1_instruction.write.value.1!2 op_1_instruction.action.tmp_0!2)
     (= op_1_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!3 PC!4)
     (= op_1_instruction.operation.rs1.read.index.0!2 op_1_instruction.operation.rs1.i!1)
     (=
       op_1_instruction.operation.rs1.read.value.0!2
       (select XREG!3 op_1_instruction.operation.rs1.i!1))
     (=
       (select XREG!3 op_1_instruction.operation.rs1.i!1)
       __tmp_3!1)
     (= op_1_instruction.operation.rs1!1 __tmp_3!1)
     (= op_1_instruction.operation.rs2.read.index.0!2 op_1_instruction.operation.rs2.i!1)
     (=
       op_1_instruction.operation.rs2.read.value.0!2
       (select XREG!3 op_1_instruction.operation.rs2.i!1))
     (=
       (select XREG!3 op_1_instruction.operation.rs2.i!1)
       __tmp_4!1)
     (= op_1_instruction.operation.rs2!1 __tmp_4!1)
     (=
       op_1_instruction.operation.action.block_0!1
       (bvsge __tmp_3!1 __tmp_4!1))
     (or
       (and
         op_1_instruction.operation.action.block_0!1
         (= op_1_instruction.operation.imm.imm!1 __tmp_5!1)
         (= op_1_instruction.operation.imm!1 __tmp_5!1)
         (=
           PC!6
           (bvadd
             PC!5
             (bvshl
               ((_ sign_extend 52) __tmp_5!1)
               #b0000000000000000000000000000000000000000000000000000000000000001)))
         (= op_1_instruction.operation.address.0!2 PC!6))
       (and
         (not
           (or op_1_instruction.operation.action.block_0!1))))
     (and
       (=
         PC!7
         (ite op_1_instruction.operation.action.block_0!1 PC!6 PC!5)))
     (=
       op_1_instruction.action.block_1!1
       (= PC!7 prev_pc!3))
     (or
       (and
         op_1_instruction.action.block_1!1
         (=
           PC!8
           (bvadd PC!7 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_1_instruction.address.0!2 PC!8))
       (and
         (not
           (or op_1_instruction.action.block_1!1))))
     (and
       (=
         PC!9
         (ite op_1_instruction.action.block_1!1 PC!8 PC!7)))))
(assert 
   (= op_2_instruction.operation.rd.i!1 #b01010))
(assert 
   (= op_2_instruction.operation.rs1.i!1 #b01010))
(assert 
   (= op_2_instruction.operation.rs2.i!1 #b01011))
(assert 
   (and
     (=
       XREG!4
       (store XREG!3 #b00000 op_2_instruction.action.tmp_0!2))
     (= op_2_instruction.write.index.1!2 0)
     (= op_2_instruction.write.value.1!2 op_2_instruction.action.tmp_0!2)
     (= op_2_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!4 PC!8)
     (=
       XREG!5
       (store XREG!4 op_2_instruction.operation.rd.i!1 op_2_instruction.operation.rd.tmp_1!2))
     (= op_2_instruction.operation.rd.write.index.2!2 op_2_instruction.operation.rd.i!1)
     (= op_2_instruction.operation.rd.write.value.2!2 op_2_instruction.operation.rd.tmp_1!2)
     (= op_2_instruction.operation.rd.tmp_1!2 __tmp_6!1)
     (= op_2_instruction.operation.rd!2 __tmp_6!1)
     (= op_2_instruction.operation.rs1.read.index.0!2 op_2_instruction.operation.rs1.i!1)
     (=
       op_2_instruction.operation.rs1.read.value.0!2
       (select XREG!4 op_2_instruction.operation.rs1.i!1))
     (=
       (select XREG!4 op_2_instruction.operation.rs1.i!1)
       __tmp_7!1)
     (= op_2_instruction.operation.rs1!1 __tmp_7!1)
     (= op_2_instruction.operation.rs2.read.index.0!2 op_2_instruction.operation.rs2.i!1)
     (=
       op_2_instruction.operation.rs2.read.value.0!2
       (select XREG!4 op_2_instruction.operation.rs2.i!1))
     (=
       (select XREG!4 op_2_instruction.operation.rs2.i!1)
       __tmp_8!1)
     (= op_2_instruction.operation.rs2!1 __tmp_8!1)
     (=
       __tmp_6!1
       ((_ sign_extend
         32)
         (bvsub
           ((_ extract 31 0) __tmp_7!1)
           ((_ extract 31 0) __tmp_8!1))))
     (=
       op_2_instruction.action.block_1!1
       (= PC!9 prev_pc!4))
     (or
       (and
         op_2_instruction.action.block_1!1
         (=
           PC!10
           (bvadd PC!9 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_2_instruction.address.0!2 PC!10))
       (and
         (not
           (or op_2_instruction.action.block_1!1))))
     (and
       (=
         PC!11
         (ite op_2_instruction.action.block_1!1 PC!10 PC!9)))))
(assert 
   (= op_3_instruction.operation.rs1.i!1 #b01011))
(assert 
   (= op_3_instruction.operation.rs2.i!1 #b01010))
(assert 
   (= op_3_instruction.operation.imm.imm!1 #b111111111100))
(assert 
   (and
     (=
       XREG!6
       (store XREG!5 #b00000 op_3_instruction.action.tmp_0!2))
     (= op_3_instruction.write.index.1!2 0)
     (= op_3_instruction.write.value.1!2 op_3_instruction.action.tmp_0!2)
     (= op_3_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!5 PC!10)
     (= op_3_instruction.operation.rs1.read.index.0!2 op_3_instruction.operation.rs1.i!1)
     (=
       op_3_instruction.operation.rs1.read.value.0!2
       (select XREG!6 op_3_instruction.operation.rs1.i!1))
     (=
       (select XREG!6 op_3_instruction.operation.rs1.i!1)
       __tmp_9!1)
     (= op_3_instruction.operation.rs1!1 __tmp_9!1)
     (= op_3_instruction.operation.rs2.read.index.0!2 op_3_instruction.operation.rs2.i!1)
     (=
       op_3_instruction.operation.rs2.read.value.0!2
       (select XREG!6 op_3_instruction.operation.rs2.i!1))
     (=
       (select XREG!6 op_3_instruction.operation.rs2.i!1)
       __tmp_10!1)
     (= op_3_instruction.operation.rs2!1 __tmp_10!1)
     (=
       op_3_instruction.operation.action.block_0!1
       (distinct __tmp_9!1 __tmp_10!1))
     (or
       (and
         op_3_instruction.operation.action.block_0!1
         (= op_3_instruction.operation.imm.imm!1 __tmp_11!1)
         (= op_3_instruction.operation.imm!1 __tmp_11!1)
         (=
           PC!12
           (bvadd
             PC!11
             (bvshl
               ((_ sign_extend 52) __tmp_11!1)
               #b0000000000000000000000000000000000000000000000000000000000000001)))
         (= op_3_instruction.operation.address.0!2 PC!12))
       (and
         (not
           (or op_3_instruction.operation.action.block_0!1))))
     (and
       (=
         PC!13
         (ite op_3_instruction.operation.action.block_0!1 PC!12 PC!11)))
     (=
       op_3_instruction.action.block_1!1
       (= PC!13 prev_pc!5))
     (or
       (and
         op_3_instruction.action.block_1!1
         (=
           PC!14
           (bvadd PC!13 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_3_instruction.address.0!2 PC!14))
       (and
         (not
           (or op_3_instruction.action.block_1!1))))
     (and
       (=
         PC!15
         (ite op_3_instruction.action.block_1!1 PC!14 PC!13)))))
(assert 
   (= op_4_instruction.operation.rd.i!1 #b00000))
(assert 
   (= op_4_instruction.operation.rs1.i!1 #b00001))
(assert 
   (= op_4_instruction.operation.imm!1 #b000000000000))
(assert 
   (and
     (=
       XREG!7
       (store XREG!6 #b00000 op_4_instruction.action.tmp_0!2))
     (= op_4_instruction.write.index.1!2 0)
     (= op_4_instruction.write.value.1!2 op_4_instruction.action.tmp_0!2)
     (= op_4_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!6 PC!14)
     (=
       XREG!8
       (store XREG!7 op_4_instruction.operation.rd.i!1 op_4_instruction.operation.rd.tmp_1!2))
     (= op_4_instruction.operation.rd.write.index.2!2 op_4_instruction.operation.rd.i!1)
     (= op_4_instruction.operation.rd.write.value.2!2 op_4_instruction.operation.rd.tmp_1!2)
     (= op_4_instruction.operation.rd.tmp_1!2 __tmp_12!1)
     (= op_4_instruction.operation.rd!2 __tmp_12!1)
     (= op_4_instruction.operation.rs1.read.index.0!2 op_4_instruction.operation.rs1.i!1)
     (=
       op_4_instruction.operation.rs1.read.value.0!2
       (select XREG!7 op_4_instruction.operation.rs1.i!1))
     (=
       (select XREG!7 op_4_instruction.operation.rs1.i!1)
       __tmp_13!1)
     (= op_4_instruction.operation.rs1!1 __tmp_13!1)
     (=
       __tmp_12!1
       (bvadd PC!15 #b0000000000000000000000000000000000000000000000000000000000000100))
     (=
       PC!16
       (bvadd
         __tmp_13!1
         (bvshl
           (bvlshr
             ((_ sign_extend 52) op_4_instruction.operation.imm!1)
             #b0000000000000000000000000000000000000000000000000000000000000001)
           #b0000000000000000000000000000000000000000000000000000000000000001)))
     (= op_4_instruction.operation.address.0!2 PC!16)
     (=
       op_4_instruction.action.block_1!1
       (= PC!16 prev_pc!6))
     (or
       (and
         op_4_instruction.action.block_1!1
         (=
           PC!17
           (bvadd PC!16 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_4_instruction.address.0!2 PC!17))
       (and
         (not
           (or op_4_instruction.action.block_1!1))))
     (and
       (=
         PC!18
         (ite op_4_instruction.action.block_1!1 PC!17 PC!16)))))
(assert 
   (= op_5_instruction.operation.rd.i!1 #b00000))
(assert 
   (= op_5_instruction.operation.rs1.i!1 #b00001))
(assert 
   (= op_5_instruction.operation.imm!1 #b000000000000))
(assert 
   (and
     (=
       XREG!9
       (store XREG!8 #b00000 op_5_instruction.action.tmp_0!2))
     (= op_5_instruction.write.index.1!2 0)
     (= op_5_instruction.write.value.1!2 op_5_instruction.action.tmp_0!2)
     (= op_5_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!7 PC!17)
     (=
       XREG!10
       (store XREG!9 op_5_instruction.operation.rd.i!1 op_5_instruction.operation.rd.tmp_1!2))
     (= op_5_instruction.operation.rd.write.index.2!2 op_5_instruction.operation.rd.i!1)
     (= op_5_instruction.operation.rd.write.value.2!2 op_5_instruction.operation.rd.tmp_1!2)
     (= op_5_instruction.operation.rd.tmp_1!2 __tmp_14!1)
     (= op_5_instruction.operation.rd!2 __tmp_14!1)
     (= op_5_instruction.operation.rs1.read.index.0!2 op_5_instruction.operation.rs1.i!1)
     (=
       op_5_instruction.operation.rs1.read.value.0!2
       (select XREG!9 op_5_instruction.operation.rs1.i!1))
     (=
       (select XREG!9 op_5_instruction.operation.rs1.i!1)
       __tmp_15!1)
     (= op_5_instruction.operation.rs1!1 __tmp_15!1)
     (=
       __tmp_14!1
       (bvadd PC!18 #b0000000000000000000000000000000000000000000000000000000000000100))
     (=
       PC!19
       (bvadd
         __tmp_15!1
         (bvshl
           (bvlshr
             ((_ sign_extend 52) op_5_instruction.operation.imm!1)
             #b0000000000000000000000000000000000000000000000000000000000000001)
           #b0000000000000000000000000000000000000000000000000000000000000001)))
     (= op_5_instruction.operation.address.0!2 PC!19)
     (=
       op_5_instruction.action.block_1!1
       (= PC!19 prev_pc!7))
     (or
       (and
         op_5_instruction.action.block_1!1
         (=
           PC!20
           (bvadd PC!19 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_5_instruction.address.0!2 PC!20))
       (and
         (not
           (or op_5_instruction.action.block_1!1))))
     (and
       (=
         PC!21
         (ite op_5_instruction.action.block_1!1 PC!20 PC!19)))))
(assert 
   (= op_6_instruction.operation.rd.i!1 #b01011))
(assert 
   (= op_6_instruction.operation.rs1.i!1 #b01011))
(assert 
   (= op_6_instruction.operation.rs2.i!1 #b01010))
(assert 
   (and
     (=
       XREG!11
       (store XREG!10 #b00000 op_6_instruction.action.tmp_0!2))
     (= op_6_instruction.write.index.1!2 0)
     (= op_6_instruction.write.value.1!2 op_6_instruction.action.tmp_0!2)
     (= op_6_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!8 PC!20)
     (=
       XREG!12
       (store XREG!11 op_6_instruction.operation.rd.i!1 op_6_instruction.operation.rd.tmp_1!2))
     (= op_6_instruction.operation.rd.write.index.2!2 op_6_instruction.operation.rd.i!1)
     (= op_6_instruction.operation.rd.write.value.2!2 op_6_instruction.operation.rd.tmp_1!2)
     (= op_6_instruction.operation.rd.tmp_1!2 __tmp_16!1)
     (= op_6_instruction.operation.rd!2 __tmp_16!1)
     (= op_6_instruction.operation.rs1.read.index.0!2 op_6_instruction.operation.rs1.i!1)
     (=
       op_6_instruction.operation.rs1.read.value.0!2
       (select XREG!11 op_6_instruction.operation.rs1.i!1))
     (=
       (select XREG!11 op_6_instruction.operation.rs1.i!1)
       __tmp_17!1)
     (= op_6_instruction.operation.rs1!1 __tmp_17!1)
     (= op_6_instruction.operation.rs2.read.index.0!2 op_6_instruction.operation.rs2.i!1)
     (=
       op_6_instruction.operation.rs2.read.value.0!2
       (select XREG!11 op_6_instruction.operation.rs2.i!1))
     (=
       (select XREG!11 op_6_instruction.operation.rs2.i!1)
       __tmp_18!1)
     (= op_6_instruction.operation.rs2!1 __tmp_18!1)
     (=
       __tmp_16!1
       ((_ sign_extend
         32)
         (bvsub
           ((_ extract 31 0) __tmp_17!1)
           ((_ extract 31 0) __tmp_18!1))))
     (=
       op_6_instruction.action.block_1!1
       (= PC!21 prev_pc!8))
     (or
       (and
         op_6_instruction.action.block_1!1
         (=
           PC!22
           (bvadd PC!21 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_6_instruction.address.0!2 PC!22))
       (and
         (not
           (or op_6_instruction.action.block_1!1))))
     (and
       (=
         PC!23
         (ite op_6_instruction.action.block_1!1 PC!22 PC!21)))))
(assert 
   (= op_7_instruction.operation.rs1.i!1 #b01010))
(assert 
   (= op_7_instruction.operation.rs2.i!1 #b01011))
(assert 
   (= op_7_instruction.operation.imm.imm!1 #b111111110100))
(assert 
   (and
     (=
       XREG!13
       (store XREG!12 #b00000 op_7_instruction.action.tmp_0!2))
     (= op_7_instruction.write.index.1!2 0)
     (= op_7_instruction.write.value.1!2 op_7_instruction.action.tmp_0!2)
     (= op_7_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!9 PC!22)
     (= op_7_instruction.operation.rs1.read.index.0!2 op_7_instruction.operation.rs1.i!1)
     (=
       op_7_instruction.operation.rs1.read.value.0!2
       (select XREG!13 op_7_instruction.operation.rs1.i!1))
     (=
       (select XREG!13 op_7_instruction.operation.rs1.i!1)
       __tmp_19!1)
     (= op_7_instruction.operation.rs1!1 __tmp_19!1)
     (= op_7_instruction.operation.rs2.read.index.0!2 op_7_instruction.operation.rs2.i!1)
     (=
       op_7_instruction.operation.rs2.read.value.0!2
       (select XREG!13 op_7_instruction.operation.rs2.i!1))
     (=
       (select XREG!13 op_7_instruction.operation.rs2.i!1)
       __tmp_20!1)
     (= op_7_instruction.operation.rs2!1 __tmp_20!1)
     (=
       op_7_instruction.operation.action.block_0!1
       (distinct __tmp_19!1 __tmp_20!1))
     (or
       (and
         op_7_instruction.operation.action.block_0!1
         (= op_7_instruction.operation.imm.imm!1 __tmp_21!1)
         (= op_7_instruction.operation.imm!1 __tmp_21!1)
         (=
           PC!24
           (bvadd
             PC!23
             (bvshl
               ((_ sign_extend 52) __tmp_21!1)
               #b0000000000000000000000000000000000000000000000000000000000000001)))
         (= op_7_instruction.operation.address.0!2 PC!24))
       (and
         (not
           (or op_7_instruction.operation.action.block_0!1))))
     (and
       (=
         PC!25
         (ite op_7_instruction.operation.action.block_0!1 PC!24 PC!23)))
     (=
       op_7_instruction.action.block_1!1
       (= PC!25 prev_pc!9))
     (or
       (and
         op_7_instruction.action.block_1!1
         (=
           PC!26
           (bvadd PC!25 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_7_instruction.address.0!2 PC!26))
       (and
         (not
           (or op_7_instruction.action.block_1!1))))
     (and
       (=
         PC!27
         (ite op_7_instruction.action.block_1!1 PC!26 PC!25)))))
(assert 
   (= op_8_instruction.operation.rd.i!1 #b00000))
(assert 
   (= op_8_instruction.operation.imm.imm!1 #b11111111111111111010))
(assert 
   (and
     (=
       XREG!14
       (store XREG!13 #b00000 op_8_instruction.action.tmp_0!2))
     (= op_8_instruction.write.index.1!2 0)
     (= op_8_instruction.write.value.1!2 op_8_instruction.action.tmp_0!2)
     (= op_8_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!10 PC!26)
     (=
       XREG!15
       (store XREG!14 op_8_instruction.operation.rd.i!1 op_8_instruction.operation.rd.tmp_1!2))
     (= op_8_instruction.operation.rd.write.index.2!2 op_8_instruction.operation.rd.i!1)
     (= op_8_instruction.operation.rd.write.value.2!2 op_8_instruction.operation.rd.tmp_1!2)
     (= op_8_instruction.operation.rd.tmp_1!2 __tmp_22!1)
     (= op_8_instruction.operation.rd!2 __tmp_22!1)
     (= op_8_instruction.operation.imm.imm!1 __tmp_23!1)
     (= op_8_instruction.operation.imm!1 __tmp_23!1)
     (=
       __tmp_22!1
       (bvadd PC!27 #b0000000000000000000000000000000000000000000000000000000000000100))
     (=
       PC!28
       (bvadd
         PC!27
         (bvshl
           ((_ sign_extend 44) __tmp_23!1)
           #b0000000000000000000000000000000000000000000000000000000000000001)))
     (= op_8_instruction.operation.address.0!2 PC!28)
     (=
       op_8_instruction.action.block_1!1
       (= PC!28 prev_pc!10))
     (or
       (and
         op_8_instruction.action.block_1!1
         (=
           PC!29
           (bvadd PC!28 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_8_instruction.address.0!2 PC!29))
       (and
         (not
           (or op_8_instruction.action.block_1!1))))
     (and
       (=
         PC!30
         (ite op_8_instruction.action.block_1!1 PC!29 PC!28)))))
(check-sat)
(get-value (
  op_1_instruction.action.block_1!1
  op_4_instruction.write.index.1!2
  __tmp_3!1
  op_4_instruction.operation.rs1!1
  op_4_instruction.operation.rs1.read.value.0!2
  op_2_instruction.operation.rs2.i!1
  op_5_instruction.operation.rd!2
  op_6_instruction.operation.rd.write.index.2!2
  op_4_instruction.operation.imm!1
  op_0_instruction.write.value.1!2
  op_3_instruction.action.block_1!1
  prev_pc!8
  prev_pc!9
  prev_pc!6
  op_5_instruction.operation.rd.i!1
  prev_pc!7
  prev_pc!4
  prev_pc!5
  op_6_instruction.operation.rs2!1
  prev_pc!2
  prev_pc!3
  op_1_instruction.operation.rs2!1
  op_2_instruction.operation.rs1.read.index.0!2
  op_2_instruction.operation.rd.tmp_1!2
  op_3_instruction.action.tmp_0!2
  op_1_instruction.operation.imm.imm!1
  op_3_instruction.operation.rs2.read.index.0!2
  op_1_instruction.operation.rs1.read.index.0!2
  op_8_instruction.operation.rd.tmp_1!2
  op_2_instruction.address.0!2
  op_4_instruction.operation.rd.tmp_1!2
  op_7_instruction.operation.action.block_0!1
  op_6_instruction.operation.rd.tmp_1!2
  op_5_instruction.write.value.1!2
  op_2_instruction.operation.rs2.read.index.0!2
  __tmp_16!1
  op_7_instruction.address.0!2
  op_5_instruction.operation.address.0!2
  op_8_instruction.operation.rd.write.value.2!2
  op_0_instruction.action.tmp_0!2
  __tmp_2!1
  op_5_instruction.operation.rd.write.index.2!2
  op_0_instruction.operation.action.block_0!1
  op_7_instruction.operation.address.0!2
  op_2_instruction.operation.rd.write.value.2!2
  op_3_instruction.operation.imm.imm!1
  op_3_instruction.operation.rs1.i!1
  __tmp_15!1
  op_6_instruction.write.index.1!2
  XREG!3
  XREG!4
  XREG!1
  XREG!2
  __tmp_5!1
  op_2_instruction.operation.rs1.i!1
  op_5_instruction.operation.rs1.i!1
  op_7_instruction.operation.imm!1
  op_4_instruction.operation.rd.write.index.2!2
  op_1_instruction.operation.action.block_0!1
  op_8_instruction.operation.rd.write.index.2!2
  op_7_instruction.operation.rs1.read.index.0!2
  op_4_instruction.address.0!2
  XREG!9
  XREG!7
  op_8_instruction.action.block_1!1
  XREG!8
  XREG!5
  XREG!6
  op_3_instruction.operation.rs1.read.index.0!2
  op_6_instruction.operation.rd!2
  op_0_instruction.operation.rs2.read.value.0!2
  op_7_instruction.operation.rs2.i!1
  op_7_instruction.write.index.1!2
  op_7_instruction.action.block_1!1
  op_2_instruction.operation.rs1!1
  op_8_instruction.write.value.1!2
  op_0_instruction.operation.address.0!2
  op_6_instruction.action.tmp_0!2
  __tmp_14!1
  op_0_instruction.operation.rs2.read.index.0!2
  __tmp_4!1
  op_7_instruction.write.value.1!2
  op_6_instruction.address.0!2
  op_3_instruction.operation.rs1.read.value.0!2
  op_6_instruction.operation.rs1.read.index.0!2
  op_8_instruction.action.tmp_0!2
  op_8_instruction.operation.rd!2
  op_0_instruction.operation.imm.imm!1
  op_7_instruction.operation.rs2.read.index.0!2
  op_7_instruction.operation.rs1.i!1
  op_8_instruction.write.index.1!2
  op_0_instruction.operation.rs1!1
  op_7_instruction.action.tmp_0!2
  op_1_instruction.address.0!2
  op_3_instruction.operation.address.0!2
  op_1_instruction.operation.rs1!1
  op_6_instruction.operation.rd.i!1
  op_7_instruction.operation.rs1.read.value.0!2
  __tmp_13!1
  op_0_instruction.operation.rs1.i!1
  __tmp_7!1
  op_2_instruction.operation.rd.i!1
  op_6_instruction.write.value.1!2
  op_5_instruction.action.tmp_0!2
  op_0_instruction.operation.rs1.read.value.0!2
  op_2_instruction.action.block_1!1
  op_0_instruction.operation.rs2!1
  op_4_instruction.operation.address.0!2
  op_8_instruction.operation.imm.imm!1
  op_5_instruction.operation.rs1.read.index.0!2
  __tmp_23!1
  op_5_instruction.operation.rd.write.value.2!2
  op_1_instruction.operation.rs2.read.value.0!2
  op_6_instruction.operation.rs2.read.index.0!2
  prev_pc!10
  op_1_instruction.operation.rs1.i!1
  op_4_instruction.operation.rd.write.value.2!2
  op_5_instruction.operation.imm!1
  op_1_instruction.action.tmp_0!2
  op_5_instruction.operation.rs1!1
  op_3_instruction.operation.action.block_0!1
  op_7_instruction.operation.imm.imm!1
  op_0_instruction.action.block_1!1
  __tmp_12!1
  PC!3
  __tmp_6!1
  op_0_instruction.write.index.1!2
  PC!2
  PC!5
  PC!4
  op_3_instruction.address.0!2
  PC!1
  __tmp_19!1
  op_3_instruction.operation.rs1!1
  PC!7
  PC!6
  op_3_instruction.operation.imm!1
  PC!9
  op_0_instruction.operation.rs2.i!1
  PC!8
  op_7_instruction.operation.rs2!1
  op_5_instruction.write.index.1!2
  op_4_instruction.operation.rs1.i!1
  op_8_instruction.operation.imm!1
  op_8_instruction.operation.rd.i!1
  __tmp_22!1
  op_4_instruction.write.value.1!2
  op_8_instruction.address.0!2
  op_4_instruction.operation.rd.i!1
  op_6_instruction.operation.rs2.i!1
  op_2_instruction.operation.rs2!1
  op_6_instruction.action.block_1!1
  __tmp_11!1
  op_6_instruction.operation.rs1.read.value.0!2
  op_4_instruction.operation.rd!2
  __tmp_1!1
  op_7_instruction.operation.rs2.read.value.0!2
  op_2_instruction.operation.rs1.read.value.0!2
  op_1_instruction.write.index.1!2
  __tmp_21!1
  op_3_instruction.operation.rs2.read.value.0!2
  op_3_instruction.write.value.1!2
  op_7_instruction.operation.rs1!1
  op_3_instruction.operation.rs2!1
  XREG!14
  XREG!15
  op_4_instruction.action.tmp_0!2
  XREG!12
  XREG!13
  XREG!10
  XREG!11
  op_4_instruction.operation.rs1.read.index.0!2
  op_2_instruction.write.index.1!2
  op_5_instruction.address.0!2
  op_6_instruction.operation.rd.write.value.2!2
  PC!11
  PC!12
  PC!10
  PC!19
  __tmp_10!1
  PC!17
  PC!18
  PC!15
  op_0_instruction.operation.rs1.read.index.0!2
  PC!16
  PC!13
  PC!14
  op_1_instruction.operation.rs2.i!1
  __tmp_18!1
  op_1_instruction.operation.rs2.read.index.0!2
  __tmp_9!1
  op_2_instruction.write.value.1!2
  op_5_instruction.action.block_1!1
  __tmp_0!1
  PC!22
  PC!23
  op_3_instruction.operation.rs2.i!1
  PC!20
  PC!21
  op_6_instruction.operation.rs2.read.value.0!2
  op_1_instruction.operation.rs1.read.value.0!2
  __tmp_20!1
  op_0_instruction.address.0!2
  PC!28
  op_0_instruction.operation.imm!1
  PC!29
  PC!26
  PC!27
  op_1_instruction.operation.address.0!2
  PC!24
  PC!25
  op_2_instruction.operation.rs2.read.value.0!2
  op_1_instruction.operation.imm!1
  op_6_instruction.operation.rs1.i!1
  op_6_instruction.operation.rs1!1
  op_2_instruction.operation.rd!2
  op_4_instruction.action.block_1!1
  PC!30
  op_2_instruction.operation.rd.write.index.2!2
  op_1_instruction.write.value.1!2
  op_5_instruction.operation.rd.tmp_1!2
  op_8_instruction.operation.address.0!2
  op_3_instruction.write.index.1!2
  __tmp_17!1
  op_5_instruction.operation.rs1.read.value.0!2
  op_2_instruction.action.tmp_0!2
  __tmp_8!1
  ))
(get-model)
(exit)
