// Seed: 2808113763
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri0 id_4;
  tri1 id_5;
  initial begin
    $display(id_5, id_2 < id_4 - id_5);
    if (1'b0) for (id_4 = id_5 - 1; id_4; id_2 = 1) $display(1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge id_1 ^ id_3) if (id_1) id_4 <= id_4 | id_1;
  module_0(
      id_3, id_1, id_3
  );
endmodule
