// Seed: 4227014393
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always disable id_4;
  assign module_2._id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd37
) (
    input  wand  id_0,
    input  wor   id_1,
    input  uwire _id_2,
    input  wire  id_3,
    input  uwire id_4,
    input  tri1  id_5,
    output wand  id_6
);
  wire id_8;
  ;
  logic [7:0] id_9;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  assign id_9[id_2] = id_8;
endmodule
