

================================================================
== Vitis HLS Report for 'Block_entry3_proc'
================================================================
* Date:           Fri Nov 15 11:02:53 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.33 ns|  1.052 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.05>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %ClipMax_2, void "   --->   Operation 2 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %ClampMin_2, void "   --->   Operation 3 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %BOffset_2, void "   --->   Operation 4 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %GOffset_2, void "   --->   Operation 5 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %ROffset_2, void "   --->   Operation 6 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K33_2, void "   --->   Operation 7 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K32_2, void "   --->   Operation 8 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K31_2, void "   --->   Operation 9 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K23_2, void "   --->   Operation 10 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K22_2, void "   --->   Operation 11 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K21_2, void "   --->   Operation 12 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K13_2, void "   --->   Operation 13 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K12_2, void "   --->   Operation 14 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K11_2, void "   --->   Operation 15 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %ClipMax, void "   --->   Operation 16 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %ClampMin, void "   --->   Operation 17 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %BOffset, void "   --->   Operation 18 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %GOffset, void "   --->   Operation 19 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %ROffset, void "   --->   Operation 20 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K33, void "   --->   Operation 21 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K32, void "   --->   Operation 22 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K31, void "   --->   Operation 23 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K23, void "   --->   Operation 24 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K22, void "   --->   Operation 25 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K21, void "   --->   Operation 26 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K13, void "   --->   Operation 27 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K12, void "   --->   Operation 28 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K11, void "   --->   Operation 29 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %RowEnd, void "   --->   Operation 30 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %RowStart, void "   --->   Operation 31 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ColEnd, void "   --->   Operation 32 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ColStart, void "   --->   Operation 33 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %height, void "   --->   Operation 34 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %width, void "   --->   Operation 35 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %OutVideoFormat, void "   --->   Operation 36 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %InVideoFormat, void "   --->   Operation 37 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%HwReg_InVideoFormat = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %InVideoFormat" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 38 'read' 'HwReg_InVideoFormat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%HwReg_OutVideoFormat = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %OutVideoFormat" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:325]   --->   Operation 39 'read' 'HwReg_OutVideoFormat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%HwReg_width = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %width" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:326]   --->   Operation 40 'read' 'HwReg_width' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%HwReg_width_1 = trunc i16 %HwReg_width" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:326]   --->   Operation 41 'trunc' 'HwReg_width_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%HwReg_height = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %height" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:327]   --->   Operation 42 'read' 'HwReg_height' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%HwReg_height_1 = trunc i16 %HwReg_height" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:327]   --->   Operation 43 'trunc' 'HwReg_height_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%HwReg_ColStart = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ColStart" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:330]   --->   Operation 44 'read' 'HwReg_ColStart' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%HwReg_ColEnd = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ColEnd" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:331]   --->   Operation 45 'read' 'HwReg_ColEnd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%HwReg_RowStart = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %RowStart" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:332]   --->   Operation 46 'read' 'HwReg_RowStart' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%HwReg_RowEnd = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %RowEnd" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:333]   --->   Operation 47 'read' 'HwReg_RowEnd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%HwReg_K11 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K11" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:336]   --->   Operation 48 'read' 'HwReg_K11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%HwReg_K12 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K12" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:337]   --->   Operation 49 'read' 'HwReg_K12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%HwReg_K13 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K13" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:338]   --->   Operation 50 'read' 'HwReg_K13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%HwReg_K21 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K21" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:339]   --->   Operation 51 'read' 'HwReg_K21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%HwReg_K22 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K22" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:340]   --->   Operation 52 'read' 'HwReg_K22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%HwReg_K23 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K23" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:341]   --->   Operation 53 'read' 'HwReg_K23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%HwReg_K31 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K31" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:342]   --->   Operation 54 'read' 'HwReg_K31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%HwReg_K32 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K32" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:343]   --->   Operation 55 'read' 'HwReg_K32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%HwReg_K33 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K33" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:344]   --->   Operation 56 'read' 'HwReg_K33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%HwReg_ROffset = read i10 @_ssdm_op_Read.ap_auto.i10P0A, i10 %ROffset" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:345]   --->   Operation 57 'read' 'HwReg_ROffset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%HwReg_GOffset = read i10 @_ssdm_op_Read.ap_auto.i10P0A, i10 %GOffset" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:346]   --->   Operation 58 'read' 'HwReg_GOffset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%HwReg_BOffset = read i10 @_ssdm_op_Read.ap_auto.i10P0A, i10 %BOffset" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:347]   --->   Operation 59 'read' 'HwReg_BOffset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%HwReg_ClampMin = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %ClampMin" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:348]   --->   Operation 60 'read' 'HwReg_ClampMin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%HwReg_ClipMax = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %ClipMax" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:349]   --->   Operation 61 'read' 'HwReg_ClipMax' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%HwReg_K11_2 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K11_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:352]   --->   Operation 62 'read' 'HwReg_K11_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%HwReg_K12_2 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K12_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:353]   --->   Operation 63 'read' 'HwReg_K12_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%HwReg_K13_2 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K13_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:354]   --->   Operation 64 'read' 'HwReg_K13_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%HwReg_K21_2 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K21_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:355]   --->   Operation 65 'read' 'HwReg_K21_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%HwReg_K22_2 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K22_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:356]   --->   Operation 66 'read' 'HwReg_K22_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%HwReg_K23_2 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K23_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:357]   --->   Operation 67 'read' 'HwReg_K23_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%HwReg_K31_2 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K31_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:358]   --->   Operation 68 'read' 'HwReg_K31_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%HwReg_K32_2 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K32_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:359]   --->   Operation 69 'read' 'HwReg_K32_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%HwReg_K33_2 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K33_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:360]   --->   Operation 70 'read' 'HwReg_K33_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%HwReg_ROffset_2 = read i10 @_ssdm_op_Read.ap_auto.i10P0A, i10 %ROffset_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:361]   --->   Operation 71 'read' 'HwReg_ROffset_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%HwReg_GOffset_2 = read i10 @_ssdm_op_Read.ap_auto.i10P0A, i10 %GOffset_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:362]   --->   Operation 72 'read' 'HwReg_GOffset_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%HwReg_BOffset_2 = read i10 @_ssdm_op_Read.ap_auto.i10P0A, i10 %BOffset_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:363]   --->   Operation 73 'read' 'HwReg_BOffset_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%HwReg_ClampMin_2 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %ClampMin_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:364]   --->   Operation 74 'read' 'HwReg_ClampMin_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%HwReg_ClipMax_2 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %ClipMax_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:365]   --->   Operation 75 'read' 'HwReg_ClipMax_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.76ns)   --->   "%icmp_ln372 = icmp_eq  i8 %HwReg_InVideoFormat, i8 3" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:372]   --->   Operation 76 'icmp' 'icmp_ln372' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.28ns)   --->   "%bPassThru_420_In = xor i1 %icmp_ln372, i1 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:372]   --->   Operation 77 'xor' 'bPassThru_420_In' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.76ns)   --->   "%icmp_ln373 = icmp_eq  i8 %HwReg_OutVideoFormat, i8 3" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:373]   --->   Operation 78 'icmp' 'icmp_ln373' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.28ns)   --->   "%bPassThru_420_Out = xor i1 %icmp_ln373, i1 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:373]   --->   Operation 79 'xor' 'bPassThru_420_Out' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.76ns)   --->   "%icmp_ln378 = icmp_eq  i8 %HwReg_InVideoFormat, i8 2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:378]   --->   Operation 80 'icmp' 'icmp_ln378' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node bPassThru_422_or_420_In)   --->   "%or_ln378 = or i1 %icmp_ln378, i1 %icmp_ln372" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:378]   --->   Operation 81 'or' 'or_ln378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.28ns) (out node of the LUT)   --->   "%bPassThru_422_or_420_In = xor i1 %or_ln378, i1 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:378]   --->   Operation 82 'xor' 'bPassThru_422_or_420_In' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.76ns)   --->   "%icmp_ln381 = icmp_eq  i8 %HwReg_OutVideoFormat, i8 2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:381]   --->   Operation 83 'icmp' 'icmp_ln381' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node bPassThru_422_or_420_Out)   --->   "%or_ln381 = or i1 %icmp_ln381, i1 %icmp_ln373" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:381]   --->   Operation 84 'or' 'or_ln381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.28ns) (out node of the LUT)   --->   "%bPassThru_422_or_420_Out = xor i1 %or_ln381, i1 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:381]   --->   Operation 85 'xor' 'bPassThru_422_or_420_Out' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mrv = insertvalue i488 <undef>, i8 %HwReg_InVideoFormat" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 86 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i488 %mrv, i8 %HwReg_OutVideoFormat" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 87 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i488 %mrv_1, i16 %HwReg_ColStart" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 88 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i488 %mrv_2, i16 %HwReg_ColEnd" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 89 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i488 %mrv_3, i16 %HwReg_RowStart" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 90 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i488 %mrv_4, i16 %HwReg_RowEnd" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 91 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i488 %mrv_5, i16 %HwReg_K11" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 92 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i488 %mrv_6, i16 %HwReg_K12" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 93 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i488 %mrv_7, i16 %HwReg_K13" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 94 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i488 %mrv_8, i16 %HwReg_K21" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 95 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i488 %mrv_9, i16 %HwReg_K22" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 96 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i488 %mrv_s, i16 %HwReg_K23" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 97 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i488 %mrv_10, i16 %HwReg_K31" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 98 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i488 %mrv_11, i16 %HwReg_K32" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 99 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i488 %mrv_12, i16 %HwReg_K33" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 100 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i488 %mrv_13, i10 %HwReg_ROffset" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 101 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i488 %mrv_14, i10 %HwReg_GOffset" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 102 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i488 %mrv_15, i10 %HwReg_BOffset" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 103 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i488 %mrv_16, i8 %HwReg_ClampMin" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 104 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i488 %mrv_17, i8 %HwReg_ClipMax" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 105 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i488 %mrv_18, i16 %HwReg_K11_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 106 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i488 %mrv_19, i16 %HwReg_K12_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 107 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i488 %mrv_20, i16 %HwReg_K13_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 108 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i488 %mrv_21, i16 %HwReg_K21_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 109 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i488 %mrv_22, i16 %HwReg_K22_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 110 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i488 %mrv_23, i16 %HwReg_K23_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 111 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i488 %mrv_24, i16 %HwReg_K31_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 112 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i488 %mrv_25, i16 %HwReg_K32_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 113 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i488 %mrv_26, i16 %HwReg_K33_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 114 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i488 %mrv_27, i10 %HwReg_ROffset_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 115 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i488 %mrv_28, i10 %HwReg_GOffset_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 116 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i488 %mrv_29, i10 %HwReg_BOffset_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 117 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i488 %mrv_30, i8 %HwReg_ClampMin_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 118 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i488 %mrv_31, i8 %HwReg_ClipMax_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 119 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i488 %mrv_32, i1 %bPassThru_420_In" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 120 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i488 %mrv_33, i1 %bPassThru_420_Out" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 121 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue i488 %mrv_34, i1 %bPassThru_422_or_420_In" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 122 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue i488 %mrv_35, i1 %bPassThru_422_or_420_Out" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 123 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue i488 %mrv_36, i12 %HwReg_width_1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 124 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue i488 %mrv_37, i12 %HwReg_height_1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 125 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%ret_ln324 = ret i488 %mrv_38" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 126 'ret' 'ret_ln324' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ InVideoFormat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OutVideoFormat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ColStart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ColEnd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RowStart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RowEnd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K33]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ROffset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GOffset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ BOffset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClampMin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClipMax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K11_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K12_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K13_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K21_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K22_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K23_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K31_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K32_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K33_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ROffset_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GOffset_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ BOffset_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClampMin_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClipMax_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
HwReg_InVideoFormat      (read             ) [ 00]
HwReg_OutVideoFormat     (read             ) [ 00]
HwReg_width              (read             ) [ 00]
HwReg_width_1            (trunc            ) [ 00]
HwReg_height             (read             ) [ 00]
HwReg_height_1           (trunc            ) [ 00]
HwReg_ColStart           (read             ) [ 00]
HwReg_ColEnd             (read             ) [ 00]
HwReg_RowStart           (read             ) [ 00]
HwReg_RowEnd             (read             ) [ 00]
HwReg_K11                (read             ) [ 00]
HwReg_K12                (read             ) [ 00]
HwReg_K13                (read             ) [ 00]
HwReg_K21                (read             ) [ 00]
HwReg_K22                (read             ) [ 00]
HwReg_K23                (read             ) [ 00]
HwReg_K31                (read             ) [ 00]
HwReg_K32                (read             ) [ 00]
HwReg_K33                (read             ) [ 00]
HwReg_ROffset            (read             ) [ 00]
HwReg_GOffset            (read             ) [ 00]
HwReg_BOffset            (read             ) [ 00]
HwReg_ClampMin           (read             ) [ 00]
HwReg_ClipMax            (read             ) [ 00]
HwReg_K11_2              (read             ) [ 00]
HwReg_K12_2              (read             ) [ 00]
HwReg_K13_2              (read             ) [ 00]
HwReg_K21_2              (read             ) [ 00]
HwReg_K22_2              (read             ) [ 00]
HwReg_K23_2              (read             ) [ 00]
HwReg_K31_2              (read             ) [ 00]
HwReg_K32_2              (read             ) [ 00]
HwReg_K33_2              (read             ) [ 00]
HwReg_ROffset_2          (read             ) [ 00]
HwReg_GOffset_2          (read             ) [ 00]
HwReg_BOffset_2          (read             ) [ 00]
HwReg_ClampMin_2         (read             ) [ 00]
HwReg_ClipMax_2          (read             ) [ 00]
icmp_ln372               (icmp             ) [ 00]
bPassThru_420_In         (xor              ) [ 00]
icmp_ln373               (icmp             ) [ 00]
bPassThru_420_Out        (xor              ) [ 00]
icmp_ln378               (icmp             ) [ 00]
or_ln378                 (or               ) [ 00]
bPassThru_422_or_420_In  (xor              ) [ 00]
icmp_ln381               (icmp             ) [ 00]
or_ln381                 (or               ) [ 00]
bPassThru_422_or_420_Out (xor              ) [ 00]
mrv                      (insertvalue      ) [ 00]
mrv_1                    (insertvalue      ) [ 00]
mrv_2                    (insertvalue      ) [ 00]
mrv_3                    (insertvalue      ) [ 00]
mrv_4                    (insertvalue      ) [ 00]
mrv_5                    (insertvalue      ) [ 00]
mrv_6                    (insertvalue      ) [ 00]
mrv_7                    (insertvalue      ) [ 00]
mrv_8                    (insertvalue      ) [ 00]
mrv_9                    (insertvalue      ) [ 00]
mrv_s                    (insertvalue      ) [ 00]
mrv_10                   (insertvalue      ) [ 00]
mrv_11                   (insertvalue      ) [ 00]
mrv_12                   (insertvalue      ) [ 00]
mrv_13                   (insertvalue      ) [ 00]
mrv_14                   (insertvalue      ) [ 00]
mrv_15                   (insertvalue      ) [ 00]
mrv_16                   (insertvalue      ) [ 00]
mrv_17                   (insertvalue      ) [ 00]
mrv_18                   (insertvalue      ) [ 00]
mrv_19                   (insertvalue      ) [ 00]
mrv_20                   (insertvalue      ) [ 00]
mrv_21                   (insertvalue      ) [ 00]
mrv_22                   (insertvalue      ) [ 00]
mrv_23                   (insertvalue      ) [ 00]
mrv_24                   (insertvalue      ) [ 00]
mrv_25                   (insertvalue      ) [ 00]
mrv_26                   (insertvalue      ) [ 00]
mrv_27                   (insertvalue      ) [ 00]
mrv_28                   (insertvalue      ) [ 00]
mrv_29                   (insertvalue      ) [ 00]
mrv_30                   (insertvalue      ) [ 00]
mrv_31                   (insertvalue      ) [ 00]
mrv_32                   (insertvalue      ) [ 00]
mrv_33                   (insertvalue      ) [ 00]
mrv_34                   (insertvalue      ) [ 00]
mrv_35                   (insertvalue      ) [ 00]
mrv_36                   (insertvalue      ) [ 00]
mrv_37                   (insertvalue      ) [ 00]
mrv_38                   (insertvalue      ) [ 00]
ret_ln324                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="InVideoFormat">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InVideoFormat"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutVideoFormat">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutVideoFormat"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ColStart">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColStart"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ColEnd">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColEnd"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="RowStart">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RowStart"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="RowEnd">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RowEnd"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="K11">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K11"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="K12">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="K13">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="K21">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K21"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="K22">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K22"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="K23">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K23"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="K31">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K31"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="K32">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="K33">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K33"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ROffset">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROffset"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="GOffset">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GOffset"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="BOffset">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BOffset"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="ClampMin">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClampMin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="ClipMax">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClipMax"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="K11_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K11_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="K12_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K12_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="K13_2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K13_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="K21_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K21_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="K22_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K22_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="K23_2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K23_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="K31_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K31_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="K32_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K32_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="K33_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K33_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="ROffset_2">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROffset_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="GOffset_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GOffset_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="BOffset_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BOffset_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="ClampMin_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClampMin_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="ClipMax_2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClipMax_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="HwReg_InVideoFormat_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_InVideoFormat/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="HwReg_OutVideoFormat_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_OutVideoFormat/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="HwReg_width_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_width/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="HwReg_height_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_height/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="HwReg_ColStart_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_ColStart/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="HwReg_ColEnd_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_ColEnd/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="HwReg_RowStart_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_RowStart/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="HwReg_RowEnd_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_RowEnd/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="HwReg_K11_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K11/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="HwReg_K12_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K12/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="HwReg_K13_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K13/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="HwReg_K21_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K21/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="HwReg_K22_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K22/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="HwReg_K23_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K23/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="HwReg_K31_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K31/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="HwReg_K32_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K32/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="HwReg_K33_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K33/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="HwReg_ROffset_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="0" index="1" bw="10" slack="0"/>
<pin id="195" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_ROffset/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="HwReg_GOffset_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="0" index="1" bw="10" slack="0"/>
<pin id="201" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_GOffset/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="HwReg_BOffset_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="0"/>
<pin id="206" dir="0" index="1" bw="10" slack="0"/>
<pin id="207" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_BOffset/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="HwReg_ClampMin_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_ClampMin/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="HwReg_ClipMax_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_ClipMax/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="HwReg_K11_2_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K11_2/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="HwReg_K12_2_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K12_2/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="HwReg_K13_2_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K13_2/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="HwReg_K21_2_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K21_2/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="HwReg_K22_2_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K22_2/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="HwReg_K23_2_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K23_2/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="HwReg_K31_2_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K31_2/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="HwReg_K32_2_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K32_2/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="HwReg_K33_2_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K33_2/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="HwReg_ROffset_2_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="0" index="1" bw="10" slack="0"/>
<pin id="279" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_ROffset_2/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="HwReg_GOffset_2_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="10" slack="0"/>
<pin id="285" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_GOffset_2/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="HwReg_BOffset_2_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="0" index="1" bw="10" slack="0"/>
<pin id="291" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_BOffset_2/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="HwReg_ClampMin_2_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_ClampMin_2/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="HwReg_ClipMax_2_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_ClipMax_2/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="HwReg_width_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="HwReg_width_1/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="HwReg_height_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="HwReg_height_1/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln372_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="3" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln372/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="bPassThru_420_In_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="bPassThru_420_In/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln373_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="3" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln373/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="bPassThru_420_Out_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="bPassThru_420_Out/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln378_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="3" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln378/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="or_ln378_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln378/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="bPassThru_422_or_420_In_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="bPassThru_422_or_420_In/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln381_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="3" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln381/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="or_ln381_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln381/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="bPassThru_422_or_420_Out_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="bPassThru_422_or_420_Out/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="mrv_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="488" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="mrv_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="488" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="0"/>
<pin id="383" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="mrv_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="488" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="mrv_3_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="488" slack="0"/>
<pin id="394" dir="0" index="1" bw="16" slack="0"/>
<pin id="395" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="mrv_4_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="488" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="mrv_5_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="488" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="0"/>
<pin id="407" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="mrv_6_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="488" slack="0"/>
<pin id="412" dir="0" index="1" bw="16" slack="0"/>
<pin id="413" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="mrv_7_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="488" slack="0"/>
<pin id="418" dir="0" index="1" bw="16" slack="0"/>
<pin id="419" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="mrv_8_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="488" slack="0"/>
<pin id="424" dir="0" index="1" bw="16" slack="0"/>
<pin id="425" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="mrv_9_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="488" slack="0"/>
<pin id="430" dir="0" index="1" bw="16" slack="0"/>
<pin id="431" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="mrv_s_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="488" slack="0"/>
<pin id="436" dir="0" index="1" bw="16" slack="0"/>
<pin id="437" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="mrv_10_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="488" slack="0"/>
<pin id="442" dir="0" index="1" bw="16" slack="0"/>
<pin id="443" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="mrv_11_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="488" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="mrv_12_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="488" slack="0"/>
<pin id="454" dir="0" index="1" bw="16" slack="0"/>
<pin id="455" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="mrv_13_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="488" slack="0"/>
<pin id="460" dir="0" index="1" bw="16" slack="0"/>
<pin id="461" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="mrv_14_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="488" slack="0"/>
<pin id="466" dir="0" index="1" bw="10" slack="0"/>
<pin id="467" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="mrv_15_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="488" slack="0"/>
<pin id="472" dir="0" index="1" bw="10" slack="0"/>
<pin id="473" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_15/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="mrv_16_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="488" slack="0"/>
<pin id="478" dir="0" index="1" bw="10" slack="0"/>
<pin id="479" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_16/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="mrv_17_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="488" slack="0"/>
<pin id="484" dir="0" index="1" bw="8" slack="0"/>
<pin id="485" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_17/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="mrv_18_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="488" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_18/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="mrv_19_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="488" slack="0"/>
<pin id="496" dir="0" index="1" bw="16" slack="0"/>
<pin id="497" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_19/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="mrv_20_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="488" slack="0"/>
<pin id="502" dir="0" index="1" bw="16" slack="0"/>
<pin id="503" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_20/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="mrv_21_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="488" slack="0"/>
<pin id="508" dir="0" index="1" bw="16" slack="0"/>
<pin id="509" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_21/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="mrv_22_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="488" slack="0"/>
<pin id="514" dir="0" index="1" bw="16" slack="0"/>
<pin id="515" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_22/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="mrv_23_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="488" slack="0"/>
<pin id="520" dir="0" index="1" bw="16" slack="0"/>
<pin id="521" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_23/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="mrv_24_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="488" slack="0"/>
<pin id="526" dir="0" index="1" bw="16" slack="0"/>
<pin id="527" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_24/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="mrv_25_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="488" slack="0"/>
<pin id="532" dir="0" index="1" bw="16" slack="0"/>
<pin id="533" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_25/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="mrv_26_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="488" slack="0"/>
<pin id="538" dir="0" index="1" bw="16" slack="0"/>
<pin id="539" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_26/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="mrv_27_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="488" slack="0"/>
<pin id="544" dir="0" index="1" bw="16" slack="0"/>
<pin id="545" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_27/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="mrv_28_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="488" slack="0"/>
<pin id="550" dir="0" index="1" bw="10" slack="0"/>
<pin id="551" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_28/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="mrv_29_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="488" slack="0"/>
<pin id="556" dir="0" index="1" bw="10" slack="0"/>
<pin id="557" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_29/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="mrv_30_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="488" slack="0"/>
<pin id="562" dir="0" index="1" bw="10" slack="0"/>
<pin id="563" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_30/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="mrv_31_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="488" slack="0"/>
<pin id="568" dir="0" index="1" bw="8" slack="0"/>
<pin id="569" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_31/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="mrv_32_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="488" slack="0"/>
<pin id="574" dir="0" index="1" bw="8" slack="0"/>
<pin id="575" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_32/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="mrv_33_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="488" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_33/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="mrv_34_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="488" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_34/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="mrv_35_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="488" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_35/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="mrv_36_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="488" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_36/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="mrv_37_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="488" slack="0"/>
<pin id="604" dir="0" index="1" bw="12" slack="0"/>
<pin id="605" dir="1" index="2" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_37/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="mrv_38_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="488" slack="0"/>
<pin id="610" dir="0" index="1" bw="12" slack="0"/>
<pin id="611" dir="1" index="2" bw="488" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_38/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="76" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="76" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="78" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="78" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="78" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="78" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="78" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="78" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="78" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="78" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="78" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="78" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="78" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="78" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="78" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="78" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="78" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="80" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="80" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="80" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="38" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="76" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="76" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="78" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="78" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="46" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="78" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="48" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="78" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="78" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="52" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="78" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="78" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="56" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="78" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="58" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="78" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="60" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="80" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="62" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="80" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="64" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="80" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="66" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="76" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="68" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="76" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="70" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="102" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="108" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="90" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="82" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="84" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="96" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="82" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="84" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="90" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="86" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="314" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="84" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="96" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="86" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="326" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="84" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="88" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="90" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="96" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="114" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="120" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="126" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="132" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="138" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="144" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="150" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="156" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="162" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="168" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="174" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="180" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="186" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="192" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="198" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="204" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="210" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="216" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="222" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="228" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="234" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="240" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="246" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="518" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="252" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="258" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="264" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="270" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="276" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="548" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="282" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="288" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="294" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="566" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="300" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="572" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="320" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="578" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="332" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="350" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="368" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="596" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="306" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="602" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="310" pin="1"/><net_sink comp="608" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Block_entry3_proc : InVideoFormat | {1 }
	Port: Block_entry3_proc : OutVideoFormat | {1 }
	Port: Block_entry3_proc : width | {1 }
	Port: Block_entry3_proc : height | {1 }
	Port: Block_entry3_proc : ColStart | {1 }
	Port: Block_entry3_proc : ColEnd | {1 }
	Port: Block_entry3_proc : RowStart | {1 }
	Port: Block_entry3_proc : RowEnd | {1 }
	Port: Block_entry3_proc : K11 | {1 }
	Port: Block_entry3_proc : K12 | {1 }
	Port: Block_entry3_proc : K13 | {1 }
	Port: Block_entry3_proc : K21 | {1 }
	Port: Block_entry3_proc : K22 | {1 }
	Port: Block_entry3_proc : K23 | {1 }
	Port: Block_entry3_proc : K31 | {1 }
	Port: Block_entry3_proc : K32 | {1 }
	Port: Block_entry3_proc : K33 | {1 }
	Port: Block_entry3_proc : ROffset | {1 }
	Port: Block_entry3_proc : GOffset | {1 }
	Port: Block_entry3_proc : BOffset | {1 }
	Port: Block_entry3_proc : ClampMin | {1 }
	Port: Block_entry3_proc : ClipMax | {1 }
	Port: Block_entry3_proc : K11_2 | {1 }
	Port: Block_entry3_proc : K12_2 | {1 }
	Port: Block_entry3_proc : K13_2 | {1 }
	Port: Block_entry3_proc : K21_2 | {1 }
	Port: Block_entry3_proc : K22_2 | {1 }
	Port: Block_entry3_proc : K23_2 | {1 }
	Port: Block_entry3_proc : K31_2 | {1 }
	Port: Block_entry3_proc : K32_2 | {1 }
	Port: Block_entry3_proc : K33_2 | {1 }
	Port: Block_entry3_proc : ROffset_2 | {1 }
	Port: Block_entry3_proc : GOffset_2 | {1 }
	Port: Block_entry3_proc : BOffset_2 | {1 }
	Port: Block_entry3_proc : ClampMin_2 | {1 }
	Port: Block_entry3_proc : ClipMax_2 | {1 }
  - Chain level:
	State 1
		bPassThru_420_In : 1
		bPassThru_420_Out : 1
		or_ln378 : 1
		bPassThru_422_or_420_In : 1
		or_ln381 : 1
		bPassThru_422_or_420_Out : 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		mrv_8 : 8
		mrv_9 : 9
		mrv_s : 10
		mrv_10 : 11
		mrv_11 : 12
		mrv_12 : 13
		mrv_13 : 14
		mrv_14 : 15
		mrv_15 : 16
		mrv_16 : 17
		mrv_17 : 18
		mrv_18 : 19
		mrv_19 : 20
		mrv_20 : 21
		mrv_21 : 22
		mrv_22 : 23
		mrv_23 : 24
		mrv_24 : 25
		mrv_25 : 26
		mrv_26 : 27
		mrv_27 : 28
		mrv_28 : 29
		mrv_29 : 30
		mrv_30 : 31
		mrv_31 : 32
		mrv_32 : 33
		mrv_33 : 34
		mrv_34 : 35
		mrv_35 : 36
		mrv_36 : 37
		mrv_37 : 38
		mrv_38 : 39
		ret_ln324 : 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |        icmp_ln372_fu_314        |    0    |    15   |
|   icmp   |        icmp_ln373_fu_326        |    0    |    15   |
|          |        icmp_ln378_fu_338        |    0    |    15   |
|          |        icmp_ln381_fu_356        |    0    |    15   |
|----------|---------------------------------|---------|---------|
|          |     bPassThru_420_In_fu_320     |    0    |    2    |
|    xor   |     bPassThru_420_Out_fu_332    |    0    |    2    |
|          |  bPassThru_422_or_420_In_fu_350 |    0    |    2    |
|          | bPassThru_422_or_420_Out_fu_368 |    0    |    2    |
|----------|---------------------------------|---------|---------|
|    or    |         or_ln378_fu_344         |    0    |    2    |
|          |         or_ln381_fu_362         |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          |  HwReg_InVideoFormat_read_fu_90 |    0    |    0    |
|          | HwReg_OutVideoFormat_read_fu_96 |    0    |    0    |
|          |     HwReg_width_read_fu_102     |    0    |    0    |
|          |     HwReg_height_read_fu_108    |    0    |    0    |
|          |    HwReg_ColStart_read_fu_114   |    0    |    0    |
|          |     HwReg_ColEnd_read_fu_120    |    0    |    0    |
|          |    HwReg_RowStart_read_fu_126   |    0    |    0    |
|          |     HwReg_RowEnd_read_fu_132    |    0    |    0    |
|          |      HwReg_K11_read_fu_138      |    0    |    0    |
|          |      HwReg_K12_read_fu_144      |    0    |    0    |
|          |      HwReg_K13_read_fu_150      |    0    |    0    |
|          |      HwReg_K21_read_fu_156      |    0    |    0    |
|          |      HwReg_K22_read_fu_162      |    0    |    0    |
|          |      HwReg_K23_read_fu_168      |    0    |    0    |
|          |      HwReg_K31_read_fu_174      |    0    |    0    |
|          |      HwReg_K32_read_fu_180      |    0    |    0    |
|          |      HwReg_K33_read_fu_186      |    0    |    0    |
|   read   |    HwReg_ROffset_read_fu_192    |    0    |    0    |
|          |    HwReg_GOffset_read_fu_198    |    0    |    0    |
|          |    HwReg_BOffset_read_fu_204    |    0    |    0    |
|          |    HwReg_ClampMin_read_fu_210   |    0    |    0    |
|          |    HwReg_ClipMax_read_fu_216    |    0    |    0    |
|          |     HwReg_K11_2_read_fu_222     |    0    |    0    |
|          |     HwReg_K12_2_read_fu_228     |    0    |    0    |
|          |     HwReg_K13_2_read_fu_234     |    0    |    0    |
|          |     HwReg_K21_2_read_fu_240     |    0    |    0    |
|          |     HwReg_K22_2_read_fu_246     |    0    |    0    |
|          |     HwReg_K23_2_read_fu_252     |    0    |    0    |
|          |     HwReg_K31_2_read_fu_258     |    0    |    0    |
|          |     HwReg_K32_2_read_fu_264     |    0    |    0    |
|          |     HwReg_K33_2_read_fu_270     |    0    |    0    |
|          |   HwReg_ROffset_2_read_fu_276   |    0    |    0    |
|          |   HwReg_GOffset_2_read_fu_282   |    0    |    0    |
|          |   HwReg_BOffset_2_read_fu_288   |    0    |    0    |
|          |   HwReg_ClampMin_2_read_fu_294  |    0    |    0    |
|          |   HwReg_ClipMax_2_read_fu_300   |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |       HwReg_width_1_fu_306      |    0    |    0    |
|          |      HwReg_height_1_fu_310      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |            mrv_fu_374           |    0    |    0    |
|          |           mrv_1_fu_380          |    0    |    0    |
|          |           mrv_2_fu_386          |    0    |    0    |
|          |           mrv_3_fu_392          |    0    |    0    |
|          |           mrv_4_fu_398          |    0    |    0    |
|          |           mrv_5_fu_404          |    0    |    0    |
|          |           mrv_6_fu_410          |    0    |    0    |
|          |           mrv_7_fu_416          |    0    |    0    |
|          |           mrv_8_fu_422          |    0    |    0    |
|          |           mrv_9_fu_428          |    0    |    0    |
|          |           mrv_s_fu_434          |    0    |    0    |
|          |          mrv_10_fu_440          |    0    |    0    |
|          |          mrv_11_fu_446          |    0    |    0    |
|          |          mrv_12_fu_452          |    0    |    0    |
|          |          mrv_13_fu_458          |    0    |    0    |
|          |          mrv_14_fu_464          |    0    |    0    |
|          |          mrv_15_fu_470          |    0    |    0    |
|          |          mrv_16_fu_476          |    0    |    0    |
|          |          mrv_17_fu_482          |    0    |    0    |
|insertvalue|          mrv_18_fu_488          |    0    |    0    |
|          |          mrv_19_fu_494          |    0    |    0    |
|          |          mrv_20_fu_500          |    0    |    0    |
|          |          mrv_21_fu_506          |    0    |    0    |
|          |          mrv_22_fu_512          |    0    |    0    |
|          |          mrv_23_fu_518          |    0    |    0    |
|          |          mrv_24_fu_524          |    0    |    0    |
|          |          mrv_25_fu_530          |    0    |    0    |
|          |          mrv_26_fu_536          |    0    |    0    |
|          |          mrv_27_fu_542          |    0    |    0    |
|          |          mrv_28_fu_548          |    0    |    0    |
|          |          mrv_29_fu_554          |    0    |    0    |
|          |          mrv_30_fu_560          |    0    |    0    |
|          |          mrv_31_fu_566          |    0    |    0    |
|          |          mrv_32_fu_572          |    0    |    0    |
|          |          mrv_33_fu_578          |    0    |    0    |
|          |          mrv_34_fu_584          |    0    |    0    |
|          |          mrv_35_fu_590          |    0    |    0    |
|          |          mrv_36_fu_596          |    0    |    0    |
|          |          mrv_37_fu_602          |    0    |    0    |
|          |          mrv_38_fu_608          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    72   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   72   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   72   |
+-----------+--------+--------+
