# FPGA
ARTY A7 35T ile 4x2 mux

sw[0}] --> a_i,
sw[1] --> b_i,
sw[2] --> c_i,
sw[3] --> d_i;

btn[0] --> s1_i,
btn[1] --> s2_i;

led[0] --> q_o;
