Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [IPv6:2610:10:20:722:a800:ff:fe36:1795])
	by mail.lfdr.de (Postfix) with ESMTPS id 4AA194F50C2
	for <lists+amd-gfx@lfdr.de>; Wed,  6 Apr 2022 04:25:08 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 97F0210E407;
	Wed,  6 Apr 2022 02:25:06 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-yb1-xb36.google.com (mail-yb1-xb36.google.com
 [IPv6:2607:f8b0:4864:20::b36])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 61EA910E418
 for <amd-gfx@lists.freedesktop.org>; Wed,  6 Apr 2022 02:25:05 +0000 (UTC)
Received: by mail-yb1-xb36.google.com with SMTP id j2so1800324ybu.0
 for <amd-gfx@lists.freedesktop.org>; Tue, 05 Apr 2022 19:25:05 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=basnieuwenhuizen.nl; s=google;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc:content-transfer-encoding;
 bh=JbqG3RJEe0axrH/LU3U4IzGC8D7rQfkiB40OiWYW3Ec=;
 b=fEpMqcAcKfGCXdzyy+MbzLWSZuWOnWvCHvhpzkKFOyaumQymMN9CBbMR2JkiBCONfy
 qFogiOKU0AJsKjBLn5GPEgjtLQ9hrJBatsCBqaCqCwh/JyXrlMI2BV3VAcE9FdKjhB7x
 cdT+wKLqWTVD44XcANVs3vp4XNCo2q4ItTJ5wnuEXY3P1GwWy9+CiM7nrULsJwgUAl+I
 HPRluJWk7avFkzLXzFM5qozErBWcUrDxk7L1yL9nFkRcoM7N3eLgiHlzSH+tscphiXlw
 PzOtd0RQaOo5YuZXemWXhA5kJYwuMW0lxKUqNK7bZRNsfaYsz6/6PMkuITl5Mh9FVaLk
 I1sQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc:content-transfer-encoding;
 bh=JbqG3RJEe0axrH/LU3U4IzGC8D7rQfkiB40OiWYW3Ec=;
 b=tiDQFj9hVDzUmcmZDn1LWrXToKdRxll0hToPGRjLmhymo7dYx1v7ClzEIw9IMZhNJS
 BjEXd/rx4+HDnhOj2gdQfqkt0PeapONzG07a4JJEkcKB3aid937hPgcWW1ZdzeYiS1XV
 IbzkjWle5+NkS0v9Fun12KJvxccv0Ak2LqYeEvWerdaMIVArL869HQh/T0cdt4vSUJgd
 FYUWD98T/z8V2L1eVu9Do6LLidpG7jTcdhe7pAxuoV/lmok3JeXad+5HGAXen+xiBZ+Z
 Y3FUHTwNDOs//wm4Vw+gDf7WFsWi1nVpaC6+qBeZdqutQRNECZ9iyW9o3e1WVHDvtFCT
 b8lA==
X-Gm-Message-State: AOAM531w5q6VNnbjMF4qM4f1/SmRupzxmU/4rhgy7f6Vqlqlrx6xjxE1
 EYgdlDz54kMHf/x8y3SRIzGMBObLMzzphDqkwU48MQ==
X-Google-Smtp-Source: ABdhPJwg7z3UWHmmQaGV9oV7E7ZTqiMSjyoXtrocNkYcWbqLf3gisSWjAN1ULG3YbmOXncKxC01o4gadKaI5jf+MYOc=
X-Received: by 2002:a25:28f:0:b0:63d:c3bc:1be4 with SMTP id
 137-20020a25028f000000b0063dc3bc1be4mr5052023ybc.399.1649211904357; Tue, 05
 Apr 2022 19:25:04 -0700 (PDT)
MIME-Version: 1.0
References: <20220331094727.27153-1-christian.koenig@amd.com>
 <20220331094727.27153-5-christian.koenig@amd.com>
 <CAP+8YyGwU+xJkBJ-AYPckQqpY6ucUWWp-QYO4b9UN7WcrEMGkQ@mail.gmail.com>
 <7f1d5626-8429-c06e-5642-5328f0d95044@amd.com>
In-Reply-To: <7f1d5626-8429-c06e-5642-5328f0d95044@amd.com>
From: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>
Date: Wed, 6 Apr 2022 04:25:05 +0200
Message-ID: <CAP+8YyGiq8V9g58Qbusign4ZcKYxCfTdaNDCWt6-XwjM+kAn_g@mail.gmail.com>
Subject: Re: [PATCH 5/5] drm/amdgpu: allow specifying a syncobj for VM map
 operations
To: =?UTF-8?Q?Christian_K=C3=B6nig?= <christian.koenig@amd.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: Alex Deucher <alexander.deucher@amd.com>,
 =?UTF-8?Q?Christian_K=C3=B6nig?= <ckoenig.leichtzumerken@gmail.com>,
 amd-gfx mailing list <amd-gfx@lists.freedesktop.org>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

On Mon, Apr 4, 2022 at 8:43 AM Christian K=C3=B6nig <christian.koenig@amd.c=
om> wrote:
>
> Hi Bas,
>
> Am 04.04.22 um 03:32 schrieb Bas Nieuwenhuizen:
> > Hi Christian,
> >
> > Couple of concerns here:
> >
> > 1) This is missing the option to wait on a syncobj before executing the=
 VA op.
>
> Uff, that was not really planned in any way.
>
> Currently all VM operations are scheduled to run behind all CS
> operations and that is not easily changeable.
>
> In other words we planned that disable the VM->CS implicit sync, but not
> CS->VM.
>
> > 2) There are no mechanisms to disable implicit sync yet.
>
> Specifying a sync_obj will do that.
>
> > 3) in radv we typically signal multiple syncobj, so it would be nice
> > if we could have that capability here too. Technically we can use the
> > transfer ioctls, but it is kinda annoying.
>
> That shouldn't be much of a problem.
>
> > I had https://nam11.safelinks.protection.outlook.com/?url=3Dhttps%3A%2F=
%2Fgithub.com%2FBNieuwenhuizen%2Flinux%2Fcommit%2Fd8a1cce0c4c5c87522ae8866f=
af4f67be7189ef0&amp;data=3D04%7C01%7Cchristian.koenig%40amd.com%7C6d4dec03a=
52b4ce510b208da15daf2fa%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637846=
327828400310%7CUnknown%7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLC=
JBTiI6Ik1haWwiLCJXVCI6Mn0%3D%7C3000&amp;sdata=3DK6J%2FHb2NAL8NpoTkaqmpjq4xJ=
S9ozpu2UJBZwSA8OIk%3D&amp;reserved=3D0
> > + radv implementation before we ended up in the situation of waits not
> > being a doable thing.
>
> Well I changed the TLB handling so that waits are doable now :)
>
> >
> > For (1) we can emulate in userspace by waiting for all syncobj to
> > signal first, but I'm concerned that will result in GPU bubbles due to
> > CPU work.  To test this out I'm starting to hook up more implicit sync
> > disabling stuff (starting with the submissions themselves, WIP at
> > https://nam11.safelinks.protection.outlook.com/?url=3Dhttps%3A%2F%2Fgit=
hub.com%2FBNieuwenhuizen%2Flinux%2Ftree%2Fno-implicit-sync&amp;data=3D04%7C=
01%7Cchristian.koenig%40amd.com%7C6d4dec03a52b4ce510b208da15daf2fa%7C3dd896=
1fe4884e608e11a82d994e183d%7C0%7C0%7C637846327828400310%7CUnknown%7CTWFpbGZ=
sb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwiLCJXVCI6Mn0%3D%7C3=
000&amp;sdata=3Dtaf3fjRYd2OT9GR%2FgtBsCcoIOtOW0pYjdcsGAe%2BnJSw%3D&amp;rese=
rved=3D0), which
> > is why you're seeing some random comments on your dma resv usage
> > series coming your way.
>
> Which is rather welcomed. That patch set certainly needs more eyes on it.
>
> Thanks,
> Christian.
>
> >
> > - Bas
> >
> >
> > On Thu, Mar 31, 2022 at 11:47 AM Christian K=C3=B6nig
> > <ckoenig.leichtzumerken@gmail.com> wrote:
> >> To improve synchronization of command submissions with page table upda=
tes RADV
> >> wants to manually wait for the updates to be completed without affecti=
ng
> >> parallel submissions.
> >>
> >> Implement this by allowing to specify a drm_sync_obj handle and a time=
line
> >> point for the GEM_VA IOCTL.
> >>
> >> Signed-off-by: Christian K=C3=B6nig <christian.koenig@amd.com>
> >> ---
> >>   drivers/gpu/drm/amd/amdgpu/amdgpu_gem.c | 79 ++++++++++++++++++++---=
--
> >>   include/uapi/drm/amdgpu_drm.h           |  5 +-
> >>   2 files changed, 67 insertions(+), 17 deletions(-)
> >>
> >> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_gem.c b/drivers/gpu/drm=
/amd/amdgpu/amdgpu_gem.c
> >> index 9cdfee67efeb..bf0092f629f9 100644
> >> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_gem.c
> >> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_gem.c
> >> @@ -33,6 +33,7 @@
> >>
> >>   #include <drm/amdgpu_drm.h>
> >>   #include <drm/drm_drv.h>
> >> +#include <drm/drm_syncobj.h>
> >>   #include <drm/drm_gem_ttm_helper.h>
> >>
> >>   #include "amdgpu.h"
> >> @@ -598,6 +599,7 @@ int amdgpu_gem_metadata_ioctl(struct drm_device *d=
ev, void *data,
> >>    * @vm: vm to update
> >>    * @bo_va: bo_va to update
> >>    * @operation: map, unmap or clear
> >> + * @last_update: optional pointer to a dma_fence for the last VM upda=
te
> >>    *
> >>    * Update the bo_va directly after setting its address. Errors are n=
ot
> >>    * vital here, so they are not reported back to userspace.
> >> @@ -605,20 +607,21 @@ int amdgpu_gem_metadata_ioctl(struct drm_device =
*dev, void *data,
> >>   static void amdgpu_gem_va_update_vm(struct amdgpu_device *adev,
> >>                                      struct amdgpu_vm *vm,
> >>                                      struct amdgpu_bo_va *bo_va,
> >> -                                   uint32_t operation)
> >> +                                   uint32_t operation,
> >> +                                   struct dma_fence **last_update)
> >>   {
> >>          int r;
> >>
> >>          if (!amdgpu_vm_ready(vm))
> >>                  return;
> >>
> >> -       r =3D amdgpu_vm_clear_freed(adev, vm, NULL);
> >> +       r =3D amdgpu_vm_clear_freed(adev, vm, last_update);
> >>          if (r)
> >>                  goto error;
> >>
> >>          if (operation =3D=3D AMDGPU_VA_OP_MAP ||
> >>              operation =3D=3D AMDGPU_VA_OP_REPLACE) {
> >> -               r =3D amdgpu_vm_bo_update(adev, bo_va, false, NULL);
> >> +               r =3D amdgpu_vm_bo_update(adev, bo_va, false, last_upd=
ate);
> >>                  if (r)
> >>                          goto error;
> >>          }
> >> @@ -671,6 +674,9 @@ int amdgpu_gem_va_ioctl(struct drm_device *dev, vo=
id *data,
> >>          struct drm_gem_object *gobj;
> >>          struct amdgpu_device *adev =3D drm_to_adev(dev);
> >>          struct amdgpu_fpriv *fpriv =3D filp->driver_priv;
> >> +       struct dma_fence *fence =3D dma_fence_get_stub();
> >> +       struct dma_fence_chain *chain =3D NULL;
> >> +       struct drm_syncobj *syncobj =3D NULL;
> >>          struct amdgpu_bo *abo;
> >>          struct amdgpu_bo_va *bo_va;
> >>          struct amdgpu_bo_list_entry vm_pd;
> >> @@ -714,17 +720,9 @@ int amdgpu_gem_va_ioctl(struct drm_device *dev, v=
oid *data,
> >>                  return -EINVAL;
> >>          }
> >>
> >> -       switch (args->operation) {
> >> -       case AMDGPU_VA_OP_MAP:
> >> -       case AMDGPU_VA_OP_UNMAP:
> >> -       case AMDGPU_VA_OP_CLEAR:
> >> -       case AMDGPU_VA_OP_REPLACE:
> >> -               break;
> >> -       default:
> >> -               dev_dbg(dev->dev, "unsupported operation %d\n",
> >> -                       args->operation);
> >> -               return -EINVAL;
> >> -       }
> >> +       /* For debugging delay all VM updates till CS time */
> >> +       if (!amdgpu_vm_debug)
> >> +               args->flags |=3D AMDGPU_VM_DELAY_UPDATE;

FWIW in my testing syncobj + AMDGPU_VM_DELAY_UPDATE seems to make the
explicit sync not work (because we don't execute the map operations,
and then the delayed operations don't know about the syncobj). So
besides deleting this test code, should we reject
AMDGPU_VM_DELAY_UPDATE + syncobj?

With that I've had success getting some overlap (e.g.
https://drive.google.com/file/d/1ER1fmx6jmZi1yHDyn0gefitmqHUGM0iL/view?usp=
=3Dsharing),
though I still got a bit more than expected implicit synchronization
going on due to creation of new buffers and their initial map
operations. Though that seems to be squarely a radv problem :)

As a side note, are MAP/UNMAP operations without AMDGPU_VM_PAGE_PRT
valid or do we need to guard for them?


> >>
> >>          INIT_LIST_HEAD(&list);
> >>          INIT_LIST_HEAD(&duplicates);
> >> @@ -763,6 +761,30 @@ int amdgpu_gem_va_ioctl(struct drm_device *dev, v=
oid *data,
> >>                  bo_va =3D NULL;
> >>          }
> >>
> >> +       if (args->syncobj) {
> >> +               syncobj =3D drm_syncobj_find(filp, args->syncobj);
> >> +               if (!syncobj) {
> >> +                       r =3D -EINVAL;
> >> +                       goto error_backoff;
> >> +               }
> >> +
> >> +               if (args->timeline_point) {
> >> +                       chain =3D dma_fence_chain_alloc();
> >> +                       if (!chain) {
> >> +                               r =3D -ENOMEM;
> >> +                               goto error_put_syncobj;
> >> +                       }
> >> +               }
> >> +
> >> +               /*
> >> +                * Update the VM once before to make sure there are no=
 other
> >> +                * pending updates.
> >> +                */
> >> +               if (!(args->flags & AMDGPU_VM_DELAY_UPDATE))
> >> +                       amdgpu_gem_va_update_vm(adev, &fpriv->vm, bo_v=
a,
> >> +                                               args->operation, NULL)=
;
> >> +       }
> >> +
> >>          switch (args->operation) {
> >>          case AMDGPU_VA_OP_MAP:
> >>                  va_flags =3D amdgpu_gem_va_map_flags(adev, args->flag=
s);
> >> @@ -786,17 +808,42 @@ int amdgpu_gem_va_ioctl(struct drm_device *dev, =
void *data,
> >>                                               va_flags);
> >>                  break;
> >>          default:
> >> +               dev_dbg(dev->dev, "unsupported operation %d\n",
> >> +                       args->operation);
> >> +               r =3D -EINVAL;
> >>                  break;
> >>          }
> >> -       if (!r && !(args->flags & AMDGPU_VM_DELAY_UPDATE) && !amdgpu_v=
m_debug)
> >> +       if (r)
> >> +               goto error_free_chain;
> >> +
> >> +       if (!(args->flags & AMDGPU_VM_DELAY_UPDATE))
> >>                  amdgpu_gem_va_update_vm(adev, &fpriv->vm, bo_va,
> >> -                                       args->operation);
> >> +                                       args->operation, syncobj ?
> >> +                                       &fence : NULL);
> >> +
> >> +       if (syncobj) {
> >> +               if (chain) {
> >> +                       drm_syncobj_add_point(syncobj, chain, fence,
> >> +                                             args->timeline_point);
> >> +                       chain =3D NULL;
> >> +               } else {
> >> +                       drm_syncobj_replace_fence(syncobj, fence);
> >> +               }
> >> +       }
> >> +
> >> +error_free_chain:
> >> +       dma_fence_chain_free(chain);
> >> +
> >> +error_put_syncobj:
> >> +       if (syncobj)
> >> +               drm_syncobj_put(syncobj);
> >>
> >>   error_backoff:
> >>          ttm_eu_backoff_reservation(&ticket, &list);
> >>
> >>   error_unref:
> >>          drm_gem_object_put(gobj);
> >> +       dma_fence_put(fence);
> >>          return r;
> >>   }
> >>
> >> diff --git a/include/uapi/drm/amdgpu_drm.h b/include/uapi/drm/amdgpu_d=
rm.h
> >> index 1d65c1fbc4ec..f84b5f2c817c 100644
> >> --- a/include/uapi/drm/amdgpu_drm.h
> >> +++ b/include/uapi/drm/amdgpu_drm.h
> >> @@ -533,7 +533,8 @@ struct drm_amdgpu_gem_op {
> >>   struct drm_amdgpu_gem_va {
> >>          /** GEM object handle */
> >>          __u32 handle;
> >> -       __u32 _pad;
> >> +       /** Optional DRM Syncobj to signal when operation completes */
> >> +       __u32 syncobj;
> >>          /** AMDGPU_VA_OP_* */
> >>          __u32 operation;
> >>          /** AMDGPU_VM_PAGE_* */
> >> @@ -544,6 +545,8 @@ struct drm_amdgpu_gem_va {
> >>          __u64 offset_in_bo;
> >>          /** Specify mapping size. Must be correctly aligned. */
> >>          __u64 map_size;
> >> +       /** Optional Syncobj timeline point to signal */
> >> +       __u64 timeline_point;
> >>   };
> >>
> >>   #define AMDGPU_HW_IP_GFX          0
> >> --
> >> 2.25.1
> >>
>
