{
  "Top": "FFTipfn",
  "RtlTop": "FFTipfn",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -use_netlist=none",
      "config_export -version=1.1.1",
      "config_export -vivado_optimization_level=2",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0"
    ]},
  "Args": {
    "FFTIN": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "com",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "complex"
          },
          "last": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "2",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "FFTOUT": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "com",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "complex"
          },
          "last": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "2",
            "dataType": "ap_uint"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "FFTipfn",
    "Version": "1.1",
    "DisplayName": "Fftipfn",
    "Revision": "1",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/fft.cpp"],
    "Vhdl": [
      "impl\/vhdl\/FFTipfn_faddfsub_bkb.vhd",
      "impl\/vhdl\/FFTipfn_fmul_32nscud.vhd",
      "impl\/vhdl\/FFTipfn_mul_mul_1dEe.vhd",
      "impl\/vhdl\/FFTipfn_tempout_R.vhd",
      "impl\/vhdl\/FFTipfn_W_imag.vhd",
      "impl\/vhdl\/FFTipfn_W_real.vhd",
      "impl\/vhdl\/FFTipfn.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/FFTipfn_faddfsub_bkb.v",
      "impl\/verilog\/FFTipfn_fmul_32nscud.v",
      "impl\/verilog\/FFTipfn_mul_mul_1dEe.v",
      "impl\/verilog\/FFTipfn_tempout_R.v",
      "impl\/verilog\/FFTipfn_W_imag.v",
      "impl\/verilog\/FFTipfn_W_imag_rom.dat",
      "impl\/verilog\/FFTipfn_W_real.v",
      "impl\/verilog\/FFTipfn_W_real_rom.dat",
      "impl\/verilog\/FFTipfn.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/FFTipfn_ap_faddfsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/FFTipfn_ap_fmul_2_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "C:\/Users\/animesh21131\/fftipeldbonus\/solution1\/.autopilot\/db\/FFTipfn.design.xml",
    "DebugDir": "C:\/Users\/animesh21131\/fftipeldbonus\/solution1\/.debug",
    "ProtoInst": ["C:\/Users\/animesh21131\/fftipeldbonus\/solution1\/.debug\/FFTipfn.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "FFTipfn_ap_faddfsub_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name FFTipfn_ap_faddfsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "FFTipfn_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name FFTipfn_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "FFTIN FFTOUT",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "FFTIN": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "FFTIN",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "complex",
          "Width": "64",
          "Element": {
            "Type": "real float",
            "Width": "32"
          }
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1"
      }
    },
    "FFTOUT": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "FFTOUT",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "complex",
          "Width": "64",
          "Element": {
            "Type": "real float",
            "Width": "32"
          }
        },
        "TREADY": {"Type": "bool"},
        "TVALID": {"Type": "bool"},
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "FFTIN_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "FFTIN_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "FFTIN_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "FFTIN_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "FFTIN_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "FFTOUT_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "FFTOUT_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "FFTOUT_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "FFTOUT_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "FFTOUT_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "FFTipfn"},
    "Info": {"FFTipfn": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"FFTipfn": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.256"
        },
        "Loops": [
          {
            "Name": "generateinput",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "bitreversal",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 3",
            "TripCount": "10",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "Loop 3.1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Loop 3.1.1",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "25"
                  }]
              }]
          },
          {
            "Name": "generateoutput",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "10",
          "DSP48E": "17",
          "FF": "1930",
          "LUT": "3006",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "FFTipfn",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-12-25 12:23:10 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
