// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "09/30/2022 09:42:54"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module slc3_sramtop (
	SW,
	Clk,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3);
input 	[9:0] SW;
input 	Clk;
input 	Run;
input 	\Continue ;
output 	[9:0] LED;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;

// Design Ports Information
// LED[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Continue~input_o ;
wire \button_sync[0]|q~q ;
wire \Run~input_o ;
wire \button_sync[1]|q~q ;
wire \slc|state_controller|State.Halted~0_combout ;
wire \slc|state_controller|State.Halted~q ;
wire \slc|state_controller|State~20_combout ;
wire \slc|state_controller|State.S_33_1~q ;
wire \slc|state_controller|State~21_combout ;
wire \slc|state_controller|State.S_33_2~q ;
wire \slc|state_controller|State~22_combout ;
wire \slc|state_controller|State.wait1~q ;
wire \slc|state_controller|State~23_combout ;
wire \slc|state_controller|State.wait2~q ;
wire \slc|state_controller|State~24_combout ;
wire \slc|state_controller|State.wait3~q ;
wire \slc|state_controller|State~18_combout ;
wire \slc|state_controller|State.S_35~q ;
wire \slc|state_controller|State~26_combout ;
wire \slc|state_controller|State.PauseIR1~q ;
wire \slc|state_controller|State~25_combout ;
wire \slc|state_controller|State.PauseIR2~q ;
wire \slc|state_controller|State~19_combout ;
wire \slc|state_controller|State.S_18~q ;
wire \instaRam|address[0]~27_combout ;
wire \Reset_ah~combout ;
wire \instaRam|address[1]~15_combout ;
wire \instaRam|address[1]~16 ;
wire \instaRam|address[2]~17_combout ;
wire \instaRam|address[2]~18 ;
wire \instaRam|address[3]~19_combout ;
wire \instaRam|address[3]~20 ;
wire \instaRam|address[4]~21_combout ;
wire \instaRam|address[4]~22 ;
wire \instaRam|address[5]~23_combout ;
wire \instaRam|address[5]~24 ;
wire \instaRam|address[6]~25_combout ;
wire \instaRam|address[6]~26 ;
wire \instaRam|address[7]~28_combout ;
wire \instaRam|Equal0~4_combout ;
wire \instaRam|Equal0~3_combout ;
wire \instaRam|address[7]~29 ;
wire \instaRam|address[8]~30_combout ;
wire \instaRam|address[8]~31 ;
wire \instaRam|address[9]~32_combout ;
wire \instaRam|address[9]~33 ;
wire \instaRam|address[10]~34_combout ;
wire \instaRam|address[10]~35 ;
wire \instaRam|address[11]~36_combout ;
wire \instaRam|Equal2~0_combout ;
wire \instaRam|address[11]~37 ;
wire \instaRam|address[12]~38_combout ;
wire \instaRam|address[12]~39 ;
wire \instaRam|address[13]~40_combout ;
wire \instaRam|address[13]~41 ;
wire \instaRam|address[14]~42_combout ;
wire \instaRam|address[14]~43 ;
wire \instaRam|address[15]~44_combout ;
wire \instaRam|Equal2~1_combout ;
wire \instaRam|Equal0~1_combout ;
wire \instaRam|state.mem_write~0_combout ;
wire \instaRam|state.mem_write~q ;
wire \slc|mdr_reg|MDR[0]~18_combout ;
wire \slc|state_controller|WideOr10~combout ;
wire \slc|pc_reg|GatePC_data[0]~16_combout ;
wire \slc|pc_reg|GatePC_data[4]~18_combout ;
wire \slc|mar_reg|MAR~0_combout ;
wire \ADDR[0]~0_combout ;
wire \slc|pc_reg|GatePC_data[0]~17 ;
wire \slc|pc_reg|GatePC_data[1]~19_combout ;
wire \slc|mar_reg|MAR~1_combout ;
wire \ADDR[1]~1_combout ;
wire \slc|pc_reg|GatePC_data[1]~20 ;
wire \slc|pc_reg|GatePC_data[2]~21_combout ;
wire \slc|mar_reg|MAR~2_combout ;
wire \ADDR[2]~2_combout ;
wire \slc|pc_reg|GatePC_data[2]~22 ;
wire \slc|pc_reg|GatePC_data[3]~23_combout ;
wire \slc|mar_reg|MAR~3_combout ;
wire \ADDR[3]~3_combout ;
wire \slc|pc_reg|GatePC_data[3]~24 ;
wire \slc|pc_reg|GatePC_data[4]~25_combout ;
wire \slc|mar_reg|MAR~4_combout ;
wire \ADDR[4]~4_combout ;
wire \slc|pc_reg|GatePC_data[4]~26 ;
wire \slc|pc_reg|GatePC_data[5]~27_combout ;
wire \slc|mar_reg|MAR~5_combout ;
wire \ADDR[5]~5_combout ;
wire \slc|pc_reg|GatePC_data[5]~28 ;
wire \slc|pc_reg|GatePC_data[6]~29_combout ;
wire \slc|mar_reg|MAR~6_combout ;
wire \ADDR[6]~6_combout ;
wire \slc|pc_reg|GatePC_data[6]~30 ;
wire \slc|pc_reg|GatePC_data[7]~31_combout ;
wire \slc|mar_reg|MAR~7_combout ;
wire \ADDR[7]~7_combout ;
wire \slc|pc_reg|GatePC_data[7]~32 ;
wire \slc|pc_reg|GatePC_data[8]~33_combout ;
wire \slc|mar_reg|MAR~8_combout ;
wire \ADDR[8]~8_combout ;
wire \slc|pc_reg|GatePC_data[8]~34 ;
wire \slc|pc_reg|GatePC_data[9]~35_combout ;
wire \slc|mar_reg|MAR~9_combout ;
wire \ADDR[9]~9_combout ;
wire \SW[1]~input_o ;
wire \instaRam|Equal4~0_combout ;
wire \instaRam|Equal73~4_combout ;
wire \instaRam|Equal3~2_combout ;
wire \instaRam|Equal7~0_combout ;
wire \instaRam|WideOr12~0_combout ;
wire \instaRam|Equal1~4_combout ;
wire \instaRam|Equal100~4_combout ;
wire \instaRam|Equal146~0_combout ;
wire \instaRam|Equal6~0_combout ;
wire \instaRam|Equal0~0_combout ;
wire \instaRam|Equal105~0_combout ;
wire \instaRam|Equal8~1_combout ;
wire \Data_to_SRAM[12]~14_combout ;
wire \instaRam|Equal81~0_combout ;
wire \instaRam|Equal1~5_combout ;
wire \instaRam|Equal130~0_combout ;
wire \instaRam|Equal135~0_combout ;
wire \instaRam|Equal143~2_combout ;
wire \instaRam|Equal3~3_combout ;
wire \instaRam|WideOr12~1_combout ;
wire \instaRam|WideOr12~2_combout ;
wire \instaRam|Equal133~0_combout ;
wire \instaRam|Equal144~2_combout ;
wire \instaRam|Equal151~2_combout ;
wire \instaRam|Equal8~0_combout ;
wire \instaRam|WideOr12~3_combout ;
wire \instaRam|WideOr12~4_combout ;
wire \instaRam|Equal87~0_combout ;
wire \instaRam|Equal65~0_combout ;
wire \instaRam|Equal10~0_combout ;
wire \instaRam|Equal1~6_combout ;
wire \instaRam|Equal1~8_combout ;
wire \instaRam|Equal73~5_combout ;
wire \instaRam|Equal75~0_combout ;
wire \instaRam|Equal130~1_combout ;
wire \instaRam|Equal2~2_combout ;
wire \instaRam|Equal2~3_combout ;
wire \instaRam|Equal10~1_combout ;
wire \instaRam|WideOr6~5_combout ;
wire \instaRam|Equal6~1_combout ;
wire \instaRam|Equal95~4_combout ;
wire \instaRam|WideOr6~6_combout ;
wire \instaRam|Equal113~0_combout ;
wire \instaRam|Equal118~0_combout ;
wire \instaRam|Equal1~7_combout ;
wire \instaRam|Equal5~0_combout ;
wire \instaRam|Equal0~2_combout ;
wire \instaRam|Equal80~0_combout ;
wire \instaRam|WideOr8~2_combout ;
wire \instaRam|WideNor0~12_combout ;
wire \instaRam|Equal69~4_combout ;
wire \instaRam|WideOr4~4_combout ;
wire \instaRam|Equal1~9_combout ;
wire \instaRam|Equal101~4_combout ;
wire \instaRam|Equal9~1_combout ;
wire \instaRam|Equal17~1_combout ;
wire \Data_to_SRAM[12]~2_combout ;
wire \instaRam|WideOr6~7_combout ;
wire \instaRam|WideNor0~18_combout ;
wire \instaRam|Equal17~0_combout ;
wire \instaRam|Equal132~0_combout ;
wire \instaRam|Equal26~0_combout ;
wire \instaRam|Equal25~0_combout ;
wire \instaRam|WideOr5~8_combout ;
wire \instaRam|WideOr5~12_combout ;
wire \instaRam|WideOr1~0_combout ;
wire \instaRam|Equal49~2_combout ;
wire \instaRam|Equal56~0_combout ;
wire \instaRam|Equal4~1_combout ;
wire \Data_to_SRAM[12]~10_combout ;
wire \Data_to_SRAM[12]~11_combout ;
wire \instaRam|Equal96~0_combout ;
wire \Data_to_SRAM[12]~12_combout ;
wire \instaRam|Equal41~0_combout ;
wire \instaRam|WideOr6~2_combout ;
wire \instaRam|Equal5~1_combout ;
wire \instaRam|WideOr6~3_combout ;
wire \instaRam|Equal130~2_combout ;
wire \instaRam|WideOr4~3_combout ;
wire \instaRam|Equal34~0_combout ;
wire \instaRam|WideOr6~1_combout ;
wire \instaRam|WideOr6~4_combout ;
wire \instaRam|WideOr1~1_combout ;
wire \instaRam|WideNor0~19_combout ;
wire \instaRam|WideOr10~8_combout ;
wire \Data_to_SRAM[3]~29_combout ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \slc|memory_subsystem|Equal0~0_combout ;
wire \slc|pc_reg|GatePC_data[9]~36 ;
wire \slc|pc_reg|GatePC_data[10]~37_combout ;
wire \slc|pc_reg|GatePC_data[10]~38 ;
wire \slc|pc_reg|GatePC_data[11]~39_combout ;
wire \slc|pc_reg|GatePC_data[11]~40 ;
wire \slc|pc_reg|GatePC_data[12]~41_combout ;
wire \slc|pc_reg|GatePC_data[12]~42 ;
wire \slc|pc_reg|GatePC_data[13]~43_combout ;
wire \slc|pc_reg|GatePC_data[13]~44 ;
wire \slc|pc_reg|GatePC_data[14]~45_combout ;
wire \slc|mar_reg|MAR~14_combout ;
wire \slc|mar_reg|MAR~13_combout ;
wire \slc|pc_reg|GatePC_data[14]~46 ;
wire \slc|pc_reg|GatePC_data[15]~47_combout ;
wire \slc|mar_reg|MAR~15_combout ;
wire \slc|mar_reg|MAR~12_combout ;
wire \slc|memory_subsystem|Equal0~3_combout ;
wire \slc|mar_reg|MAR~10_combout ;
wire \slc|mar_reg|MAR~11_combout ;
wire \slc|memory_subsystem|Equal0~2_combout ;
wire \slc|memory_subsystem|Equal0~1_combout ;
wire \slc|memory_subsystem|Equal0~4_combout ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \slc|mdr_reg|MDR[8]~8_combout ;
wire \slc|tristate_buff|bus_data[8]~8_combout ;
wire \slc|mdr_reg|MDR[0]~20_combout ;
wire \instaRam|Equal134~0_combout ;
wire \instaRam|Equal142~2_combout ;
wire \instaRam|Equal54~0_combout ;
wire \instaRam|Equal33~0_combout ;
wire \instaRam|WideOr4~1_combout ;
wire \instaRam|WideOr10~2_combout ;
wire \instaRam|WideOr0~4_combout ;
wire \instaRam|Equal62~0_combout ;
wire \instaRam|WideOr4~2_combout ;
wire \instaRam|Equal129~0_combout ;
wire \instaRam|Equal114~0_combout ;
wire \instaRam|WideOr8~4_combout ;
wire \instaRam|WideNor0~26_combout ;
wire \instaRam|Equal3~4_combout ;
wire \instaRam|WideNor0~27_combout ;
wire \instaRam|WideOr4~5_combout ;
wire \instaRam|Equal131~2_combout ;
wire \instaRam|WideOr1~4_combout ;
wire \instaRam|WideOr7~5_combout ;
wire \instaRam|WideNor0~32_combout ;
wire \instaRam|WideOr7~6_combout ;
wire \instaRam|Equal52~0_combout ;
wire \instaRam|Equal9~0_combout ;
wire \instaRam|Equal133~1_combout ;
wire \instaRam|WideOr7~2_combout ;
wire \instaRam|WideOr9~7_combout ;
wire \instaRam|Equal154~0_combout ;
wire \instaRam|Equal107~0_combout ;
wire \instaRam|WideOr10~0_combout ;
wire \instaRam|WideOr10~1_combout ;
wire \instaRam|Equal136~0_combout ;
wire \instaRam|WideNor0~6_combout ;
wire \instaRam|Equal93~4_combout ;
wire \instaRam|WideOr10~9_combout ;
wire \instaRam|WideOr10~10_combout ;
wire \instaRam|WideOr7~3_combout ;
wire \instaRam|Equal49~3_combout ;
wire \instaRam|Equal129~1_combout ;
wire \instaRam|WideOr0~2_combout ;
wire \instaRam|WideOr0~3_combout ;
wire \instaRam|WideOr2~0_combout ;
wire \instaRam|WideOr9~5_combout ;
wire \instaRam|WideOr7~4_combout ;
wire \instaRam|WideOr7~combout ;
wire \Data_to_SRAM[8]~34_combout ;
wire \slc|mdr_reg|MDR[7]~7_combout ;
wire \slc|tristate_buff|bus_data[7]~7_combout ;
wire \instaRam|WideOr14~1_combout ;
wire \instaRam|Equal18~4_combout ;
wire \instaRam|WideOr10~5_combout ;
wire \instaRam|WideNor0~21_combout ;
wire \instaRam|Equal131~3_combout ;
wire \instaRam|WideOr8~5_combout ;
wire \instaRam|WideOr8~6_combout ;
wire \instaRam|WideOr8~0_combout ;
wire \instaRam|Equal94~4_combout ;
wire \instaRam|Equal60~4_combout ;
wire \instaRam|WideOr1~3_combout ;
wire \instaRam|WideOr8~1_combout ;
wire \instaRam|WideOr8~3_combout ;
wire \instaRam|Equal29~0_combout ;
wire \instaRam|WideOr8~7_combout ;
wire \instaRam|WideOr8~8_combout ;
wire \instaRam|WideOr8~9_combout ;
wire \instaRam|WideOr8~10_combout ;
wire \instaRam|WideOr8~combout ;
wire \Data_to_SRAM[7]~33_combout ;
wire \slc|mdr_reg|MDR[6]~6_combout ;
wire \slc|tristate_buff|bus_data[6]~6_combout ;
wire \instaRam|WideOr9~4_combout ;
wire \instaRam|Equal153~2_combout ;
wire \instaRam|WideOr9~8_combout ;
wire \instaRam|WideOr9~6_combout ;
wire \instaRam|Equal138~0_combout ;
wire \instaRam|Equal44~0_combout ;
wire \instaRam|WideNor0~13_combout ;
wire \instaRam|WideNor0~14_combout ;
wire \instaRam|Equal48~0_combout ;
wire \instaRam|WideOr10~3_combout ;
wire \instaRam|WideOr10~4_combout ;
wire \instaRam|WideNor0~15_combout ;
wire \Data_to_SRAM[12]~9_combout ;
wire \instaRam|WideOr5~4_combout ;
wire \instaRam|WideOr5~11_combout ;
wire \instaRam|WideOr5~5_combout ;
wire \instaRam|WideOr5~6_combout ;
wire \instaRam|WideOr0~11_combout ;
wire \instaRam|WideOr5~7_combout ;
wire \instaRam|WideNor0~16_combout ;
wire \Data_to_SRAM[12]~15_combout ;
wire \instaRam|WideOr9~2_combout ;
wire \instaRam|WideOr9~3_combout ;
wire \instaRam|WideOr9~combout ;
wire \Data_to_SRAM[6]~32_combout ;
wire \slc|mdr_reg|MDR[5]~5_combout ;
wire \slc|tristate_buff|bus_data[5]~5_combout ;
wire \instaRam|Equal67~4_combout ;
wire \instaRam|Equal121~2_combout ;
wire \instaRam|WideOr10~11_combout ;
wire \instaRam|Equal53~0_combout ;
wire \instaRam|WideOr10~6_combout ;
wire \instaRam|WideOr11~1_combout ;
wire \instaRam|WideNor0~29_combout ;
wire \instaRam|WideNor0~28_combout ;
wire \instaRam|WideNor0~30_combout ;
wire \instaRam|WideOr1~2_combout ;
wire \instaRam|WideOr10~7_combout ;
wire \instaRam|WideOr10~12_combout ;
wire \Data_to_SRAM[5]~31_combout ;
wire \SW[4]~input_o ;
wire \slc|mdr_reg|MDR[4]~4_combout ;
wire \slc|tristate_buff|bus_data[4]~4_combout ;
wire \instaRam|WideOr11~0_combout ;
wire \instaRam|WideOr11~2_combout ;
wire \instaRam|WideOr11~3_combout ;
wire \Data_to_SRAM[4]~30_combout ;
wire \SW[2]~input_o ;
wire \slc|mdr_reg|MDR[2]~2_combout ;
wire \slc|tristate_buff|bus_data[2]~2_combout ;
wire \instaRam|Equal127~0_combout ;
wire \instaRam|WideOr13~1_combout ;
wire \instaRam|WideOr13~2_combout ;
wire \instaRam|Equal32~0_combout ;
wire \instaRam|WideOr13~0_combout ;
wire \instaRam|WideOr13~3_combout ;
wire \Data_to_SRAM[12]~27_combout ;
wire \instaRam|WideOr13~4_combout ;
wire \instaRam|WideOr13~5_combout ;
wire \instaRam|WideOr13~combout ;
wire \Data_to_SRAM[2]~28_combout ;
wire \slc|mdr_reg|MDR[1]~1_combout ;
wire \slc|tristate_buff|bus_data[1]~1_combout ;
wire \instaRam|WideOr14~8_combout ;
wire \instaRam|WideOr14~4_combout ;
wire \instaRam|WideOr14~2_combout ;
wire \instaRam|Equal57~0_combout ;
wire \instaRam|Equal24~4_combout ;
wire \instaRam|WideOr0~5_combout ;
wire \instaRam|WideOr5~9_combout ;
wire \instaRam|WideOr0~6_combout ;
wire \instaRam|WideOr14~3_combout ;
wire \instaRam|Equal20~0_combout ;
wire \instaRam|WideOr14~5_combout ;
wire \instaRam|WideOr4~0_combout ;
wire \instaRam|WideOr6~0_combout ;
wire \instaRam|WideOr14~0_combout ;
wire \instaRam|WideOr5~10_combout ;
wire \Data_to_SRAM[12]~16_combout ;
wire \Data_to_SRAM[12]~17_combout ;
wire \Data_to_SRAM[12]~18_combout ;
wire \instaRam|WideOr14~6_combout ;
wire \instaRam|WideOr14~7_combout ;
wire \Data_to_SRAM[1]~26_combout ;
wire \SW[0]~input_o ;
wire \slc|mdr_reg|MDR[0]~0_combout ;
wire \slc|tristate_buff|bus_data[0]~0_combout ;
wire \Data_to_SRAM[0]~22_combout ;
wire \Data_to_SRAM[0]~23_combout ;
wire \Data_to_SRAM[0]~13_combout ;
wire \Data_to_SRAM[0]~21_combout ;
wire \Data_to_SRAM[0]~24_combout ;
wire \instaRam|WideNor0~9_combout ;
wire \instaRam|WideNor0~10_combout ;
wire \instaRam|WideNor0~36_combout ;
wire \instaRam|WideNor0~7_combout ;
wire \instaRam|WideNor0~8_combout ;
wire \instaRam|WideNor0~11_combout ;
wire \Data_to_SRAM[12]~5_combout ;
wire \Data_to_SRAM[12]~3_combout ;
wire \Data_to_SRAM[12]~4_combout ;
wire \Data_to_SRAM[12]~6_combout ;
wire \Data_to_SRAM[12]~7_combout ;
wire \Data_to_SRAM[12]~8_combout ;
wire \Data_to_SRAM[12]~19_combout ;
wire \instaRam|WideNor0~38_combout ;
wire \Data_to_SRAM[12]~52_combout ;
wire \instaRam|Equal112~0_combout ;
wire \instaRam|WideOr0~7_combout ;
wire \instaRam|WideOr0~8_combout ;
wire \instaRam|WideOr0~9_combout ;
wire \instaRam|WideNor0~33_combout ;
wire \instaRam|WideNor0~34_combout ;
wire \instaRam|WideNor0~31_combout ;
wire \instaRam|WideNor0~35_combout ;
wire \instaRam|WideNor0~20_combout ;
wire \instaRam|WideNor0~22_combout ;
wire \instaRam|WideNor0~37_combout ;
wire \instaRam|WideNor0~23_combout ;
wire \instaRam|WideNor0~24_combout ;
wire \instaRam|WideNor0~17_combout ;
wire \instaRam|WideNor0~25_combout ;
wire \Data_to_SRAM[12]~20_combout ;
wire \Data_to_SRAM[0]~25_combout ;
wire \SW[3]~input_o ;
wire \slc|mdr_reg|MDR[3]~3_combout ;
wire \slc|tristate_buff|bus_data[3]~3_combout ;
wire \slc|ir_reg|IR_out~36_combout ;
wire \slc|ir_reg|IR_out[8]~32_combout ;
wire \slc|ir_reg|IR_out~33_combout ;
wire \slc|ir_reg|IR_out~34_combout ;
wire \slc|ir_reg|IR_out~35_combout ;
wire \slc|HexBL|WideOr6~0_combout ;
wire \slc|HexBL|WideOr5~0_combout ;
wire \slc|HexBL|WideOr4~0_combout ;
wire \slc|HexBL|WideOr3~0_combout ;
wire \slc|HexBL|WideOr2~0_combout ;
wire \slc|HexBL|WideOr1~0_combout ;
wire \slc|HexBL|WideOr0~0_combout ;
wire \slc|ir_reg|IR_out~37_combout ;
wire \slc|ir_reg|IR_out~39_combout ;
wire \slc|ir_reg|IR_out~38_combout ;
wire \slc|ir_reg|IR_out~40_combout ;
wire \slc|HexBU|WideOr6~0_combout ;
wire \slc|HexBU|WideOr5~0_combout ;
wire \slc|HexBU|WideOr4~0_combout ;
wire \slc|HexBU|WideOr3~0_combout ;
wire \slc|HexBU|WideOr2~0_combout ;
wire \slc|HexBU|WideOr1~0_combout ;
wire \slc|HexBU|WideOr0~0_combout ;
wire \Data_to_SRAM[10]~36_combout ;
wire \Data_to_SRAM[10]~37_combout ;
wire \Data_to_SRAM[10]~38_combout ;
wire \slc|mdr_reg|MDR[11]~11_combout ;
wire \slc|mdr_reg|MDR[12]~12_combout ;
wire \slc|mdr_reg|MDR[13]~13_combout ;
wire \slc|mdr_reg|MDR[14]~14_combout ;
wire \slc|mdr_reg|MDR[15]~15_combout ;
wire \slc|mdr_reg|MDR[11]~19_combout ;
wire \instaRam|WideOr0~10_combout ;
wire \Data_to_SRAM[15]~49_combout ;
wire \Data_to_SRAM[15]~50_combout ;
wire \Data_to_SRAM[15]~51_combout ;
wire \Data_to_SRAM[14]~46_combout ;
wire \instaRam|WideOr1~5_combout ;
wire \Data_to_SRAM[14]~47_combout ;
wire \Data_to_SRAM[14]~48_combout ;
wire \instaRam|WideOr2~1_combout ;
wire \Data_to_SRAM[13]~45_combout ;
wire \Data_to_SRAM[12]~40_combout ;
wire \instaRam|Equal61~4_combout ;
wire \Data_to_SRAM[12]~41_combout ;
wire \Data_to_SRAM[12]~42_combout ;
wire \Data_to_SRAM[12]~43_combout ;
wire \Data_to_SRAM[12]~44_combout ;
wire \instaRam|WideOr4~7_combout ;
wire \instaRam|WideOr4~6_combout ;
wire \instaRam|WideOr4~8_combout ;
wire \instaRam|WideOr4~combout ;
wire \Data_to_SRAM[11]~39_combout ;
wire \SW[9]~input_o ;
wire \slc|mdr_reg|MDR[9]~9_combout ;
wire \slc|tristate_buff|bus_data[9]~9_combout ;
wire \instaRam|WideOr6~8_combout ;
wire \instaRam|WideOr6~9_combout ;
wire \instaRam|WideOr6~10_combout ;
wire \Data_to_SRAM[9]~35_combout ;
wire \slc|mdr_reg|MDR[10]~10_combout ;
wire \slc|ir_reg|IR_out~43_combout ;
wire \slc|ir_reg|IR_out~41_combout ;
wire \slc|ir_reg|IR_out~42_combout ;
wire \slc|ir_reg|IR_out~44_combout ;
wire \slc|HexAL|WideOr6~0_combout ;
wire \slc|HexAL|WideOr5~0_combout ;
wire \slc|HexAL|WideOr4~0_combout ;
wire \slc|HexAL|WideOr3~0_combout ;
wire \slc|HexAL|WideOr2~0_combout ;
wire \slc|HexAL|WideOr1~0_combout ;
wire \slc|HexAL|WideOr0~0_combout ;
wire \slc|ir_reg|IR_out~45_combout ;
wire \slc|ir_reg|IR_out~47_combout ;
wire \slc|ir_reg|IR_out~46_combout ;
wire \slc|ir_reg|IR_out~48_combout ;
wire \slc|HexAU|WideOr6~0_combout ;
wire \slc|HexAU|WideOr5~0_combout ;
wire \slc|HexAU|WideOr4~0_combout ;
wire \slc|HexAU|WideOr3~0_combout ;
wire \slc|HexAU|WideOr2~0_combout ;
wire \slc|HexAU|WideOr1~0_combout ;
wire \slc|HexAU|WideOr0~0_combout ;
wire [15:0] \slc|pc_reg|GatePC_data ;
wire [15:0] \slc|mdr_reg|MDR ;
wire [15:0] \ram0|altsyncram_component|auto_generated|q_a ;
wire [15:0] \instaRam|address ;
wire [15:0] \slc|ir_reg|IR_out ;
wire [19:0] \slc|mar_reg|MAR ;

wire [8:0] \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;

assign \ram0|altsyncram_component|auto_generated|q_a [0] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|q_a [1] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ram0|altsyncram_component|auto_generated|q_a [2] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ram0|altsyncram_component|auto_generated|q_a [3] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ram0|altsyncram_component|auto_generated|q_a [4] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ram0|altsyncram_component|auto_generated|q_a [5] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ram0|altsyncram_component|auto_generated|q_a [6] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ram0|altsyncram_component|auto_generated|q_a [7] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \ram0|altsyncram_component|auto_generated|q_a [8] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \ram0|altsyncram_component|auto_generated|q_a [9] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|q_a [10] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \ram0|altsyncram_component|auto_generated|q_a [11] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \ram0|altsyncram_component|auto_generated|q_a [12] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \ram0|altsyncram_component|auto_generated|q_a [13] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \ram0|altsyncram_component|auto_generated|q_a [14] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \ram0|altsyncram_component|auto_generated|q_a [15] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LED[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LED[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LED[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\slc|HexBL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\slc|HexBL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\slc|HexBL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\slc|HexBL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\slc|HexBL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\slc|HexBL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\slc|HexBL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\slc|HexBU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\slc|HexBU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\slc|HexBU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\slc|HexBU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\slc|HexBU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\slc|HexBU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\slc|HexBU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\slc|HexAL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\slc|HexAL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\slc|HexAL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\slc|HexAL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\slc|HexAL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\slc|HexAL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\slc|HexAL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\slc|HexAU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\slc|HexAU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\slc|HexAU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\slc|HexAU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\slc|HexAU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\slc|HexAU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\slc|HexAU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .listen_to_nsleep_signal = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .listen_to_nsleep_signal = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y41_N5
dffeas \button_sync[0]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Continue~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync[0]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button_sync[0]|q .is_wysiwyg = "true";
defparam \button_sync[0]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .listen_to_nsleep_signal = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y41_N3
dffeas \button_sync[1]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Run~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync[1]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button_sync[1]|q .is_wysiwyg = "true";
defparam \button_sync[1]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N2
fiftyfivenm_lcell_comb \slc|state_controller|State.Halted~0 (
// Equation(s):
// \slc|state_controller|State.Halted~0_combout  = (\button_sync[1]|q~q  & ((\slc|state_controller|State.Halted~q ))) # (!\button_sync[1]|q~q  & (\button_sync[0]|q~q ))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.Halted~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State.Halted~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State.Halted~0 .lut_mask = 16'hF0CC;
defparam \slc|state_controller|State.Halted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N3
dffeas \slc|state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State.Halted~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.Halted .is_wysiwyg = "true";
defparam \slc|state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N4
fiftyfivenm_lcell_comb \slc|state_controller|State~20 (
// Equation(s):
// \slc|state_controller|State~20_combout  = (\slc|state_controller|State.S_18~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~20_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~20 .lut_mask = 16'hFA00;
defparam \slc|state_controller|State~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N5
dffeas \slc|state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N14
fiftyfivenm_lcell_comb \slc|state_controller|State~21 (
// Equation(s):
// \slc|state_controller|State~21_combout  = (\slc|state_controller|State.S_33_1~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.S_33_1~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~21_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~21 .lut_mask = 16'hF0C0;
defparam \slc|state_controller|State~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N15
dffeas \slc|state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N24
fiftyfivenm_lcell_comb \slc|state_controller|State~22 (
// Equation(s):
// \slc|state_controller|State~22_combout  = (\slc|state_controller|State.S_33_2~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.S_33_2~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~22_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~22 .lut_mask = 16'hF0C0;
defparam \slc|state_controller|State~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N25
dffeas \slc|state_controller|State.wait1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.wait1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.wait1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.wait1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N10
fiftyfivenm_lcell_comb \slc|state_controller|State~23 (
// Equation(s):
// \slc|state_controller|State~23_combout  = (\slc|state_controller|State.wait1~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|state_controller|State.wait1~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~23_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~23 .lut_mask = 16'hFA00;
defparam \slc|state_controller|State~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N11
dffeas \slc|state_controller|State.wait2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.wait2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.wait2 .is_wysiwyg = "true";
defparam \slc|state_controller|State.wait2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N28
fiftyfivenm_lcell_comb \slc|state_controller|State~24 (
// Equation(s):
// \slc|state_controller|State~24_combout  = (\slc|state_controller|State.wait2~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|state_controller|State.wait2~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~24_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~24 .lut_mask = 16'hFA00;
defparam \slc|state_controller|State~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N29
dffeas \slc|state_controller|State.wait3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.wait3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.wait3 .is_wysiwyg = "true";
defparam \slc|state_controller|State.wait3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N6
fiftyfivenm_lcell_comb \slc|state_controller|State~18 (
// Equation(s):
// \slc|state_controller|State~18_combout  = (\slc|state_controller|State.wait3~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|state_controller|State.wait3~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~18 .lut_mask = 16'hFA00;
defparam \slc|state_controller|State~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N7
dffeas \slc|state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_35 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N12
fiftyfivenm_lcell_comb \slc|state_controller|State~26 (
// Equation(s):
// \slc|state_controller|State~26_combout  = (\button_sync[0]|q~q  & (((\slc|state_controller|State.PauseIR1~q ) # (\slc|state_controller|State.S_35~q )))) # (!\button_sync[0]|q~q  & (\button_sync[1]|q~q  & ((\slc|state_controller|State.S_35~q ))))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.PauseIR1~q ),
	.datad(\slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~26_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~26 .lut_mask = 16'hEEC0;
defparam \slc|state_controller|State~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N13
dffeas \slc|state_controller|State.PauseIR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.PauseIR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.PauseIR1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.PauseIR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N0
fiftyfivenm_lcell_comb \slc|state_controller|State~25 (
// Equation(s):
// \slc|state_controller|State~25_combout  = (\button_sync[1]|q~q  & (!\button_sync[0]|q~q  & ((\slc|state_controller|State.PauseIR2~q ) # (\slc|state_controller|State.PauseIR1~q ))))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.PauseIR2~q ),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~25_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~25 .lut_mask = 16'h2220;
defparam \slc|state_controller|State~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N1
dffeas \slc|state_controller|State.PauseIR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.PauseIR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.PauseIR2 .is_wysiwyg = "true";
defparam \slc|state_controller|State.PauseIR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N20
fiftyfivenm_lcell_comb \slc|state_controller|State~19 (
// Equation(s):
// \slc|state_controller|State~19_combout  = (\button_sync[0]|q~q  & ((\slc|state_controller|State.PauseIR2~q ) # ((!\button_sync[1]|q~q  & !\slc|state_controller|State.Halted~q ))))

	.dataa(\button_sync[1]|q~q ),
	.datab(\slc|state_controller|State.Halted~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|state_controller|State.PauseIR2~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~19_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~19 .lut_mask = 16'hF010;
defparam \slc|state_controller|State~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N21
dffeas \slc|state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_18 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
fiftyfivenm_lcell_comb \instaRam|address[0]~27 (
// Equation(s):
// \instaRam|address[0]~27_combout  = \instaRam|state.mem_write~q  $ (!\instaRam|address [0])

	.dataa(\instaRam|state.mem_write~q ),
	.datab(gnd),
	.datac(\instaRam|address [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|address[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|address[0]~27 .lut_mask = 16'hA5A5;
defparam \instaRam|address[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
fiftyfivenm_lcell_comb Reset_ah(
// Equation(s):
// \Reset_ah~combout  = (!\button_sync[0]|q~q  & !\button_sync[1]|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\Reset_ah~combout ),
	.cout());
// synopsys translate_off
defparam Reset_ah.lut_mask = 16'h000F;
defparam Reset_ah.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N21
dffeas \instaRam|address[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[0]~27_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[0] .is_wysiwyg = "true";
defparam \instaRam|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
fiftyfivenm_lcell_comb \instaRam|address[1]~15 (
// Equation(s):
// \instaRam|address[1]~15_combout  = (\instaRam|address [0] & (\instaRam|address [1] $ (VCC))) # (!\instaRam|address [0] & (\instaRam|address [1] & VCC))
// \instaRam|address[1]~16  = CARRY((\instaRam|address [0] & \instaRam|address [1]))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|address [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\instaRam|address[1]~15_combout ),
	.cout(\instaRam|address[1]~16 ));
// synopsys translate_off
defparam \instaRam|address[1]~15 .lut_mask = 16'h6688;
defparam \instaRam|address[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N27
dffeas \instaRam|address[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instaRam|address[1]~15_combout ),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[1] .is_wysiwyg = "true";
defparam \instaRam|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
fiftyfivenm_lcell_comb \instaRam|address[2]~17 (
// Equation(s):
// \instaRam|address[2]~17_combout  = (\instaRam|address [2] & (!\instaRam|address[1]~16 )) # (!\instaRam|address [2] & ((\instaRam|address[1]~16 ) # (GND)))
// \instaRam|address[2]~18  = CARRY((!\instaRam|address[1]~16 ) # (!\instaRam|address [2]))

	.dataa(gnd),
	.datab(\instaRam|address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[1]~16 ),
	.combout(\instaRam|address[2]~17_combout ),
	.cout(\instaRam|address[2]~18 ));
// synopsys translate_off
defparam \instaRam|address[2]~17 .lut_mask = 16'h3C3F;
defparam \instaRam|address[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N5
dffeas \instaRam|address[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[2]~17_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[2] .is_wysiwyg = "true";
defparam \instaRam|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
fiftyfivenm_lcell_comb \instaRam|address[3]~19 (
// Equation(s):
// \instaRam|address[3]~19_combout  = (\instaRam|address [3] & (\instaRam|address[2]~18  $ (GND))) # (!\instaRam|address [3] & (!\instaRam|address[2]~18  & VCC))
// \instaRam|address[3]~20  = CARRY((\instaRam|address [3] & !\instaRam|address[2]~18 ))

	.dataa(\instaRam|address [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[2]~18 ),
	.combout(\instaRam|address[3]~19_combout ),
	.cout(\instaRam|address[3]~20 ));
// synopsys translate_off
defparam \instaRam|address[3]~19 .lut_mask = 16'hA50A;
defparam \instaRam|address[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N7
dffeas \instaRam|address[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[3]~19_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[3] .is_wysiwyg = "true";
defparam \instaRam|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
fiftyfivenm_lcell_comb \instaRam|address[4]~21 (
// Equation(s):
// \instaRam|address[4]~21_combout  = (\instaRam|address [4] & (!\instaRam|address[3]~20 )) # (!\instaRam|address [4] & ((\instaRam|address[3]~20 ) # (GND)))
// \instaRam|address[4]~22  = CARRY((!\instaRam|address[3]~20 ) # (!\instaRam|address [4]))

	.dataa(gnd),
	.datab(\instaRam|address [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[3]~20 ),
	.combout(\instaRam|address[4]~21_combout ),
	.cout(\instaRam|address[4]~22 ));
// synopsys translate_off
defparam \instaRam|address[4]~21 .lut_mask = 16'h3C3F;
defparam \instaRam|address[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N9
dffeas \instaRam|address[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[4]~21_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[4] .is_wysiwyg = "true";
defparam \instaRam|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
fiftyfivenm_lcell_comb \instaRam|address[5]~23 (
// Equation(s):
// \instaRam|address[5]~23_combout  = (\instaRam|address [5] & (\instaRam|address[4]~22  $ (GND))) # (!\instaRam|address [5] & (!\instaRam|address[4]~22  & VCC))
// \instaRam|address[5]~24  = CARRY((\instaRam|address [5] & !\instaRam|address[4]~22 ))

	.dataa(\instaRam|address [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[4]~22 ),
	.combout(\instaRam|address[5]~23_combout ),
	.cout(\instaRam|address[5]~24 ));
// synopsys translate_off
defparam \instaRam|address[5]~23 .lut_mask = 16'hA50A;
defparam \instaRam|address[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N11
dffeas \instaRam|address[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[5]~23_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[5] .is_wysiwyg = "true";
defparam \instaRam|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
fiftyfivenm_lcell_comb \instaRam|address[6]~25 (
// Equation(s):
// \instaRam|address[6]~25_combout  = (\instaRam|address [6] & (!\instaRam|address[5]~24 )) # (!\instaRam|address [6] & ((\instaRam|address[5]~24 ) # (GND)))
// \instaRam|address[6]~26  = CARRY((!\instaRam|address[5]~24 ) # (!\instaRam|address [6]))

	.dataa(\instaRam|address [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[5]~24 ),
	.combout(\instaRam|address[6]~25_combout ),
	.cout(\instaRam|address[6]~26 ));
// synopsys translate_off
defparam \instaRam|address[6]~25 .lut_mask = 16'h5A5F;
defparam \instaRam|address[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N13
dffeas \instaRam|address[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[6]~25_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[6] .is_wysiwyg = "true";
defparam \instaRam|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
fiftyfivenm_lcell_comb \instaRam|address[7]~28 (
// Equation(s):
// \instaRam|address[7]~28_combout  = (\instaRam|address [7] & (\instaRam|address[6]~26  $ (GND))) # (!\instaRam|address [7] & (!\instaRam|address[6]~26  & VCC))
// \instaRam|address[7]~29  = CARRY((\instaRam|address [7] & !\instaRam|address[6]~26 ))

	.dataa(gnd),
	.datab(\instaRam|address [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[6]~26 ),
	.combout(\instaRam|address[7]~28_combout ),
	.cout(\instaRam|address[7]~29 ));
// synopsys translate_off
defparam \instaRam|address[7]~28 .lut_mask = 16'hC30C;
defparam \instaRam|address[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N25
dffeas \instaRam|address[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instaRam|address[7]~28_combout ),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[7] .is_wysiwyg = "true";
defparam \instaRam|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
fiftyfivenm_lcell_comb \instaRam|Equal0~4 (
// Equation(s):
// \instaRam|Equal0~4_combout  = (\instaRam|address [7] & \instaRam|address [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal0~4 .lut_mask = 16'hF000;
defparam \instaRam|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
fiftyfivenm_lcell_comb \instaRam|Equal0~3 (
// Equation(s):
// \instaRam|Equal0~3_combout  = (\instaRam|address [3] & (\instaRam|address [5] & (\instaRam|address [6] & \instaRam|address [4])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal0~3 .lut_mask = 16'h8000;
defparam \instaRam|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
fiftyfivenm_lcell_comb \instaRam|address[8]~30 (
// Equation(s):
// \instaRam|address[8]~30_combout  = (\instaRam|address [8] & (!\instaRam|address[7]~29 )) # (!\instaRam|address [8] & ((\instaRam|address[7]~29 ) # (GND)))
// \instaRam|address[8]~31  = CARRY((!\instaRam|address[7]~29 ) # (!\instaRam|address [8]))

	.dataa(\instaRam|address [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[7]~29 ),
	.combout(\instaRam|address[8]~30_combout ),
	.cout(\instaRam|address[8]~31 ));
// synopsys translate_off
defparam \instaRam|address[8]~30 .lut_mask = 16'h5A5F;
defparam \instaRam|address[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N17
dffeas \instaRam|address[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[8]~30_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[8] .is_wysiwyg = "true";
defparam \instaRam|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
fiftyfivenm_lcell_comb \instaRam|address[9]~32 (
// Equation(s):
// \instaRam|address[9]~32_combout  = (\instaRam|address [9] & (\instaRam|address[8]~31  $ (GND))) # (!\instaRam|address [9] & (!\instaRam|address[8]~31  & VCC))
// \instaRam|address[9]~33  = CARRY((\instaRam|address [9] & !\instaRam|address[8]~31 ))

	.dataa(gnd),
	.datab(\instaRam|address [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[8]~31 ),
	.combout(\instaRam|address[9]~32_combout ),
	.cout(\instaRam|address[9]~33 ));
// synopsys translate_off
defparam \instaRam|address[9]~32 .lut_mask = 16'hC30C;
defparam \instaRam|address[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N19
dffeas \instaRam|address[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[9]~32_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[9] .is_wysiwyg = "true";
defparam \instaRam|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
fiftyfivenm_lcell_comb \instaRam|address[10]~34 (
// Equation(s):
// \instaRam|address[10]~34_combout  = (\instaRam|address [10] & (!\instaRam|address[9]~33 )) # (!\instaRam|address [10] & ((\instaRam|address[9]~33 ) # (GND)))
// \instaRam|address[10]~35  = CARRY((!\instaRam|address[9]~33 ) # (!\instaRam|address [10]))

	.dataa(\instaRam|address [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[9]~33 ),
	.combout(\instaRam|address[10]~34_combout ),
	.cout(\instaRam|address[10]~35 ));
// synopsys translate_off
defparam \instaRam|address[10]~34 .lut_mask = 16'h5A5F;
defparam \instaRam|address[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N21
dffeas \instaRam|address[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[10]~34_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[10] .is_wysiwyg = "true";
defparam \instaRam|address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
fiftyfivenm_lcell_comb \instaRam|address[11]~36 (
// Equation(s):
// \instaRam|address[11]~36_combout  = (\instaRam|address [11] & (\instaRam|address[10]~35  $ (GND))) # (!\instaRam|address [11] & (!\instaRam|address[10]~35  & VCC))
// \instaRam|address[11]~37  = CARRY((\instaRam|address [11] & !\instaRam|address[10]~35 ))

	.dataa(gnd),
	.datab(\instaRam|address [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[10]~35 ),
	.combout(\instaRam|address[11]~36_combout ),
	.cout(\instaRam|address[11]~37 ));
// synopsys translate_off
defparam \instaRam|address[11]~36 .lut_mask = 16'hC30C;
defparam \instaRam|address[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N23
dffeas \instaRam|address[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[11]~36_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[11] .is_wysiwyg = "true";
defparam \instaRam|address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
fiftyfivenm_lcell_comb \instaRam|Equal2~0 (
// Equation(s):
// \instaRam|Equal2~0_combout  = (!\instaRam|address [9] & (!\instaRam|address [8] & (!\instaRam|address [11] & !\instaRam|address [10])))

	.dataa(\instaRam|address [9]),
	.datab(\instaRam|address [8]),
	.datac(\instaRam|address [11]),
	.datad(\instaRam|address [10]),
	.cin(gnd),
	.combout(\instaRam|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal2~0 .lut_mask = 16'h0001;
defparam \instaRam|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
fiftyfivenm_lcell_comb \instaRam|address[12]~38 (
// Equation(s):
// \instaRam|address[12]~38_combout  = (\instaRam|address [12] & (!\instaRam|address[11]~37 )) # (!\instaRam|address [12] & ((\instaRam|address[11]~37 ) # (GND)))
// \instaRam|address[12]~39  = CARRY((!\instaRam|address[11]~37 ) # (!\instaRam|address [12]))

	.dataa(gnd),
	.datab(\instaRam|address [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[11]~37 ),
	.combout(\instaRam|address[12]~38_combout ),
	.cout(\instaRam|address[12]~39 ));
// synopsys translate_off
defparam \instaRam|address[12]~38 .lut_mask = 16'h3C3F;
defparam \instaRam|address[12]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N25
dffeas \instaRam|address[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[12]~38_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[12] .is_wysiwyg = "true";
defparam \instaRam|address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
fiftyfivenm_lcell_comb \instaRam|address[13]~40 (
// Equation(s):
// \instaRam|address[13]~40_combout  = (\instaRam|address [13] & (\instaRam|address[12]~39  $ (GND))) # (!\instaRam|address [13] & (!\instaRam|address[12]~39  & VCC))
// \instaRam|address[13]~41  = CARRY((\instaRam|address [13] & !\instaRam|address[12]~39 ))

	.dataa(gnd),
	.datab(\instaRam|address [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[12]~39 ),
	.combout(\instaRam|address[13]~40_combout ),
	.cout(\instaRam|address[13]~41 ));
// synopsys translate_off
defparam \instaRam|address[13]~40 .lut_mask = 16'hC30C;
defparam \instaRam|address[13]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N13
dffeas \instaRam|address[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instaRam|address[13]~40_combout ),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[13] .is_wysiwyg = "true";
defparam \instaRam|address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
fiftyfivenm_lcell_comb \instaRam|address[14]~42 (
// Equation(s):
// \instaRam|address[14]~42_combout  = (\instaRam|address [14] & (!\instaRam|address[13]~41 )) # (!\instaRam|address [14] & ((\instaRam|address[13]~41 ) # (GND)))
// \instaRam|address[14]~43  = CARRY((!\instaRam|address[13]~41 ) # (!\instaRam|address [14]))

	.dataa(gnd),
	.datab(\instaRam|address [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[13]~41 ),
	.combout(\instaRam|address[14]~42_combout ),
	.cout(\instaRam|address[14]~43 ));
// synopsys translate_off
defparam \instaRam|address[14]~42 .lut_mask = 16'h3C3F;
defparam \instaRam|address[14]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N31
dffeas \instaRam|address[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instaRam|address[14]~42_combout ),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[14] .is_wysiwyg = "true";
defparam \instaRam|address[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
fiftyfivenm_lcell_comb \instaRam|address[15]~44 (
// Equation(s):
// \instaRam|address[15]~44_combout  = \instaRam|address[14]~43  $ (!\instaRam|address [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instaRam|address [15]),
	.cin(\instaRam|address[14]~43 ),
	.combout(\instaRam|address[15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|address[15]~44 .lut_mask = 16'hF00F;
defparam \instaRam|address[15]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N29
dffeas \instaRam|address[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instaRam|address[15]~44_combout ),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[15] .is_wysiwyg = "true";
defparam \instaRam|address[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
fiftyfivenm_lcell_comb \instaRam|Equal2~1 (
// Equation(s):
// \instaRam|Equal2~1_combout  = (!\instaRam|address [13] & (!\instaRam|address [15] & (!\instaRam|address [14] & !\instaRam|address [12])))

	.dataa(\instaRam|address [13]),
	.datab(\instaRam|address [15]),
	.datac(\instaRam|address [14]),
	.datad(\instaRam|address [12]),
	.cin(gnd),
	.combout(\instaRam|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal2~1 .lut_mask = 16'h0001;
defparam \instaRam|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
fiftyfivenm_lcell_comb \instaRam|Equal0~1 (
// Equation(s):
// \instaRam|Equal0~1_combout  = (\instaRam|address [0] & (\instaRam|address [1] & (\instaRam|Equal2~0_combout  & \instaRam|Equal2~1_combout )))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|address [1]),
	.datac(\instaRam|Equal2~0_combout ),
	.datad(\instaRam|Equal2~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal0~1 .lut_mask = 16'h8000;
defparam \instaRam|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
fiftyfivenm_lcell_comb \instaRam|state.mem_write~0 (
// Equation(s):
// \instaRam|state.mem_write~0_combout  = (\instaRam|state.mem_write~q ) # ((\instaRam|Equal0~4_combout  & (\instaRam|Equal0~3_combout  & \instaRam|Equal0~1_combout )))

	.dataa(\instaRam|Equal0~4_combout ),
	.datab(\instaRam|Equal0~3_combout ),
	.datac(\instaRam|Equal0~1_combout ),
	.datad(\instaRam|state.mem_write~q ),
	.cin(gnd),
	.combout(\instaRam|state.mem_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|state.mem_write~0 .lut_mask = 16'hFF80;
defparam \instaRam|state.mem_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N19
dffeas \instaRam|state.mem_write (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instaRam|state.mem_write~0_combout ),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|state.mem_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|state.mem_write .is_wysiwyg = "true";
defparam \instaRam|state.mem_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N30
fiftyfivenm_lcell_comb \slc|mdr_reg|MDR[0]~18 (
// Equation(s):
// \slc|mdr_reg|MDR[0]~18_combout  = (!\slc|state_controller|State.wait2~q  & (!\slc|state_controller|State.wait1~q  & (!\slc|state_controller|State.S_33_2~q  & !\slc|state_controller|State.wait3~q )))

	.dataa(\slc|state_controller|State.wait2~q ),
	.datab(\slc|state_controller|State.wait1~q ),
	.datac(\slc|state_controller|State.S_33_2~q ),
	.datad(\slc|state_controller|State.wait3~q ),
	.cin(gnd),
	.combout(\slc|mdr_reg|MDR[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mdr_reg|MDR[0]~18 .lut_mask = 16'h0001;
defparam \slc|mdr_reg|MDR[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N20
fiftyfivenm_lcell_comb \slc|state_controller|WideOr10 (
// Equation(s):
// \slc|state_controller|WideOr10~combout  = (\slc|state_controller|State.S_33_1~q ) # (!\slc|mdr_reg|MDR[0]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|mdr_reg|MDR[0]~18_combout ),
	.datad(\slc|state_controller|State.S_33_1~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr10~combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr10 .lut_mask = 16'hFF0F;
defparam \slc|state_controller|WideOr10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N0
fiftyfivenm_lcell_comb \slc|pc_reg|GatePC_data[0]~16 (
// Equation(s):
// \slc|pc_reg|GatePC_data[0]~16_combout  = \slc|pc_reg|GatePC_data [0] $ (VCC)
// \slc|pc_reg|GatePC_data[0]~17  = CARRY(\slc|pc_reg|GatePC_data [0])

	.dataa(gnd),
	.datab(\slc|pc_reg|GatePC_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\slc|pc_reg|GatePC_data[0]~16_combout ),
	.cout(\slc|pc_reg|GatePC_data[0]~17 ));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[0]~16 .lut_mask = 16'h33CC;
defparam \slc|pc_reg|GatePC_data[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N18
fiftyfivenm_lcell_comb \slc|pc_reg|GatePC_data[4]~18 (
// Equation(s):
// \slc|pc_reg|GatePC_data[4]~18_combout  = (\slc|state_controller|State.S_18~q ) # ((!\button_sync[0]|q~q  & !\button_sync[1]|q~q ))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_18~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[4]~18 .lut_mask = 16'hCCCF;
defparam \slc|pc_reg|GatePC_data[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N1
dffeas \slc|pc_reg|GatePC_data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|pc_reg|GatePC_data[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|pc_reg|GatePC_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[0] .is_wysiwyg = "true";
defparam \slc|pc_reg|GatePC_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
fiftyfivenm_lcell_comb \slc|mar_reg|MAR~0 (
// Equation(s):
// \slc|mar_reg|MAR~0_combout  = (\slc|pc_reg|GatePC_data [0] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\slc|pc_reg|GatePC_data [0]),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|mar_reg|MAR~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mar_reg|MAR~0 .lut_mask = 16'hAAA0;
defparam \slc|mar_reg|MAR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N17
dffeas \slc|mar_reg|MAR[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mar_reg|MAR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mar_reg|MAR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mar_reg|MAR[0] .is_wysiwyg = "true";
defparam \slc|mar_reg|MAR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
fiftyfivenm_lcell_comb \ADDR[0]~0 (
// Equation(s):
// \ADDR[0]~0_combout  = (\instaRam|state.mem_write~q  & ((\slc|mar_reg|MAR [0]))) # (!\instaRam|state.mem_write~q  & (\instaRam|address [0]))

	.dataa(gnd),
	.datab(\instaRam|address [0]),
	.datac(\slc|mar_reg|MAR [0]),
	.datad(\instaRam|state.mem_write~q ),
	.cin(gnd),
	.combout(\ADDR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[0]~0 .lut_mask = 16'hF0CC;
defparam \ADDR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N2
fiftyfivenm_lcell_comb \slc|pc_reg|GatePC_data[1]~19 (
// Equation(s):
// \slc|pc_reg|GatePC_data[1]~19_combout  = (\slc|pc_reg|GatePC_data [1] & (!\slc|pc_reg|GatePC_data[0]~17 )) # (!\slc|pc_reg|GatePC_data [1] & ((\slc|pc_reg|GatePC_data[0]~17 ) # (GND)))
// \slc|pc_reg|GatePC_data[1]~20  = CARRY((!\slc|pc_reg|GatePC_data[0]~17 ) # (!\slc|pc_reg|GatePC_data [1]))

	.dataa(gnd),
	.datab(\slc|pc_reg|GatePC_data [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|pc_reg|GatePC_data[0]~17 ),
	.combout(\slc|pc_reg|GatePC_data[1]~19_combout ),
	.cout(\slc|pc_reg|GatePC_data[1]~20 ));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[1]~19 .lut_mask = 16'h3C3F;
defparam \slc|pc_reg|GatePC_data[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y49_N3
dffeas \slc|pc_reg|GatePC_data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|pc_reg|GatePC_data[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|pc_reg|GatePC_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[1] .is_wysiwyg = "true";
defparam \slc|pc_reg|GatePC_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
fiftyfivenm_lcell_comb \slc|mar_reg|MAR~1 (
// Equation(s):
// \slc|mar_reg|MAR~1_combout  = (\slc|pc_reg|GatePC_data [1] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\slc|pc_reg|GatePC_data [1]),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|mar_reg|MAR~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mar_reg|MAR~1 .lut_mask = 16'hAAA0;
defparam \slc|mar_reg|MAR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N3
dffeas \slc|mar_reg|MAR[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mar_reg|MAR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mar_reg|MAR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mar_reg|MAR[1] .is_wysiwyg = "true";
defparam \slc|mar_reg|MAR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N0
fiftyfivenm_lcell_comb \ADDR[1]~1 (
// Equation(s):
// \ADDR[1]~1_combout  = (\instaRam|state.mem_write~q  & ((\slc|mar_reg|MAR [1]))) # (!\instaRam|state.mem_write~q  & (\instaRam|address [1]))

	.dataa(gnd),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\instaRam|address [1]),
	.datad(\slc|mar_reg|MAR [1]),
	.cin(gnd),
	.combout(\ADDR[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[1]~1 .lut_mask = 16'hFC30;
defparam \ADDR[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N4
fiftyfivenm_lcell_comb \slc|pc_reg|GatePC_data[2]~21 (
// Equation(s):
// \slc|pc_reg|GatePC_data[2]~21_combout  = (\slc|pc_reg|GatePC_data [2] & (\slc|pc_reg|GatePC_data[1]~20  $ (GND))) # (!\slc|pc_reg|GatePC_data [2] & (!\slc|pc_reg|GatePC_data[1]~20  & VCC))
// \slc|pc_reg|GatePC_data[2]~22  = CARRY((\slc|pc_reg|GatePC_data [2] & !\slc|pc_reg|GatePC_data[1]~20 ))

	.dataa(gnd),
	.datab(\slc|pc_reg|GatePC_data [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|pc_reg|GatePC_data[1]~20 ),
	.combout(\slc|pc_reg|GatePC_data[2]~21_combout ),
	.cout(\slc|pc_reg|GatePC_data[2]~22 ));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[2]~21 .lut_mask = 16'hC30C;
defparam \slc|pc_reg|GatePC_data[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y49_N5
dffeas \slc|pc_reg|GatePC_data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|pc_reg|GatePC_data[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|pc_reg|GatePC_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[2] .is_wysiwyg = "true";
defparam \slc|pc_reg|GatePC_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
fiftyfivenm_lcell_comb \slc|mar_reg|MAR~2 (
// Equation(s):
// \slc|mar_reg|MAR~2_combout  = (\slc|pc_reg|GatePC_data [2] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|pc_reg|GatePC_data [2]),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|mar_reg|MAR~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mar_reg|MAR~2 .lut_mask = 16'hF0C0;
defparam \slc|mar_reg|MAR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N13
dffeas \slc|mar_reg|MAR[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mar_reg|MAR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mar_reg|MAR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mar_reg|MAR[2] .is_wysiwyg = "true";
defparam \slc|mar_reg|MAR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
fiftyfivenm_lcell_comb \ADDR[2]~2 (
// Equation(s):
// \ADDR[2]~2_combout  = (\instaRam|state.mem_write~q  & ((\slc|mar_reg|MAR [2]))) # (!\instaRam|state.mem_write~q  & (\instaRam|address [2]))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\instaRam|address [2]),
	.datac(gnd),
	.datad(\slc|mar_reg|MAR [2]),
	.cin(gnd),
	.combout(\ADDR[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[2]~2 .lut_mask = 16'hEE44;
defparam \ADDR[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N6
fiftyfivenm_lcell_comb \slc|pc_reg|GatePC_data[3]~23 (
// Equation(s):
// \slc|pc_reg|GatePC_data[3]~23_combout  = (\slc|pc_reg|GatePC_data [3] & (!\slc|pc_reg|GatePC_data[2]~22 )) # (!\slc|pc_reg|GatePC_data [3] & ((\slc|pc_reg|GatePC_data[2]~22 ) # (GND)))
// \slc|pc_reg|GatePC_data[3]~24  = CARRY((!\slc|pc_reg|GatePC_data[2]~22 ) # (!\slc|pc_reg|GatePC_data [3]))

	.dataa(\slc|pc_reg|GatePC_data [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|pc_reg|GatePC_data[2]~22 ),
	.combout(\slc|pc_reg|GatePC_data[3]~23_combout ),
	.cout(\slc|pc_reg|GatePC_data[3]~24 ));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[3]~23 .lut_mask = 16'h5A5F;
defparam \slc|pc_reg|GatePC_data[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y49_N7
dffeas \slc|pc_reg|GatePC_data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|pc_reg|GatePC_data[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|pc_reg|GatePC_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[3] .is_wysiwyg = "true";
defparam \slc|pc_reg|GatePC_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
fiftyfivenm_lcell_comb \slc|mar_reg|MAR~3 (
// Equation(s):
// \slc|mar_reg|MAR~3_combout  = (\slc|pc_reg|GatePC_data [3] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\slc|pc_reg|GatePC_data [3]),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|mar_reg|MAR~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mar_reg|MAR~3 .lut_mask = 16'hAAA0;
defparam \slc|mar_reg|MAR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N31
dffeas \slc|mar_reg|MAR[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mar_reg|MAR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mar_reg|MAR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mar_reg|MAR[3] .is_wysiwyg = "true";
defparam \slc|mar_reg|MAR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
fiftyfivenm_lcell_comb \ADDR[3]~3 (
// Equation(s):
// \ADDR[3]~3_combout  = (\instaRam|state.mem_write~q  & (\slc|mar_reg|MAR [3])) # (!\instaRam|state.mem_write~q  & ((\instaRam|address [3])))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(gnd),
	.datac(\slc|mar_reg|MAR [3]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\ADDR[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[3]~3 .lut_mask = 16'hF5A0;
defparam \ADDR[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N8
fiftyfivenm_lcell_comb \slc|pc_reg|GatePC_data[4]~25 (
// Equation(s):
// \slc|pc_reg|GatePC_data[4]~25_combout  = (\slc|pc_reg|GatePC_data [4] & (\slc|pc_reg|GatePC_data[3]~24  $ (GND))) # (!\slc|pc_reg|GatePC_data [4] & (!\slc|pc_reg|GatePC_data[3]~24  & VCC))
// \slc|pc_reg|GatePC_data[4]~26  = CARRY((\slc|pc_reg|GatePC_data [4] & !\slc|pc_reg|GatePC_data[3]~24 ))

	.dataa(gnd),
	.datab(\slc|pc_reg|GatePC_data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|pc_reg|GatePC_data[3]~24 ),
	.combout(\slc|pc_reg|GatePC_data[4]~25_combout ),
	.cout(\slc|pc_reg|GatePC_data[4]~26 ));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[4]~25 .lut_mask = 16'hC30C;
defparam \slc|pc_reg|GatePC_data[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y49_N9
dffeas \slc|pc_reg|GatePC_data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|pc_reg|GatePC_data[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|pc_reg|GatePC_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[4] .is_wysiwyg = "true";
defparam \slc|pc_reg|GatePC_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N20
fiftyfivenm_lcell_comb \slc|mar_reg|MAR~4 (
// Equation(s):
// \slc|mar_reg|MAR~4_combout  = (\slc|pc_reg|GatePC_data [4] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\slc|pc_reg|GatePC_data [4]),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|mar_reg|MAR~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mar_reg|MAR~4 .lut_mask = 16'hAAA0;
defparam \slc|mar_reg|MAR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N21
dffeas \slc|mar_reg|MAR[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mar_reg|MAR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mar_reg|MAR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mar_reg|MAR[4] .is_wysiwyg = "true";
defparam \slc|mar_reg|MAR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N0
fiftyfivenm_lcell_comb \ADDR[4]~4 (
// Equation(s):
// \ADDR[4]~4_combout  = (\instaRam|state.mem_write~q  & ((\slc|mar_reg|MAR [4]))) # (!\instaRam|state.mem_write~q  & (\instaRam|address [4]))

	.dataa(gnd),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\instaRam|address [4]),
	.datad(\slc|mar_reg|MAR [4]),
	.cin(gnd),
	.combout(\ADDR[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[4]~4 .lut_mask = 16'hFC30;
defparam \ADDR[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N10
fiftyfivenm_lcell_comb \slc|pc_reg|GatePC_data[5]~27 (
// Equation(s):
// \slc|pc_reg|GatePC_data[5]~27_combout  = (\slc|pc_reg|GatePC_data [5] & (!\slc|pc_reg|GatePC_data[4]~26 )) # (!\slc|pc_reg|GatePC_data [5] & ((\slc|pc_reg|GatePC_data[4]~26 ) # (GND)))
// \slc|pc_reg|GatePC_data[5]~28  = CARRY((!\slc|pc_reg|GatePC_data[4]~26 ) # (!\slc|pc_reg|GatePC_data [5]))

	.dataa(\slc|pc_reg|GatePC_data [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|pc_reg|GatePC_data[4]~26 ),
	.combout(\slc|pc_reg|GatePC_data[5]~27_combout ),
	.cout(\slc|pc_reg|GatePC_data[5]~28 ));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[5]~27 .lut_mask = 16'h5A5F;
defparam \slc|pc_reg|GatePC_data[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y49_N11
dffeas \slc|pc_reg|GatePC_data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|pc_reg|GatePC_data[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|pc_reg|GatePC_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[5] .is_wysiwyg = "true";
defparam \slc|pc_reg|GatePC_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N10
fiftyfivenm_lcell_comb \slc|mar_reg|MAR~5 (
// Equation(s):
// \slc|mar_reg|MAR~5_combout  = (\slc|pc_reg|GatePC_data [5] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\slc|pc_reg|GatePC_data [5]),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|mar_reg|MAR~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mar_reg|MAR~5 .lut_mask = 16'hAAA0;
defparam \slc|mar_reg|MAR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N11
dffeas \slc|mar_reg|MAR[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mar_reg|MAR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mar_reg|MAR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mar_reg|MAR[5] .is_wysiwyg = "true";
defparam \slc|mar_reg|MAR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N22
fiftyfivenm_lcell_comb \ADDR[5]~5 (
// Equation(s):
// \ADDR[5]~5_combout  = (\instaRam|state.mem_write~q  & (\slc|mar_reg|MAR [5])) # (!\instaRam|state.mem_write~q  & ((\instaRam|address [5])))

	.dataa(\slc|mar_reg|MAR [5]),
	.datab(gnd),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\ADDR[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[5]~5 .lut_mask = 16'hAFA0;
defparam \ADDR[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N12
fiftyfivenm_lcell_comb \slc|pc_reg|GatePC_data[6]~29 (
// Equation(s):
// \slc|pc_reg|GatePC_data[6]~29_combout  = (\slc|pc_reg|GatePC_data [6] & (\slc|pc_reg|GatePC_data[5]~28  $ (GND))) # (!\slc|pc_reg|GatePC_data [6] & (!\slc|pc_reg|GatePC_data[5]~28  & VCC))
// \slc|pc_reg|GatePC_data[6]~30  = CARRY((\slc|pc_reg|GatePC_data [6] & !\slc|pc_reg|GatePC_data[5]~28 ))

	.dataa(\slc|pc_reg|GatePC_data [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|pc_reg|GatePC_data[5]~28 ),
	.combout(\slc|pc_reg|GatePC_data[6]~29_combout ),
	.cout(\slc|pc_reg|GatePC_data[6]~30 ));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[6]~29 .lut_mask = 16'hA50A;
defparam \slc|pc_reg|GatePC_data[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y49_N13
dffeas \slc|pc_reg|GatePC_data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|pc_reg|GatePC_data[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|pc_reg|GatePC_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[6] .is_wysiwyg = "true";
defparam \slc|pc_reg|GatePC_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N0
fiftyfivenm_lcell_comb \slc|mar_reg|MAR~6 (
// Equation(s):
// \slc|mar_reg|MAR~6_combout  = (\slc|pc_reg|GatePC_data [6] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|pc_reg|GatePC_data [6]),
	.cin(gnd),
	.combout(\slc|mar_reg|MAR~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mar_reg|MAR~6 .lut_mask = 16'hFA00;
defparam \slc|mar_reg|MAR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N1
dffeas \slc|mar_reg|MAR[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mar_reg|MAR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mar_reg|MAR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mar_reg|MAR[6] .is_wysiwyg = "true";
defparam \slc|mar_reg|MAR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N16
fiftyfivenm_lcell_comb \ADDR[6]~6 (
// Equation(s):
// \ADDR[6]~6_combout  = (\instaRam|state.mem_write~q  & (\slc|mar_reg|MAR [6])) # (!\instaRam|state.mem_write~q  & ((\instaRam|address [6])))

	.dataa(gnd),
	.datab(\slc|mar_reg|MAR [6]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|state.mem_write~q ),
	.cin(gnd),
	.combout(\ADDR[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[6]~6 .lut_mask = 16'hCCF0;
defparam \ADDR[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N14
fiftyfivenm_lcell_comb \slc|pc_reg|GatePC_data[7]~31 (
// Equation(s):
// \slc|pc_reg|GatePC_data[7]~31_combout  = (\slc|pc_reg|GatePC_data [7] & (!\slc|pc_reg|GatePC_data[6]~30 )) # (!\slc|pc_reg|GatePC_data [7] & ((\slc|pc_reg|GatePC_data[6]~30 ) # (GND)))
// \slc|pc_reg|GatePC_data[7]~32  = CARRY((!\slc|pc_reg|GatePC_data[6]~30 ) # (!\slc|pc_reg|GatePC_data [7]))

	.dataa(gnd),
	.datab(\slc|pc_reg|GatePC_data [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|pc_reg|GatePC_data[6]~30 ),
	.combout(\slc|pc_reg|GatePC_data[7]~31_combout ),
	.cout(\slc|pc_reg|GatePC_data[7]~32 ));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[7]~31 .lut_mask = 16'h3C3F;
defparam \slc|pc_reg|GatePC_data[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y49_N15
dffeas \slc|pc_reg|GatePC_data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|pc_reg|GatePC_data[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|pc_reg|GatePC_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[7] .is_wysiwyg = "true";
defparam \slc|pc_reg|GatePC_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N14
fiftyfivenm_lcell_comb \slc|mar_reg|MAR~7 (
// Equation(s):
// \slc|mar_reg|MAR~7_combout  = (\slc|pc_reg|GatePC_data [7] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\slc|pc_reg|GatePC_data [7]),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|mar_reg|MAR~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mar_reg|MAR~7 .lut_mask = 16'hCCC0;
defparam \slc|mar_reg|MAR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N15
dffeas \slc|mar_reg|MAR[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mar_reg|MAR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mar_reg|MAR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mar_reg|MAR[7] .is_wysiwyg = "true";
defparam \slc|mar_reg|MAR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N22
fiftyfivenm_lcell_comb \ADDR[7]~7 (
// Equation(s):
// \ADDR[7]~7_combout  = (\instaRam|state.mem_write~q  & ((\slc|mar_reg|MAR [7]))) # (!\instaRam|state.mem_write~q  & (\instaRam|address [7]))

	.dataa(gnd),
	.datab(\instaRam|address [7]),
	.datac(\slc|mar_reg|MAR [7]),
	.datad(\instaRam|state.mem_write~q ),
	.cin(gnd),
	.combout(\ADDR[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[7]~7 .lut_mask = 16'hF0CC;
defparam \ADDR[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N16
fiftyfivenm_lcell_comb \slc|pc_reg|GatePC_data[8]~33 (
// Equation(s):
// \slc|pc_reg|GatePC_data[8]~33_combout  = (\slc|pc_reg|GatePC_data [8] & (\slc|pc_reg|GatePC_data[7]~32  $ (GND))) # (!\slc|pc_reg|GatePC_data [8] & (!\slc|pc_reg|GatePC_data[7]~32  & VCC))
// \slc|pc_reg|GatePC_data[8]~34  = CARRY((\slc|pc_reg|GatePC_data [8] & !\slc|pc_reg|GatePC_data[7]~32 ))

	.dataa(gnd),
	.datab(\slc|pc_reg|GatePC_data [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|pc_reg|GatePC_data[7]~32 ),
	.combout(\slc|pc_reg|GatePC_data[8]~33_combout ),
	.cout(\slc|pc_reg|GatePC_data[8]~34 ));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[8]~33 .lut_mask = 16'hC30C;
defparam \slc|pc_reg|GatePC_data[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y49_N17
dffeas \slc|pc_reg|GatePC_data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|pc_reg|GatePC_data[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|pc_reg|GatePC_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[8] .is_wysiwyg = "true";
defparam \slc|pc_reg|GatePC_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N30
fiftyfivenm_lcell_comb \slc|mar_reg|MAR~8 (
// Equation(s):
// \slc|mar_reg|MAR~8_combout  = (\slc|pc_reg|GatePC_data [8] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|pc_reg|GatePC_data [8]),
	.cin(gnd),
	.combout(\slc|mar_reg|MAR~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mar_reg|MAR~8 .lut_mask = 16'hFA00;
defparam \slc|mar_reg|MAR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N31
dffeas \slc|mar_reg|MAR[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mar_reg|MAR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mar_reg|MAR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mar_reg|MAR[8] .is_wysiwyg = "true";
defparam \slc|mar_reg|MAR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N28
fiftyfivenm_lcell_comb \ADDR[8]~8 (
// Equation(s):
// \ADDR[8]~8_combout  = (\instaRam|state.mem_write~q  & (\slc|mar_reg|MAR [8])) # (!\instaRam|state.mem_write~q  & ((\instaRam|address [8])))

	.dataa(\slc|mar_reg|MAR [8]),
	.datab(gnd),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\instaRam|address [8]),
	.cin(gnd),
	.combout(\ADDR[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[8]~8 .lut_mask = 16'hAFA0;
defparam \ADDR[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N18
fiftyfivenm_lcell_comb \slc|pc_reg|GatePC_data[9]~35 (
// Equation(s):
// \slc|pc_reg|GatePC_data[9]~35_combout  = (\slc|pc_reg|GatePC_data [9] & (!\slc|pc_reg|GatePC_data[8]~34 )) # (!\slc|pc_reg|GatePC_data [9] & ((\slc|pc_reg|GatePC_data[8]~34 ) # (GND)))
// \slc|pc_reg|GatePC_data[9]~36  = CARRY((!\slc|pc_reg|GatePC_data[8]~34 ) # (!\slc|pc_reg|GatePC_data [9]))

	.dataa(gnd),
	.datab(\slc|pc_reg|GatePC_data [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|pc_reg|GatePC_data[8]~34 ),
	.combout(\slc|pc_reg|GatePC_data[9]~35_combout ),
	.cout(\slc|pc_reg|GatePC_data[9]~36 ));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[9]~35 .lut_mask = 16'h3C3F;
defparam \slc|pc_reg|GatePC_data[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y49_N19
dffeas \slc|pc_reg|GatePC_data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|pc_reg|GatePC_data[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|pc_reg|GatePC_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[9] .is_wysiwyg = "true";
defparam \slc|pc_reg|GatePC_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N16
fiftyfivenm_lcell_comb \slc|mar_reg|MAR~9 (
// Equation(s):
// \slc|mar_reg|MAR~9_combout  = (\slc|pc_reg|GatePC_data [9] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\slc|pc_reg|GatePC_data [9]),
	.datab(\button_sync[1]|q~q ),
	.datac(gnd),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|mar_reg|MAR~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mar_reg|MAR~9 .lut_mask = 16'hAA88;
defparam \slc|mar_reg|MAR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N17
dffeas \slc|mar_reg|MAR[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mar_reg|MAR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mar_reg|MAR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mar_reg|MAR[9] .is_wysiwyg = "true";
defparam \slc|mar_reg|MAR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N2
fiftyfivenm_lcell_comb \ADDR[9]~9 (
// Equation(s):
// \ADDR[9]~9_combout  = (\instaRam|state.mem_write~q  & ((\slc|mar_reg|MAR [9]))) # (!\instaRam|state.mem_write~q  & (\instaRam|address [9]))

	.dataa(gnd),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\instaRam|address [9]),
	.datad(\slc|mar_reg|MAR [9]),
	.cin(gnd),
	.combout(\ADDR[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[9]~9 .lut_mask = 16'hFC30;
defparam \ADDR[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
fiftyfivenm_lcell_comb \instaRam|Equal4~0 (
// Equation(s):
// \instaRam|Equal4~0_combout  = (!\instaRam|address [7] & (!\instaRam|address [2] & \instaRam|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|Equal0~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal4~0 .lut_mask = 16'h0300;
defparam \instaRam|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
fiftyfivenm_lcell_comb \instaRam|Equal73~4 (
// Equation(s):
// \instaRam|Equal73~4_combout  = (\instaRam|address [6] & (\instaRam|address [3] & (!\instaRam|address [4] & !\instaRam|address [5])))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal73~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal73~4 .lut_mask = 16'h0008;
defparam \instaRam|Equal73~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N6
fiftyfivenm_lcell_comb \instaRam|Equal3~2 (
// Equation(s):
// \instaRam|Equal3~2_combout  = (!\instaRam|address [0] & (\instaRam|address [1] & !\instaRam|address [7]))

	.dataa(gnd),
	.datab(\instaRam|address [0]),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|address [7]),
	.cin(gnd),
	.combout(\instaRam|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal3~2 .lut_mask = 16'h0030;
defparam \instaRam|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N0
fiftyfivenm_lcell_comb \instaRam|Equal7~0 (
// Equation(s):
// \instaRam|Equal7~0_combout  = (\instaRam|address [2] & (\instaRam|Equal2~0_combout  & (\instaRam|Equal2~1_combout  & \instaRam|Equal3~2_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal2~0_combout ),
	.datac(\instaRam|Equal2~1_combout ),
	.datad(\instaRam|Equal3~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal7~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N16
fiftyfivenm_lcell_comb \instaRam|WideOr12~0 (
// Equation(s):
// \instaRam|WideOr12~0_combout  = ((!\instaRam|Equal4~0_combout  & !\instaRam|Equal7~0_combout )) # (!\instaRam|Equal73~4_combout )

	.dataa(\instaRam|Equal4~0_combout ),
	.datab(gnd),
	.datac(\instaRam|Equal73~4_combout ),
	.datad(\instaRam|Equal7~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr12~0 .lut_mask = 16'h0F5F;
defparam \instaRam|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N28
fiftyfivenm_lcell_comb \instaRam|Equal1~4 (
// Equation(s):
// \instaRam|Equal1~4_combout  = (!\instaRam|address [4] & !\instaRam|address [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal1~4 .lut_mask = 16'h000F;
defparam \instaRam|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N6
fiftyfivenm_lcell_comb \instaRam|Equal100~4 (
// Equation(s):
// \instaRam|Equal100~4_combout  = (\instaRam|Equal4~0_combout  & (\instaRam|address [5] & (\instaRam|address [6] & \instaRam|Equal1~4_combout )))

	.dataa(\instaRam|Equal4~0_combout ),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|Equal1~4_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal100~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal100~4 .lut_mask = 16'h8000;
defparam \instaRam|Equal100~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
fiftyfivenm_lcell_comb \instaRam|Equal146~0 (
// Equation(s):
// \instaRam|Equal146~0_combout  = (\instaRam|address [0] & (!\instaRam|address [1] & (\instaRam|Equal2~0_combout  & \instaRam|Equal2~1_combout )))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|address [1]),
	.datac(\instaRam|Equal2~0_combout ),
	.datad(\instaRam|Equal2~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal146~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal146~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal146~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
fiftyfivenm_lcell_comb \instaRam|Equal6~0 (
// Equation(s):
// \instaRam|Equal6~0_combout  = (!\instaRam|address [7] & (\instaRam|address [2] & \instaRam|Equal146~0_combout ))

	.dataa(gnd),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|Equal146~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal6~0 .lut_mask = 16'h3000;
defparam \instaRam|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
fiftyfivenm_lcell_comb \instaRam|Equal0~0 (
// Equation(s):
// \instaRam|Equal0~0_combout  = (\instaRam|address [6] & \instaRam|address [5])

	.dataa(\instaRam|address [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal0~0 .lut_mask = 16'hAA00;
defparam \instaRam|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
fiftyfivenm_lcell_comb \instaRam|Equal105~0 (
// Equation(s):
// \instaRam|Equal105~0_combout  = (\instaRam|address [6] & (\instaRam|address [5] & (\instaRam|address [3] & !\instaRam|address [4])))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal105~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal105~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N22
fiftyfivenm_lcell_comb \instaRam|Equal8~1 (
// Equation(s):
// \instaRam|Equal8~1_combout  = (\instaRam|address [2] & (!\instaRam|address [7] & (\instaRam|Equal1~4_combout  & \instaRam|Equal0~1_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|Equal0~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal8~1 .lut_mask = 16'h2000;
defparam \instaRam|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N28
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~14 (
// Equation(s):
// \Data_to_SRAM[12]~14_combout  = (\instaRam|Equal0~0_combout  & (!\instaRam|Equal8~1_combout  & ((!\instaRam|Equal4~0_combout ) # (!\instaRam|Equal105~0_combout )))) # (!\instaRam|Equal0~0_combout  & (((!\instaRam|Equal4~0_combout )) # 
// (!\instaRam|Equal105~0_combout )))

	.dataa(\instaRam|Equal0~0_combout ),
	.datab(\instaRam|Equal105~0_combout ),
	.datac(\instaRam|Equal8~1_combout ),
	.datad(\instaRam|Equal4~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~14 .lut_mask = 16'h135F;
defparam \Data_to_SRAM[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
fiftyfivenm_lcell_comb \instaRam|Equal81~0 (
// Equation(s):
// \instaRam|Equal81~0_combout  = (!\instaRam|address [3] & (!\instaRam|address [5] & (\instaRam|address [6] & \instaRam|address [4])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal81~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal81~0 .lut_mask = 16'h1000;
defparam \instaRam|Equal81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
fiftyfivenm_lcell_comb \instaRam|Equal1~5 (
// Equation(s):
// \instaRam|Equal1~5_combout  = (!\instaRam|address [5] & !\instaRam|address [6])

	.dataa(\instaRam|address [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\instaRam|address [6]),
	.cin(gnd),
	.combout(\instaRam|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal1~5 .lut_mask = 16'h0055;
defparam \instaRam|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
fiftyfivenm_lcell_comb \instaRam|Equal130~0 (
// Equation(s):
// \instaRam|Equal130~0_combout  = (\instaRam|Equal2~0_combout  & (\instaRam|address [7] & (\instaRam|Equal1~5_combout  & \instaRam|Equal2~1_combout )))

	.dataa(\instaRam|Equal2~0_combout ),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|Equal1~5_combout ),
	.datad(\instaRam|Equal2~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal130~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal130~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
fiftyfivenm_lcell_comb \instaRam|Equal135~0 (
// Equation(s):
// \instaRam|Equal135~0_combout  = (!\instaRam|address [0] & (\instaRam|address [1] & (\instaRam|address [2] & \instaRam|Equal130~0_combout )))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|address [1]),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|Equal130~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal135~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal135~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N20
fiftyfivenm_lcell_comb \instaRam|Equal143~2 (
// Equation(s):
// \instaRam|Equal143~2_combout  = (!\instaRam|address [4] & (\instaRam|address [3] & \instaRam|Equal135~0_combout ))

	.dataa(gnd),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|Equal135~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal143~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal143~2 .lut_mask = 16'h3000;
defparam \instaRam|Equal143~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
fiftyfivenm_lcell_comb \instaRam|Equal3~3 (
// Equation(s):
// \instaRam|Equal3~3_combout  = (\instaRam|Equal3~2_combout  & (!\instaRam|address [2] & (\instaRam|Equal2~1_combout  & \instaRam|Equal2~0_combout )))

	.dataa(\instaRam|Equal3~2_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal2~1_combout ),
	.datad(\instaRam|Equal2~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal3~3 .lut_mask = 16'h2000;
defparam \instaRam|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N18
fiftyfivenm_lcell_comb \instaRam|WideOr12~1 (
// Equation(s):
// \instaRam|WideOr12~1_combout  = (!\instaRam|Equal143~2_combout  & (((!\instaRam|Equal3~3_combout  & !\instaRam|Equal4~0_combout )) # (!\instaRam|Equal81~0_combout )))

	.dataa(\instaRam|Equal81~0_combout ),
	.datab(\instaRam|Equal143~2_combout ),
	.datac(\instaRam|Equal3~3_combout ),
	.datad(\instaRam|Equal4~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr12~1 .lut_mask = 16'h1113;
defparam \instaRam|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N16
fiftyfivenm_lcell_comb \instaRam|WideOr12~2 (
// Equation(s):
// \instaRam|WideOr12~2_combout  = (\Data_to_SRAM[12]~14_combout  & (\instaRam|WideOr12~1_combout  & ((!\instaRam|Equal6~0_combout ) # (!\instaRam|Equal73~4_combout ))))

	.dataa(\instaRam|Equal73~4_combout ),
	.datab(\instaRam|Equal6~0_combout ),
	.datac(\Data_to_SRAM[12]~14_combout ),
	.datad(\instaRam|WideOr12~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr12~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr12~2 .lut_mask = 16'h7000;
defparam \instaRam|WideOr12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
fiftyfivenm_lcell_comb \instaRam|Equal133~0 (
// Equation(s):
// \instaRam|Equal133~0_combout  = (!\instaRam|address [6] & (\instaRam|address [7] & (!\instaRam|address [5] & \instaRam|address [2])))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal133~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal133~0 .lut_mask = 16'h0400;
defparam \instaRam|Equal133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
fiftyfivenm_lcell_comb \instaRam|Equal144~2 (
// Equation(s):
// \instaRam|Equal144~2_combout  = (\instaRam|address [3] & (\instaRam|Equal0~1_combout  & (!\instaRam|address [4] & \instaRam|Equal133~0_combout )))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|Equal0~1_combout ),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|Equal133~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal144~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal144~2 .lut_mask = 16'h0800;
defparam \instaRam|Equal144~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N12
fiftyfivenm_lcell_comb \instaRam|Equal151~2 (
// Equation(s):
// \instaRam|Equal151~2_combout  = (\instaRam|address [4] & (\instaRam|Equal135~0_combout  & !\instaRam|address [3]))

	.dataa(\instaRam|address [4]),
	.datab(gnd),
	.datac(\instaRam|Equal135~0_combout ),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal151~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal151~2 .lut_mask = 16'h00A0;
defparam \instaRam|Equal151~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
fiftyfivenm_lcell_comb \instaRam|Equal8~0 (
// Equation(s):
// \instaRam|Equal8~0_combout  = (\instaRam|address [2] & (!\instaRam|address [7] & \instaRam|Equal0~1_combout ))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [7]),
	.datac(gnd),
	.datad(\instaRam|Equal0~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal8~0 .lut_mask = 16'h2200;
defparam \instaRam|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
fiftyfivenm_lcell_comb \instaRam|WideOr12~3 (
// Equation(s):
// \instaRam|WideOr12~3_combout  = (\instaRam|Equal144~2_combout ) # ((\instaRam|Equal151~2_combout ) # ((\instaRam|Equal81~0_combout  & \instaRam|Equal8~0_combout )))

	.dataa(\instaRam|Equal81~0_combout ),
	.datab(\instaRam|Equal144~2_combout ),
	.datac(\instaRam|Equal151~2_combout ),
	.datad(\instaRam|Equal8~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr12~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr12~3 .lut_mask = 16'hFEFC;
defparam \instaRam|WideOr12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N30
fiftyfivenm_lcell_comb \instaRam|WideOr12~4 (
// Equation(s):
// \instaRam|WideOr12~4_combout  = ((\instaRam|Equal100~4_combout ) # ((\instaRam|WideOr12~3_combout ) # (!\instaRam|WideOr12~2_combout ))) # (!\instaRam|WideOr12~0_combout )

	.dataa(\instaRam|WideOr12~0_combout ),
	.datab(\instaRam|Equal100~4_combout ),
	.datac(\instaRam|WideOr12~2_combout ),
	.datad(\instaRam|WideOr12~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr12~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr12~4 .lut_mask = 16'hFFDF;
defparam \instaRam|WideOr12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N26
fiftyfivenm_lcell_comb \instaRam|Equal87~0 (
// Equation(s):
// \instaRam|Equal87~0_combout  = (\instaRam|Equal81~0_combout  & \instaRam|Equal7~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|Equal81~0_combout ),
	.datad(\instaRam|Equal7~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal87~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal87~0 .lut_mask = 16'hF000;
defparam \instaRam|Equal87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N24
fiftyfivenm_lcell_comb \instaRam|Equal65~0 (
// Equation(s):
// \instaRam|Equal65~0_combout  = (!\instaRam|address [5] & \instaRam|address [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|address [6]),
	.cin(gnd),
	.combout(\instaRam|Equal65~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal65~0 .lut_mask = 16'h0F00;
defparam \instaRam|Equal65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
fiftyfivenm_lcell_comb \instaRam|Equal10~0 (
// Equation(s):
// \instaRam|Equal10~0_combout  = (!\instaRam|address [7] & !\instaRam|address [2])

	.dataa(gnd),
	.datab(\instaRam|address [7]),
	.datac(gnd),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal10~0 .lut_mask = 16'h0033;
defparam \instaRam|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
fiftyfivenm_lcell_comb \instaRam|Equal1~6 (
// Equation(s):
// \instaRam|Equal1~6_combout  = (!\instaRam|address [1] & !\instaRam|address [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|address [0]),
	.cin(gnd),
	.combout(\instaRam|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal1~6 .lut_mask = 16'h000F;
defparam \instaRam|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
fiftyfivenm_lcell_comb \instaRam|Equal1~8 (
// Equation(s):
// \instaRam|Equal1~8_combout  = (\instaRam|Equal2~0_combout  & (\instaRam|Equal10~0_combout  & (\instaRam|Equal1~6_combout  & \instaRam|Equal2~1_combout )))

	.dataa(\instaRam|Equal2~0_combout ),
	.datab(\instaRam|Equal10~0_combout ),
	.datac(\instaRam|Equal1~6_combout ),
	.datad(\instaRam|Equal2~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal1~8 .lut_mask = 16'h8000;
defparam \instaRam|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N14
fiftyfivenm_lcell_comb \instaRam|Equal73~5 (
// Equation(s):
// \instaRam|Equal73~5_combout  = (\instaRam|address [3] & (\instaRam|Equal65~0_combout  & (!\instaRam|address [4] & \instaRam|Equal1~8_combout )))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|Equal65~0_combout ),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|Equal1~8_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal73~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal73~5 .lut_mask = 16'h0800;
defparam \instaRam|Equal73~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N10
fiftyfivenm_lcell_comb \instaRam|Equal75~0 (
// Equation(s):
// \instaRam|Equal75~0_combout  = (\instaRam|address [3] & (!\instaRam|address [4] & (\instaRam|Equal65~0_combout  & \instaRam|Equal3~3_combout )))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal3~3_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal75~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal75~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
fiftyfivenm_lcell_comb \instaRam|Equal130~1 (
// Equation(s):
// \instaRam|Equal130~1_combout  = (!\instaRam|address [1] & (!\instaRam|address [4] & !\instaRam|address [3]))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|address [4]),
	.datac(gnd),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal130~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal130~1 .lut_mask = 16'h0011;
defparam \instaRam|Equal130~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
fiftyfivenm_lcell_comb \instaRam|Equal2~2 (
// Equation(s):
// \instaRam|Equal2~2_combout  = (\instaRam|Equal2~1_combout  & \instaRam|Equal2~0_combout )

	.dataa(gnd),
	.datab(\instaRam|Equal2~1_combout ),
	.datac(gnd),
	.datad(\instaRam|Equal2~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal2~2 .lut_mask = 16'hCC00;
defparam \instaRam|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
fiftyfivenm_lcell_comb \instaRam|Equal2~3 (
// Equation(s):
// \instaRam|Equal2~3_combout  = (\instaRam|Equal130~1_combout  & (\instaRam|Equal2~2_combout  & (\instaRam|address [0] & \instaRam|Equal10~0_combout )))

	.dataa(\instaRam|Equal130~1_combout ),
	.datab(\instaRam|Equal2~2_combout ),
	.datac(\instaRam|address [0]),
	.datad(\instaRam|Equal10~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal2~3 .lut_mask = 16'h8000;
defparam \instaRam|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
fiftyfivenm_lcell_comb \instaRam|Equal10~1 (
// Equation(s):
// \instaRam|Equal10~1_combout  = (!\instaRam|address [4] & (\instaRam|Equal10~0_combout  & (\instaRam|address [3] & \instaRam|Equal146~0_combout )))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|Equal10~0_combout ),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|Equal146~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal10~1 .lut_mask = 16'h4000;
defparam \instaRam|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
fiftyfivenm_lcell_comb \instaRam|WideOr6~5 (
// Equation(s):
// \instaRam|WideOr6~5_combout  = (((!\instaRam|Equal2~3_combout  & !\instaRam|Equal10~1_combout )) # (!\instaRam|address [5])) # (!\instaRam|address [6])

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|Equal2~3_combout ),
	.datad(\instaRam|Equal10~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~5 .lut_mask = 16'h777F;
defparam \instaRam|WideOr6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
fiftyfivenm_lcell_comb \instaRam|Equal6~1 (
// Equation(s):
// \instaRam|Equal6~1_combout  = (\instaRam|address [2] & (\instaRam|Equal146~0_combout  & (\instaRam|Equal1~4_combout  & !\instaRam|address [7])))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal146~0_combout ),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|address [7]),
	.cin(gnd),
	.combout(\instaRam|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal6~1 .lut_mask = 16'h0080;
defparam \instaRam|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N16
fiftyfivenm_lcell_comb \instaRam|Equal95~4 (
// Equation(s):
// \instaRam|Equal95~4_combout  = (\instaRam|address [4] & (\instaRam|address [3] & (\instaRam|Equal65~0_combout  & \instaRam|Equal7~0_combout )))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal7~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal95~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal95~4 .lut_mask = 16'h8000;
defparam \instaRam|Equal95~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
fiftyfivenm_lcell_comb \instaRam|WideOr6~6 (
// Equation(s):
// \instaRam|WideOr6~6_combout  = (\instaRam|WideOr6~5_combout  & (!\instaRam|Equal95~4_combout  & ((!\instaRam|Equal6~1_combout ) # (!\instaRam|Equal0~0_combout ))))

	.dataa(\instaRam|Equal0~0_combout ),
	.datab(\instaRam|WideOr6~5_combout ),
	.datac(\instaRam|Equal6~1_combout ),
	.datad(\instaRam|Equal95~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~6 .lut_mask = 16'h004C;
defparam \instaRam|WideOr6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
fiftyfivenm_lcell_comb \instaRam|Equal113~0 (
// Equation(s):
// \instaRam|Equal113~0_combout  = (\instaRam|address [5] & (!\instaRam|address [3] & (\instaRam|address [4] & \instaRam|address [6])))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [6]),
	.cin(gnd),
	.combout(\instaRam|Equal113~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal113~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
fiftyfivenm_lcell_comb \instaRam|Equal118~0 (
// Equation(s):
// \instaRam|Equal118~0_combout  = (!\instaRam|address [7] & (\instaRam|Equal113~0_combout  & (\instaRam|address [2] & \instaRam|Equal146~0_combout )))

	.dataa(\instaRam|address [7]),
	.datab(\instaRam|Equal113~0_combout ),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|Equal146~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal118~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal118~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
fiftyfivenm_lcell_comb \instaRam|Equal1~7 (
// Equation(s):
// \instaRam|Equal1~7_combout  = (!\instaRam|address [0] & (!\instaRam|address [1] & (\instaRam|Equal2~0_combout  & \instaRam|Equal2~1_combout )))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|address [1]),
	.datac(\instaRam|Equal2~0_combout ),
	.datad(\instaRam|Equal2~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal1~7 .lut_mask = 16'h1000;
defparam \instaRam|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
fiftyfivenm_lcell_comb \instaRam|Equal5~0 (
// Equation(s):
// \instaRam|Equal5~0_combout  = (\instaRam|address [2] & (!\instaRam|address [7] & \instaRam|Equal1~7_combout ))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [7]),
	.datac(gnd),
	.datad(\instaRam|Equal1~7_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal5~0 .lut_mask = 16'h2200;
defparam \instaRam|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
fiftyfivenm_lcell_comb \instaRam|Equal0~2 (
// Equation(s):
// \instaRam|Equal0~2_combout  = (\instaRam|address [3] & \instaRam|address [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal0~2 .lut_mask = 16'hF000;
defparam \instaRam|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
fiftyfivenm_lcell_comb \instaRam|Equal80~0 (
// Equation(s):
// \instaRam|Equal80~0_combout  = (!\instaRam|address [7] & (\instaRam|Equal73~4_combout  & (\instaRam|Equal0~1_combout  & \instaRam|address [2])))

	.dataa(\instaRam|address [7]),
	.datab(\instaRam|Equal73~4_combout ),
	.datac(\instaRam|Equal0~1_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal80~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal80~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
fiftyfivenm_lcell_comb \instaRam|WideOr8~2 (
// Equation(s):
// \instaRam|WideOr8~2_combout  = (!\instaRam|Equal80~0_combout  & (((!\instaRam|Equal1~8_combout ) # (!\instaRam|Equal0~2_combout )) # (!\instaRam|Equal65~0_combout )))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal0~2_combout ),
	.datac(\instaRam|Equal80~0_combout ),
	.datad(\instaRam|Equal1~8_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~2 .lut_mask = 16'h070F;
defparam \instaRam|WideOr8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
fiftyfivenm_lcell_comb \instaRam|WideNor0~12 (
// Equation(s):
// \instaRam|WideNor0~12_combout  = (!\instaRam|Equal118~0_combout  & (\instaRam|WideOr8~2_combout  & ((!\instaRam|Equal5~0_combout ) # (!\instaRam|Equal81~0_combout ))))

	.dataa(\instaRam|Equal81~0_combout ),
	.datab(\instaRam|Equal118~0_combout ),
	.datac(\instaRam|Equal5~0_combout ),
	.datad(\instaRam|WideOr8~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~12 .lut_mask = 16'h1300;
defparam \instaRam|WideNor0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
fiftyfivenm_lcell_comb \instaRam|Equal69~4 (
// Equation(s):
// \instaRam|Equal69~4_combout  = (!\instaRam|address [3] & (!\instaRam|address [4] & (\instaRam|Equal65~0_combout  & \instaRam|Equal5~0_combout )))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal69~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal69~4 .lut_mask = 16'h1000;
defparam \instaRam|Equal69~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
fiftyfivenm_lcell_comb \instaRam|WideOr4~4 (
// Equation(s):
// \instaRam|WideOr4~4_combout  = (!\instaRam|Equal69~4_combout  & (((!\instaRam|Equal6~0_combout ) # (!\instaRam|Equal0~2_combout )) # (!\instaRam|Equal65~0_combout )))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal0~2_combout ),
	.datac(\instaRam|Equal6~0_combout ),
	.datad(\instaRam|Equal69~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~4 .lut_mask = 16'h007F;
defparam \instaRam|WideOr4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
fiftyfivenm_lcell_comb \instaRam|Equal1~9 (
// Equation(s):
// \instaRam|Equal1~9_combout  = (!\instaRam|address [4] & (\instaRam|Equal10~0_combout  & (!\instaRam|address [3] & \instaRam|Equal1~7_combout )))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|Equal10~0_combout ),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|Equal1~7_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal1~9 .lut_mask = 16'h0400;
defparam \instaRam|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N2
fiftyfivenm_lcell_comb \instaRam|Equal101~4 (
// Equation(s):
// \instaRam|Equal101~4_combout  = (\instaRam|address [5] & (\instaRam|address [6] & (\instaRam|Equal1~4_combout  & \instaRam|Equal5~0_combout )))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal101~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal101~4 .lut_mask = 16'h8000;
defparam \instaRam|Equal101~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N6
fiftyfivenm_lcell_comb \instaRam|Equal9~1 (
// Equation(s):
// \instaRam|Equal9~1_combout  = (\instaRam|address [3] & (!\instaRam|address [4] & (!\instaRam|address [6] & !\instaRam|address [5])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal9~1 .lut_mask = 16'h0002;
defparam \instaRam|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N20
fiftyfivenm_lcell_comb \instaRam|Equal17~1 (
// Equation(s):
// \instaRam|Equal17~1_combout  = (!\instaRam|address [3] & (\instaRam|address [4] & (!\instaRam|address [6] & !\instaRam|address [5])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal17~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal17~1 .lut_mask = 16'h0004;
defparam \instaRam|Equal17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N12
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~2 (
// Equation(s):
// \Data_to_SRAM[12]~2_combout  = (\instaRam|Equal9~1_combout  & (!\instaRam|Equal3~3_combout  & ((!\instaRam|Equal4~0_combout ) # (!\instaRam|Equal17~1_combout )))) # (!\instaRam|Equal9~1_combout  & (((!\instaRam|Equal4~0_combout )) # 
// (!\instaRam|Equal17~1_combout )))

	.dataa(\instaRam|Equal9~1_combout ),
	.datab(\instaRam|Equal17~1_combout ),
	.datac(\instaRam|Equal4~0_combout ),
	.datad(\instaRam|Equal3~3_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~2 .lut_mask = 16'h153F;
defparam \Data_to_SRAM[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
fiftyfivenm_lcell_comb \instaRam|WideOr6~7 (
// Equation(s):
// \instaRam|WideOr6~7_combout  = (!\instaRam|Equal101~4_combout  & (\Data_to_SRAM[12]~2_combout  & ((!\instaRam|Equal6~1_combout ) # (!\instaRam|Equal1~5_combout ))))

	.dataa(\instaRam|Equal1~5_combout ),
	.datab(\instaRam|Equal101~4_combout ),
	.datac(\instaRam|Equal6~1_combout ),
	.datad(\Data_to_SRAM[12]~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~7 .lut_mask = 16'h1300;
defparam \instaRam|WideOr6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
fiftyfivenm_lcell_comb \instaRam|WideNor0~18 (
// Equation(s):
// \instaRam|WideNor0~18_combout  = (\instaRam|WideOr4~4_combout  & (\instaRam|WideOr6~7_combout  & ((!\instaRam|Equal1~9_combout ) # (!\instaRam|Equal0~0_combout ))))

	.dataa(\instaRam|Equal0~0_combout ),
	.datab(\instaRam|WideOr4~4_combout ),
	.datac(\instaRam|Equal1~9_combout ),
	.datad(\instaRam|WideOr6~7_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~18_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~18 .lut_mask = 16'h4C00;
defparam \instaRam|WideNor0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
fiftyfivenm_lcell_comb \instaRam|Equal17~0 (
// Equation(s):
// \instaRam|Equal17~0_combout  = (!\instaRam|address [3] & \instaRam|address [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal17~0 .lut_mask = 16'h0F00;
defparam \instaRam|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
fiftyfivenm_lcell_comb \instaRam|Equal132~0 (
// Equation(s):
// \instaRam|Equal132~0_combout  = (\instaRam|Equal1~5_combout  & (!\instaRam|address [2] & (\instaRam|address [7] & \instaRam|Equal0~1_combout )))

	.dataa(\instaRam|Equal1~5_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal0~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal132~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal132~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
fiftyfivenm_lcell_comb \instaRam|Equal26~0 (
// Equation(s):
// \instaRam|Equal26~0_combout  = (\instaRam|address [4] & (\instaRam|Equal10~0_combout  & (\instaRam|address [3] & \instaRam|Equal146~0_combout )))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|Equal10~0_combout ),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|Equal146~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal26~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal26~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
fiftyfivenm_lcell_comb \instaRam|Equal25~0 (
// Equation(s):
// \instaRam|Equal25~0_combout  = (\instaRam|address [4] & (\instaRam|address [3] & (!\instaRam|address [6] & !\instaRam|address [5])))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal25~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal25~0 .lut_mask = 16'h0008;
defparam \instaRam|Equal25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
fiftyfivenm_lcell_comb \instaRam|WideOr5~8 (
// Equation(s):
// \instaRam|WideOr5~8_combout  = ((!\instaRam|Equal25~0_combout  & ((!\instaRam|Equal17~0_combout ) # (!\instaRam|Equal0~0_combout )))) # (!\instaRam|Equal1~8_combout )

	.dataa(\instaRam|Equal25~0_combout ),
	.datab(\instaRam|Equal0~0_combout ),
	.datac(\instaRam|Equal1~8_combout ),
	.datad(\instaRam|Equal17~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~8 .lut_mask = 16'h1F5F;
defparam \instaRam|WideOr5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
fiftyfivenm_lcell_comb \instaRam|WideOr5~12 (
// Equation(s):
// \instaRam|WideOr5~12_combout  = (\instaRam|WideOr5~8_combout  & (((\instaRam|address [6]) # (!\instaRam|Equal26~0_combout )) # (!\instaRam|address [5])))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|Equal26~0_combout ),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|WideOr5~8_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~12 .lut_mask = 16'hF700;
defparam \instaRam|WideOr5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
fiftyfivenm_lcell_comb \instaRam|WideOr1~0 (
// Equation(s):
// \instaRam|WideOr1~0_combout  = (\instaRam|WideOr5~12_combout  & ((!\instaRam|Equal3~3_combout ) # (!\instaRam|Equal0~3_combout )))

	.dataa(\instaRam|Equal0~3_combout ),
	.datab(gnd),
	.datac(\instaRam|Equal3~3_combout ),
	.datad(\instaRam|WideOr5~12_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~0 .lut_mask = 16'h5F00;
defparam \instaRam|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
fiftyfivenm_lcell_comb \instaRam|Equal49~2 (
// Equation(s):
// \instaRam|Equal49~2_combout  = (\instaRam|address [5] & (!\instaRam|address [3] & (\instaRam|address [4] & !\instaRam|address [6])))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [6]),
	.cin(gnd),
	.combout(\instaRam|Equal49~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal49~2 .lut_mask = 16'h0020;
defparam \instaRam|Equal49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N8
fiftyfivenm_lcell_comb \instaRam|Equal56~0 (
// Equation(s):
// \instaRam|Equal56~0_combout  = (\instaRam|address [2] & (!\instaRam|address [7] & (\instaRam|Equal49~2_combout  & \instaRam|Equal0~1_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|Equal49~2_combout ),
	.datad(\instaRam|Equal0~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal56~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal56~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N26
fiftyfivenm_lcell_comb \instaRam|Equal4~1 (
// Equation(s):
// \instaRam|Equal4~1_combout  = (!\instaRam|address [2] & (!\instaRam|address [7] & (\instaRam|Equal1~4_combout  & \instaRam|Equal0~1_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|Equal0~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal4~1 .lut_mask = 16'h1000;
defparam \instaRam|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N10
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~10 (
// Equation(s):
// \Data_to_SRAM[12]~10_combout  = (!\instaRam|Equal56~0_combout  & (((!\instaRam|Equal4~1_combout  & !\instaRam|Equal8~1_combout )) # (!\instaRam|Equal1~5_combout )))

	.dataa(\instaRam|Equal1~5_combout ),
	.datab(\instaRam|Equal56~0_combout ),
	.datac(\instaRam|Equal4~1_combout ),
	.datad(\instaRam|Equal8~1_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~10 .lut_mask = 16'h1113;
defparam \Data_to_SRAM[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N2
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~11 (
// Equation(s):
// \Data_to_SRAM[12]~11_combout  = ((\instaRam|address [4] $ (!\instaRam|address [3])) # (!\instaRam|Equal7~0_combout )) # (!\instaRam|Equal1~5_combout )

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|Equal1~5_combout ),
	.datad(\instaRam|Equal7~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~11 .lut_mask = 16'h9FFF;
defparam \Data_to_SRAM[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N4
fiftyfivenm_lcell_comb \instaRam|Equal96~0 (
// Equation(s):
// \instaRam|Equal96~0_combout  = (\instaRam|address [4] & (\instaRam|Equal65~0_combout  & (\instaRam|address [3] & \instaRam|Equal8~0_combout )))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|Equal65~0_combout ),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|Equal8~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal96~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal96~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N14
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~12 (
// Equation(s):
// \Data_to_SRAM[12]~12_combout  = (\Data_to_SRAM[12]~11_combout  & (!\instaRam|Equal96~0_combout  & ((!\instaRam|Equal1~5_combout ) # (!\instaRam|Equal2~3_combout ))))

	.dataa(\instaRam|Equal2~3_combout ),
	.datab(\instaRam|Equal1~5_combout ),
	.datac(\Data_to_SRAM[12]~11_combout ),
	.datad(\instaRam|Equal96~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~12 .lut_mask = 16'h0070;
defparam \Data_to_SRAM[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
fiftyfivenm_lcell_comb \instaRam|Equal41~0 (
// Equation(s):
// \instaRam|Equal41~0_combout  = (\instaRam|address [3] & (!\instaRam|address [4] & (!\instaRam|address [6] & \instaRam|address [5])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal41~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal41~0 .lut_mask = 16'h0200;
defparam \instaRam|Equal41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N8
fiftyfivenm_lcell_comb \instaRam|WideOr6~2 (
// Equation(s):
// \instaRam|WideOr6~2_combout  = (\instaRam|Equal105~0_combout  & (!\instaRam|Equal7~0_combout  & ((!\instaRam|Equal1~8_combout ) # (!\instaRam|Equal9~1_combout )))) # (!\instaRam|Equal105~0_combout  & (((!\instaRam|Equal1~8_combout )) # 
// (!\instaRam|Equal9~1_combout )))

	.dataa(\instaRam|Equal105~0_combout ),
	.datab(\instaRam|Equal9~1_combout ),
	.datac(\instaRam|Equal1~8_combout ),
	.datad(\instaRam|Equal7~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~2 .lut_mask = 16'h153F;
defparam \instaRam|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
fiftyfivenm_lcell_comb \instaRam|Equal5~1 (
// Equation(s):
// \instaRam|Equal5~1_combout  = (!\instaRam|address [3] & (\instaRam|Equal1~5_combout  & (!\instaRam|address [4] & \instaRam|Equal5~0_combout )))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|Equal1~5_combout ),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal5~1 .lut_mask = 16'h0400;
defparam \instaRam|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N30
fiftyfivenm_lcell_comb \instaRam|WideOr6~3 (
// Equation(s):
// \instaRam|WideOr6~3_combout  = (\instaRam|WideOr6~2_combout  & (!\instaRam|Equal5~1_combout  & ((!\instaRam|Equal41~0_combout ) # (!\instaRam|Equal6~0_combout ))))

	.dataa(\instaRam|Equal6~0_combout ),
	.datab(\instaRam|Equal41~0_combout ),
	.datac(\instaRam|WideOr6~2_combout ),
	.datad(\instaRam|Equal5~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~3 .lut_mask = 16'h0070;
defparam \instaRam|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N4
fiftyfivenm_lcell_comb \instaRam|Equal130~2 (
// Equation(s):
// \instaRam|Equal130~2_combout  = (\instaRam|Equal130~1_combout  & (!\instaRam|address [2] & (\instaRam|address [0] & \instaRam|Equal130~0_combout )))

	.dataa(\instaRam|Equal130~1_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [0]),
	.datad(\instaRam|Equal130~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal130~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal130~2 .lut_mask = 16'h2000;
defparam \instaRam|Equal130~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N26
fiftyfivenm_lcell_comb \instaRam|WideOr4~3 (
// Equation(s):
// \instaRam|WideOr4~3_combout  = (!\instaRam|Equal130~2_combout  & (((!\instaRam|Equal7~0_combout ) # (!\instaRam|Equal65~0_combout )) # (!\instaRam|Equal1~4_combout )))

	.dataa(\instaRam|Equal1~4_combout ),
	.datab(\instaRam|Equal65~0_combout ),
	.datac(\instaRam|Equal130~2_combout ),
	.datad(\instaRam|Equal7~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~3 .lut_mask = 16'h070F;
defparam \instaRam|WideOr4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N16
fiftyfivenm_lcell_comb \instaRam|Equal34~0 (
// Equation(s):
// \instaRam|Equal34~0_combout  = (!\instaRam|address [6] & (\instaRam|address [5] & \instaRam|Equal2~3_combout ))

	.dataa(\instaRam|address [6]),
	.datab(gnd),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|Equal2~3_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal34~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal34~0 .lut_mask = 16'h5000;
defparam \instaRam|Equal34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N10
fiftyfivenm_lcell_comb \instaRam|WideOr6~1 (
// Equation(s):
// \instaRam|WideOr6~1_combout  = (\instaRam|WideOr4~3_combout  & (!\instaRam|Equal34~0_combout  & ((!\instaRam|Equal9~1_combout ) # (!\instaRam|Equal8~0_combout ))))

	.dataa(\instaRam|Equal8~0_combout ),
	.datab(\instaRam|Equal9~1_combout ),
	.datac(\instaRam|WideOr4~3_combout ),
	.datad(\instaRam|Equal34~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~1 .lut_mask = 16'h0070;
defparam \instaRam|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N12
fiftyfivenm_lcell_comb \instaRam|WideOr6~4 (
// Equation(s):
// \instaRam|WideOr6~4_combout  = (\Data_to_SRAM[12]~10_combout  & (\Data_to_SRAM[12]~12_combout  & (\instaRam|WideOr6~3_combout  & \instaRam|WideOr6~1_combout )))

	.dataa(\Data_to_SRAM[12]~10_combout ),
	.datab(\Data_to_SRAM[12]~12_combout ),
	.datac(\instaRam|WideOr6~3_combout ),
	.datad(\instaRam|WideOr6~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~4 .lut_mask = 16'h8000;
defparam \instaRam|WideOr6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N2
fiftyfivenm_lcell_comb \instaRam|WideOr1~1 (
// Equation(s):
// \instaRam|WideOr1~1_combout  = (\instaRam|WideOr1~0_combout  & (\instaRam|WideOr6~4_combout  & ((!\instaRam|Equal132~0_combout ) # (!\instaRam|Equal17~0_combout ))))

	.dataa(\instaRam|Equal17~0_combout ),
	.datab(\instaRam|Equal132~0_combout ),
	.datac(\instaRam|WideOr1~0_combout ),
	.datad(\instaRam|WideOr6~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~1 .lut_mask = 16'h7000;
defparam \instaRam|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N0
fiftyfivenm_lcell_comb \instaRam|WideNor0~19 (
// Equation(s):
// \instaRam|WideNor0~19_combout  = (\instaRam|WideOr6~6_combout  & (\instaRam|WideNor0~12_combout  & (\instaRam|WideNor0~18_combout  & \instaRam|WideOr1~1_combout )))

	.dataa(\instaRam|WideOr6~6_combout ),
	.datab(\instaRam|WideNor0~12_combout ),
	.datac(\instaRam|WideNor0~18_combout ),
	.datad(\instaRam|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~19_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~19 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N0
fiftyfivenm_lcell_comb \instaRam|WideOr10~8 (
// Equation(s):
// \instaRam|WideOr10~8_combout  = (!\instaRam|Equal87~0_combout  & (!\instaRam|Equal73~5_combout  & (!\instaRam|Equal75~0_combout  & \instaRam|WideNor0~19_combout )))

	.dataa(\instaRam|Equal87~0_combout ),
	.datab(\instaRam|Equal73~5_combout ),
	.datac(\instaRam|Equal75~0_combout ),
	.datad(\instaRam|WideNor0~19_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~8 .lut_mask = 16'h0100;
defparam \instaRam|WideOr10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N18
fiftyfivenm_lcell_comb \Data_to_SRAM[3]~29 (
// Equation(s):
// \Data_to_SRAM[3]~29_combout  = (\instaRam|state.mem_write~q  & (\slc|mdr_reg|MDR [3])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr12~4_combout ) # (!\instaRam|WideOr10~8_combout ))))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\slc|mdr_reg|MDR [3]),
	.datac(\instaRam|WideOr12~4_combout ),
	.datad(\instaRam|WideOr10~8_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[3]~29 .lut_mask = 16'hD8DD;
defparam \Data_to_SRAM[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N4
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~0 (
// Equation(s):
// \slc|memory_subsystem|Equal0~0_combout  = (\slc|mar_reg|MAR [2] & (\slc|mar_reg|MAR [1] & (\slc|mar_reg|MAR [3] & \slc|mar_reg|MAR [0])))

	.dataa(\slc|mar_reg|MAR [2]),
	.datab(\slc|mar_reg|MAR [1]),
	.datac(\slc|mar_reg|MAR [3]),
	.datad(\slc|mar_reg|MAR [0]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~0 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N20
fiftyfivenm_lcell_comb \slc|pc_reg|GatePC_data[10]~37 (
// Equation(s):
// \slc|pc_reg|GatePC_data[10]~37_combout  = (\slc|pc_reg|GatePC_data [10] & (\slc|pc_reg|GatePC_data[9]~36  $ (GND))) # (!\slc|pc_reg|GatePC_data [10] & (!\slc|pc_reg|GatePC_data[9]~36  & VCC))
// \slc|pc_reg|GatePC_data[10]~38  = CARRY((\slc|pc_reg|GatePC_data [10] & !\slc|pc_reg|GatePC_data[9]~36 ))

	.dataa(gnd),
	.datab(\slc|pc_reg|GatePC_data [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|pc_reg|GatePC_data[9]~36 ),
	.combout(\slc|pc_reg|GatePC_data[10]~37_combout ),
	.cout(\slc|pc_reg|GatePC_data[10]~38 ));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[10]~37 .lut_mask = 16'hC30C;
defparam \slc|pc_reg|GatePC_data[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y49_N21
dffeas \slc|pc_reg|GatePC_data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|pc_reg|GatePC_data[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|pc_reg|GatePC_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[10] .is_wysiwyg = "true";
defparam \slc|pc_reg|GatePC_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N22
fiftyfivenm_lcell_comb \slc|pc_reg|GatePC_data[11]~39 (
// Equation(s):
// \slc|pc_reg|GatePC_data[11]~39_combout  = (\slc|pc_reg|GatePC_data [11] & (!\slc|pc_reg|GatePC_data[10]~38 )) # (!\slc|pc_reg|GatePC_data [11] & ((\slc|pc_reg|GatePC_data[10]~38 ) # (GND)))
// \slc|pc_reg|GatePC_data[11]~40  = CARRY((!\slc|pc_reg|GatePC_data[10]~38 ) # (!\slc|pc_reg|GatePC_data [11]))

	.dataa(\slc|pc_reg|GatePC_data [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|pc_reg|GatePC_data[10]~38 ),
	.combout(\slc|pc_reg|GatePC_data[11]~39_combout ),
	.cout(\slc|pc_reg|GatePC_data[11]~40 ));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[11]~39 .lut_mask = 16'h5A5F;
defparam \slc|pc_reg|GatePC_data[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y49_N23
dffeas \slc|pc_reg|GatePC_data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|pc_reg|GatePC_data[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|pc_reg|GatePC_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[11] .is_wysiwyg = "true";
defparam \slc|pc_reg|GatePC_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N24
fiftyfivenm_lcell_comb \slc|pc_reg|GatePC_data[12]~41 (
// Equation(s):
// \slc|pc_reg|GatePC_data[12]~41_combout  = (\slc|pc_reg|GatePC_data [12] & (\slc|pc_reg|GatePC_data[11]~40  $ (GND))) # (!\slc|pc_reg|GatePC_data [12] & (!\slc|pc_reg|GatePC_data[11]~40  & VCC))
// \slc|pc_reg|GatePC_data[12]~42  = CARRY((\slc|pc_reg|GatePC_data [12] & !\slc|pc_reg|GatePC_data[11]~40 ))

	.dataa(gnd),
	.datab(\slc|pc_reg|GatePC_data [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|pc_reg|GatePC_data[11]~40 ),
	.combout(\slc|pc_reg|GatePC_data[12]~41_combout ),
	.cout(\slc|pc_reg|GatePC_data[12]~42 ));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[12]~41 .lut_mask = 16'hC30C;
defparam \slc|pc_reg|GatePC_data[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y49_N25
dffeas \slc|pc_reg|GatePC_data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|pc_reg|GatePC_data[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|pc_reg|GatePC_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[12] .is_wysiwyg = "true";
defparam \slc|pc_reg|GatePC_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N26
fiftyfivenm_lcell_comb \slc|pc_reg|GatePC_data[13]~43 (
// Equation(s):
// \slc|pc_reg|GatePC_data[13]~43_combout  = (\slc|pc_reg|GatePC_data [13] & (!\slc|pc_reg|GatePC_data[12]~42 )) # (!\slc|pc_reg|GatePC_data [13] & ((\slc|pc_reg|GatePC_data[12]~42 ) # (GND)))
// \slc|pc_reg|GatePC_data[13]~44  = CARRY((!\slc|pc_reg|GatePC_data[12]~42 ) # (!\slc|pc_reg|GatePC_data [13]))

	.dataa(\slc|pc_reg|GatePC_data [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|pc_reg|GatePC_data[12]~42 ),
	.combout(\slc|pc_reg|GatePC_data[13]~43_combout ),
	.cout(\slc|pc_reg|GatePC_data[13]~44 ));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[13]~43 .lut_mask = 16'h5A5F;
defparam \slc|pc_reg|GatePC_data[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y49_N27
dffeas \slc|pc_reg|GatePC_data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|pc_reg|GatePC_data[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|pc_reg|GatePC_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[13] .is_wysiwyg = "true";
defparam \slc|pc_reg|GatePC_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N28
fiftyfivenm_lcell_comb \slc|pc_reg|GatePC_data[14]~45 (
// Equation(s):
// \slc|pc_reg|GatePC_data[14]~45_combout  = (\slc|pc_reg|GatePC_data [14] & (\slc|pc_reg|GatePC_data[13]~44  $ (GND))) # (!\slc|pc_reg|GatePC_data [14] & (!\slc|pc_reg|GatePC_data[13]~44  & VCC))
// \slc|pc_reg|GatePC_data[14]~46  = CARRY((\slc|pc_reg|GatePC_data [14] & !\slc|pc_reg|GatePC_data[13]~44 ))

	.dataa(gnd),
	.datab(\slc|pc_reg|GatePC_data [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|pc_reg|GatePC_data[13]~44 ),
	.combout(\slc|pc_reg|GatePC_data[14]~45_combout ),
	.cout(\slc|pc_reg|GatePC_data[14]~46 ));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[14]~45 .lut_mask = 16'hC30C;
defparam \slc|pc_reg|GatePC_data[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y49_N29
dffeas \slc|pc_reg|GatePC_data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|pc_reg|GatePC_data[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|pc_reg|GatePC_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[14] .is_wysiwyg = "true";
defparam \slc|pc_reg|GatePC_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N12
fiftyfivenm_lcell_comb \slc|mar_reg|MAR~14 (
// Equation(s):
// \slc|mar_reg|MAR~14_combout  = (\slc|pc_reg|GatePC_data [14] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|pc_reg|GatePC_data [14]),
	.cin(gnd),
	.combout(\slc|mar_reg|MAR~14_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mar_reg|MAR~14 .lut_mask = 16'hFA00;
defparam \slc|mar_reg|MAR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N13
dffeas \slc|mar_reg|MAR[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mar_reg|MAR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mar_reg|MAR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mar_reg|MAR[14] .is_wysiwyg = "true";
defparam \slc|mar_reg|MAR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N18
fiftyfivenm_lcell_comb \slc|mar_reg|MAR~13 (
// Equation(s):
// \slc|mar_reg|MAR~13_combout  = (\slc|pc_reg|GatePC_data [13] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|pc_reg|GatePC_data [13]),
	.cin(gnd),
	.combout(\slc|mar_reg|MAR~13_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mar_reg|MAR~13 .lut_mask = 16'hFA00;
defparam \slc|mar_reg|MAR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N19
dffeas \slc|mar_reg|MAR[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mar_reg|MAR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mar_reg|MAR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mar_reg|MAR[13] .is_wysiwyg = "true";
defparam \slc|mar_reg|MAR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N30
fiftyfivenm_lcell_comb \slc|pc_reg|GatePC_data[15]~47 (
// Equation(s):
// \slc|pc_reg|GatePC_data[15]~47_combout  = \slc|pc_reg|GatePC_data [15] $ (\slc|pc_reg|GatePC_data[14]~46 )

	.dataa(\slc|pc_reg|GatePC_data [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\slc|pc_reg|GatePC_data[14]~46 ),
	.combout(\slc|pc_reg|GatePC_data[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[15]~47 .lut_mask = 16'h5A5A;
defparam \slc|pc_reg|GatePC_data[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y49_N31
dffeas \slc|pc_reg|GatePC_data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|pc_reg|GatePC_data[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|pc_reg|GatePC_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|pc_reg|GatePC_data[15] .is_wysiwyg = "true";
defparam \slc|pc_reg|GatePC_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N26
fiftyfivenm_lcell_comb \slc|mar_reg|MAR~15 (
// Equation(s):
// \slc|mar_reg|MAR~15_combout  = (\slc|pc_reg|GatePC_data [15] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\slc|pc_reg|GatePC_data [15]),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|mar_reg|MAR~15_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mar_reg|MAR~15 .lut_mask = 16'hCCC0;
defparam \slc|mar_reg|MAR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N27
dffeas \slc|mar_reg|MAR[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mar_reg|MAR~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mar_reg|MAR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mar_reg|MAR[15] .is_wysiwyg = "true";
defparam \slc|mar_reg|MAR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N28
fiftyfivenm_lcell_comb \slc|mar_reg|MAR~12 (
// Equation(s):
// \slc|mar_reg|MAR~12_combout  = (\slc|pc_reg|GatePC_data [12] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|pc_reg|GatePC_data [12]),
	.cin(gnd),
	.combout(\slc|mar_reg|MAR~12_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mar_reg|MAR~12 .lut_mask = 16'hFA00;
defparam \slc|mar_reg|MAR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N29
dffeas \slc|mar_reg|MAR[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mar_reg|MAR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mar_reg|MAR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mar_reg|MAR[12] .is_wysiwyg = "true";
defparam \slc|mar_reg|MAR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N8
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~3 (
// Equation(s):
// \slc|memory_subsystem|Equal0~3_combout  = (\slc|mar_reg|MAR [14] & (\slc|mar_reg|MAR [13] & (\slc|mar_reg|MAR [15] & \slc|mar_reg|MAR [12])))

	.dataa(\slc|mar_reg|MAR [14]),
	.datab(\slc|mar_reg|MAR [13]),
	.datac(\slc|mar_reg|MAR [15]),
	.datad(\slc|mar_reg|MAR [12]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~3 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N6
fiftyfivenm_lcell_comb \slc|mar_reg|MAR~10 (
// Equation(s):
// \slc|mar_reg|MAR~10_combout  = (\slc|pc_reg|GatePC_data [10] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|pc_reg|GatePC_data [10]),
	.cin(gnd),
	.combout(\slc|mar_reg|MAR~10_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mar_reg|MAR~10 .lut_mask = 16'hFA00;
defparam \slc|mar_reg|MAR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N7
dffeas \slc|mar_reg|MAR[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mar_reg|MAR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mar_reg|MAR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mar_reg|MAR[10] .is_wysiwyg = "true";
defparam \slc|mar_reg|MAR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N4
fiftyfivenm_lcell_comb \slc|mar_reg|MAR~11 (
// Equation(s):
// \slc|mar_reg|MAR~11_combout  = (\slc|pc_reg|GatePC_data [11] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\slc|pc_reg|GatePC_data [11]),
	.datab(\button_sync[1]|q~q ),
	.datac(gnd),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|mar_reg|MAR~11_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mar_reg|MAR~11 .lut_mask = 16'hAA88;
defparam \slc|mar_reg|MAR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N5
dffeas \slc|mar_reg|MAR[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mar_reg|MAR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|pc_reg|GatePC_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mar_reg|MAR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mar_reg|MAR[11] .is_wysiwyg = "true";
defparam \slc|mar_reg|MAR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N22
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~2 (
// Equation(s):
// \slc|memory_subsystem|Equal0~2_combout  = (\slc|mar_reg|MAR [10] & (\slc|mar_reg|MAR [11] & (\slc|mar_reg|MAR [8] & \slc|mar_reg|MAR [9])))

	.dataa(\slc|mar_reg|MAR [10]),
	.datab(\slc|mar_reg|MAR [11]),
	.datac(\slc|mar_reg|MAR [8]),
	.datad(\slc|mar_reg|MAR [9]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~2 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N24
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~1 (
// Equation(s):
// \slc|memory_subsystem|Equal0~1_combout  = (\slc|mar_reg|MAR [5] & (\slc|mar_reg|MAR [6] & (\slc|mar_reg|MAR [7] & \slc|mar_reg|MAR [4])))

	.dataa(\slc|mar_reg|MAR [5]),
	.datab(\slc|mar_reg|MAR [6]),
	.datac(\slc|mar_reg|MAR [7]),
	.datad(\slc|mar_reg|MAR [4]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~1 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N2
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~4 (
// Equation(s):
// \slc|memory_subsystem|Equal0~4_combout  = (\slc|memory_subsystem|Equal0~0_combout  & (\slc|memory_subsystem|Equal0~3_combout  & (\slc|memory_subsystem|Equal0~2_combout  & \slc|memory_subsystem|Equal0~1_combout )))

	.dataa(\slc|memory_subsystem|Equal0~0_combout ),
	.datab(\slc|memory_subsystem|Equal0~3_combout ),
	.datac(\slc|memory_subsystem|Equal0~2_combout ),
	.datad(\slc|memory_subsystem|Equal0~1_combout ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~4 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X53_Y45_N0
fiftyfivenm_ram_block \ram0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(!\instaRam|state.mem_write~q ),
	.portare(\slc|state_controller|WideOr10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Data_to_SRAM[8]~34_combout ,\Data_to_SRAM[7]~33_combout ,\Data_to_SRAM[6]~32_combout ,\Data_to_SRAM[5]~31_combout ,\Data_to_SRAM[4]~30_combout ,\Data_to_SRAM[3]~29_combout ,\Data_to_SRAM[2]~28_combout ,\Data_to_SRAM[1]~26_combout ,\Data_to_SRAM[0]~25_combout }),
	.portaaddr({\ADDR[9]~9_combout ,\ADDR[8]~8_combout ,\ADDR[7]~7_combout ,\ADDR[6]~6_combout ,\ADDR[5]~5_combout ,\ADDR[4]~4_combout ,\ADDR[3]~3_combout ,\ADDR[2]~2_combout ,\ADDR[1]~1_combout ,\ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated|ALTSYNCRAM";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N0
fiftyfivenm_lcell_comb \slc|mdr_reg|MDR[8]~8 (
// Equation(s):
// \slc|mdr_reg|MDR[8]~8_combout  = (\slc|memory_subsystem|Equal0~4_combout  & ((\SW[8]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\ram0|altsyncram_component|auto_generated|q_a [8]),
	.datab(\SW[8]~input_o ),
	.datac(gnd),
	.datad(\slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\slc|mdr_reg|MDR[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mdr_reg|MDR[8]~8 .lut_mask = 16'hCCAA;
defparam \slc|mdr_reg|MDR[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N8
fiftyfivenm_lcell_comb \slc|tristate_buff|bus_data[8]~8 (
// Equation(s):
// \slc|tristate_buff|bus_data[8]~8_combout  = (\slc|state_controller|State.S_18~q  & (((\slc|pc_reg|GatePC_data [8])))) # (!\slc|state_controller|State.S_18~q  & (\slc|state_controller|State.S_35~q  & ((\slc|mdr_reg|MDR [8]))))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\slc|pc_reg|GatePC_data [8]),
	.datad(\slc|mdr_reg|MDR [8]),
	.cin(gnd),
	.combout(\slc|tristate_buff|bus_data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|tristate_buff|bus_data[8]~8 .lut_mask = 16'hE4A0;
defparam \slc|tristate_buff|bus_data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N22
fiftyfivenm_lcell_comb \slc|mdr_reg|MDR[0]~20 (
// Equation(s):
// \slc|mdr_reg|MDR[0]~20_combout  = ((!\button_sync[0]|q~q  & !\button_sync[1]|q~q )) # (!\slc|mdr_reg|MDR[0]~18_combout )

	.dataa(\slc|mdr_reg|MDR[0]~18_combout ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|mdr_reg|MDR[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mdr_reg|MDR[0]~20 .lut_mask = 16'h555F;
defparam \slc|mdr_reg|MDR[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y46_N1
dffeas \slc|mdr_reg|MDR[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mdr_reg|MDR[8]~8_combout ),
	.asdata(\slc|tristate_buff|bus_data[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(!\slc|state_controller|WideOr10~combout ),
	.ena(\slc|mdr_reg|MDR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mdr_reg|MDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mdr_reg|MDR[8] .is_wysiwyg = "true";
defparam \slc|mdr_reg|MDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N14
fiftyfivenm_lcell_comb \instaRam|Equal134~0 (
// Equation(s):
// \instaRam|Equal134~0_combout  = (\instaRam|Equal1~5_combout  & (\instaRam|address [7] & (\instaRam|Equal146~0_combout  & \instaRam|address [2])))

	.dataa(\instaRam|Equal1~5_combout ),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|Equal146~0_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal134~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal134~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
fiftyfivenm_lcell_comb \instaRam|Equal142~2 (
// Equation(s):
// \instaRam|Equal142~2_combout  = (!\instaRam|address [4] & (\instaRam|address [3] & \instaRam|Equal134~0_combout ))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|address [3]),
	.datac(gnd),
	.datad(\instaRam|Equal134~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal142~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal142~2 .lut_mask = 16'h4400;
defparam \instaRam|Equal142~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
fiftyfivenm_lcell_comb \instaRam|Equal54~0 (
// Equation(s):
// \instaRam|Equal54~0_combout  = (\instaRam|address [2] & (!\instaRam|address [7] & (\instaRam|Equal49~2_combout  & \instaRam|Equal146~0_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|Equal49~2_combout ),
	.datad(\instaRam|Equal146~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal54~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal54~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
fiftyfivenm_lcell_comb \instaRam|Equal33~0 (
// Equation(s):
// \instaRam|Equal33~0_combout  = (\instaRam|address [5] & !\instaRam|address [6])

	.dataa(gnd),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|address [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|Equal33~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal33~0 .lut_mask = 16'h0C0C;
defparam \instaRam|Equal33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
fiftyfivenm_lcell_comb \instaRam|WideOr4~1 (
// Equation(s):
// \instaRam|WideOr4~1_combout  = (!\instaRam|Equal54~0_combout  & (((!\instaRam|Equal3~3_combout ) # (!\instaRam|Equal33~0_combout )) # (!\instaRam|Equal0~2_combout )))

	.dataa(\instaRam|Equal54~0_combout ),
	.datab(\instaRam|Equal0~2_combout ),
	.datac(\instaRam|Equal33~0_combout ),
	.datad(\instaRam|Equal3~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~1 .lut_mask = 16'h1555;
defparam \instaRam|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
fiftyfivenm_lcell_comb \instaRam|WideOr10~2 (
// Equation(s):
// \instaRam|WideOr10~2_combout  = (\instaRam|Equal65~0_combout  & (!\instaRam|Equal2~3_combout  & ((!\instaRam|Equal6~0_combout ) # (!\instaRam|Equal0~3_combout )))) # (!\instaRam|Equal65~0_combout  & (((!\instaRam|Equal6~0_combout )) # 
// (!\instaRam|Equal0~3_combout )))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal0~3_combout ),
	.datac(\instaRam|Equal6~0_combout ),
	.datad(\instaRam|Equal2~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~2 .lut_mask = 16'h153F;
defparam \instaRam|WideOr10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
fiftyfivenm_lcell_comb \instaRam|WideOr0~4 (
// Equation(s):
// \instaRam|WideOr0~4_combout  = (\instaRam|Equal65~0_combout  & (!\instaRam|Equal1~9_combout  & ((!\instaRam|Equal5~0_combout ) # (!\instaRam|Equal0~3_combout )))) # (!\instaRam|Equal65~0_combout  & (((!\instaRam|Equal5~0_combout )) # 
// (!\instaRam|Equal0~3_combout )))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal0~3_combout ),
	.datac(\instaRam|Equal1~9_combout ),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~4 .lut_mask = 16'h135F;
defparam \instaRam|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
fiftyfivenm_lcell_comb \instaRam|Equal62~0 (
// Equation(s):
// \instaRam|Equal62~0_combout  = (\instaRam|address [4] & (\instaRam|Equal33~0_combout  & (\instaRam|address [3] & \instaRam|Equal6~0_combout )))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|Equal33~0_combout ),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|Equal6~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal62~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal62~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
fiftyfivenm_lcell_comb \instaRam|WideOr4~2 (
// Equation(s):
// \instaRam|WideOr4~2_combout  = (\instaRam|WideOr4~1_combout  & (\instaRam|WideOr10~2_combout  & (\instaRam|WideOr0~4_combout  & !\instaRam|Equal62~0_combout )))

	.dataa(\instaRam|WideOr4~1_combout ),
	.datab(\instaRam|WideOr10~2_combout ),
	.datac(\instaRam|WideOr0~4_combout ),
	.datad(\instaRam|Equal62~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~2 .lut_mask = 16'h0080;
defparam \instaRam|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N24
fiftyfivenm_lcell_comb \instaRam|Equal129~0 (
// Equation(s):
// \instaRam|Equal129~0_combout  = (!\instaRam|address [2] & (\instaRam|address [7] & (!\instaRam|address [5] & !\instaRam|address [6])))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|address [6]),
	.cin(gnd),
	.combout(\instaRam|Equal129~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal129~0 .lut_mask = 16'h0004;
defparam \instaRam|Equal129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N28
fiftyfivenm_lcell_comb \instaRam|Equal114~0 (
// Equation(s):
// \instaRam|Equal114~0_combout  = (\instaRam|Equal146~0_combout  & (\instaRam|Equal10~0_combout  & (\instaRam|Equal0~0_combout  & \instaRam|Equal17~0_combout )))

	.dataa(\instaRam|Equal146~0_combout ),
	.datab(\instaRam|Equal10~0_combout ),
	.datac(\instaRam|Equal0~0_combout ),
	.datad(\instaRam|Equal17~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal114~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal114~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N2
fiftyfivenm_lcell_comb \instaRam|WideOr8~4 (
// Equation(s):
// \instaRam|WideOr8~4_combout  = (!\instaRam|Equal114~0_combout  & (((!\instaRam|Equal129~0_combout ) # (!\instaRam|Equal17~0_combout )) # (!\instaRam|Equal146~0_combout )))

	.dataa(\instaRam|Equal146~0_combout ),
	.datab(\instaRam|Equal17~0_combout ),
	.datac(\instaRam|Equal129~0_combout ),
	.datad(\instaRam|Equal114~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~4 .lut_mask = 16'h007F;
defparam \instaRam|WideOr8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N8
fiftyfivenm_lcell_comb \instaRam|WideNor0~26 (
// Equation(s):
// \instaRam|WideNor0~26_combout  = (((\instaRam|address [6] & !\instaRam|address [5])) # (!\instaRam|Equal0~2_combout )) # (!\instaRam|Equal7~0_combout )

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|Equal7~0_combout ),
	.datad(\instaRam|Equal0~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~26_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~26 .lut_mask = 16'h2FFF;
defparam \instaRam|WideNor0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
fiftyfivenm_lcell_comb \instaRam|Equal3~4 (
// Equation(s):
// \instaRam|Equal3~4_combout  = (!\instaRam|address [4] & (!\instaRam|address [3] & \instaRam|Equal3~3_combout ))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|address [3]),
	.datac(gnd),
	.datad(\instaRam|Equal3~3_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal3~4 .lut_mask = 16'h1100;
defparam \instaRam|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N18
fiftyfivenm_lcell_comb \instaRam|WideNor0~27 (
// Equation(s):
// \instaRam|WideNor0~27_combout  = (\instaRam|WideOr8~4_combout  & (\instaRam|WideNor0~26_combout  & ((!\instaRam|Equal3~4_combout ) # (!\instaRam|Equal65~0_combout ))))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|WideOr8~4_combout ),
	.datac(\instaRam|WideNor0~26_combout ),
	.datad(\instaRam|Equal3~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~27_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~27 .lut_mask = 16'h40C0;
defparam \instaRam|WideNor0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
fiftyfivenm_lcell_comb \instaRam|WideOr4~5 (
// Equation(s):
// \instaRam|WideOr4~5_combout  = (!\instaRam|Equal142~2_combout  & (\instaRam|WideOr4~2_combout  & (\instaRam|WideOr4~4_combout  & \instaRam|WideNor0~27_combout )))

	.dataa(\instaRam|Equal142~2_combout ),
	.datab(\instaRam|WideOr4~2_combout ),
	.datac(\instaRam|WideOr4~4_combout ),
	.datad(\instaRam|WideNor0~27_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~5 .lut_mask = 16'h4000;
defparam \instaRam|WideOr4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
fiftyfivenm_lcell_comb \instaRam|Equal131~2 (
// Equation(s):
// \instaRam|Equal131~2_combout  = (!\instaRam|address [0] & (!\instaRam|address [2] & (\instaRam|address [1] & \instaRam|Equal130~0_combout )))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|Equal130~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal131~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal131~2 .lut_mask = 16'h1000;
defparam \instaRam|Equal131~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N20
fiftyfivenm_lcell_comb \instaRam|WideOr1~4 (
// Equation(s):
// \instaRam|WideOr1~4_combout  = (\instaRam|Equal3~3_combout  & (!\instaRam|Equal113~0_combout  & ((!\instaRam|Equal17~0_combout ) # (!\instaRam|Equal135~0_combout )))) # (!\instaRam|Equal3~3_combout  & (((!\instaRam|Equal17~0_combout ) # 
// (!\instaRam|Equal135~0_combout ))))

	.dataa(\instaRam|Equal3~3_combout ),
	.datab(\instaRam|Equal113~0_combout ),
	.datac(\instaRam|Equal135~0_combout ),
	.datad(\instaRam|Equal17~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~4 .lut_mask = 16'h0777;
defparam \instaRam|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N26
fiftyfivenm_lcell_comb \instaRam|WideOr7~5 (
// Equation(s):
// \instaRam|WideOr7~5_combout  = (\instaRam|Equal143~2_combout ) # (((\instaRam|Equal131~2_combout  & \instaRam|Equal17~0_combout )) # (!\instaRam|WideOr1~4_combout ))

	.dataa(\instaRam|Equal131~2_combout ),
	.datab(\instaRam|Equal17~0_combout ),
	.datac(\instaRam|Equal143~2_combout ),
	.datad(\instaRam|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~5 .lut_mask = 16'hF8FF;
defparam \instaRam|WideOr7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
fiftyfivenm_lcell_comb \instaRam|WideNor0~32 (
// Equation(s):
// \instaRam|WideNor0~32_combout  = (\instaRam|Equal49~2_combout  & (!\instaRam|Equal5~0_combout  & ((!\instaRam|Equal6~0_combout ) # (!\instaRam|Equal25~0_combout )))) # (!\instaRam|Equal49~2_combout  & (((!\instaRam|Equal6~0_combout )) # 
// (!\instaRam|Equal25~0_combout )))

	.dataa(\instaRam|Equal49~2_combout ),
	.datab(\instaRam|Equal25~0_combout ),
	.datac(\instaRam|Equal6~0_combout ),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~32_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~32 .lut_mask = 16'h153F;
defparam \instaRam|WideNor0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N6
fiftyfivenm_lcell_comb \instaRam|WideOr7~6 (
// Equation(s):
// \instaRam|WideOr7~6_combout  = ((\instaRam|address [5] & (\instaRam|address [6] & \instaRam|Equal26~0_combout ))) # (!\instaRam|WideNor0~32_combout )

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|Equal26~0_combout ),
	.datad(\instaRam|WideNor0~32_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~6 .lut_mask = 16'h80FF;
defparam \instaRam|WideOr7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N12
fiftyfivenm_lcell_comb \instaRam|Equal52~0 (
// Equation(s):
// \instaRam|Equal52~0_combout  = (!\instaRam|address [2] & (\instaRam|Equal0~1_combout  & (!\instaRam|address [7] & \instaRam|Equal49~2_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal0~1_combout ),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal49~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal52~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal52~0 .lut_mask = 16'h0400;
defparam \instaRam|Equal52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
fiftyfivenm_lcell_comb \instaRam|Equal9~0 (
// Equation(s):
// \instaRam|Equal9~0_combout  = (\instaRam|address [3] & !\instaRam|address [4])

	.dataa(gnd),
	.datab(\instaRam|address [3]),
	.datac(gnd),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal9~0 .lut_mask = 16'h00CC;
defparam \instaRam|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
fiftyfivenm_lcell_comb \instaRam|Equal133~1 (
// Equation(s):
// \instaRam|Equal133~1_combout  = (\instaRam|Equal1~6_combout  & (\instaRam|Equal2~0_combout  & (\instaRam|Equal2~1_combout  & \instaRam|Equal133~0_combout )))

	.dataa(\instaRam|Equal1~6_combout ),
	.datab(\instaRam|Equal2~0_combout ),
	.datac(\instaRam|Equal2~1_combout ),
	.datad(\instaRam|Equal133~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal133~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal133~1 .lut_mask = 16'h8000;
defparam \instaRam|Equal133~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N24
fiftyfivenm_lcell_comb \instaRam|WideOr7~2 (
// Equation(s):
// \instaRam|WideOr7~2_combout  = (\instaRam|Equal9~0_combout  & (!\instaRam|Equal133~1_combout  & ((!\instaRam|Equal73~4_combout ) # (!\instaRam|Equal1~8_combout )))) # (!\instaRam|Equal9~0_combout  & (((!\instaRam|Equal73~4_combout ) # 
// (!\instaRam|Equal1~8_combout ))))

	.dataa(\instaRam|Equal9~0_combout ),
	.datab(\instaRam|Equal133~1_combout ),
	.datac(\instaRam|Equal1~8_combout ),
	.datad(\instaRam|Equal73~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~2 .lut_mask = 16'h0777;
defparam \instaRam|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
fiftyfivenm_lcell_comb \instaRam|WideOr9~7 (
// Equation(s):
// \instaRam|WideOr9~7_combout  = (!\instaRam|Equal118~0_combout  & (\instaRam|WideOr6~7_combout  & ((!\instaRam|Equal131~2_combout ) # (!\instaRam|Equal9~0_combout ))))

	.dataa(\instaRam|Equal9~0_combout ),
	.datab(\instaRam|Equal131~2_combout ),
	.datac(\instaRam|Equal118~0_combout ),
	.datad(\instaRam|WideOr6~7_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~7 .lut_mask = 16'h0700;
defparam \instaRam|WideOr9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N8
fiftyfivenm_lcell_comb \instaRam|Equal154~0 (
// Equation(s):
// \instaRam|Equal154~0_combout  = (\instaRam|address [3] & (\instaRam|address [4] & (\instaRam|Equal129~0_combout  & \instaRam|Equal146~0_combout )))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal129~0_combout ),
	.datad(\instaRam|Equal146~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal154~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal154~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal154~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N18
fiftyfivenm_lcell_comb \instaRam|Equal107~0 (
// Equation(s):
// \instaRam|Equal107~0_combout  = (\instaRam|Equal3~3_combout  & \instaRam|Equal105~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|Equal3~3_combout ),
	.datad(\instaRam|Equal105~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal107~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal107~0 .lut_mask = 16'hF000;
defparam \instaRam|Equal107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N4
fiftyfivenm_lcell_comb \instaRam|WideOr10~0 (
// Equation(s):
// \instaRam|WideOr10~0_combout  = (\instaRam|address [7]) # ((!\instaRam|Equal1~7_combout ) # (!\instaRam|Equal105~0_combout ))

	.dataa(gnd),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|Equal105~0_combout ),
	.datad(\instaRam|Equal1~7_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~0 .lut_mask = 16'hCFFF;
defparam \instaRam|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N30
fiftyfivenm_lcell_comb \instaRam|WideOr10~1 (
// Equation(s):
// \instaRam|WideOr10~1_combout  = (\instaRam|WideOr10~0_combout  & (((!\instaRam|Equal4~0_combout ) # (!\instaRam|Equal33~0_combout )) # (!\instaRam|Equal1~4_combout )))

	.dataa(\instaRam|Equal1~4_combout ),
	.datab(\instaRam|Equal33~0_combout ),
	.datac(\instaRam|WideOr10~0_combout ),
	.datad(\instaRam|Equal4~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~1 .lut_mask = 16'h70F0;
defparam \instaRam|WideOr10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N28
fiftyfivenm_lcell_comb \instaRam|Equal136~0 (
// Equation(s):
// \instaRam|Equal136~0_combout  = (\instaRam|Equal1~5_combout  & (\instaRam|address [2] & (\instaRam|address [7] & \instaRam|Equal0~1_combout )))

	.dataa(\instaRam|Equal1~5_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal0~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal136~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal136~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N30
fiftyfivenm_lcell_comb \instaRam|WideNor0~6 (
// Equation(s):
// \instaRam|WideNor0~6_combout  = ((!\instaRam|Equal136~0_combout  & ((!\instaRam|Equal65~0_combout ) # (!\instaRam|Equal6~0_combout )))) # (!\instaRam|Equal1~4_combout )

	.dataa(\instaRam|Equal1~4_combout ),
	.datab(\instaRam|Equal136~0_combout ),
	.datac(\instaRam|Equal6~0_combout ),
	.datad(\instaRam|Equal65~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~6 .lut_mask = 16'h5777;
defparam \instaRam|WideNor0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
fiftyfivenm_lcell_comb \instaRam|Equal93~4 (
// Equation(s):
// \instaRam|Equal93~4_combout  = (\instaRam|address [4] & (\instaRam|address [3] & (\instaRam|Equal65~0_combout  & \instaRam|Equal5~0_combout )))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal93~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal93~4 .lut_mask = 16'h8000;
defparam \instaRam|Equal93~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N0
fiftyfivenm_lcell_comb \instaRam|WideOr10~9 (
// Equation(s):
// \instaRam|WideOr10~9_combout  = (\instaRam|WideNor0~6_combout  & (!\instaRam|Equal93~4_combout  & ((!\instaRam|Equal134~0_combout ) # (!\instaRam|Equal1~4_combout ))))

	.dataa(\instaRam|Equal1~4_combout ),
	.datab(\instaRam|Equal134~0_combout ),
	.datac(\instaRam|WideNor0~6_combout ),
	.datad(\instaRam|Equal93~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~9 .lut_mask = 16'h0070;
defparam \instaRam|WideOr10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N6
fiftyfivenm_lcell_comb \instaRam|WideOr10~10 (
// Equation(s):
// \instaRam|WideOr10~10_combout  = (!\instaRam|Equal154~0_combout  & (!\instaRam|Equal107~0_combout  & (\instaRam|WideOr10~1_combout  & \instaRam|WideOr10~9_combout )))

	.dataa(\instaRam|Equal154~0_combout ),
	.datab(\instaRam|Equal107~0_combout ),
	.datac(\instaRam|WideOr10~1_combout ),
	.datad(\instaRam|WideOr10~9_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~10 .lut_mask = 16'h1000;
defparam \instaRam|WideOr10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N26
fiftyfivenm_lcell_comb \instaRam|WideOr7~3 (
// Equation(s):
// \instaRam|WideOr7~3_combout  = (\instaRam|WideOr7~2_combout  & (\instaRam|WideOr9~7_combout  & \instaRam|WideOr10~10_combout ))

	.dataa(gnd),
	.datab(\instaRam|WideOr7~2_combout ),
	.datac(\instaRam|WideOr9~7_combout ),
	.datad(\instaRam|WideOr10~10_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~3 .lut_mask = 16'hC000;
defparam \instaRam|WideOr7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N14
fiftyfivenm_lcell_comb \instaRam|Equal49~3 (
// Equation(s):
// \instaRam|Equal49~3_combout  = (!\instaRam|address [2] & (!\instaRam|address [7] & (\instaRam|Equal49~2_combout  & \instaRam|Equal1~7_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|Equal49~2_combout ),
	.datad(\instaRam|Equal1~7_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal49~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal49~3 .lut_mask = 16'h1000;
defparam \instaRam|Equal49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N14
fiftyfivenm_lcell_comb \instaRam|Equal129~1 (
// Equation(s):
// \instaRam|Equal129~1_combout  = (\instaRam|Equal1~6_combout  & (\instaRam|Equal2~0_combout  & (\instaRam|Equal2~1_combout  & \instaRam|Equal129~0_combout )))

	.dataa(\instaRam|Equal1~6_combout ),
	.datab(\instaRam|Equal2~0_combout ),
	.datac(\instaRam|Equal2~1_combout ),
	.datad(\instaRam|Equal129~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal129~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal129~1 .lut_mask = 16'h8000;
defparam \instaRam|Equal129~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N24
fiftyfivenm_lcell_comb \instaRam|WideOr0~2 (
// Equation(s):
// \instaRam|WideOr0~2_combout  = (\instaRam|Equal9~0_combout  & (!\instaRam|Equal129~1_combout  & ((!\instaRam|Equal131~2_combout ) # (!\instaRam|Equal0~2_combout )))) # (!\instaRam|Equal9~0_combout  & (((!\instaRam|Equal131~2_combout )) # 
// (!\instaRam|Equal0~2_combout )))

	.dataa(\instaRam|Equal9~0_combout ),
	.datab(\instaRam|Equal0~2_combout ),
	.datac(\instaRam|Equal131~2_combout ),
	.datad(\instaRam|Equal129~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~2 .lut_mask = 16'h153F;
defparam \instaRam|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N30
fiftyfivenm_lcell_comb \instaRam|WideOr0~3 (
// Equation(s):
// \instaRam|WideOr0~3_combout  = (!\instaRam|Equal49~3_combout  & (\instaRam|WideOr0~2_combout  & ((!\instaRam|Equal7~0_combout ) # (!\instaRam|Equal113~0_combout ))))

	.dataa(\instaRam|Equal113~0_combout ),
	.datab(\instaRam|Equal7~0_combout ),
	.datac(\instaRam|Equal49~3_combout ),
	.datad(\instaRam|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~3 .lut_mask = 16'h0700;
defparam \instaRam|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
fiftyfivenm_lcell_comb \instaRam|WideOr2~0 (
// Equation(s):
// \instaRam|WideOr2~0_combout  = (\instaRam|Equal6~0_combout  & (!\instaRam|Equal9~1_combout  & ((!\instaRam|Equal17~1_combout ) # (!\instaRam|Equal3~3_combout )))) # (!\instaRam|Equal6~0_combout  & (((!\instaRam|Equal17~1_combout )) # 
// (!\instaRam|Equal3~3_combout )))

	.dataa(\instaRam|Equal6~0_combout ),
	.datab(\instaRam|Equal3~3_combout ),
	.datac(\instaRam|Equal17~1_combout ),
	.datad(\instaRam|Equal9~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr2~0 .lut_mask = 16'h153F;
defparam \instaRam|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N4
fiftyfivenm_lcell_comb \instaRam|WideOr9~5 (
// Equation(s):
// \instaRam|WideOr9~5_combout  = (\instaRam|WideOr0~3_combout  & (\instaRam|WideOr2~0_combout  & ((!\instaRam|Equal1~9_combout ) # (!\instaRam|Equal0~0_combout ))))

	.dataa(\instaRam|WideOr0~3_combout ),
	.datab(\instaRam|Equal0~0_combout ),
	.datac(\instaRam|Equal1~9_combout ),
	.datad(\instaRam|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~5 .lut_mask = 16'h2A00;
defparam \instaRam|WideOr9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N16
fiftyfivenm_lcell_comb \instaRam|WideOr7~4 (
// Equation(s):
// \instaRam|WideOr7~4_combout  = (!\instaRam|Equal52~0_combout  & (!\instaRam|Equal95~4_combout  & (\instaRam|WideOr7~3_combout  & \instaRam|WideOr9~5_combout )))

	.dataa(\instaRam|Equal52~0_combout ),
	.datab(\instaRam|Equal95~4_combout ),
	.datac(\instaRam|WideOr7~3_combout ),
	.datad(\instaRam|WideOr9~5_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~4 .lut_mask = 16'h1000;
defparam \instaRam|WideOr7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N2
fiftyfivenm_lcell_comb \instaRam|WideOr7 (
// Equation(s):
// \instaRam|WideOr7~combout  = ((\instaRam|WideOr7~5_combout ) # ((\instaRam|WideOr7~6_combout ) # (!\instaRam|WideOr7~4_combout ))) # (!\instaRam|WideOr4~5_combout )

	.dataa(\instaRam|WideOr4~5_combout ),
	.datab(\instaRam|WideOr7~5_combout ),
	.datac(\instaRam|WideOr7~6_combout ),
	.datad(\instaRam|WideOr7~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7 .lut_mask = 16'hFDFF;
defparam \instaRam|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N4
fiftyfivenm_lcell_comb \Data_to_SRAM[8]~34 (
// Equation(s):
// \Data_to_SRAM[8]~34_combout  = (\instaRam|state.mem_write~q  & (\slc|mdr_reg|MDR [8])) # (!\instaRam|state.mem_write~q  & ((\instaRam|WideOr7~combout )))

	.dataa(gnd),
	.datab(\slc|mdr_reg|MDR [8]),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\instaRam|WideOr7~combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[8]~34 .lut_mask = 16'hCFC0;
defparam \Data_to_SRAM[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N18
fiftyfivenm_lcell_comb \slc|mdr_reg|MDR[7]~7 (
// Equation(s):
// \slc|mdr_reg|MDR[7]~7_combout  = (\slc|memory_subsystem|Equal0~4_combout  & (\SW[7]~input_o )) # (!\slc|memory_subsystem|Equal0~4_combout  & ((\ram0|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\slc|memory_subsystem|Equal0~4_combout ),
	.datab(\SW[7]~input_o ),
	.datac(gnd),
	.datad(\ram0|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\slc|mdr_reg|MDR[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mdr_reg|MDR[7]~7 .lut_mask = 16'hDD88;
defparam \slc|mdr_reg|MDR[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N30
fiftyfivenm_lcell_comb \slc|tristate_buff|bus_data[7]~7 (
// Equation(s):
// \slc|tristate_buff|bus_data[7]~7_combout  = (\slc|state_controller|State.S_18~q  & (((\slc|pc_reg|GatePC_data [7])))) # (!\slc|state_controller|State.S_18~q  & (\slc|state_controller|State.S_35~q  & ((\slc|mdr_reg|MDR [7]))))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\slc|pc_reg|GatePC_data [7]),
	.datad(\slc|mdr_reg|MDR [7]),
	.cin(gnd),
	.combout(\slc|tristate_buff|bus_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|tristate_buff|bus_data[7]~7 .lut_mask = 16'hE4A0;
defparam \slc|tristate_buff|bus_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N19
dffeas \slc|mdr_reg|MDR[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mdr_reg|MDR[7]~7_combout ),
	.asdata(\slc|tristate_buff|bus_data[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(!\slc|state_controller|WideOr10~combout ),
	.ena(\slc|mdr_reg|MDR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mdr_reg|MDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mdr_reg|MDR[7] .is_wysiwyg = "true";
defparam \slc|mdr_reg|MDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
fiftyfivenm_lcell_comb \instaRam|WideOr14~1 (
// Equation(s):
// \instaRam|WideOr14~1_combout  = (\instaRam|Equal0~0_combout  & (!\instaRam|Equal26~0_combout  & ((!\instaRam|Equal129~1_combout ) # (!\instaRam|Equal17~0_combout )))) # (!\instaRam|Equal0~0_combout  & (((!\instaRam|Equal129~1_combout ) # 
// (!\instaRam|Equal17~0_combout ))))

	.dataa(\instaRam|Equal0~0_combout ),
	.datab(\instaRam|Equal26~0_combout ),
	.datac(\instaRam|Equal17~0_combout ),
	.datad(\instaRam|Equal129~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~1 .lut_mask = 16'h0777;
defparam \instaRam|WideOr14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N4
fiftyfivenm_lcell_comb \instaRam|Equal18~4 (
// Equation(s):
// \instaRam|Equal18~4_combout  = (!\instaRam|address [3] & (\instaRam|Equal10~0_combout  & (\instaRam|Equal146~0_combout  & \instaRam|address [4])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|Equal10~0_combout ),
	.datac(\instaRam|Equal146~0_combout ),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal18~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal18~4 .lut_mask = 16'h4000;
defparam \instaRam|Equal18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
fiftyfivenm_lcell_comb \instaRam|WideOr10~5 (
// Equation(s):
// \instaRam|WideOr10~5_combout  = (\instaRam|Equal1~4_combout  & (!\instaRam|Equal132~0_combout  & ((!\instaRam|Equal18~4_combout ) # (!\instaRam|Equal1~5_combout )))) # (!\instaRam|Equal1~4_combout  & (((!\instaRam|Equal18~4_combout )) # 
// (!\instaRam|Equal1~5_combout )))

	.dataa(\instaRam|Equal1~4_combout ),
	.datab(\instaRam|Equal1~5_combout ),
	.datac(\instaRam|Equal132~0_combout ),
	.datad(\instaRam|Equal18~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~5 .lut_mask = 16'h135F;
defparam \instaRam|WideOr10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
fiftyfivenm_lcell_comb \instaRam|WideNor0~21 (
// Equation(s):
// \instaRam|WideNor0~21_combout  = (\instaRam|WideOr14~1_combout  & \instaRam|WideOr10~5_combout )

	.dataa(\instaRam|WideOr14~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\instaRam|WideOr10~5_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~21_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~21 .lut_mask = 16'hAA00;
defparam \instaRam|WideNor0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
fiftyfivenm_lcell_comb \instaRam|Equal131~3 (
// Equation(s):
// \instaRam|Equal131~3_combout  = (!\instaRam|address [3] & (!\instaRam|address [4] & \instaRam|Equal131~2_combout ))

	.dataa(gnd),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|Equal131~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal131~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal131~3 .lut_mask = 16'h0300;
defparam \instaRam|Equal131~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
fiftyfivenm_lcell_comb \instaRam|WideOr8~5 (
// Equation(s):
// \instaRam|WideOr8~5_combout  = (\instaRam|Equal0~3_combout  & (!\instaRam|Equal3~3_combout  & ((!\instaRam|Equal7~0_combout ) # (!\instaRam|Equal73~4_combout )))) # (!\instaRam|Equal0~3_combout  & (((!\instaRam|Equal7~0_combout )) # 
// (!\instaRam|Equal73~4_combout )))

	.dataa(\instaRam|Equal0~3_combout ),
	.datab(\instaRam|Equal73~4_combout ),
	.datac(\instaRam|Equal3~3_combout ),
	.datad(\instaRam|Equal7~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~5 .lut_mask = 16'h135F;
defparam \instaRam|WideOr8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
fiftyfivenm_lcell_comb \instaRam|WideOr8~6 (
// Equation(s):
// \instaRam|WideOr8~6_combout  = (!\instaRam|Equal131~3_combout  & (\instaRam|WideOr8~2_combout  & (!\instaRam|Equal130~2_combout  & \instaRam|WideOr8~5_combout )))

	.dataa(\instaRam|Equal131~3_combout ),
	.datab(\instaRam|WideOr8~2_combout ),
	.datac(\instaRam|Equal130~2_combout ),
	.datad(\instaRam|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~6 .lut_mask = 16'h0400;
defparam \instaRam|WideOr8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N16
fiftyfivenm_lcell_comb \instaRam|WideOr8~0 (
// Equation(s):
// \instaRam|WideOr8~0_combout  = (\instaRam|Equal6~0_combout  & (!\instaRam|Equal73~4_combout  & ((!\instaRam|Equal65~0_combout ) # (!\instaRam|Equal10~1_combout )))) # (!\instaRam|Equal6~0_combout  & (((!\instaRam|Equal65~0_combout )) # 
// (!\instaRam|Equal10~1_combout )))

	.dataa(\instaRam|Equal6~0_combout ),
	.datab(\instaRam|Equal10~1_combout ),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal73~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~0 .lut_mask = 16'h153F;
defparam \instaRam|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
fiftyfivenm_lcell_comb \instaRam|Equal94~4 (
// Equation(s):
// \instaRam|Equal94~4_combout  = (\instaRam|Equal6~0_combout  & (\instaRam|address [3] & (\instaRam|address [4] & \instaRam|Equal65~0_combout )))

	.dataa(\instaRam|Equal6~0_combout ),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|Equal65~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal94~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal94~4 .lut_mask = 16'h8000;
defparam \instaRam|Equal94~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N2
fiftyfivenm_lcell_comb \instaRam|Equal60~4 (
// Equation(s):
// \instaRam|Equal60~4_combout  = (\instaRam|address [4] & (\instaRam|address [3] & (\instaRam|Equal33~0_combout  & \instaRam|Equal4~0_combout )))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|Equal33~0_combout ),
	.datad(\instaRam|Equal4~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal60~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal60~4 .lut_mask = 16'h8000;
defparam \instaRam|Equal60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N14
fiftyfivenm_lcell_comb \instaRam|WideOr1~3 (
// Equation(s):
// \instaRam|WideOr1~3_combout  = (!\instaRam|Equal60~4_combout  & (((!\instaRam|Equal8~0_combout  & !\instaRam|Equal3~3_combout )) # (!\instaRam|Equal25~0_combout )))

	.dataa(\instaRam|Equal8~0_combout ),
	.datab(\instaRam|Equal25~0_combout ),
	.datac(\instaRam|Equal3~3_combout ),
	.datad(\instaRam|Equal60~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~3 .lut_mask = 16'h0037;
defparam \instaRam|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N8
fiftyfivenm_lcell_comb \instaRam|WideOr8~1 (
// Equation(s):
// \instaRam|WideOr8~1_combout  = (\instaRam|Equal1~4_combout  & (!\instaRam|Equal129~1_combout  & ((!\instaRam|Equal4~0_combout ) # (!\instaRam|Equal0~3_combout )))) # (!\instaRam|Equal1~4_combout  & (((!\instaRam|Equal4~0_combout )) # 
// (!\instaRam|Equal0~3_combout )))

	.dataa(\instaRam|Equal1~4_combout ),
	.datab(\instaRam|Equal0~3_combout ),
	.datac(\instaRam|Equal129~1_combout ),
	.datad(\instaRam|Equal4~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~1 .lut_mask = 16'h135F;
defparam \instaRam|WideOr8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
fiftyfivenm_lcell_comb \instaRam|WideOr8~3 (
// Equation(s):
// \instaRam|WideOr8~3_combout  = (\instaRam|Equal33~0_combout  & (!\instaRam|Equal1~9_combout  & ((!\instaRam|Equal4~0_combout ) # (!\instaRam|Equal25~0_combout )))) # (!\instaRam|Equal33~0_combout  & (((!\instaRam|Equal4~0_combout )) # 
// (!\instaRam|Equal25~0_combout )))

	.dataa(\instaRam|Equal33~0_combout ),
	.datab(\instaRam|Equal25~0_combout ),
	.datac(\instaRam|Equal4~0_combout ),
	.datad(\instaRam|Equal1~9_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~3 .lut_mask = 16'h153F;
defparam \instaRam|WideOr8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
fiftyfivenm_lcell_comb \instaRam|Equal29~0 (
// Equation(s):
// \instaRam|Equal29~0_combout  = (\instaRam|address [2] & (!\instaRam|address [7] & (\instaRam|Equal25~0_combout  & \instaRam|Equal1~7_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|Equal25~0_combout ),
	.datad(\instaRam|Equal1~7_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal29~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal29~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N28
fiftyfivenm_lcell_comb \instaRam|WideOr8~7 (
// Equation(s):
// \instaRam|WideOr8~7_combout  = (\instaRam|Equal75~0_combout ) # ((\instaRam|Equal29~0_combout ) # ((\instaRam|Equal17~0_combout  & \instaRam|Equal134~0_combout )))

	.dataa(\instaRam|Equal75~0_combout ),
	.datab(\instaRam|Equal17~0_combout ),
	.datac(\instaRam|Equal134~0_combout ),
	.datad(\instaRam|Equal29~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~7 .lut_mask = 16'hFFEA;
defparam \instaRam|WideOr8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N20
fiftyfivenm_lcell_comb \instaRam|WideOr8~8 (
// Equation(s):
// \instaRam|WideOr8~8_combout  = (((\instaRam|WideOr8~7_combout ) # (!\instaRam|WideOr8~3_combout )) # (!\instaRam|WideOr8~4_combout )) # (!\instaRam|WideOr8~1_combout )

	.dataa(\instaRam|WideOr8~1_combout ),
	.datab(\instaRam|WideOr8~4_combout ),
	.datac(\instaRam|WideOr8~3_combout ),
	.datad(\instaRam|WideOr8~7_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~8 .lut_mask = 16'hFF7F;
defparam \instaRam|WideOr8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N18
fiftyfivenm_lcell_comb \instaRam|WideOr8~9 (
// Equation(s):
// \instaRam|WideOr8~9_combout  = ((\instaRam|Equal94~4_combout ) # ((\instaRam|WideOr8~8_combout ) # (!\instaRam|WideOr1~3_combout ))) # (!\instaRam|WideOr8~0_combout )

	.dataa(\instaRam|WideOr8~0_combout ),
	.datab(\instaRam|Equal94~4_combout ),
	.datac(\instaRam|WideOr1~3_combout ),
	.datad(\instaRam|WideOr8~8_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~9 .lut_mask = 16'hFFDF;
defparam \instaRam|WideOr8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N8
fiftyfivenm_lcell_comb \instaRam|WideOr8~10 (
// Equation(s):
// \instaRam|WideOr8~10_combout  = (\instaRam|WideOr8~9_combout ) # ((\instaRam|Equal81~0_combout  & \instaRam|Equal5~0_combout ))

	.dataa(\instaRam|Equal81~0_combout ),
	.datab(\instaRam|Equal5~0_combout ),
	.datac(gnd),
	.datad(\instaRam|WideOr8~9_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~10 .lut_mask = 16'hFF88;
defparam \instaRam|WideOr8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N10
fiftyfivenm_lcell_comb \instaRam|WideOr8 (
// Equation(s):
// \instaRam|WideOr8~combout  = (((\instaRam|WideOr8~10_combout ) # (!\instaRam|WideOr7~4_combout )) # (!\instaRam|WideOr8~6_combout )) # (!\instaRam|WideNor0~21_combout )

	.dataa(\instaRam|WideNor0~21_combout ),
	.datab(\instaRam|WideOr8~6_combout ),
	.datac(\instaRam|WideOr8~10_combout ),
	.datad(\instaRam|WideOr7~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8 .lut_mask = 16'hF7FF;
defparam \instaRam|WideOr8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N24
fiftyfivenm_lcell_comb \Data_to_SRAM[7]~33 (
// Equation(s):
// \Data_to_SRAM[7]~33_combout  = (\instaRam|state.mem_write~q  & (\slc|mdr_reg|MDR [7])) # (!\instaRam|state.mem_write~q  & ((\instaRam|WideOr8~combout )))

	.dataa(gnd),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\slc|mdr_reg|MDR [7]),
	.datad(\instaRam|WideOr8~combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[7]~33 .lut_mask = 16'hF3C0;
defparam \Data_to_SRAM[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N0
fiftyfivenm_lcell_comb \slc|mdr_reg|MDR[6]~6 (
// Equation(s):
// \slc|mdr_reg|MDR[6]~6_combout  = (\slc|memory_subsystem|Equal0~4_combout  & (\SW[6]~input_o )) # (!\slc|memory_subsystem|Equal0~4_combout  & ((\ram0|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\SW[6]~input_o ),
	.datab(\ram0|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(\slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\slc|mdr_reg|MDR[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mdr_reg|MDR[6]~6 .lut_mask = 16'hAACC;
defparam \slc|mdr_reg|MDR[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N16
fiftyfivenm_lcell_comb \slc|tristate_buff|bus_data[6]~6 (
// Equation(s):
// \slc|tristate_buff|bus_data[6]~6_combout  = (\slc|state_controller|State.S_18~q  & (((\slc|pc_reg|GatePC_data [6])))) # (!\slc|state_controller|State.S_18~q  & (\slc|state_controller|State.S_35~q  & ((\slc|mdr_reg|MDR [6]))))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\slc|pc_reg|GatePC_data [6]),
	.datad(\slc|mdr_reg|MDR [6]),
	.cin(gnd),
	.combout(\slc|tristate_buff|bus_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|tristate_buff|bus_data[6]~6 .lut_mask = 16'hE4A0;
defparam \slc|tristate_buff|bus_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N1
dffeas \slc|mdr_reg|MDR[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mdr_reg|MDR[6]~6_combout ),
	.asdata(\slc|tristate_buff|bus_data[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(!\slc|state_controller|WideOr10~combout ),
	.ena(\slc|mdr_reg|MDR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mdr_reg|MDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mdr_reg|MDR[6] .is_wysiwyg = "true";
defparam \slc|mdr_reg|MDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N10
fiftyfivenm_lcell_comb \instaRam|WideOr9~4 (
// Equation(s):
// \instaRam|WideOr9~4_combout  = (\instaRam|Equal3~3_combout  & ((\instaRam|Equal113~0_combout ) # ((\instaRam|Equal1~4_combout  & \instaRam|Equal1~5_combout ))))

	.dataa(\instaRam|Equal1~4_combout ),
	.datab(\instaRam|Equal3~3_combout ),
	.datac(\instaRam|Equal1~5_combout ),
	.datad(\instaRam|Equal113~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~4 .lut_mask = 16'hCC80;
defparam \instaRam|WideOr9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N18
fiftyfivenm_lcell_comb \instaRam|Equal153~2 (
// Equation(s):
// \instaRam|Equal153~2_combout  = (\instaRam|address [4] & (\instaRam|Equal129~0_combout  & (\instaRam|address [3] & \instaRam|Equal1~7_combout )))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|Equal129~0_combout ),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|Equal1~7_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal153~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal153~2 .lut_mask = 16'h8000;
defparam \instaRam|Equal153~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N12
fiftyfivenm_lcell_comb \instaRam|WideOr9~8 (
// Equation(s):
// \instaRam|WideOr9~8_combout  = (\instaRam|WideOr9~4_combout ) # ((\instaRam|Equal153~2_combout ) # ((\instaRam|Equal81~0_combout  & \instaRam|Equal7~0_combout )))

	.dataa(\instaRam|WideOr9~4_combout ),
	.datab(\instaRam|Equal153~2_combout ),
	.datac(\instaRam|Equal81~0_combout ),
	.datad(\instaRam|Equal7~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~8 .lut_mask = 16'hFEEE;
defparam \instaRam|WideOr9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N26
fiftyfivenm_lcell_comb \instaRam|WideOr9~6 (
// Equation(s):
// \instaRam|WideOr9~6_combout  = (\instaRam|WideOr9~8_combout ) # (((!\instaRam|WideOr8~6_combout ) # (!\instaRam|WideOr10~9_combout )) # (!\instaRam|WideOr9~5_combout ))

	.dataa(\instaRam|WideOr9~8_combout ),
	.datab(\instaRam|WideOr9~5_combout ),
	.datac(\instaRam|WideOr10~9_combout ),
	.datad(\instaRam|WideOr8~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~6 .lut_mask = 16'hBFFF;
defparam \instaRam|WideOr9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N26
fiftyfivenm_lcell_comb \instaRam|Equal138~0 (
// Equation(s):
// \instaRam|Equal138~0_combout  = (\instaRam|address [3] & (\instaRam|Equal129~0_combout  & (\instaRam|Equal146~0_combout  & !\instaRam|address [4])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|Equal129~0_combout ),
	.datac(\instaRam|Equal146~0_combout ),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal138~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal138~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N28
fiftyfivenm_lcell_comb \instaRam|Equal44~0 (
// Equation(s):
// \instaRam|Equal44~0_combout  = (!\instaRam|address [7] & (!\instaRam|address [2] & (\instaRam|Equal41~0_combout  & \instaRam|Equal0~1_combout )))

	.dataa(\instaRam|address [7]),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal41~0_combout ),
	.datad(\instaRam|Equal0~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal44~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal44~0 .lut_mask = 16'h1000;
defparam \instaRam|Equal44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N16
fiftyfivenm_lcell_comb \instaRam|WideNor0~13 (
// Equation(s):
// \instaRam|WideNor0~13_combout  = (!\instaRam|Equal138~0_combout  & (!\instaRam|Equal44~0_combout  & ((!\instaRam|Equal105~0_combout ) # (!\instaRam|Equal6~0_combout ))))

	.dataa(\instaRam|Equal6~0_combout ),
	.datab(\instaRam|Equal105~0_combout ),
	.datac(\instaRam|Equal138~0_combout ),
	.datad(\instaRam|Equal44~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~13_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~13 .lut_mask = 16'h0007;
defparam \instaRam|WideNor0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N12
fiftyfivenm_lcell_comb \instaRam|WideNor0~14 (
// Equation(s):
// \instaRam|WideNor0~14_combout  = (!\instaRam|Equal107~0_combout  & (\instaRam|WideNor0~13_combout  & ((!\instaRam|Equal133~1_combout ) # (!\instaRam|Equal9~0_combout ))))

	.dataa(\instaRam|Equal9~0_combout ),
	.datab(\instaRam|Equal107~0_combout ),
	.datac(\instaRam|Equal133~1_combout ),
	.datad(\instaRam|WideNor0~13_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~14_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~14 .lut_mask = 16'h1300;
defparam \instaRam|WideNor0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N16
fiftyfivenm_lcell_comb \instaRam|Equal48~0 (
// Equation(s):
// \instaRam|Equal48~0_combout  = (\instaRam|address [2] & (\instaRam|Equal0~1_combout  & (!\instaRam|address [7] & \instaRam|Equal41~0_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal0~1_combout ),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal41~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal48~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal48~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N10
fiftyfivenm_lcell_comb \instaRam|WideOr10~3 (
// Equation(s):
// \instaRam|WideOr10~3_combout  = (\instaRam|Equal1~4_combout  & (!\instaRam|Equal135~0_combout  & ((!\instaRam|Equal136~0_combout ) # (!\instaRam|Equal17~0_combout )))) # (!\instaRam|Equal1~4_combout  & (((!\instaRam|Equal136~0_combout )) # 
// (!\instaRam|Equal17~0_combout )))

	.dataa(\instaRam|Equal1~4_combout ),
	.datab(\instaRam|Equal17~0_combout ),
	.datac(\instaRam|Equal135~0_combout ),
	.datad(\instaRam|Equal136~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~3 .lut_mask = 16'h135F;
defparam \instaRam|WideOr10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N30
fiftyfivenm_lcell_comb \instaRam|WideOr10~4 (
// Equation(s):
// \instaRam|WideOr10~4_combout  = (!\instaRam|Equal48~0_combout  & (\instaRam|WideOr10~3_combout  & ((!\instaRam|Equal113~0_combout ) # (!\instaRam|Equal4~0_combout ))))

	.dataa(\instaRam|Equal4~0_combout ),
	.datab(\instaRam|Equal48~0_combout ),
	.datac(\instaRam|Equal113~0_combout ),
	.datad(\instaRam|WideOr10~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~4 .lut_mask = 16'h1300;
defparam \instaRam|WideOr10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N4
fiftyfivenm_lcell_comb \instaRam|WideNor0~15 (
// Equation(s):
// \instaRam|WideNor0~15_combout  = (\instaRam|WideOr10~4_combout  & (\instaRam|WideOr8~1_combout  & ((!\instaRam|Equal4~1_combout ) # (!\instaRam|Equal65~0_combout ))))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal4~1_combout ),
	.datac(\instaRam|WideOr10~4_combout ),
	.datad(\instaRam|WideOr8~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~15_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~15 .lut_mask = 16'h7000;
defparam \instaRam|WideNor0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N12
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~9 (
// Equation(s):
// \Data_to_SRAM[12]~9_combout  = (\instaRam|WideOr10~1_combout  & (!\instaRam|Equal143~2_combout  & ((!\instaRam|Equal1~8_combout ) # (!\instaRam|Equal73~4_combout ))))

	.dataa(\instaRam|Equal73~4_combout ),
	.datab(\instaRam|Equal1~8_combout ),
	.datac(\instaRam|WideOr10~1_combout ),
	.datad(\instaRam|Equal143~2_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~9 .lut_mask = 16'h0070;
defparam \Data_to_SRAM[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N22
fiftyfivenm_lcell_comb \instaRam|WideOr5~4 (
// Equation(s):
// \instaRam|WideOr5~4_combout  = (\instaRam|Equal25~0_combout  & (!\instaRam|Equal3~3_combout  & ((!\instaRam|Equal133~1_combout ) # (!\instaRam|Equal1~4_combout )))) # (!\instaRam|Equal25~0_combout  & (((!\instaRam|Equal133~1_combout )) # 
// (!\instaRam|Equal1~4_combout )))

	.dataa(\instaRam|Equal25~0_combout ),
	.datab(\instaRam|Equal1~4_combout ),
	.datac(\instaRam|Equal3~3_combout ),
	.datad(\instaRam|Equal133~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~4 .lut_mask = 16'h135F;
defparam \instaRam|WideOr5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N18
fiftyfivenm_lcell_comb \instaRam|WideOr5~11 (
// Equation(s):
// \instaRam|WideOr5~11_combout  = (\instaRam|WideOr5~4_combout  & (((\instaRam|address [3]) # (!\instaRam|Equal134~0_combout )) # (!\instaRam|address [4])))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|WideOr5~4_combout ),
	.datad(\instaRam|Equal134~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~11 .lut_mask = 16'hD0F0;
defparam \instaRam|WideOr5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N8
fiftyfivenm_lcell_comb \instaRam|WideOr5~5 (
// Equation(s):
// \instaRam|WideOr5~5_combout  = (!\instaRam|Equal151~2_combout  & (\instaRam|WideOr5~11_combout  & ((!\instaRam|Equal5~0_combout ) # (!\instaRam|Equal113~0_combout ))))

	.dataa(\instaRam|Equal151~2_combout ),
	.datab(\instaRam|Equal113~0_combout ),
	.datac(\instaRam|Equal5~0_combout ),
	.datad(\instaRam|WideOr5~11_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~5 .lut_mask = 16'h1500;
defparam \instaRam|WideOr5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N26
fiftyfivenm_lcell_comb \instaRam|WideOr5~6 (
// Equation(s):
// \instaRam|WideOr5~6_combout  = (!\instaRam|Equal52~0_combout  & (!\instaRam|Equal60~4_combout  & ((!\instaRam|Equal8~0_combout ) # (!\instaRam|Equal25~0_combout ))))

	.dataa(\instaRam|Equal52~0_combout ),
	.datab(\instaRam|Equal25~0_combout ),
	.datac(\instaRam|Equal8~0_combout ),
	.datad(\instaRam|Equal60~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~6 .lut_mask = 16'h0015;
defparam \instaRam|WideOr5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
fiftyfivenm_lcell_comb \instaRam|WideOr0~11 (
// Equation(s):
// \instaRam|WideOr0~11_combout  = (\instaRam|WideOr8~3_combout  & ((\instaRam|address [5]) # ((\instaRam|address [6]) # (!\instaRam|Equal26~0_combout ))))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|Equal26~0_combout ),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|WideOr8~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~11 .lut_mask = 16'hFB00;
defparam \instaRam|WideOr0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N0
fiftyfivenm_lcell_comb \instaRam|WideOr5~7 (
// Equation(s):
// \instaRam|WideOr5~7_combout  = (\Data_to_SRAM[12]~9_combout  & (\instaRam|WideOr5~5_combout  & (\instaRam|WideOr5~6_combout  & \instaRam|WideOr0~11_combout )))

	.dataa(\Data_to_SRAM[12]~9_combout ),
	.datab(\instaRam|WideOr5~5_combout ),
	.datac(\instaRam|WideOr5~6_combout ),
	.datad(\instaRam|WideOr0~11_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~7 .lut_mask = 16'h8000;
defparam \instaRam|WideOr5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N6
fiftyfivenm_lcell_comb \instaRam|WideNor0~16 (
// Equation(s):
// \instaRam|WideNor0~16_combout  = (\instaRam|WideNor0~14_combout  & (\instaRam|WideNor0~15_combout  & (\instaRam|WideOr4~2_combout  & \instaRam|WideOr5~7_combout )))

	.dataa(\instaRam|WideNor0~14_combout ),
	.datab(\instaRam|WideNor0~15_combout ),
	.datac(\instaRam|WideOr4~2_combout ),
	.datad(\instaRam|WideOr5~7_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~16_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~16 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N12
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~15 (
// Equation(s):
// \Data_to_SRAM[12]~15_combout  = (!\instaRam|Equal154~0_combout  & (!\instaRam|Equal75~0_combout  & ((!\instaRam|Equal81~0_combout ) # (!\instaRam|Equal1~8_combout ))))

	.dataa(\instaRam|Equal1~8_combout ),
	.datab(\instaRam|Equal81~0_combout ),
	.datac(\instaRam|Equal154~0_combout ),
	.datad(\instaRam|Equal75~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~15 .lut_mask = 16'h0007;
defparam \Data_to_SRAM[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N30
fiftyfivenm_lcell_comb \instaRam|WideOr9~2 (
// Equation(s):
// \instaRam|WideOr9~2_combout  = (\instaRam|Equal65~0_combout  & (!\instaRam|Equal18~4_combout  & ((!\instaRam|Equal8~0_combout ) # (!\instaRam|Equal81~0_combout )))) # (!\instaRam|Equal65~0_combout  & (((!\instaRam|Equal8~0_combout )) # 
// (!\instaRam|Equal81~0_combout )))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal81~0_combout ),
	.datac(\instaRam|Equal8~0_combout ),
	.datad(\instaRam|Equal18~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~2 .lut_mask = 16'h153F;
defparam \instaRam|WideOr9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
fiftyfivenm_lcell_comb \instaRam|WideOr9~3 (
// Equation(s):
// \instaRam|WideOr9~3_combout  = (\instaRam|WideOr6~6_combout  & (\Data_to_SRAM[12]~15_combout  & \instaRam|WideOr9~2_combout ))

	.dataa(gnd),
	.datab(\instaRam|WideOr6~6_combout ),
	.datac(\Data_to_SRAM[12]~15_combout ),
	.datad(\instaRam|WideOr9~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~3 .lut_mask = 16'hC000;
defparam \instaRam|WideOr9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N20
fiftyfivenm_lcell_comb \instaRam|WideOr9 (
// Equation(s):
// \instaRam|WideOr9~combout  = (\instaRam|WideOr9~6_combout ) # (((!\instaRam|WideOr9~3_combout ) # (!\instaRam|WideNor0~16_combout )) # (!\instaRam|WideOr9~7_combout ))

	.dataa(\instaRam|WideOr9~6_combout ),
	.datab(\instaRam|WideOr9~7_combout ),
	.datac(\instaRam|WideNor0~16_combout ),
	.datad(\instaRam|WideOr9~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9 .lut_mask = 16'hBFFF;
defparam \instaRam|WideOr9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N22
fiftyfivenm_lcell_comb \Data_to_SRAM[6]~32 (
// Equation(s):
// \Data_to_SRAM[6]~32_combout  = (\instaRam|state.mem_write~q  & (\slc|mdr_reg|MDR [6])) # (!\instaRam|state.mem_write~q  & ((\instaRam|WideOr9~combout )))

	.dataa(gnd),
	.datab(\slc|mdr_reg|MDR [6]),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\instaRam|WideOr9~combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[6]~32 .lut_mask = 16'hCFC0;
defparam \Data_to_SRAM[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N6
fiftyfivenm_lcell_comb \slc|mdr_reg|MDR[5]~5 (
// Equation(s):
// \slc|mdr_reg|MDR[5]~5_combout  = (\slc|memory_subsystem|Equal0~4_combout  & (\SW[5]~input_o )) # (!\slc|memory_subsystem|Equal0~4_combout  & ((\ram0|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\SW[5]~input_o ),
	.datab(\ram0|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(\slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\slc|mdr_reg|MDR[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mdr_reg|MDR[5]~5 .lut_mask = 16'hAACC;
defparam \slc|mdr_reg|MDR[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N22
fiftyfivenm_lcell_comb \slc|tristate_buff|bus_data[5]~5 (
// Equation(s):
// \slc|tristate_buff|bus_data[5]~5_combout  = (\slc|state_controller|State.S_18~q  & (\slc|pc_reg|GatePC_data [5])) # (!\slc|state_controller|State.S_18~q  & (((\slc|state_controller|State.S_35~q  & \slc|mdr_reg|MDR [5]))))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|pc_reg|GatePC_data [5]),
	.datac(\slc|state_controller|State.S_35~q ),
	.datad(\slc|mdr_reg|MDR [5]),
	.cin(gnd),
	.combout(\slc|tristate_buff|bus_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|tristate_buff|bus_data[5]~5 .lut_mask = 16'hD888;
defparam \slc|tristate_buff|bus_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N7
dffeas \slc|mdr_reg|MDR[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mdr_reg|MDR[5]~5_combout ),
	.asdata(\slc|tristate_buff|bus_data[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(!\slc|state_controller|WideOr10~combout ),
	.ena(\slc|mdr_reg|MDR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mdr_reg|MDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mdr_reg|MDR[5] .is_wysiwyg = "true";
defparam \slc|mdr_reg|MDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N30
fiftyfivenm_lcell_comb \instaRam|Equal67~4 (
// Equation(s):
// \instaRam|Equal67~4_combout  = (\instaRam|Equal65~0_combout  & (!\instaRam|address [4] & (!\instaRam|address [3] & \instaRam|Equal3~3_combout )))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|Equal3~3_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal67~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal67~4 .lut_mask = 16'h0200;
defparam \instaRam|Equal67~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
fiftyfivenm_lcell_comb \instaRam|Equal121~2 (
// Equation(s):
// \instaRam|Equal121~2_combout  = (\instaRam|Equal0~3_combout  & (!\instaRam|address [7] & (!\instaRam|address [2] & \instaRam|Equal1~7_combout )))

	.dataa(\instaRam|Equal0~3_combout ),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|Equal1~7_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal121~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal121~2 .lut_mask = 16'h0200;
defparam \instaRam|Equal121~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
fiftyfivenm_lcell_comb \instaRam|WideOr10~11 (
// Equation(s):
// \instaRam|WideOr10~11_combout  = (\instaRam|Equal67~4_combout ) # (((\instaRam|Equal121~2_combout ) # (!\instaRam|WideOr10~5_combout )) # (!\instaRam|WideOr10~2_combout ))

	.dataa(\instaRam|Equal67~4_combout ),
	.datab(\instaRam|WideOr10~2_combout ),
	.datac(\instaRam|Equal121~2_combout ),
	.datad(\instaRam|WideOr10~5_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~11 .lut_mask = 16'hFBFF;
defparam \instaRam|WideOr10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N22
fiftyfivenm_lcell_comb \instaRam|Equal53~0 (
// Equation(s):
// \instaRam|Equal53~0_combout  = (\instaRam|address [2] & (\instaRam|Equal1~7_combout  & (\instaRam|Equal49~2_combout  & !\instaRam|address [7])))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal1~7_combout ),
	.datac(\instaRam|Equal49~2_combout ),
	.datad(\instaRam|address [7]),
	.cin(gnd),
	.combout(\instaRam|Equal53~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal53~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N24
fiftyfivenm_lcell_comb \instaRam|WideOr10~6 (
// Equation(s):
// \instaRam|WideOr10~6_combout  = (!\instaRam|Equal144~2_combout  & (((!\instaRam|Equal7~0_combout ) # (!\instaRam|Equal33~0_combout )) # (!\instaRam|Equal0~2_combout )))

	.dataa(\instaRam|Equal0~2_combout ),
	.datab(\instaRam|Equal33~0_combout ),
	.datac(\instaRam|Equal7~0_combout ),
	.datad(\instaRam|Equal144~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~6 .lut_mask = 16'h007F;
defparam \instaRam|WideOr10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N28
fiftyfivenm_lcell_comb \instaRam|WideOr11~1 (
// Equation(s):
// \instaRam|WideOr11~1_combout  = (!\instaRam|Equal153~2_combout  & (((!\instaRam|Equal5~0_combout  & !\instaRam|Equal8~0_combout )) # (!\instaRam|Equal113~0_combout )))

	.dataa(\instaRam|Equal113~0_combout ),
	.datab(\instaRam|Equal153~2_combout ),
	.datac(\instaRam|Equal5~0_combout ),
	.datad(\instaRam|Equal8~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr11~1 .lut_mask = 16'h1113;
defparam \instaRam|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N0
fiftyfivenm_lcell_comb \instaRam|WideNor0~29 (
// Equation(s):
// \instaRam|WideNor0~29_combout  = ((!\instaRam|Equal41~0_combout  & ((!\instaRam|Equal65~0_combout ) # (!\instaRam|Equal0~2_combout )))) # (!\instaRam|Equal3~3_combout )

	.dataa(\instaRam|Equal41~0_combout ),
	.datab(\instaRam|Equal0~2_combout ),
	.datac(\instaRam|Equal3~3_combout ),
	.datad(\instaRam|Equal65~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~29_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~29 .lut_mask = 16'h1F5F;
defparam \instaRam|WideNor0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N6
fiftyfivenm_lcell_comb \instaRam|WideNor0~28 (
// Equation(s):
// \instaRam|WideNor0~28_combout  = (\instaRam|Equal1~5_combout  & (!\instaRam|Equal1~9_combout  & ((!\instaRam|Equal18~4_combout ) # (!\instaRam|Equal33~0_combout )))) # (!\instaRam|Equal1~5_combout  & (((!\instaRam|Equal18~4_combout )) # 
// (!\instaRam|Equal33~0_combout )))

	.dataa(\instaRam|Equal1~5_combout ),
	.datab(\instaRam|Equal33~0_combout ),
	.datac(\instaRam|Equal18~4_combout ),
	.datad(\instaRam|Equal1~9_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~28_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~28 .lut_mask = 16'h153F;
defparam \instaRam|WideNor0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N2
fiftyfivenm_lcell_comb \instaRam|WideNor0~30 (
// Equation(s):
// \instaRam|WideNor0~30_combout  = (\instaRam|WideNor0~29_combout  & (\instaRam|WideNor0~28_combout  & ((!\instaRam|Equal5~0_combout ) # (!\instaRam|Equal17~1_combout ))))

	.dataa(\instaRam|Equal17~1_combout ),
	.datab(\instaRam|WideNor0~29_combout ),
	.datac(\instaRam|Equal5~0_combout ),
	.datad(\instaRam|WideNor0~28_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~30_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~30 .lut_mask = 16'h4C00;
defparam \instaRam|WideNor0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N10
fiftyfivenm_lcell_comb \instaRam|WideOr1~2 (
// Equation(s):
// \instaRam|WideOr1~2_combout  = (!\instaRam|Equal54~0_combout  & (\instaRam|WideNor0~13_combout  & \instaRam|WideNor0~30_combout ))

	.dataa(\instaRam|Equal54~0_combout ),
	.datab(\instaRam|WideNor0~13_combout ),
	.datac(gnd),
	.datad(\instaRam|WideNor0~30_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~2 .lut_mask = 16'h4400;
defparam \instaRam|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N8
fiftyfivenm_lcell_comb \instaRam|WideOr10~7 (
// Equation(s):
// \instaRam|WideOr10~7_combout  = (!\instaRam|Equal53~0_combout  & (\instaRam|WideOr10~6_combout  & (\instaRam|WideOr11~1_combout  & \instaRam|WideOr1~2_combout )))

	.dataa(\instaRam|Equal53~0_combout ),
	.datab(\instaRam|WideOr10~6_combout ),
	.datac(\instaRam|WideOr11~1_combout ),
	.datad(\instaRam|WideOr1~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~7 .lut_mask = 16'h4000;
defparam \instaRam|WideOr10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N4
fiftyfivenm_lcell_comb \instaRam|WideOr10~12 (
// Equation(s):
// \instaRam|WideOr10~12_combout  = (((\instaRam|WideOr10~11_combout ) # (!\instaRam|WideOr10~7_combout )) # (!\instaRam|WideOr10~10_combout )) # (!\instaRam|WideOr10~4_combout )

	.dataa(\instaRam|WideOr10~4_combout ),
	.datab(\instaRam|WideOr10~10_combout ),
	.datac(\instaRam|WideOr10~11_combout ),
	.datad(\instaRam|WideOr10~7_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~12 .lut_mask = 16'hF7FF;
defparam \instaRam|WideOr10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N6
fiftyfivenm_lcell_comb \Data_to_SRAM[5]~31 (
// Equation(s):
// \Data_to_SRAM[5]~31_combout  = (\instaRam|state.mem_write~q  & (\slc|mdr_reg|MDR [5])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr10~12_combout ) # (!\instaRam|WideOr10~8_combout ))))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\slc|mdr_reg|MDR [5]),
	.datac(\instaRam|WideOr10~12_combout ),
	.datad(\instaRam|WideOr10~8_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[5]~31 .lut_mask = 16'hD8DD;
defparam \Data_to_SRAM[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N8
fiftyfivenm_lcell_comb \slc|mdr_reg|MDR[4]~4 (
// Equation(s):
// \slc|mdr_reg|MDR[4]~4_combout  = (\slc|memory_subsystem|Equal0~4_combout  & ((\SW[4]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\ram0|altsyncram_component|auto_generated|q_a [4]),
	.datab(\SW[4]~input_o ),
	.datac(gnd),
	.datad(\slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\slc|mdr_reg|MDR[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mdr_reg|MDR[4]~4 .lut_mask = 16'hCCAA;
defparam \slc|mdr_reg|MDR[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N28
fiftyfivenm_lcell_comb \slc|tristate_buff|bus_data[4]~4 (
// Equation(s):
// \slc|tristate_buff|bus_data[4]~4_combout  = (\slc|state_controller|State.S_18~q  & (((\slc|pc_reg|GatePC_data [4])))) # (!\slc|state_controller|State.S_18~q  & (\slc|state_controller|State.S_35~q  & ((\slc|mdr_reg|MDR [4]))))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\slc|pc_reg|GatePC_data [4]),
	.datad(\slc|mdr_reg|MDR [4]),
	.cin(gnd),
	.combout(\slc|tristate_buff|bus_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|tristate_buff|bus_data[4]~4 .lut_mask = 16'hE4A0;
defparam \slc|tristate_buff|bus_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N9
dffeas \slc|mdr_reg|MDR[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mdr_reg|MDR[4]~4_combout ),
	.asdata(\slc|tristate_buff|bus_data[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(!\slc|state_controller|WideOr10~combout ),
	.ena(\slc|mdr_reg|MDR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mdr_reg|MDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mdr_reg|MDR[4] .is_wysiwyg = "true";
defparam \slc|mdr_reg|MDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N22
fiftyfivenm_lcell_comb \instaRam|WideOr11~0 (
// Equation(s):
// \instaRam|WideOr11~0_combout  = (\instaRam|WideOr12~0_combout  & ((!\instaRam|Equal81~0_combout ) # (!\instaRam|Equal3~3_combout )))

	.dataa(gnd),
	.datab(\instaRam|Equal3~3_combout ),
	.datac(\instaRam|Equal81~0_combout ),
	.datad(\instaRam|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr11~0 .lut_mask = 16'h3F00;
defparam \instaRam|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N2
fiftyfivenm_lcell_comb \instaRam|WideOr11~2 (
// Equation(s):
// \instaRam|WideOr11~2_combout  = ((\instaRam|Equal4~0_combout  & \instaRam|Equal105~0_combout )) # (!\instaRam|WideOr11~1_combout )

	.dataa(\instaRam|Equal4~0_combout ),
	.datab(gnd),
	.datac(\instaRam|Equal105~0_combout ),
	.datad(\instaRam|WideOr11~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr11~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr11~2 .lut_mask = 16'hA0FF;
defparam \instaRam|WideOr11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N4
fiftyfivenm_lcell_comb \instaRam|WideOr11~3 (
// Equation(s):
// \instaRam|WideOr11~3_combout  = (\instaRam|Equal52~0_combout ) # (((\instaRam|WideOr11~2_combout ) # (!\instaRam|WideOr10~10_combout )) # (!\instaRam|WideOr11~0_combout ))

	.dataa(\instaRam|Equal52~0_combout ),
	.datab(\instaRam|WideOr11~0_combout ),
	.datac(\instaRam|WideOr10~10_combout ),
	.datad(\instaRam|WideOr11~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr11~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr11~3 .lut_mask = 16'hFFBF;
defparam \instaRam|WideOr11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N26
fiftyfivenm_lcell_comb \Data_to_SRAM[4]~30 (
// Equation(s):
// \Data_to_SRAM[4]~30_combout  = (\instaRam|state.mem_write~q  & (\slc|mdr_reg|MDR [4])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr11~3_combout ) # (!\instaRam|WideNor0~19_combout ))))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\slc|mdr_reg|MDR [4]),
	.datac(\instaRam|WideOr11~3_combout ),
	.datad(\instaRam|WideNor0~19_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[4]~30 .lut_mask = 16'hD8DD;
defparam \Data_to_SRAM[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N24
fiftyfivenm_lcell_comb \slc|mdr_reg|MDR[2]~2 (
// Equation(s):
// \slc|mdr_reg|MDR[2]~2_combout  = (\slc|memory_subsystem|Equal0~4_combout  & ((\SW[2]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\ram0|altsyncram_component|auto_generated|q_a [2]),
	.datab(\SW[2]~input_o ),
	.datac(gnd),
	.datad(\slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\slc|mdr_reg|MDR[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mdr_reg|MDR[2]~2 .lut_mask = 16'hCCAA;
defparam \slc|mdr_reg|MDR[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N4
fiftyfivenm_lcell_comb \slc|tristate_buff|bus_data[2]~2 (
// Equation(s):
// \slc|tristate_buff|bus_data[2]~2_combout  = (\slc|state_controller|State.S_18~q  & (((\slc|pc_reg|GatePC_data [2])))) # (!\slc|state_controller|State.S_18~q  & (\slc|mdr_reg|MDR [2] & (\slc|state_controller|State.S_35~q )))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|mdr_reg|MDR [2]),
	.datac(\slc|state_controller|State.S_35~q ),
	.datad(\slc|pc_reg|GatePC_data [2]),
	.cin(gnd),
	.combout(\slc|tristate_buff|bus_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|tristate_buff|bus_data[2]~2 .lut_mask = 16'hEA40;
defparam \slc|tristate_buff|bus_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N25
dffeas \slc|mdr_reg|MDR[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mdr_reg|MDR[2]~2_combout ),
	.asdata(\slc|tristate_buff|bus_data[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(!\slc|state_controller|WideOr10~combout ),
	.ena(\slc|mdr_reg|MDR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mdr_reg|MDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mdr_reg|MDR[2] .is_wysiwyg = "true";
defparam \slc|mdr_reg|MDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N6
fiftyfivenm_lcell_comb \instaRam|Equal127~0 (
// Equation(s):
// \instaRam|Equal127~0_combout  = (\instaRam|Equal7~0_combout  & \instaRam|Equal0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|Equal7~0_combout ),
	.datad(\instaRam|Equal0~3_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal127~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal127~0 .lut_mask = 16'hF000;
defparam \instaRam|Equal127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
fiftyfivenm_lcell_comb \instaRam|WideOr13~1 (
// Equation(s):
// \instaRam|WideOr13~1_combout  = (\instaRam|Equal3~3_combout  & (\instaRam|Equal33~0_combout  & ((\instaRam|Equal1~4_combout ) # (\instaRam|Equal0~2_combout ))))

	.dataa(\instaRam|Equal1~4_combout ),
	.datab(\instaRam|Equal3~3_combout ),
	.datac(\instaRam|Equal33~0_combout ),
	.datad(\instaRam|Equal0~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~1 .lut_mask = 16'hC080;
defparam \instaRam|WideOr13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N22
fiftyfivenm_lcell_comb \instaRam|WideOr13~2 (
// Equation(s):
// \instaRam|WideOr13~2_combout  = (\instaRam|Equal3~3_combout  & ((\instaRam|Equal9~1_combout ) # ((\instaRam|Equal1~8_combout  & \instaRam|Equal105~0_combout )))) # (!\instaRam|Equal3~3_combout  & (\instaRam|Equal1~8_combout  & 
// ((\instaRam|Equal105~0_combout ))))

	.dataa(\instaRam|Equal3~3_combout ),
	.datab(\instaRam|Equal1~8_combout ),
	.datac(\instaRam|Equal9~1_combout ),
	.datad(\instaRam|Equal105~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~2 .lut_mask = 16'hECA0;
defparam \instaRam|WideOr13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
fiftyfivenm_lcell_comb \instaRam|Equal32~0 (
// Equation(s):
// \instaRam|Equal32~0_combout  = (!\instaRam|address [7] & (\instaRam|address [2] & (\instaRam|Equal0~1_combout  & \instaRam|Equal25~0_combout )))

	.dataa(\instaRam|address [7]),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal0~1_combout ),
	.datad(\instaRam|Equal25~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal32~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal32~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N20
fiftyfivenm_lcell_comb \instaRam|WideOr13~0 (
// Equation(s):
// \instaRam|WideOr13~0_combout  = (\instaRam|Equal94~4_combout ) # ((\instaRam|Equal32~0_combout ) # ((\instaRam|Equal65~0_combout  & \instaRam|Equal26~0_combout )))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal26~0_combout ),
	.datac(\instaRam|Equal94~4_combout ),
	.datad(\instaRam|Equal32~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~0 .lut_mask = 16'hFFF8;
defparam \instaRam|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N24
fiftyfivenm_lcell_comb \instaRam|WideOr13~3 (
// Equation(s):
// \instaRam|WideOr13~3_combout  = (\instaRam|Equal127~0_combout ) # ((\instaRam|WideOr13~1_combout ) # ((\instaRam|WideOr13~2_combout ) # (\instaRam|WideOr13~0_combout )))

	.dataa(\instaRam|Equal127~0_combout ),
	.datab(\instaRam|WideOr13~1_combout ),
	.datac(\instaRam|WideOr13~2_combout ),
	.datad(\instaRam|WideOr13~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~3 .lut_mask = 16'hFFFE;
defparam \instaRam|WideOr13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~27 (
// Equation(s):
// \Data_to_SRAM[12]~27_combout  = (\instaRam|Equal0~0_combout  & (!\instaRam|Equal1~9_combout  & ((!\instaRam|Equal6~1_combout ) # (!\instaRam|Equal1~5_combout )))) # (!\instaRam|Equal0~0_combout  & (((!\instaRam|Equal6~1_combout )) # 
// (!\instaRam|Equal1~5_combout )))

	.dataa(\instaRam|Equal0~0_combout ),
	.datab(\instaRam|Equal1~5_combout ),
	.datac(\instaRam|Equal6~1_combout ),
	.datad(\instaRam|Equal1~9_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~27 .lut_mask = 16'h153F;
defparam \Data_to_SRAM[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
fiftyfivenm_lcell_comb \instaRam|WideOr13~4 (
// Equation(s):
// \instaRam|WideOr13~4_combout  = (((\instaRam|Equal6~1_combout  & \instaRam|Equal65~0_combout )) # (!\instaRam|WideOr9~3_combout )) # (!\Data_to_SRAM[12]~27_combout )

	.dataa(\Data_to_SRAM[12]~27_combout ),
	.datab(\instaRam|Equal6~1_combout ),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|WideOr9~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~4 .lut_mask = 16'hD5FF;
defparam \instaRam|WideOr13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N20
fiftyfivenm_lcell_comb \instaRam|WideOr13~5 (
// Equation(s):
// \instaRam|WideOr13~5_combout  = (!\instaRam|Equal52~0_combout  & \instaRam|WideOr1~1_combout )

	.dataa(gnd),
	.datab(\instaRam|Equal52~0_combout ),
	.datac(gnd),
	.datad(\instaRam|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~5 .lut_mask = 16'h3300;
defparam \instaRam|WideOr13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N16
fiftyfivenm_lcell_comb \instaRam|WideOr13 (
// Equation(s):
// \instaRam|WideOr13~combout  = (\instaRam|WideOr13~3_combout ) # (((\instaRam|WideOr13~4_combout ) # (!\instaRam|WideOr13~5_combout )) # (!\instaRam|WideOr12~2_combout ))

	.dataa(\instaRam|WideOr13~3_combout ),
	.datab(\instaRam|WideOr12~2_combout ),
	.datac(\instaRam|WideOr13~4_combout ),
	.datad(\instaRam|WideOr13~5_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13 .lut_mask = 16'hFBFF;
defparam \instaRam|WideOr13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N14
fiftyfivenm_lcell_comb \Data_to_SRAM[2]~28 (
// Equation(s):
// \Data_to_SRAM[2]~28_combout  = (\instaRam|state.mem_write~q  & (\slc|mdr_reg|MDR [2])) # (!\instaRam|state.mem_write~q  & ((\instaRam|WideOr13~combout )))

	.dataa(gnd),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\slc|mdr_reg|MDR [2]),
	.datad(\instaRam|WideOr13~combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[2]~28 .lut_mask = 16'hF3C0;
defparam \Data_to_SRAM[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N2
fiftyfivenm_lcell_comb \slc|mdr_reg|MDR[1]~1 (
// Equation(s):
// \slc|mdr_reg|MDR[1]~1_combout  = (\slc|memory_subsystem|Equal0~4_combout  & (\SW[1]~input_o )) # (!\slc|memory_subsystem|Equal0~4_combout  & ((\ram0|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\SW[1]~input_o ),
	.datab(\ram0|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(\slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\slc|mdr_reg|MDR[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mdr_reg|MDR[1]~1 .lut_mask = 16'hAACC;
defparam \slc|mdr_reg|MDR[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N26
fiftyfivenm_lcell_comb \slc|tristate_buff|bus_data[1]~1 (
// Equation(s):
// \slc|tristate_buff|bus_data[1]~1_combout  = (\slc|state_controller|State.S_18~q  & (((\slc|pc_reg|GatePC_data [1])))) # (!\slc|state_controller|State.S_18~q  & (\slc|mdr_reg|MDR [1] & (\slc|state_controller|State.S_35~q )))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|mdr_reg|MDR [1]),
	.datac(\slc|state_controller|State.S_35~q ),
	.datad(\slc|pc_reg|GatePC_data [1]),
	.cin(gnd),
	.combout(\slc|tristate_buff|bus_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|tristate_buff|bus_data[1]~1 .lut_mask = 16'hEA40;
defparam \slc|tristate_buff|bus_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N3
dffeas \slc|mdr_reg|MDR[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mdr_reg|MDR[1]~1_combout ),
	.asdata(\slc|tristate_buff|bus_data[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(!\slc|state_controller|WideOr10~combout ),
	.ena(\slc|mdr_reg|MDR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mdr_reg|MDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mdr_reg|MDR[1] .is_wysiwyg = "true";
defparam \slc|mdr_reg|MDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N22
fiftyfivenm_lcell_comb \instaRam|WideOr14~8 (
// Equation(s):
// \instaRam|WideOr14~8_combout  = (!\instaRam|Equal52~0_combout  & (!\instaRam|Equal143~2_combout  & \instaRam|WideOr1~1_combout ))

	.dataa(gnd),
	.datab(\instaRam|Equal52~0_combout ),
	.datac(\instaRam|Equal143~2_combout ),
	.datad(\instaRam|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~8 .lut_mask = 16'h0300;
defparam \instaRam|WideOr14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
fiftyfivenm_lcell_comb \instaRam|WideOr14~4 (
// Equation(s):
// \instaRam|WideOr14~4_combout  = (\instaRam|Equal73~5_combout ) # ((\instaRam|Equal3~3_combout  & ((\instaRam|Equal105~0_combout ) # (\instaRam|Equal17~1_combout ))))

	.dataa(\instaRam|Equal105~0_combout ),
	.datab(\instaRam|Equal17~1_combout ),
	.datac(\instaRam|Equal73~5_combout ),
	.datad(\instaRam|Equal3~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~4 .lut_mask = 16'hFEF0;
defparam \instaRam|WideOr14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N20
fiftyfivenm_lcell_comb \instaRam|WideOr14~2 (
// Equation(s):
// \instaRam|WideOr14~2_combout  = (((!\instaRam|Equal65~0_combout  & !\instaRam|Equal33~0_combout )) # (!\instaRam|Equal0~2_combout )) # (!\instaRam|Equal6~0_combout )

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal33~0_combout ),
	.datac(\instaRam|Equal6~0_combout ),
	.datad(\instaRam|Equal0~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~2 .lut_mask = 16'h1FFF;
defparam \instaRam|WideOr14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
fiftyfivenm_lcell_comb \instaRam|Equal57~0 (
// Equation(s):
// \instaRam|Equal57~0_combout  = (\instaRam|Equal33~0_combout  & (\instaRam|Equal0~2_combout  & (\instaRam|Equal10~0_combout  & \instaRam|Equal1~7_combout )))

	.dataa(\instaRam|Equal33~0_combout ),
	.datab(\instaRam|Equal0~2_combout ),
	.datac(\instaRam|Equal10~0_combout ),
	.datad(\instaRam|Equal1~7_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal57~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal57~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
fiftyfivenm_lcell_comb \instaRam|Equal24~4 (
// Equation(s):
// \instaRam|Equal24~4_combout  = (\instaRam|Equal1~5_combout  & (\instaRam|address [4] & (!\instaRam|address [3] & \instaRam|Equal8~0_combout )))

	.dataa(\instaRam|Equal1~5_combout ),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|Equal8~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal24~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal24~4 .lut_mask = 16'h0800;
defparam \instaRam|Equal24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
fiftyfivenm_lcell_comb \instaRam|WideOr0~5 (
// Equation(s):
// \instaRam|WideOr0~5_combout  = ((\instaRam|address [3] & ((!\instaRam|Equal132~0_combout ))) # (!\instaRam|address [3] & (!\instaRam|Equal133~1_combout ))) # (!\instaRam|address [4])

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal133~1_combout ),
	.datad(\instaRam|Equal132~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~5 .lut_mask = 16'h37BF;
defparam \instaRam|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N18
fiftyfivenm_lcell_comb \instaRam|WideOr5~9 (
// Equation(s):
// \instaRam|WideOr5~9_combout  = ((!\instaRam|Equal10~1_combout  & ((!\instaRam|Equal1~8_combout ) # (!\instaRam|Equal17~0_combout )))) # (!\instaRam|Equal1~5_combout )

	.dataa(\instaRam|Equal1~5_combout ),
	.datab(\instaRam|Equal17~0_combout ),
	.datac(\instaRam|Equal1~8_combout ),
	.datad(\instaRam|Equal10~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~9 .lut_mask = 16'h557F;
defparam \instaRam|WideOr5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N16
fiftyfivenm_lcell_comb \instaRam|WideOr0~6 (
// Equation(s):
// \instaRam|WideOr0~6_combout  = (!\instaRam|Equal57~0_combout  & (!\instaRam|Equal24~4_combout  & (\instaRam|WideOr0~5_combout  & \instaRam|WideOr5~9_combout )))

	.dataa(\instaRam|Equal57~0_combout ),
	.datab(\instaRam|Equal24~4_combout ),
	.datac(\instaRam|WideOr0~5_combout ),
	.datad(\instaRam|WideOr5~9_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~6 .lut_mask = 16'h1000;
defparam \instaRam|WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N14
fiftyfivenm_lcell_comb \instaRam|WideOr14~3 (
// Equation(s):
// \instaRam|WideOr14~3_combout  = (\instaRam|WideOr14~1_combout  & (\instaRam|WideOr14~2_combout  & (\instaRam|WideOr0~6_combout  & \instaRam|WideOr5~11_combout )))

	.dataa(\instaRam|WideOr14~1_combout ),
	.datab(\instaRam|WideOr14~2_combout ),
	.datac(\instaRam|WideOr0~6_combout ),
	.datad(\instaRam|WideOr5~11_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~3 .lut_mask = 16'h8000;
defparam \instaRam|WideOr14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
fiftyfivenm_lcell_comb \instaRam|Equal20~0 (
// Equation(s):
// \instaRam|Equal20~0_combout  = (\instaRam|Equal0~1_combout  & (!\instaRam|address [2] & (\instaRam|Equal17~1_combout  & !\instaRam|address [7])))

	.dataa(\instaRam|Equal0~1_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal17~1_combout ),
	.datad(\instaRam|address [7]),
	.cin(gnd),
	.combout(\instaRam|Equal20~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal20~0 .lut_mask = 16'h0020;
defparam \instaRam|Equal20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
fiftyfivenm_lcell_comb \instaRam|WideOr14~5 (
// Equation(s):
// \instaRam|WideOr14~5_combout  = (\instaRam|Equal20~0_combout ) # ((\instaRam|Equal8~1_combout  & ((\instaRam|Equal0~0_combout ) # (\instaRam|Equal65~0_combout ))))

	.dataa(\instaRam|Equal0~0_combout ),
	.datab(\instaRam|Equal65~0_combout ),
	.datac(\instaRam|Equal20~0_combout ),
	.datad(\instaRam|Equal8~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~5 .lut_mask = 16'hFEF0;
defparam \instaRam|WideOr14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N10
fiftyfivenm_lcell_comb \instaRam|WideOr4~0 (
// Equation(s):
// \instaRam|WideOr4~0_combout  = (((!\instaRam|Equal7~0_combout  & !\instaRam|Equal3~3_combout )) # (!\instaRam|Equal0~0_combout )) # (!\instaRam|Equal1~4_combout )

	.dataa(\instaRam|Equal1~4_combout ),
	.datab(\instaRam|Equal7~0_combout ),
	.datac(\instaRam|Equal3~3_combout ),
	.datad(\instaRam|Equal0~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~0 .lut_mask = 16'h57FF;
defparam \instaRam|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N4
fiftyfivenm_lcell_comb \instaRam|WideOr6~0 (
// Equation(s):
// \instaRam|WideOr6~0_combout  = (\instaRam|WideOr4~0_combout  & (((!\instaRam|Equal8~0_combout ) # (!\instaRam|Equal0~2_combout )) # (!\instaRam|Equal33~0_combout )))

	.dataa(\instaRam|Equal33~0_combout ),
	.datab(\instaRam|Equal0~2_combout ),
	.datac(\instaRam|Equal8~0_combout ),
	.datad(\instaRam|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~0 .lut_mask = 16'h7F00;
defparam \instaRam|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N28
fiftyfivenm_lcell_comb \instaRam|WideOr14~0 (
// Equation(s):
// \instaRam|WideOr14~0_combout  = (\instaRam|WideOr9~2_combout  & \instaRam|WideOr6~0_combout )

	.dataa(\instaRam|WideOr9~2_combout ),
	.datab(gnd),
	.datac(\instaRam|WideOr6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~0 .lut_mask = 16'hA0A0;
defparam \instaRam|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N14
fiftyfivenm_lcell_comb \instaRam|WideOr5~10 (
// Equation(s):
// \instaRam|WideOr5~10_combout  = (\instaRam|Equal9~1_combout  & (!\instaRam|Equal6~0_combout  & ((!\instaRam|Equal0~3_combout ) # (!\instaRam|Equal8~0_combout )))) # (!\instaRam|Equal9~1_combout  & (((!\instaRam|Equal0~3_combout )) # 
// (!\instaRam|Equal8~0_combout )))

	.dataa(\instaRam|Equal9~1_combout ),
	.datab(\instaRam|Equal8~0_combout ),
	.datac(\instaRam|Equal6~0_combout ),
	.datad(\instaRam|Equal0~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~10 .lut_mask = 16'h135F;
defparam \instaRam|WideOr5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N24
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~16 (
// Equation(s):
// \Data_to_SRAM[12]~16_combout  = (!\instaRam|Equal87~0_combout  & (\Data_to_SRAM[12]~15_combout  & ((!\instaRam|Equal134~0_combout ) # (!\instaRam|Equal1~4_combout ))))

	.dataa(\instaRam|Equal1~4_combout ),
	.datab(\instaRam|Equal134~0_combout ),
	.datac(\instaRam|Equal87~0_combout ),
	.datad(\Data_to_SRAM[12]~15_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~16 .lut_mask = 16'h0700;
defparam \Data_to_SRAM[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N2
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~17 (
// Equation(s):
// \Data_to_SRAM[12]~17_combout  = (\instaRam|WideOr11~0_combout  & (\Data_to_SRAM[12]~16_combout  & ((!\instaRam|Equal81~0_combout ) # (!\instaRam|Equal6~0_combout ))))

	.dataa(\instaRam|Equal6~0_combout ),
	.datab(\instaRam|Equal81~0_combout ),
	.datac(\instaRam|WideOr11~0_combout ),
	.datad(\Data_to_SRAM[12]~16_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~17 .lut_mask = 16'h7000;
defparam \Data_to_SRAM[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N20
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~18 (
// Equation(s):
// \Data_to_SRAM[12]~18_combout  = (\instaRam|WideOr5~10_combout  & (\Data_to_SRAM[12]~17_combout  & ((!\instaRam|Equal26~0_combout ) # (!\instaRam|Equal65~0_combout ))))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal26~0_combout ),
	.datac(\instaRam|WideOr5~10_combout ),
	.datad(\Data_to_SRAM[12]~17_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~18 .lut_mask = 16'h7000;
defparam \Data_to_SRAM[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
fiftyfivenm_lcell_comb \instaRam|WideOr14~6 (
// Equation(s):
// \instaRam|WideOr14~6_combout  = ((\instaRam|WideOr14~5_combout ) # ((!\Data_to_SRAM[12]~18_combout ) # (!\instaRam|WideOr14~0_combout ))) # (!\instaRam|WideOr6~6_combout )

	.dataa(\instaRam|WideOr6~6_combout ),
	.datab(\instaRam|WideOr14~5_combout ),
	.datac(\instaRam|WideOr14~0_combout ),
	.datad(\Data_to_SRAM[12]~18_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~6 .lut_mask = 16'hDFFF;
defparam \instaRam|WideOr14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
fiftyfivenm_lcell_comb \instaRam|WideOr14~7 (
// Equation(s):
// \instaRam|WideOr14~7_combout  = (\instaRam|WideOr14~4_combout ) # ((\instaRam|Equal80~0_combout ) # ((\instaRam|WideOr14~6_combout ) # (!\instaRam|WideOr14~3_combout )))

	.dataa(\instaRam|WideOr14~4_combout ),
	.datab(\instaRam|Equal80~0_combout ),
	.datac(\instaRam|WideOr14~3_combout ),
	.datad(\instaRam|WideOr14~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~7 .lut_mask = 16'hFFEF;
defparam \instaRam|WideOr14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
fiftyfivenm_lcell_comb \Data_to_SRAM[1]~26 (
// Equation(s):
// \Data_to_SRAM[1]~26_combout  = (\instaRam|state.mem_write~q  & (\slc|mdr_reg|MDR [1])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr14~7_combout ) # (!\instaRam|WideOr14~8_combout ))))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\slc|mdr_reg|MDR [1]),
	.datac(\instaRam|WideOr14~8_combout ),
	.datad(\instaRam|WideOr14~7_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[1]~26 .lut_mask = 16'hDD8D;
defparam \Data_to_SRAM[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N20
fiftyfivenm_lcell_comb \slc|mdr_reg|MDR[0]~0 (
// Equation(s):
// \slc|mdr_reg|MDR[0]~0_combout  = (\slc|memory_subsystem|Equal0~4_combout  & ((\SW[0]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\ram0|altsyncram_component|auto_generated|q_a [0]),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\slc|mdr_reg|MDR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mdr_reg|MDR[0]~0 .lut_mask = 16'hCCAA;
defparam \slc|mdr_reg|MDR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N12
fiftyfivenm_lcell_comb \slc|tristate_buff|bus_data[0]~0 (
// Equation(s):
// \slc|tristate_buff|bus_data[0]~0_combout  = (\slc|state_controller|State.S_18~q  & (((\slc|pc_reg|GatePC_data [0])))) # (!\slc|state_controller|State.S_18~q  & (\slc|state_controller|State.S_35~q  & ((\slc|mdr_reg|MDR [0]))))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\slc|pc_reg|GatePC_data [0]),
	.datad(\slc|mdr_reg|MDR [0]),
	.cin(gnd),
	.combout(\slc|tristate_buff|bus_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|tristate_buff|bus_data[0]~0 .lut_mask = 16'hE4A0;
defparam \slc|tristate_buff|bus_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N21
dffeas \slc|mdr_reg|MDR[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mdr_reg|MDR[0]~0_combout ),
	.asdata(\slc|tristate_buff|bus_data[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(!\slc|state_controller|WideOr10~combout ),
	.ena(\slc|mdr_reg|MDR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mdr_reg|MDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mdr_reg|MDR[0] .is_wysiwyg = "true";
defparam \slc|mdr_reg|MDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~22 (
// Equation(s):
// \Data_to_SRAM[0]~22_combout  = (\instaRam|address [4] & ((\instaRam|address [3]) # ((!\instaRam|Equal135~0_combout )))) # (!\instaRam|address [4] & (((!\instaRam|Equal131~2_combout ))))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|Equal135~0_combout ),
	.datac(\instaRam|Equal131~2_combout ),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~22 .lut_mask = 16'hBB0F;
defparam \Data_to_SRAM[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N26
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~23 (
// Equation(s):
// \Data_to_SRAM[0]~23_combout  = (!\instaRam|Equal69~4_combout  & (\Data_to_SRAM[0]~22_combout  & ((!\instaRam|Equal133~1_combout ) # (!\instaRam|Equal9~0_combout ))))

	.dataa(\instaRam|Equal9~0_combout ),
	.datab(\instaRam|Equal133~1_combout ),
	.datac(\instaRam|Equal69~4_combout ),
	.datad(\Data_to_SRAM[0]~22_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~23 .lut_mask = 16'h0700;
defparam \Data_to_SRAM[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~13 (
// Equation(s):
// \Data_to_SRAM[0]~13_combout  = (!\instaRam|Equal93~4_combout  & (!\instaRam|Equal142~2_combout  & ((!\instaRam|Equal113~0_combout ) # (!\instaRam|Equal3~3_combout ))))

	.dataa(\instaRam|Equal3~3_combout ),
	.datab(\instaRam|Equal113~0_combout ),
	.datac(\instaRam|Equal93~4_combout ),
	.datad(\instaRam|Equal142~2_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~13 .lut_mask = 16'h0007;
defparam \Data_to_SRAM[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N16
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~21 (
// Equation(s):
// \Data_to_SRAM[0]~21_combout  = (!\instaRam|Equal32~0_combout  & \Data_to_SRAM[0]~13_combout )

	.dataa(gnd),
	.datab(\instaRam|Equal32~0_combout ),
	.datac(gnd),
	.datad(\Data_to_SRAM[0]~13_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~21 .lut_mask = 16'h3300;
defparam \Data_to_SRAM[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N4
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~24 (
// Equation(s):
// \Data_to_SRAM[0]~24_combout  = (\Data_to_SRAM[0]~23_combout  & (\Data_to_SRAM[0]~21_combout  & (\instaRam|WideOr14~3_combout  & \instaRam|WideOr10~7_combout )))

	.dataa(\Data_to_SRAM[0]~23_combout ),
	.datab(\Data_to_SRAM[0]~21_combout ),
	.datac(\instaRam|WideOr14~3_combout ),
	.datad(\instaRam|WideOr10~7_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~24 .lut_mask = 16'h8000;
defparam \Data_to_SRAM[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N26
fiftyfivenm_lcell_comb \instaRam|WideNor0~9 (
// Equation(s):
// \instaRam|WideNor0~9_combout  = (((!\instaRam|Equal7~0_combout  & !\instaRam|Equal5~0_combout )) # (!\instaRam|Equal33~0_combout )) # (!\instaRam|Equal1~4_combout )

	.dataa(\instaRam|Equal1~4_combout ),
	.datab(\instaRam|Equal7~0_combout ),
	.datac(\instaRam|Equal33~0_combout ),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~9 .lut_mask = 16'h5F7F;
defparam \instaRam|WideNor0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
fiftyfivenm_lcell_comb \instaRam|WideNor0~10 (
// Equation(s):
// \instaRam|WideNor0~10_combout  = (\instaRam|Equal1~8_combout  & (!\instaRam|Equal41~0_combout  & ((!\instaRam|Equal3~4_combout ) # (!\instaRam|Equal1~5_combout )))) # (!\instaRam|Equal1~8_combout  & (((!\instaRam|Equal3~4_combout )) # 
// (!\instaRam|Equal1~5_combout )))

	.dataa(\instaRam|Equal1~8_combout ),
	.datab(\instaRam|Equal1~5_combout ),
	.datac(\instaRam|Equal3~4_combout ),
	.datad(\instaRam|Equal41~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~10 .lut_mask = 16'h153F;
defparam \instaRam|WideNor0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N14
fiftyfivenm_lcell_comb \instaRam|WideNor0~36 (
// Equation(s):
// \instaRam|WideNor0~36_combout  = (\instaRam|WideNor0~10_combout  & (((\instaRam|address [6]) # (!\instaRam|Equal8~1_combout )) # (!\instaRam|address [5])))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|Equal8~1_combout ),
	.datad(\instaRam|WideNor0~10_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~36_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~36 .lut_mask = 16'hDF00;
defparam \instaRam|WideNor0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N2
fiftyfivenm_lcell_comb \instaRam|WideNor0~7 (
// Equation(s):
// \instaRam|WideNor0~7_combout  = (\instaRam|Equal33~0_combout  & ((\instaRam|Equal10~1_combout ) # ((\instaRam|Equal1~4_combout  & \instaRam|Equal6~0_combout ))))

	.dataa(\instaRam|Equal33~0_combout ),
	.datab(\instaRam|Equal10~1_combout ),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|Equal6~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~7 .lut_mask = 16'hA888;
defparam \instaRam|WideNor0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N24
fiftyfivenm_lcell_comb \instaRam|WideNor0~8 (
// Equation(s):
// \instaRam|WideNor0~8_combout  = (\instaRam|WideOr8~0_combout  & (\instaRam|WideNor0~6_combout  & (!\instaRam|WideNor0~7_combout  & \instaRam|WideOr14~0_combout )))

	.dataa(\instaRam|WideOr8~0_combout ),
	.datab(\instaRam|WideNor0~6_combout ),
	.datac(\instaRam|WideNor0~7_combout ),
	.datad(\instaRam|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~8 .lut_mask = 16'h0800;
defparam \instaRam|WideNor0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N12
fiftyfivenm_lcell_comb \instaRam|WideNor0~11 (
// Equation(s):
// \instaRam|WideNor0~11_combout  = (\instaRam|WideNor0~9_combout  & (\instaRam|WideOr0~3_combout  & (\instaRam|WideNor0~36_combout  & \instaRam|WideNor0~8_combout )))

	.dataa(\instaRam|WideNor0~9_combout ),
	.datab(\instaRam|WideOr0~3_combout ),
	.datac(\instaRam|WideNor0~36_combout ),
	.datad(\instaRam|WideNor0~8_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~11 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~5 (
// Equation(s):
// \Data_to_SRAM[12]~5_combout  = ((!\instaRam|Equal9~1_combout  & !\instaRam|Equal41~0_combout )) # (!\instaRam|Equal5~0_combout )

	.dataa(\instaRam|Equal9~1_combout ),
	.datab(\instaRam|Equal41~0_combout ),
	.datac(gnd),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~5 .lut_mask = 16'h11FF;
defparam \Data_to_SRAM[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~3 (
// Equation(s):
// \Data_to_SRAM[12]~3_combout  = (\instaRam|Equal131~2_combout  & (!\instaRam|Equal17~0_combout  & ((!\instaRam|Equal132~0_combout ) # (!\instaRam|Equal9~0_combout )))) # (!\instaRam|Equal131~2_combout  & (((!\instaRam|Equal132~0_combout )) # 
// (!\instaRam|Equal9~0_combout )))

	.dataa(\instaRam|Equal131~2_combout ),
	.datab(\instaRam|Equal9~0_combout ),
	.datac(\instaRam|Equal132~0_combout ),
	.datad(\instaRam|Equal17~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~3 .lut_mask = 16'h153F;
defparam \Data_to_SRAM[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~4 (
// Equation(s):
// \Data_to_SRAM[12]~4_combout  = (\Data_to_SRAM[12]~3_combout  & (((!\instaRam|Equal65~0_combout ) # (!\instaRam|Equal4~0_combout )) # (!\instaRam|Equal0~2_combout )))

	.dataa(\instaRam|Equal0~2_combout ),
	.datab(\instaRam|Equal4~0_combout ),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\Data_to_SRAM[12]~3_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~4 .lut_mask = 16'h7F00;
defparam \Data_to_SRAM[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N30
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~6 (
// Equation(s):
// \Data_to_SRAM[12]~6_combout  = (\Data_to_SRAM[12]~5_combout  & (\Data_to_SRAM[12]~4_combout  & ((!\instaRam|Equal49~2_combout ) # (!\instaRam|Equal3~3_combout ))))

	.dataa(\instaRam|Equal3~3_combout ),
	.datab(\instaRam|Equal49~2_combout ),
	.datac(\Data_to_SRAM[12]~5_combout ),
	.datad(\Data_to_SRAM[12]~4_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~6 .lut_mask = 16'h7000;
defparam \Data_to_SRAM[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~7 (
// Equation(s):
// \Data_to_SRAM[12]~7_combout  = (\Data_to_SRAM[12]~6_combout  & (\instaRam|WideNor0~12_combout  & (\Data_to_SRAM[12]~2_combout  & \instaRam|WideOr8~1_combout )))

	.dataa(\Data_to_SRAM[12]~6_combout ),
	.datab(\instaRam|WideNor0~12_combout ),
	.datac(\Data_to_SRAM[12]~2_combout ),
	.datad(\instaRam|WideOr8~1_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~7 .lut_mask = 16'h8000;
defparam \Data_to_SRAM[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~8 (
// Equation(s):
// \Data_to_SRAM[12]~8_combout  = (!\instaRam|state.mem_write~q  & (!\instaRam|Equal52~0_combout  & \Data_to_SRAM[12]~7_combout ))

	.dataa(gnd),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\instaRam|Equal52~0_combout ),
	.datad(\Data_to_SRAM[12]~7_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~8 .lut_mask = 16'h0300;
defparam \Data_to_SRAM[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~19 (
// Equation(s):
// \Data_to_SRAM[12]~19_combout  = (\instaRam|Equal4~0_combout  & (!\instaRam|Equal81~0_combout  & ((!\instaRam|Equal5~0_combout ) # (!\instaRam|Equal73~4_combout )))) # (!\instaRam|Equal4~0_combout  & (((!\instaRam|Equal5~0_combout )) # 
// (!\instaRam|Equal73~4_combout )))

	.dataa(\instaRam|Equal4~0_combout ),
	.datab(\instaRam|Equal73~4_combout ),
	.datac(\instaRam|Equal5~0_combout ),
	.datad(\instaRam|Equal81~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~19 .lut_mask = 16'h153F;
defparam \Data_to_SRAM[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
fiftyfivenm_lcell_comb \instaRam|WideNor0~38 (
// Equation(s):
// \instaRam|WideNor0~38_combout  = (\instaRam|WideNor0~32_combout  & ((\instaRam|address [3]) # ((\instaRam|address [4]) # (!\instaRam|Equal131~2_combout ))))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal131~2_combout ),
	.datad(\instaRam|WideNor0~32_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~38_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~38 .lut_mask = 16'hEF00;
defparam \instaRam|WideNor0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N6
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~52 (
// Equation(s):
// \Data_to_SRAM[12]~52_combout  = (\Data_to_SRAM[12]~14_combout  & (((!\instaRam|Equal4~1_combout ) # (!\instaRam|address [5])) # (!\instaRam|address [6])))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|Equal4~1_combout ),
	.datad(\Data_to_SRAM[12]~14_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~52 .lut_mask = 16'h7F00;
defparam \Data_to_SRAM[12]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
fiftyfivenm_lcell_comb \instaRam|Equal112~0 (
// Equation(s):
// \instaRam|Equal112~0_combout  = (\instaRam|Equal105~0_combout  & (\instaRam|address [2] & (\instaRam|Equal0~1_combout  & !\instaRam|address [7])))

	.dataa(\instaRam|Equal105~0_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal0~1_combout ),
	.datad(\instaRam|address [7]),
	.cin(gnd),
	.combout(\instaRam|Equal112~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal112~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N24
fiftyfivenm_lcell_comb \instaRam|WideOr0~7 (
// Equation(s):
// \instaRam|WideOr0~7_combout  = (\instaRam|Equal9~1_combout  & (!\instaRam|Equal4~0_combout  & ((!\instaRam|Equal6~0_combout ) # (!\instaRam|Equal17~1_combout )))) # (!\instaRam|Equal9~1_combout  & (((!\instaRam|Equal6~0_combout )) # 
// (!\instaRam|Equal17~1_combout )))

	.dataa(\instaRam|Equal9~1_combout ),
	.datab(\instaRam|Equal17~1_combout ),
	.datac(\instaRam|Equal6~0_combout ),
	.datad(\instaRam|Equal4~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~7 .lut_mask = 16'h153F;
defparam \instaRam|WideOr0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N26
fiftyfivenm_lcell_comb \instaRam|WideOr0~8 (
// Equation(s):
// \instaRam|WideOr0~8_combout  = ((!\instaRam|Equal49~2_combout  & ((!\instaRam|Equal1~5_combout ) # (!\instaRam|Equal1~4_combout )))) # (!\instaRam|Equal7~0_combout )

	.dataa(\instaRam|Equal49~2_combout ),
	.datab(\instaRam|Equal1~4_combout ),
	.datac(\instaRam|Equal1~5_combout ),
	.datad(\instaRam|Equal7~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~8 .lut_mask = 16'h15FF;
defparam \instaRam|WideOr0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
fiftyfivenm_lcell_comb \instaRam|WideOr0~9 (
// Equation(s):
// \instaRam|WideOr0~9_combout  = (!\instaRam|Equal112~0_combout  & (\instaRam|WideOr0~7_combout  & (\instaRam|WideOr0~8_combout  & \instaRam|WideOr0~6_combout )))

	.dataa(\instaRam|Equal112~0_combout ),
	.datab(\instaRam|WideOr0~7_combout ),
	.datac(\instaRam|WideOr0~8_combout ),
	.datad(\instaRam|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~9 .lut_mask = 16'h4000;
defparam \instaRam|WideOr0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
fiftyfivenm_lcell_comb \instaRam|WideNor0~33 (
// Equation(s):
// \instaRam|WideNor0~33_combout  = (\instaRam|WideNor0~38_combout  & (\Data_to_SRAM[12]~52_combout  & (\Data_to_SRAM[12]~6_combout  & \instaRam|WideOr0~9_combout )))

	.dataa(\instaRam|WideNor0~38_combout ),
	.datab(\Data_to_SRAM[12]~52_combout ),
	.datac(\Data_to_SRAM[12]~6_combout ),
	.datad(\instaRam|WideOr0~9_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~33_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~33 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
fiftyfivenm_lcell_comb \instaRam|WideNor0~34 (
// Equation(s):
// \instaRam|WideNor0~34_combout  = (!\instaRam|Equal29~0_combout  & (!\instaRam|Equal153~2_combout  & \instaRam|WideNor0~33_combout ))

	.dataa(gnd),
	.datab(\instaRam|Equal29~0_combout ),
	.datac(\instaRam|Equal153~2_combout ),
	.datad(\instaRam|WideNor0~33_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~34_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~34 .lut_mask = 16'h0300;
defparam \instaRam|WideNor0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N12
fiftyfivenm_lcell_comb \instaRam|WideNor0~31 (
// Equation(s):
// \instaRam|WideNor0~31_combout  = (((\instaRam|Equal131~2_combout  & \instaRam|Equal9~0_combout )) # (!\instaRam|WideNor0~30_combout )) # (!\instaRam|WideNor0~27_combout )

	.dataa(\instaRam|Equal131~2_combout ),
	.datab(\instaRam|WideNor0~27_combout ),
	.datac(\instaRam|Equal9~0_combout ),
	.datad(\instaRam|WideNor0~30_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~31_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~31 .lut_mask = 16'hB3FF;
defparam \instaRam|WideNor0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N8
fiftyfivenm_lcell_comb \instaRam|WideNor0~35 (
// Equation(s):
// \instaRam|WideNor0~35_combout  = (((\instaRam|WideNor0~31_combout ) # (!\instaRam|WideNor0~34_combout )) # (!\Data_to_SRAM[12]~19_combout )) # (!\Data_to_SRAM[12]~18_combout )

	.dataa(\Data_to_SRAM[12]~18_combout ),
	.datab(\Data_to_SRAM[12]~19_combout ),
	.datac(\instaRam|WideNor0~34_combout ),
	.datad(\instaRam|WideNor0~31_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~35_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~35 .lut_mask = 16'hFF7F;
defparam \instaRam|WideNor0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
fiftyfivenm_lcell_comb \instaRam|WideNor0~20 (
// Equation(s):
// \instaRam|WideNor0~20_combout  = (!\instaRam|Equal144~2_combout  & (!\instaRam|Equal121~2_combout  & ((!\instaRam|Equal17~1_combout ) # (!\instaRam|Equal3~3_combout ))))

	.dataa(\instaRam|Equal144~2_combout ),
	.datab(\instaRam|Equal3~3_combout ),
	.datac(\instaRam|Equal17~1_combout ),
	.datad(\instaRam|Equal121~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~20_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~20 .lut_mask = 16'h0015;
defparam \instaRam|WideNor0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
fiftyfivenm_lcell_comb \instaRam|WideNor0~22 (
// Equation(s):
// \instaRam|WideNor0~22_combout  = (\instaRam|Equal33~0_combout  & (!\instaRam|Equal3~4_combout  & ((!\instaRam|Equal7~0_combout ) # (!\instaRam|Equal41~0_combout )))) # (!\instaRam|Equal33~0_combout  & (((!\instaRam|Equal7~0_combout )) # 
// (!\instaRam|Equal41~0_combout )))

	.dataa(\instaRam|Equal33~0_combout ),
	.datab(\instaRam|Equal41~0_combout ),
	.datac(\instaRam|Equal3~4_combout ),
	.datad(\instaRam|Equal7~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~22_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~22 .lut_mask = 16'h135F;
defparam \instaRam|WideNor0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
fiftyfivenm_lcell_comb \instaRam|WideNor0~37 (
// Equation(s):
// \instaRam|WideNor0~37_combout  = (\instaRam|WideNor0~22_combout  & ((\instaRam|address [5]) # ((!\instaRam|Equal8~1_combout ) # (!\instaRam|address [6]))))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|WideNor0~22_combout ),
	.datad(\instaRam|Equal8~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~37_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~37 .lut_mask = 16'hB0F0;
defparam \instaRam|WideNor0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
fiftyfivenm_lcell_comb \instaRam|WideNor0~23 (
// Equation(s):
// \instaRam|WideNor0~23_combout  = (\Data_to_SRAM[0]~13_combout  & (((!\instaRam|Equal33~0_combout ) # (!\instaRam|Equal0~2_combout )) # (!\instaRam|Equal5~0_combout )))

	.dataa(\instaRam|Equal5~0_combout ),
	.datab(\instaRam|Equal0~2_combout ),
	.datac(\instaRam|Equal33~0_combout ),
	.datad(\Data_to_SRAM[0]~13_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~23_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~23 .lut_mask = 16'h7F00;
defparam \instaRam|WideNor0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
fiftyfivenm_lcell_comb \instaRam|WideNor0~24 (
// Equation(s):
// \instaRam|WideNor0~24_combout  = (\instaRam|WideNor0~20_combout  & (\instaRam|WideNor0~37_combout  & (\instaRam|WideNor0~21_combout  & \instaRam|WideNor0~23_combout )))

	.dataa(\instaRam|WideNor0~20_combout ),
	.datab(\instaRam|WideNor0~37_combout ),
	.datac(\instaRam|WideNor0~21_combout ),
	.datad(\instaRam|WideNor0~23_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~24_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~24 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N20
fiftyfivenm_lcell_comb \instaRam|WideNor0~17 (
// Equation(s):
// \instaRam|WideNor0~17_combout  = (\instaRam|WideNor0~16_combout  & ((!\instaRam|Equal113~0_combout ) # (!\instaRam|Equal8~0_combout )))

	.dataa(\instaRam|Equal8~0_combout ),
	.datab(gnd),
	.datac(\instaRam|Equal113~0_combout ),
	.datad(\instaRam|WideNor0~16_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~17_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~17 .lut_mask = 16'h5F00;
defparam \instaRam|WideNor0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N6
fiftyfivenm_lcell_comb \instaRam|WideNor0~25 (
// Equation(s):
// \instaRam|WideNor0~25_combout  = (((!\instaRam|WideNor0~17_combout ) # (!\instaRam|WideNor0~24_combout )) # (!\instaRam|WideNor0~19_combout )) # (!\instaRam|WideNor0~11_combout )

	.dataa(\instaRam|WideNor0~11_combout ),
	.datab(\instaRam|WideNor0~19_combout ),
	.datac(\instaRam|WideNor0~24_combout ),
	.datad(\instaRam|WideNor0~17_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~25_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~25 .lut_mask = 16'h7FFF;
defparam \instaRam|WideNor0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N18
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~20 (
// Equation(s):
// \Data_to_SRAM[12]~20_combout  = (\instaRam|WideNor0~11_combout  & (\Data_to_SRAM[12]~8_combout  & ((\instaRam|WideNor0~35_combout ) # (\instaRam|WideNor0~25_combout ))))

	.dataa(\instaRam|WideNor0~11_combout ),
	.datab(\Data_to_SRAM[12]~8_combout ),
	.datac(\instaRam|WideNor0~35_combout ),
	.datad(\instaRam|WideNor0~25_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~20 .lut_mask = 16'h8880;
defparam \Data_to_SRAM[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N20
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~25 (
// Equation(s):
// \Data_to_SRAM[0]~25_combout  = (\instaRam|state.mem_write~q  & ((\slc|mdr_reg|MDR [0]) # ((\Data_to_SRAM[0]~24_combout  & \Data_to_SRAM[12]~20_combout )))) # (!\instaRam|state.mem_write~q  & (((\Data_to_SRAM[0]~24_combout  & \Data_to_SRAM[12]~20_combout 
// ))))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\slc|mdr_reg|MDR [0]),
	.datac(\Data_to_SRAM[0]~24_combout ),
	.datad(\Data_to_SRAM[12]~20_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~25 .lut_mask = 16'hF888;
defparam \Data_to_SRAM[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N14
fiftyfivenm_lcell_comb \slc|mdr_reg|MDR[3]~3 (
// Equation(s):
// \slc|mdr_reg|MDR[3]~3_combout  = (\slc|memory_subsystem|Equal0~4_combout  & ((\SW[3]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\ram0|altsyncram_component|auto_generated|q_a [3]),
	.datab(\SW[3]~input_o ),
	.datac(gnd),
	.datad(\slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\slc|mdr_reg|MDR[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mdr_reg|MDR[3]~3 .lut_mask = 16'hCCAA;
defparam \slc|mdr_reg|MDR[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N15
dffeas \slc|mdr_reg|MDR[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mdr_reg|MDR[3]~3_combout ),
	.asdata(\slc|tristate_buff|bus_data[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(!\slc|state_controller|WideOr10~combout ),
	.ena(\slc|mdr_reg|MDR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mdr_reg|MDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mdr_reg|MDR[3] .is_wysiwyg = "true";
defparam \slc|mdr_reg|MDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N10
fiftyfivenm_lcell_comb \slc|tristate_buff|bus_data[3]~3 (
// Equation(s):
// \slc|tristate_buff|bus_data[3]~3_combout  = (\slc|state_controller|State.S_18~q  & (((\slc|pc_reg|GatePC_data [3])))) # (!\slc|state_controller|State.S_18~q  & (\slc|state_controller|State.S_35~q  & (\slc|mdr_reg|MDR [3])))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\slc|mdr_reg|MDR [3]),
	.datad(\slc|pc_reg|GatePC_data [3]),
	.cin(gnd),
	.combout(\slc|tristate_buff|bus_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|tristate_buff|bus_data[3]~3 .lut_mask = 16'hEA40;
defparam \slc|tristate_buff|bus_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N22
fiftyfivenm_lcell_comb \slc|ir_reg|IR_out~36 (
// Equation(s):
// \slc|ir_reg|IR_out~36_combout  = (\slc|tristate_buff|bus_data[3]~3_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|tristate_buff|bus_data[3]~3_combout ),
	.cin(gnd),
	.combout(\slc|ir_reg|IR_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \slc|ir_reg|IR_out~36 .lut_mask = 16'hFA00;
defparam \slc|ir_reg|IR_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N26
fiftyfivenm_lcell_comb \slc|ir_reg|IR_out[8]~32 (
// Equation(s):
// \slc|ir_reg|IR_out[8]~32_combout  = (\slc|state_controller|State.S_35~q ) # ((!\button_sync[0]|q~q  & !\button_sync[1]|q~q ))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.S_35~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|ir_reg|IR_out[8]~32_combout ),
	.cout());
// synopsys translate_off
defparam \slc|ir_reg|IR_out[8]~32 .lut_mask = 16'hF0F3;
defparam \slc|ir_reg|IR_out[8]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y50_N23
dffeas \slc|ir_reg|IR_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|ir_reg|IR_out~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|ir_reg|IR_out[8]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|ir_reg|IR_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|ir_reg|IR_out[3] .is_wysiwyg = "true";
defparam \slc|ir_reg|IR_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N16
fiftyfivenm_lcell_comb \slc|ir_reg|IR_out~33 (
// Equation(s):
// \slc|ir_reg|IR_out~33_combout  = (\slc|tristate_buff|bus_data[0]~0_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|tristate_buff|bus_data[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|ir_reg|IR_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \slc|ir_reg|IR_out~33 .lut_mask = 16'hFA00;
defparam \slc|ir_reg|IR_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N17
dffeas \slc|ir_reg|IR_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|ir_reg|IR_out~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|ir_reg|IR_out[8]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|ir_reg|IR_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|ir_reg|IR_out[0] .is_wysiwyg = "true";
defparam \slc|ir_reg|IR_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N6
fiftyfivenm_lcell_comb \slc|ir_reg|IR_out~34 (
// Equation(s):
// \slc|ir_reg|IR_out~34_combout  = (\slc|tristate_buff|bus_data[1]~1_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|tristate_buff|bus_data[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|ir_reg|IR_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \slc|ir_reg|IR_out~34 .lut_mask = 16'hFA00;
defparam \slc|ir_reg|IR_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N7
dffeas \slc|ir_reg|IR_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|ir_reg|IR_out~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|ir_reg|IR_out[8]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|ir_reg|IR_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|ir_reg|IR_out[1] .is_wysiwyg = "true";
defparam \slc|ir_reg|IR_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N12
fiftyfivenm_lcell_comb \slc|ir_reg|IR_out~35 (
// Equation(s):
// \slc|ir_reg|IR_out~35_combout  = (\slc|tristate_buff|bus_data[2]~2_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|tristate_buff|bus_data[2]~2_combout ),
	.cin(gnd),
	.combout(\slc|ir_reg|IR_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \slc|ir_reg|IR_out~35 .lut_mask = 16'hFA00;
defparam \slc|ir_reg|IR_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y50_N13
dffeas \slc|ir_reg|IR_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|ir_reg|IR_out~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|ir_reg|IR_out[8]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|ir_reg|IR_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|ir_reg|IR_out[2] .is_wysiwyg = "true";
defparam \slc|ir_reg|IR_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N8
fiftyfivenm_lcell_comb \slc|HexBL|WideOr6~0 (
// Equation(s):
// \slc|HexBL|WideOr6~0_combout  = (\slc|ir_reg|IR_out [3] & (\slc|ir_reg|IR_out [0] & (\slc|ir_reg|IR_out [1] $ (\slc|ir_reg|IR_out [2])))) # (!\slc|ir_reg|IR_out [3] & (!\slc|ir_reg|IR_out [1] & (\slc|ir_reg|IR_out [0] $ (\slc|ir_reg|IR_out [2]))))

	.dataa(\slc|ir_reg|IR_out [3]),
	.datab(\slc|ir_reg|IR_out [0]),
	.datac(\slc|ir_reg|IR_out [1]),
	.datad(\slc|ir_reg|IR_out [2]),
	.cin(gnd),
	.combout(\slc|HexBL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexBL|WideOr6~0 .lut_mask = 16'h0984;
defparam \slc|HexBL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N6
fiftyfivenm_lcell_comb \slc|HexBL|WideOr5~0 (
// Equation(s):
// \slc|HexBL|WideOr5~0_combout  = (\slc|ir_reg|IR_out [3] & ((\slc|ir_reg|IR_out [0] & (\slc|ir_reg|IR_out [1])) # (!\slc|ir_reg|IR_out [0] & ((\slc|ir_reg|IR_out [2]))))) # (!\slc|ir_reg|IR_out [3] & (\slc|ir_reg|IR_out [2] & (\slc|ir_reg|IR_out [0] $ 
// (\slc|ir_reg|IR_out [1]))))

	.dataa(\slc|ir_reg|IR_out [3]),
	.datab(\slc|ir_reg|IR_out [0]),
	.datac(\slc|ir_reg|IR_out [1]),
	.datad(\slc|ir_reg|IR_out [2]),
	.cin(gnd),
	.combout(\slc|HexBL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexBL|WideOr5~0 .lut_mask = 16'hB680;
defparam \slc|HexBL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N4
fiftyfivenm_lcell_comb \slc|HexBL|WideOr4~0 (
// Equation(s):
// \slc|HexBL|WideOr4~0_combout  = (\slc|ir_reg|IR_out [3] & (\slc|ir_reg|IR_out [2] & ((\slc|ir_reg|IR_out [1]) # (!\slc|ir_reg|IR_out [0])))) # (!\slc|ir_reg|IR_out [3] & (!\slc|ir_reg|IR_out [0] & (\slc|ir_reg|IR_out [1] & !\slc|ir_reg|IR_out [2])))

	.dataa(\slc|ir_reg|IR_out [3]),
	.datab(\slc|ir_reg|IR_out [0]),
	.datac(\slc|ir_reg|IR_out [1]),
	.datad(\slc|ir_reg|IR_out [2]),
	.cin(gnd),
	.combout(\slc|HexBL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexBL|WideOr4~0 .lut_mask = 16'hA210;
defparam \slc|HexBL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N14
fiftyfivenm_lcell_comb \slc|HexBL|WideOr3~0 (
// Equation(s):
// \slc|HexBL|WideOr3~0_combout  = (\slc|ir_reg|IR_out [1] & ((\slc|ir_reg|IR_out [0] & ((\slc|ir_reg|IR_out [2]))) # (!\slc|ir_reg|IR_out [0] & (\slc|ir_reg|IR_out [3] & !\slc|ir_reg|IR_out [2])))) # (!\slc|ir_reg|IR_out [1] & (!\slc|ir_reg|IR_out [3] & 
// (\slc|ir_reg|IR_out [0] $ (\slc|ir_reg|IR_out [2]))))

	.dataa(\slc|ir_reg|IR_out [3]),
	.datab(\slc|ir_reg|IR_out [0]),
	.datac(\slc|ir_reg|IR_out [1]),
	.datad(\slc|ir_reg|IR_out [2]),
	.cin(gnd),
	.combout(\slc|HexBL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexBL|WideOr3~0 .lut_mask = 16'hC124;
defparam \slc|HexBL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N28
fiftyfivenm_lcell_comb \slc|HexBL|WideOr2~0 (
// Equation(s):
// \slc|HexBL|WideOr2~0_combout  = (\slc|ir_reg|IR_out [1] & (!\slc|ir_reg|IR_out [3] & (\slc|ir_reg|IR_out [0]))) # (!\slc|ir_reg|IR_out [1] & ((\slc|ir_reg|IR_out [2] & (!\slc|ir_reg|IR_out [3])) # (!\slc|ir_reg|IR_out [2] & ((\slc|ir_reg|IR_out [0])))))

	.dataa(\slc|ir_reg|IR_out [3]),
	.datab(\slc|ir_reg|IR_out [0]),
	.datac(\slc|ir_reg|IR_out [1]),
	.datad(\slc|ir_reg|IR_out [2]),
	.cin(gnd),
	.combout(\slc|HexBL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexBL|WideOr2~0 .lut_mask = 16'h454C;
defparam \slc|HexBL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N2
fiftyfivenm_lcell_comb \slc|HexBL|WideOr1~0 (
// Equation(s):
// \slc|HexBL|WideOr1~0_combout  = (\slc|ir_reg|IR_out [0] & (\slc|ir_reg|IR_out [3] $ (((\slc|ir_reg|IR_out [1]) # (!\slc|ir_reg|IR_out [2]))))) # (!\slc|ir_reg|IR_out [0] & (!\slc|ir_reg|IR_out [3] & (\slc|ir_reg|IR_out [1] & !\slc|ir_reg|IR_out [2])))

	.dataa(\slc|ir_reg|IR_out [3]),
	.datab(\slc|ir_reg|IR_out [0]),
	.datac(\slc|ir_reg|IR_out [1]),
	.datad(\slc|ir_reg|IR_out [2]),
	.cin(gnd),
	.combout(\slc|HexBL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexBL|WideOr1~0 .lut_mask = 16'h4854;
defparam \slc|HexBL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N20
fiftyfivenm_lcell_comb \slc|HexBL|WideOr0~0 (
// Equation(s):
// \slc|HexBL|WideOr0~0_combout  = (\slc|ir_reg|IR_out [0] & ((\slc|ir_reg|IR_out [3]) # (\slc|ir_reg|IR_out [1] $ (\slc|ir_reg|IR_out [2])))) # (!\slc|ir_reg|IR_out [0] & ((\slc|ir_reg|IR_out [1]) # (\slc|ir_reg|IR_out [3] $ (\slc|ir_reg|IR_out [2]))))

	.dataa(\slc|ir_reg|IR_out [3]),
	.datab(\slc|ir_reg|IR_out [0]),
	.datac(\slc|ir_reg|IR_out [1]),
	.datad(\slc|ir_reg|IR_out [2]),
	.cin(gnd),
	.combout(\slc|HexBL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexBL|WideOr0~0 .lut_mask = 16'hBDFA;
defparam \slc|HexBL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N12
fiftyfivenm_lcell_comb \slc|ir_reg|IR_out~37 (
// Equation(s):
// \slc|ir_reg|IR_out~37_combout  = (\slc|tristate_buff|bus_data[4]~4_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|tristate_buff|bus_data[4]~4_combout ),
	.cin(gnd),
	.combout(\slc|ir_reg|IR_out~37_combout ),
	.cout());
// synopsys translate_off
defparam \slc|ir_reg|IR_out~37 .lut_mask = 16'hFA00;
defparam \slc|ir_reg|IR_out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N13
dffeas \slc|ir_reg|IR_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|ir_reg|IR_out~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|ir_reg|IR_out[8]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|ir_reg|IR_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|ir_reg|IR_out[4] .is_wysiwyg = "true";
defparam \slc|ir_reg|IR_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N28
fiftyfivenm_lcell_comb \slc|ir_reg|IR_out~39 (
// Equation(s):
// \slc|ir_reg|IR_out~39_combout  = (\slc|tristate_buff|bus_data[6]~6_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|tristate_buff|bus_data[6]~6_combout ),
	.cin(gnd),
	.combout(\slc|ir_reg|IR_out~39_combout ),
	.cout());
// synopsys translate_off
defparam \slc|ir_reg|IR_out~39 .lut_mask = 16'hFA00;
defparam \slc|ir_reg|IR_out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N29
dffeas \slc|ir_reg|IR_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|ir_reg|IR_out~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|ir_reg|IR_out[8]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|ir_reg|IR_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|ir_reg|IR_out[6] .is_wysiwyg = "true";
defparam \slc|ir_reg|IR_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N22
fiftyfivenm_lcell_comb \slc|ir_reg|IR_out~38 (
// Equation(s):
// \slc|ir_reg|IR_out~38_combout  = (\slc|tristate_buff|bus_data[5]~5_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|tristate_buff|bus_data[5]~5_combout ),
	.cin(gnd),
	.combout(\slc|ir_reg|IR_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \slc|ir_reg|IR_out~38 .lut_mask = 16'hFA00;
defparam \slc|ir_reg|IR_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N23
dffeas \slc|ir_reg|IR_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|ir_reg|IR_out~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|ir_reg|IR_out[8]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|ir_reg|IR_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|ir_reg|IR_out[5] .is_wysiwyg = "true";
defparam \slc|ir_reg|IR_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N18
fiftyfivenm_lcell_comb \slc|ir_reg|IR_out~40 (
// Equation(s):
// \slc|ir_reg|IR_out~40_combout  = (\slc|tristate_buff|bus_data[7]~7_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|tristate_buff|bus_data[7]~7_combout ),
	.cin(gnd),
	.combout(\slc|ir_reg|IR_out~40_combout ),
	.cout());
// synopsys translate_off
defparam \slc|ir_reg|IR_out~40 .lut_mask = 16'hFA00;
defparam \slc|ir_reg|IR_out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N19
dffeas \slc|ir_reg|IR_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|ir_reg|IR_out~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|ir_reg|IR_out[8]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|ir_reg|IR_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|ir_reg|IR_out[7] .is_wysiwyg = "true";
defparam \slc|ir_reg|IR_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N24
fiftyfivenm_lcell_comb \slc|HexBU|WideOr6~0 (
// Equation(s):
// \slc|HexBU|WideOr6~0_combout  = (\slc|ir_reg|IR_out [6] & (!\slc|ir_reg|IR_out [5] & (\slc|ir_reg|IR_out [4] $ (!\slc|ir_reg|IR_out [7])))) # (!\slc|ir_reg|IR_out [6] & (\slc|ir_reg|IR_out [4] & (\slc|ir_reg|IR_out [5] $ (!\slc|ir_reg|IR_out [7]))))

	.dataa(\slc|ir_reg|IR_out [4]),
	.datab(\slc|ir_reg|IR_out [6]),
	.datac(\slc|ir_reg|IR_out [5]),
	.datad(\slc|ir_reg|IR_out [7]),
	.cin(gnd),
	.combout(\slc|HexBU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexBU|WideOr6~0 .lut_mask = 16'h2806;
defparam \slc|HexBU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N30
fiftyfivenm_lcell_comb \slc|HexBU|WideOr5~0 (
// Equation(s):
// \slc|HexBU|WideOr5~0_combout  = (\slc|ir_reg|IR_out [5] & ((\slc|ir_reg|IR_out [4] & ((\slc|ir_reg|IR_out [7]))) # (!\slc|ir_reg|IR_out [4] & (\slc|ir_reg|IR_out [6])))) # (!\slc|ir_reg|IR_out [5] & (\slc|ir_reg|IR_out [6] & (\slc|ir_reg|IR_out [4] $ 
// (\slc|ir_reg|IR_out [7]))))

	.dataa(\slc|ir_reg|IR_out [4]),
	.datab(\slc|ir_reg|IR_out [6]),
	.datac(\slc|ir_reg|IR_out [5]),
	.datad(\slc|ir_reg|IR_out [7]),
	.cin(gnd),
	.combout(\slc|HexBU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexBU|WideOr5~0 .lut_mask = 16'hE448;
defparam \slc|HexBU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N20
fiftyfivenm_lcell_comb \slc|HexBU|WideOr4~0 (
// Equation(s):
// \slc|HexBU|WideOr4~0_combout  = (\slc|ir_reg|IR_out [6] & (\slc|ir_reg|IR_out [7] & ((\slc|ir_reg|IR_out [5]) # (!\slc|ir_reg|IR_out [4])))) # (!\slc|ir_reg|IR_out [6] & (!\slc|ir_reg|IR_out [4] & (\slc|ir_reg|IR_out [5] & !\slc|ir_reg|IR_out [7])))

	.dataa(\slc|ir_reg|IR_out [4]),
	.datab(\slc|ir_reg|IR_out [6]),
	.datac(\slc|ir_reg|IR_out [5]),
	.datad(\slc|ir_reg|IR_out [7]),
	.cin(gnd),
	.combout(\slc|HexBU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexBU|WideOr4~0 .lut_mask = 16'hC410;
defparam \slc|HexBU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N26
fiftyfivenm_lcell_comb \slc|HexBU|WideOr3~0 (
// Equation(s):
// \slc|HexBU|WideOr3~0_combout  = (\slc|ir_reg|IR_out [5] & ((\slc|ir_reg|IR_out [4] & (\slc|ir_reg|IR_out [6])) # (!\slc|ir_reg|IR_out [4] & (!\slc|ir_reg|IR_out [6] & \slc|ir_reg|IR_out [7])))) # (!\slc|ir_reg|IR_out [5] & (!\slc|ir_reg|IR_out [7] & 
// (\slc|ir_reg|IR_out [4] $ (\slc|ir_reg|IR_out [6]))))

	.dataa(\slc|ir_reg|IR_out [4]),
	.datab(\slc|ir_reg|IR_out [6]),
	.datac(\slc|ir_reg|IR_out [5]),
	.datad(\slc|ir_reg|IR_out [7]),
	.cin(gnd),
	.combout(\slc|HexBU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexBU|WideOr3~0 .lut_mask = 16'h9086;
defparam \slc|HexBU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N0
fiftyfivenm_lcell_comb \slc|HexBU|WideOr2~0 (
// Equation(s):
// \slc|HexBU|WideOr2~0_combout  = (\slc|ir_reg|IR_out [5] & (\slc|ir_reg|IR_out [4] & ((!\slc|ir_reg|IR_out [7])))) # (!\slc|ir_reg|IR_out [5] & ((\slc|ir_reg|IR_out [6] & ((!\slc|ir_reg|IR_out [7]))) # (!\slc|ir_reg|IR_out [6] & (\slc|ir_reg|IR_out [4]))))

	.dataa(\slc|ir_reg|IR_out [4]),
	.datab(\slc|ir_reg|IR_out [6]),
	.datac(\slc|ir_reg|IR_out [5]),
	.datad(\slc|ir_reg|IR_out [7]),
	.cin(gnd),
	.combout(\slc|HexBU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexBU|WideOr2~0 .lut_mask = 16'h02AE;
defparam \slc|HexBU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N10
fiftyfivenm_lcell_comb \slc|HexBU|WideOr1~0 (
// Equation(s):
// \slc|HexBU|WideOr1~0_combout  = (\slc|ir_reg|IR_out [4] & (\slc|ir_reg|IR_out [7] $ (((\slc|ir_reg|IR_out [5]) # (!\slc|ir_reg|IR_out [6]))))) # (!\slc|ir_reg|IR_out [4] & (!\slc|ir_reg|IR_out [6] & (\slc|ir_reg|IR_out [5] & !\slc|ir_reg|IR_out [7])))

	.dataa(\slc|ir_reg|IR_out [4]),
	.datab(\slc|ir_reg|IR_out [6]),
	.datac(\slc|ir_reg|IR_out [5]),
	.datad(\slc|ir_reg|IR_out [7]),
	.cin(gnd),
	.combout(\slc|HexBU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexBU|WideOr1~0 .lut_mask = 16'h08B2;
defparam \slc|HexBU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N4
fiftyfivenm_lcell_comb \slc|HexBU|WideOr0~0 (
// Equation(s):
// \slc|HexBU|WideOr0~0_combout  = (\slc|ir_reg|IR_out [4] & ((\slc|ir_reg|IR_out [7]) # (\slc|ir_reg|IR_out [6] $ (\slc|ir_reg|IR_out [5])))) # (!\slc|ir_reg|IR_out [4] & ((\slc|ir_reg|IR_out [5]) # (\slc|ir_reg|IR_out [6] $ (\slc|ir_reg|IR_out [7]))))

	.dataa(\slc|ir_reg|IR_out [4]),
	.datab(\slc|ir_reg|IR_out [6]),
	.datac(\slc|ir_reg|IR_out [5]),
	.datad(\slc|ir_reg|IR_out [7]),
	.cin(gnd),
	.combout(\slc|HexBU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexBU|WideOr0~0 .lut_mask = 16'hFB7C;
defparam \slc|HexBU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
fiftyfivenm_lcell_comb \Data_to_SRAM[10]~36 (
// Equation(s):
// \Data_to_SRAM[10]~36_combout  = (\instaRam|WideOr5~10_combout  & (\instaRam|WideOr5~9_combout  & (\instaRam|WideOr5~12_combout  & !\instaRam|Equal34~0_combout )))

	.dataa(\instaRam|WideOr5~10_combout ),
	.datab(\instaRam|WideOr5~9_combout ),
	.datac(\instaRam|WideOr5~12_combout ),
	.datad(\instaRam|Equal34~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[10]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[10]~36 .lut_mask = 16'h0080;
defparam \Data_to_SRAM[10]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N28
fiftyfivenm_lcell_comb \Data_to_SRAM[10]~37 (
// Equation(s):
// \Data_to_SRAM[10]~37_combout  = (!\instaRam|Equal112~0_combout  & (\instaRam|WideOr5~7_combout  & (\instaRam|WideNor0~18_combout  & \Data_to_SRAM[10]~36_combout )))

	.dataa(\instaRam|Equal112~0_combout ),
	.datab(\instaRam|WideOr5~7_combout ),
	.datac(\instaRam|WideNor0~18_combout ),
	.datad(\Data_to_SRAM[10]~36_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[10]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[10]~37 .lut_mask = 16'h4000;
defparam \Data_to_SRAM[10]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N2
fiftyfivenm_lcell_comb \Data_to_SRAM[10]~38 (
// Equation(s):
// \Data_to_SRAM[10]~38_combout  = (\instaRam|state.mem_write~q  & (\slc|mdr_reg|MDR [10])) # (!\instaRam|state.mem_write~q  & (((!\Data_to_SRAM[10]~37_combout ) # (!\instaRam|WideNor0~24_combout ))))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\slc|mdr_reg|MDR [10]),
	.datac(\instaRam|WideNor0~24_combout ),
	.datad(\Data_to_SRAM[10]~37_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[10]~38 .lut_mask = 16'h8DDD;
defparam \Data_to_SRAM[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N22
fiftyfivenm_lcell_comb \slc|mdr_reg|MDR[11]~11 (
// Equation(s):
// \slc|mdr_reg|MDR[11]~11_combout  = (\slc|state_controller|State.S_18~q  & (\slc|pc_reg|GatePC_data [11])) # (!\slc|state_controller|State.S_18~q  & (((\slc|mdr_reg|MDR [11] & \slc|state_controller|State.S_35~q ))))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|pc_reg|GatePC_data [11]),
	.datac(\slc|mdr_reg|MDR [11]),
	.datad(\slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\slc|mdr_reg|MDR[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mdr_reg|MDR[11]~11 .lut_mask = 16'hD888;
defparam \slc|mdr_reg|MDR[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N28
fiftyfivenm_lcell_comb \slc|mdr_reg|MDR[12]~12 (
// Equation(s):
// \slc|mdr_reg|MDR[12]~12_combout  = (\slc|state_controller|State.S_18~q  & (\slc|pc_reg|GatePC_data [12])) # (!\slc|state_controller|State.S_18~q  & (((\slc|mdr_reg|MDR [12] & \slc|state_controller|State.S_35~q ))))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|pc_reg|GatePC_data [12]),
	.datac(\slc|mdr_reg|MDR [12]),
	.datad(\slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\slc|mdr_reg|MDR[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mdr_reg|MDR[12]~12 .lut_mask = 16'hD888;
defparam \slc|mdr_reg|MDR[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N30
fiftyfivenm_lcell_comb \slc|mdr_reg|MDR[13]~13 (
// Equation(s):
// \slc|mdr_reg|MDR[13]~13_combout  = (\slc|state_controller|State.S_18~q  & (\slc|pc_reg|GatePC_data [13])) # (!\slc|state_controller|State.S_18~q  & (((\slc|mdr_reg|MDR [13] & \slc|state_controller|State.S_35~q ))))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|pc_reg|GatePC_data [13]),
	.datac(\slc|mdr_reg|MDR [13]),
	.datad(\slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\slc|mdr_reg|MDR[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mdr_reg|MDR[13]~13 .lut_mask = 16'hD888;
defparam \slc|mdr_reg|MDR[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N16
fiftyfivenm_lcell_comb \slc|mdr_reg|MDR[14]~14 (
// Equation(s):
// \slc|mdr_reg|MDR[14]~14_combout  = (\slc|state_controller|State.S_18~q  & (\slc|pc_reg|GatePC_data [14])) # (!\slc|state_controller|State.S_18~q  & (((\slc|mdr_reg|MDR [14] & \slc|state_controller|State.S_35~q ))))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|pc_reg|GatePC_data [14]),
	.datac(\slc|mdr_reg|MDR [14]),
	.datad(\slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\slc|mdr_reg|MDR[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mdr_reg|MDR[14]~14 .lut_mask = 16'hD888;
defparam \slc|mdr_reg|MDR[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N26
fiftyfivenm_lcell_comb \slc|mdr_reg|MDR[15]~15 (
// Equation(s):
// \slc|mdr_reg|MDR[15]~15_combout  = (\slc|state_controller|State.S_18~q  & (\slc|pc_reg|GatePC_data [15])) # (!\slc|state_controller|State.S_18~q  & (((\slc|mdr_reg|MDR [15] & \slc|state_controller|State.S_35~q ))))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|pc_reg|GatePC_data [15]),
	.datac(\slc|mdr_reg|MDR [15]),
	.datad(\slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\slc|mdr_reg|MDR[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mdr_reg|MDR[15]~15 .lut_mask = 16'hD888;
defparam \slc|mdr_reg|MDR[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y46_N0
fiftyfivenm_ram_block \ram0|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(!\instaRam|state.mem_write~q ),
	.portare(\slc|state_controller|WideOr10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\Data_to_SRAM[15]~51_combout ,\Data_to_SRAM[14]~48_combout ,\Data_to_SRAM[13]~45_combout ,\Data_to_SRAM[12]~44_combout ,\Data_to_SRAM[11]~39_combout ,\Data_to_SRAM[10]~38_combout ,\Data_to_SRAM[9]~35_combout }),
	.portaaddr({\ADDR[9]~9_combout ,\ADDR[8]~8_combout ,\ADDR[7]~7_combout ,\ADDR[6]~6_combout ,\ADDR[5]~5_combout ,\ADDR[4]~4_combout ,\ADDR[3]~3_combout ,\ADDR[2]~2_combout ,\ADDR[1]~1_combout ,\ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated|ALTSYNCRAM";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N18
fiftyfivenm_lcell_comb \slc|mdr_reg|MDR[11]~19 (
// Equation(s):
// \slc|mdr_reg|MDR[11]~19_combout  = (\Reset_ah~combout ) # ((\slc|memory_subsystem|Equal0~4_combout  & ((\slc|state_controller|State.S_33_1~q ) # (!\slc|mdr_reg|MDR[0]~18_combout ))))

	.dataa(\slc|mdr_reg|MDR[0]~18_combout ),
	.datab(\slc|memory_subsystem|Equal0~4_combout ),
	.datac(\Reset_ah~combout ),
	.datad(\slc|state_controller|State.S_33_1~q ),
	.cin(gnd),
	.combout(\slc|mdr_reg|MDR[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mdr_reg|MDR[11]~19 .lut_mask = 16'hFCF4;
defparam \slc|mdr_reg|MDR[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N27
dffeas \slc|mdr_reg|MDR[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mdr_reg|MDR[15]~15_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|mdr_reg|MDR[11]~19_combout ),
	.sload(\slc|state_controller|WideOr10~combout ),
	.ena(\slc|mdr_reg|MDR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mdr_reg|MDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mdr_reg|MDR[15] .is_wysiwyg = "true";
defparam \slc|mdr_reg|MDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
fiftyfivenm_lcell_comb \instaRam|WideOr0~10 (
// Equation(s):
// \instaRam|WideOr0~10_combout  = (!\instaRam|Equal95~4_combout  & (\instaRam|WideNor0~37_combout  & ((!\instaRam|Equal1~5_combout ) # (!\instaRam|Equal3~4_combout ))))

	.dataa(\instaRam|Equal3~4_combout ),
	.datab(\instaRam|Equal1~5_combout ),
	.datac(\instaRam|Equal95~4_combout ),
	.datad(\instaRam|WideNor0~37_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~10 .lut_mask = 16'h0700;
defparam \instaRam|WideOr0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
fiftyfivenm_lcell_comb \Data_to_SRAM[15]~49 (
// Equation(s):
// \Data_to_SRAM[15]~49_combout  = (!\instaRam|Equal29~0_combout  & (\instaRam|WideOr0~4_combout  & ((!\instaRam|Equal25~0_combout ) # (!\instaRam|Equal7~0_combout ))))

	.dataa(\instaRam|Equal7~0_combout ),
	.datab(\instaRam|Equal25~0_combout ),
	.datac(\instaRam|Equal29~0_combout ),
	.datad(\instaRam|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[15]~49 .lut_mask = 16'h0700;
defparam \Data_to_SRAM[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N18
fiftyfivenm_lcell_comb \Data_to_SRAM[15]~50 (
// Equation(s):
// \Data_to_SRAM[15]~50_combout  = (\instaRam|WideOr0~9_combout  & (\instaRam|WideOr0~3_combout  & (\instaRam|WideOr0~10_combout  & \Data_to_SRAM[15]~49_combout )))

	.dataa(\instaRam|WideOr0~9_combout ),
	.datab(\instaRam|WideOr0~3_combout ),
	.datac(\instaRam|WideOr0~10_combout ),
	.datad(\Data_to_SRAM[15]~49_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[15]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[15]~50 .lut_mask = 16'h8000;
defparam \Data_to_SRAM[15]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N28
fiftyfivenm_lcell_comb \Data_to_SRAM[15]~51 (
// Equation(s):
// \Data_to_SRAM[15]~51_combout  = (\instaRam|state.mem_write~q  & (((\slc|mdr_reg|MDR [15])))) # (!\instaRam|state.mem_write~q  & (((!\Data_to_SRAM[15]~50_combout )) # (!\instaRam|WideOr0~11_combout )))

	.dataa(\instaRam|WideOr0~11_combout ),
	.datab(\slc|mdr_reg|MDR [15]),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\Data_to_SRAM[15]~50_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[15]~51 .lut_mask = 16'hC5CF;
defparam \Data_to_SRAM[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N17
dffeas \slc|mdr_reg|MDR[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mdr_reg|MDR[14]~14_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|mdr_reg|MDR[11]~19_combout ),
	.sload(\slc|state_controller|WideOr10~combout ),
	.ena(\slc|mdr_reg|MDR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mdr_reg|MDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mdr_reg|MDR[14] .is_wysiwyg = "true";
defparam \slc|mdr_reg|MDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N30
fiftyfivenm_lcell_comb \Data_to_SRAM[14]~46 (
// Equation(s):
// \Data_to_SRAM[14]~46_combout  = (((!\instaRam|WideOr1~2_combout ) # (!\instaRam|WideOr2~0_combout )) # (!\instaRam|WideOr1~3_combout )) # (!\instaRam|WideOr0~3_combout )

	.dataa(\instaRam|WideOr0~3_combout ),
	.datab(\instaRam|WideOr1~3_combout ),
	.datac(\instaRam|WideOr2~0_combout ),
	.datad(\instaRam|WideOr1~2_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[14]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[14]~46 .lut_mask = 16'h7FFF;
defparam \Data_to_SRAM[14]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N18
fiftyfivenm_lcell_comb \instaRam|WideOr1~5 (
// Equation(s):
// \instaRam|WideOr1~5_combout  = (\instaRam|WideOr8~1_combout  & (!\instaRam|Equal143~2_combout  & (\instaRam|WideOr1~4_combout  & \instaRam|WideOr13~5_combout )))

	.dataa(\instaRam|WideOr8~1_combout ),
	.datab(\instaRam|Equal143~2_combout ),
	.datac(\instaRam|WideOr1~4_combout ),
	.datad(\instaRam|WideOr13~5_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~5 .lut_mask = 16'h2000;
defparam \instaRam|WideOr1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N28
fiftyfivenm_lcell_comb \Data_to_SRAM[14]~47 (
// Equation(s):
// \Data_to_SRAM[14]~47_combout  = (\Data_to_SRAM[14]~46_combout ) # (((!\instaRam|WideOr1~5_combout ) # (!\instaRam|WideNor0~33_combout )) # (!\instaRam|WideOr0~10_combout ))

	.dataa(\Data_to_SRAM[14]~46_combout ),
	.datab(\instaRam|WideOr0~10_combout ),
	.datac(\instaRam|WideNor0~33_combout ),
	.datad(\instaRam|WideOr1~5_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[14]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[14]~47 .lut_mask = 16'hBFFF;
defparam \Data_to_SRAM[14]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N6
fiftyfivenm_lcell_comb \Data_to_SRAM[14]~48 (
// Equation(s):
// \Data_to_SRAM[14]~48_combout  = (\instaRam|state.mem_write~q  & (\slc|mdr_reg|MDR [14])) # (!\instaRam|state.mem_write~q  & ((\Data_to_SRAM[14]~47_combout )))

	.dataa(gnd),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\slc|mdr_reg|MDR [14]),
	.datad(\Data_to_SRAM[14]~47_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[14]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[14]~48 .lut_mask = 16'hF3C0;
defparam \Data_to_SRAM[14]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N31
dffeas \slc|mdr_reg|MDR[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mdr_reg|MDR[13]~13_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|mdr_reg|MDR[11]~19_combout ),
	.sload(\slc|state_controller|WideOr10~combout ),
	.ena(\slc|mdr_reg|MDR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mdr_reg|MDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mdr_reg|MDR[13] .is_wysiwyg = "true";
defparam \slc|mdr_reg|MDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
fiftyfivenm_lcell_comb \instaRam|WideOr2~1 (
// Equation(s):
// \instaRam|WideOr2~1_combout  = ((\instaRam|Equal131~3_combout ) # ((\instaRam|Equal131~2_combout  & \instaRam|Equal17~0_combout ))) # (!\instaRam|WideOr2~0_combout )

	.dataa(\instaRam|Equal131~2_combout ),
	.datab(\instaRam|Equal17~0_combout ),
	.datac(\instaRam|WideOr2~0_combout ),
	.datad(\instaRam|Equal131~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr2~1 .lut_mask = 16'hFF8F;
defparam \instaRam|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N24
fiftyfivenm_lcell_comb \Data_to_SRAM[13]~45 (
// Equation(s):
// \Data_to_SRAM[13]~45_combout  = (\instaRam|state.mem_write~q  & (\slc|mdr_reg|MDR [13])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr2~1_combout ) # (!\instaRam|WideOr1~5_combout ))))

	.dataa(\slc|mdr_reg|MDR [13]),
	.datab(\instaRam|WideOr2~1_combout ),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\instaRam|WideOr1~5_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[13]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[13]~45 .lut_mask = 16'hACAF;
defparam \Data_to_SRAM[13]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N29
dffeas \slc|mdr_reg|MDR[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mdr_reg|MDR[12]~12_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|mdr_reg|MDR[11]~19_combout ),
	.sload(\slc|state_controller|WideOr10~combout ),
	.ena(\slc|mdr_reg|MDR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mdr_reg|MDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mdr_reg|MDR[12] .is_wysiwyg = "true";
defparam \slc|mdr_reg|MDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N18
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~40 (
// Equation(s):
// \Data_to_SRAM[12]~40_combout  = (\Data_to_SRAM[12]~9_combout  & (\Data_to_SRAM[12]~10_combout  & \Data_to_SRAM[12]~12_combout ))

	.dataa(gnd),
	.datab(\Data_to_SRAM[12]~9_combout ),
	.datac(\Data_to_SRAM[12]~10_combout ),
	.datad(\Data_to_SRAM[12]~12_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~40 .lut_mask = 16'hC000;
defparam \Data_to_SRAM[12]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
fiftyfivenm_lcell_comb \instaRam|Equal61~4 (
// Equation(s):
// \instaRam|Equal61~4_combout  = (\instaRam|address [3] & (\instaRam|address [4] & (\instaRam|Equal33~0_combout  & \instaRam|Equal5~0_combout )))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal33~0_combout ),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal61~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal61~4 .lut_mask = 16'h8000;
defparam \instaRam|Equal61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~41 (
// Equation(s):
// \Data_to_SRAM[12]~41_combout  = (!\instaRam|Equal61~4_combout  & (!\instaRam|Equal101~4_combout  & (!\instaRam|Equal107~0_combout  & \Data_to_SRAM[12]~27_combout )))

	.dataa(\instaRam|Equal61~4_combout ),
	.datab(\instaRam|Equal101~4_combout ),
	.datac(\instaRam|Equal107~0_combout ),
	.datad(\Data_to_SRAM[12]~27_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~41 .lut_mask = 16'h0100;
defparam \Data_to_SRAM[12]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N0
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~42 (
// Equation(s):
// \Data_to_SRAM[12]~42_combout  = (\instaRam|WideOr1~0_combout  & (\Data_to_SRAM[12]~52_combout  & \Data_to_SRAM[12]~41_combout ))

	.dataa(\instaRam|WideOr1~0_combout ),
	.datab(gnd),
	.datac(\Data_to_SRAM[12]~52_combout ),
	.datad(\Data_to_SRAM[12]~41_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~42 .lut_mask = 16'hA000;
defparam \Data_to_SRAM[12]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N22
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~43 (
// Equation(s):
// \Data_to_SRAM[12]~43_combout  = (\Data_to_SRAM[12]~40_combout  & (\Data_to_SRAM[12]~19_combout  & (\Data_to_SRAM[12]~18_combout  & \Data_to_SRAM[12]~42_combout )))

	.dataa(\Data_to_SRAM[12]~40_combout ),
	.datab(\Data_to_SRAM[12]~19_combout ),
	.datac(\Data_to_SRAM[12]~18_combout ),
	.datad(\Data_to_SRAM[12]~42_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~43 .lut_mask = 16'h8000;
defparam \Data_to_SRAM[12]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N0
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~44 (
// Equation(s):
// \Data_to_SRAM[12]~44_combout  = (\instaRam|state.mem_write~q  & ((\slc|mdr_reg|MDR [12]) # ((\Data_to_SRAM[12]~43_combout  & \Data_to_SRAM[12]~20_combout )))) # (!\instaRam|state.mem_write~q  & (((\Data_to_SRAM[12]~43_combout  & 
// \Data_to_SRAM[12]~20_combout ))))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\slc|mdr_reg|MDR [12]),
	.datac(\Data_to_SRAM[12]~43_combout ),
	.datad(\Data_to_SRAM[12]~20_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~44 .lut_mask = 16'hF888;
defparam \Data_to_SRAM[12]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N23
dffeas \slc|mdr_reg|MDR[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mdr_reg|MDR[11]~11_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|mdr_reg|MDR[11]~19_combout ),
	.sload(\slc|state_controller|WideOr10~combout ),
	.ena(\slc|mdr_reg|MDR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mdr_reg|MDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mdr_reg|MDR[11] .is_wysiwyg = "true";
defparam \slc|mdr_reg|MDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N2
fiftyfivenm_lcell_comb \instaRam|WideOr4~7 (
// Equation(s):
// \instaRam|WideOr4~7_combout  = (\instaRam|Equal132~0_combout  & ((\instaRam|Equal17~0_combout ) # ((\instaRam|Equal0~3_combout  & \instaRam|Equal3~3_combout )))) # (!\instaRam|Equal132~0_combout  & (\instaRam|Equal0~3_combout  & 
// (\instaRam|Equal3~3_combout )))

	.dataa(\instaRam|Equal132~0_combout ),
	.datab(\instaRam|Equal0~3_combout ),
	.datac(\instaRam|Equal3~3_combout ),
	.datad(\instaRam|Equal17~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~7 .lut_mask = 16'hEAC0;
defparam \instaRam|WideOr4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N24
fiftyfivenm_lcell_comb \instaRam|WideOr4~6 (
// Equation(s):
// \instaRam|WideOr4~6_combout  = (((\instaRam|Equal8~0_combout  & \instaRam|Equal0~3_combout )) # (!\instaRam|WideOr4~0_combout )) # (!\instaRam|WideOr4~3_combout )

	.dataa(\instaRam|WideOr4~3_combout ),
	.datab(\instaRam|Equal8~0_combout ),
	.datac(\instaRam|Equal0~3_combout ),
	.datad(\instaRam|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~6 .lut_mask = 16'hD5FF;
defparam \instaRam|WideOr4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N0
fiftyfivenm_lcell_comb \instaRam|WideOr4~8 (
// Equation(s):
// \instaRam|WideOr4~8_combout  = ((\instaRam|WideOr4~7_combout ) # ((\instaRam|Equal60~4_combout ) # (\instaRam|WideOr4~6_combout ))) # (!\instaRam|WideOr8~1_combout )

	.dataa(\instaRam|WideOr8~1_combout ),
	.datab(\instaRam|WideOr4~7_combout ),
	.datac(\instaRam|Equal60~4_combout ),
	.datad(\instaRam|WideOr4~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~8 .lut_mask = 16'hFFFD;
defparam \instaRam|WideOr4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N22
fiftyfivenm_lcell_comb \instaRam|WideOr4 (
// Equation(s):
// \instaRam|WideOr4~combout  = ((\instaRam|WideOr4~8_combout ) # ((!\instaRam|WideNor0~34_combout ) # (!\instaRam|WideOr7~3_combout ))) # (!\instaRam|WideOr4~5_combout )

	.dataa(\instaRam|WideOr4~5_combout ),
	.datab(\instaRam|WideOr4~8_combout ),
	.datac(\instaRam|WideOr7~3_combout ),
	.datad(\instaRam|WideNor0~34_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4 .lut_mask = 16'hDFFF;
defparam \instaRam|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N28
fiftyfivenm_lcell_comb \Data_to_SRAM[11]~39 (
// Equation(s):
// \Data_to_SRAM[11]~39_combout  = (\instaRam|state.mem_write~q  & (\slc|mdr_reg|MDR [11])) # (!\instaRam|state.mem_write~q  & ((\instaRam|WideOr4~combout )))

	.dataa(\slc|mdr_reg|MDR [11]),
	.datab(\instaRam|state.mem_write~q ),
	.datac(gnd),
	.datad(\instaRam|WideOr4~combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[11]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[11]~39 .lut_mask = 16'hBB88;
defparam \Data_to_SRAM[11]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N14
fiftyfivenm_lcell_comb \slc|mdr_reg|MDR[9]~9 (
// Equation(s):
// \slc|mdr_reg|MDR[9]~9_combout  = (\slc|memory_subsystem|Equal0~4_combout  & ((\SW[9]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\slc|memory_subsystem|Equal0~4_combout ),
	.datab(\ram0|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\slc|mdr_reg|MDR[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mdr_reg|MDR[9]~9 .lut_mask = 16'hEE44;
defparam \slc|mdr_reg|MDR[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N22
fiftyfivenm_lcell_comb \slc|tristate_buff|bus_data[9]~9 (
// Equation(s):
// \slc|tristate_buff|bus_data[9]~9_combout  = (\slc|state_controller|State.S_18~q  & (((\slc|pc_reg|GatePC_data [9])))) # (!\slc|state_controller|State.S_18~q  & (\slc|mdr_reg|MDR [9] & (\slc|state_controller|State.S_35~q )))

	.dataa(\slc|mdr_reg|MDR [9]),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\slc|state_controller|State.S_18~q ),
	.datad(\slc|pc_reg|GatePC_data [9]),
	.cin(gnd),
	.combout(\slc|tristate_buff|bus_data[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|tristate_buff|bus_data[9]~9 .lut_mask = 16'hF808;
defparam \slc|tristate_buff|bus_data[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y46_N15
dffeas \slc|mdr_reg|MDR[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mdr_reg|MDR[9]~9_combout ),
	.asdata(\slc|tristate_buff|bus_data[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(!\slc|state_controller|WideOr10~combout ),
	.ena(\slc|mdr_reg|MDR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mdr_reg|MDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mdr_reg|MDR[9] .is_wysiwyg = "true";
defparam \slc|mdr_reg|MDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N10
fiftyfivenm_lcell_comb \instaRam|WideOr6~8 (
// Equation(s):
// \instaRam|WideOr6~8_combout  = (\instaRam|Equal69~4_combout ) # ((\instaRam|Equal142~2_combout ) # ((\instaRam|Equal0~0_combout  & \instaRam|Equal26~0_combout )))

	.dataa(\instaRam|Equal0~0_combout ),
	.datab(\instaRam|Equal26~0_combout ),
	.datac(\instaRam|Equal69~4_combout ),
	.datad(\instaRam|Equal142~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~8 .lut_mask = 16'hFFF8;
defparam \instaRam|WideOr6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N0
fiftyfivenm_lcell_comb \instaRam|WideOr6~9 (
// Equation(s):
// \instaRam|WideOr6~9_combout  = (\instaRam|Equal127~0_combout ) # ((\instaRam|Equal114~0_combout ) # ((\instaRam|WideOr6~8_combout ) # (!\instaRam|WideOr6~0_combout )))

	.dataa(\instaRam|Equal127~0_combout ),
	.datab(\instaRam|Equal114~0_combout ),
	.datac(\instaRam|WideOr6~0_combout ),
	.datad(\instaRam|WideOr6~8_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~9 .lut_mask = 16'hFFEF;
defparam \instaRam|WideOr6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N8
fiftyfivenm_lcell_comb \instaRam|WideOr6~10 (
// Equation(s):
// \instaRam|WideOr6~10_combout  = (((\instaRam|WideOr6~9_combout ) # (!\instaRam|WideOr6~6_combout )) # (!\instaRam|WideOr6~7_combout )) # (!\instaRam|WideOr6~4_combout )

	.dataa(\instaRam|WideOr6~4_combout ),
	.datab(\instaRam|WideOr6~7_combout ),
	.datac(\instaRam|WideOr6~6_combout ),
	.datad(\instaRam|WideOr6~9_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~10 .lut_mask = 16'hFF7F;
defparam \instaRam|WideOr6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N26
fiftyfivenm_lcell_comb \Data_to_SRAM[9]~35 (
// Equation(s):
// \Data_to_SRAM[9]~35_combout  = (\instaRam|state.mem_write~q  & (\slc|mdr_reg|MDR [9])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr6~10_combout ) # (!\instaRam|WideNor0~17_combout ))))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\slc|mdr_reg|MDR [9]),
	.datac(\instaRam|WideOr6~10_combout ),
	.datad(\instaRam|WideNor0~17_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[9]~35 .lut_mask = 16'hD8DD;
defparam \Data_to_SRAM[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N25
dffeas \slc|mdr_reg|MDR[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|mdr_reg|MDR[10]~10_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|mdr_reg|MDR[11]~19_combout ),
	.sload(\slc|state_controller|WideOr10~combout ),
	.ena(\slc|mdr_reg|MDR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|mdr_reg|MDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|mdr_reg|MDR[10] .is_wysiwyg = "true";
defparam \slc|mdr_reg|MDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N24
fiftyfivenm_lcell_comb \slc|mdr_reg|MDR[10]~10 (
// Equation(s):
// \slc|mdr_reg|MDR[10]~10_combout  = (\slc|state_controller|State.S_18~q  & (\slc|pc_reg|GatePC_data [10])) # (!\slc|state_controller|State.S_18~q  & (((\slc|mdr_reg|MDR [10] & \slc|state_controller|State.S_35~q ))))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|pc_reg|GatePC_data [10]),
	.datac(\slc|mdr_reg|MDR [10]),
	.datad(\slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\slc|mdr_reg|MDR[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \slc|mdr_reg|MDR[10]~10 .lut_mask = 16'hD888;
defparam \slc|mdr_reg|MDR[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N8
fiftyfivenm_lcell_comb \slc|ir_reg|IR_out~43 (
// Equation(s):
// \slc|ir_reg|IR_out~43_combout  = (\slc|mdr_reg|MDR[10]~10_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|mdr_reg|MDR[10]~10_combout ),
	.cin(gnd),
	.combout(\slc|ir_reg|IR_out~43_combout ),
	.cout());
// synopsys translate_off
defparam \slc|ir_reg|IR_out~43 .lut_mask = 16'hFA00;
defparam \slc|ir_reg|IR_out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N9
dffeas \slc|ir_reg|IR_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|ir_reg|IR_out~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|ir_reg|IR_out[8]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|ir_reg|IR_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|ir_reg|IR_out[10] .is_wysiwyg = "true";
defparam \slc|ir_reg|IR_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N4
fiftyfivenm_lcell_comb \slc|ir_reg|IR_out~41 (
// Equation(s):
// \slc|ir_reg|IR_out~41_combout  = (\slc|tristate_buff|bus_data[8]~8_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\slc|tristate_buff|bus_data[8]~8_combout ),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|ir_reg|IR_out~41_combout ),
	.cout());
// synopsys translate_off
defparam \slc|ir_reg|IR_out~41 .lut_mask = 16'hCCC0;
defparam \slc|ir_reg|IR_out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y46_N5
dffeas \slc|ir_reg|IR_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|ir_reg|IR_out~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|ir_reg|IR_out[8]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|ir_reg|IR_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|ir_reg|IR_out[8] .is_wysiwyg = "true";
defparam \slc|ir_reg|IR_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N30
fiftyfivenm_lcell_comb \slc|ir_reg|IR_out~42 (
// Equation(s):
// \slc|ir_reg|IR_out~42_combout  = (\slc|tristate_buff|bus_data[9]~9_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|tristate_buff|bus_data[9]~9_combout ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|ir_reg|IR_out~42_combout ),
	.cout());
// synopsys translate_off
defparam \slc|ir_reg|IR_out~42 .lut_mask = 16'hF0C0;
defparam \slc|ir_reg|IR_out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y46_N31
dffeas \slc|ir_reg|IR_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|ir_reg|IR_out~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|ir_reg|IR_out[8]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|ir_reg|IR_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|ir_reg|IR_out[9] .is_wysiwyg = "true";
defparam \slc|ir_reg|IR_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N28
fiftyfivenm_lcell_comb \slc|ir_reg|IR_out~44 (
// Equation(s):
// \slc|ir_reg|IR_out~44_combout  = (\slc|mdr_reg|MDR[11]~11_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|mdr_reg|MDR[11]~11_combout ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|ir_reg|IR_out~44_combout ),
	.cout());
// synopsys translate_off
defparam \slc|ir_reg|IR_out~44 .lut_mask = 16'hF0C0;
defparam \slc|ir_reg|IR_out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y46_N29
dffeas \slc|ir_reg|IR_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|ir_reg|IR_out~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|ir_reg|IR_out[8]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|ir_reg|IR_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|ir_reg|IR_out[11] .is_wysiwyg = "true";
defparam \slc|ir_reg|IR_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N10
fiftyfivenm_lcell_comb \slc|HexAL|WideOr6~0 (
// Equation(s):
// \slc|HexAL|WideOr6~0_combout  = (\slc|ir_reg|IR_out [10] & (!\slc|ir_reg|IR_out [9] & (\slc|ir_reg|IR_out [8] $ (!\slc|ir_reg|IR_out [11])))) # (!\slc|ir_reg|IR_out [10] & (\slc|ir_reg|IR_out [8] & (\slc|ir_reg|IR_out [9] $ (!\slc|ir_reg|IR_out [11]))))

	.dataa(\slc|ir_reg|IR_out [10]),
	.datab(\slc|ir_reg|IR_out [8]),
	.datac(\slc|ir_reg|IR_out [9]),
	.datad(\slc|ir_reg|IR_out [11]),
	.cin(gnd),
	.combout(\slc|HexAL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexAL|WideOr6~0 .lut_mask = 16'h4806;
defparam \slc|HexAL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N12
fiftyfivenm_lcell_comb \slc|HexAL|WideOr5~0 (
// Equation(s):
// \slc|HexAL|WideOr5~0_combout  = (\slc|ir_reg|IR_out [9] & ((\slc|ir_reg|IR_out [8] & ((\slc|ir_reg|IR_out [11]))) # (!\slc|ir_reg|IR_out [8] & (\slc|ir_reg|IR_out [10])))) # (!\slc|ir_reg|IR_out [9] & (\slc|ir_reg|IR_out [10] & (\slc|ir_reg|IR_out [8] $ 
// (\slc|ir_reg|IR_out [11]))))

	.dataa(\slc|ir_reg|IR_out [10]),
	.datab(\slc|ir_reg|IR_out [8]),
	.datac(\slc|ir_reg|IR_out [9]),
	.datad(\slc|ir_reg|IR_out [11]),
	.cin(gnd),
	.combout(\slc|HexAL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexAL|WideOr5~0 .lut_mask = 16'hE228;
defparam \slc|HexAL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N6
fiftyfivenm_lcell_comb \slc|HexAL|WideOr4~0 (
// Equation(s):
// \slc|HexAL|WideOr4~0_combout  = (\slc|ir_reg|IR_out [10] & (\slc|ir_reg|IR_out [11] & ((\slc|ir_reg|IR_out [9]) # (!\slc|ir_reg|IR_out [8])))) # (!\slc|ir_reg|IR_out [10] & (!\slc|ir_reg|IR_out [8] & (\slc|ir_reg|IR_out [9] & !\slc|ir_reg|IR_out [11])))

	.dataa(\slc|ir_reg|IR_out [10]),
	.datab(\slc|ir_reg|IR_out [8]),
	.datac(\slc|ir_reg|IR_out [9]),
	.datad(\slc|ir_reg|IR_out [11]),
	.cin(gnd),
	.combout(\slc|HexAL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexAL|WideOr4~0 .lut_mask = 16'hA210;
defparam \slc|HexAL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N24
fiftyfivenm_lcell_comb \slc|HexAL|WideOr3~0 (
// Equation(s):
// \slc|HexAL|WideOr3~0_combout  = (\slc|ir_reg|IR_out [9] & ((\slc|ir_reg|IR_out [10] & (\slc|ir_reg|IR_out [8])) # (!\slc|ir_reg|IR_out [10] & (!\slc|ir_reg|IR_out [8] & \slc|ir_reg|IR_out [11])))) # (!\slc|ir_reg|IR_out [9] & (!\slc|ir_reg|IR_out [11] & 
// (\slc|ir_reg|IR_out [10] $ (\slc|ir_reg|IR_out [8]))))

	.dataa(\slc|ir_reg|IR_out [10]),
	.datab(\slc|ir_reg|IR_out [8]),
	.datac(\slc|ir_reg|IR_out [9]),
	.datad(\slc|ir_reg|IR_out [11]),
	.cin(gnd),
	.combout(\slc|HexAL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexAL|WideOr3~0 .lut_mask = 16'h9086;
defparam \slc|HexAL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N2
fiftyfivenm_lcell_comb \slc|HexAL|WideOr2~0 (
// Equation(s):
// \slc|HexAL|WideOr2~0_combout  = (\slc|ir_reg|IR_out [9] & (((\slc|ir_reg|IR_out [8] & !\slc|ir_reg|IR_out [11])))) # (!\slc|ir_reg|IR_out [9] & ((\slc|ir_reg|IR_out [10] & ((!\slc|ir_reg|IR_out [11]))) # (!\slc|ir_reg|IR_out [10] & (\slc|ir_reg|IR_out 
// [8]))))

	.dataa(\slc|ir_reg|IR_out [10]),
	.datab(\slc|ir_reg|IR_out [8]),
	.datac(\slc|ir_reg|IR_out [9]),
	.datad(\slc|ir_reg|IR_out [11]),
	.cin(gnd),
	.combout(\slc|HexAL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexAL|WideOr2~0 .lut_mask = 16'h04CE;
defparam \slc|HexAL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N20
fiftyfivenm_lcell_comb \slc|HexAL|WideOr1~0 (
// Equation(s):
// \slc|HexAL|WideOr1~0_combout  = (\slc|ir_reg|IR_out [10] & (\slc|ir_reg|IR_out [8] & (\slc|ir_reg|IR_out [9] $ (\slc|ir_reg|IR_out [11])))) # (!\slc|ir_reg|IR_out [10] & (!\slc|ir_reg|IR_out [11] & ((\slc|ir_reg|IR_out [8]) # (\slc|ir_reg|IR_out [9]))))

	.dataa(\slc|ir_reg|IR_out [10]),
	.datab(\slc|ir_reg|IR_out [8]),
	.datac(\slc|ir_reg|IR_out [9]),
	.datad(\slc|ir_reg|IR_out [11]),
	.cin(gnd),
	.combout(\slc|HexAL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexAL|WideOr1~0 .lut_mask = 16'h08D4;
defparam \slc|HexAL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N18
fiftyfivenm_lcell_comb \slc|HexAL|WideOr0~0 (
// Equation(s):
// \slc|HexAL|WideOr0~0_combout  = (\slc|ir_reg|IR_out [8] & ((\slc|ir_reg|IR_out [11]) # (\slc|ir_reg|IR_out [10] $ (\slc|ir_reg|IR_out [9])))) # (!\slc|ir_reg|IR_out [8] & ((\slc|ir_reg|IR_out [9]) # (\slc|ir_reg|IR_out [10] $ (\slc|ir_reg|IR_out [11]))))

	.dataa(\slc|ir_reg|IR_out [10]),
	.datab(\slc|ir_reg|IR_out [8]),
	.datac(\slc|ir_reg|IR_out [9]),
	.datad(\slc|ir_reg|IR_out [11]),
	.cin(gnd),
	.combout(\slc|HexAL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexAL|WideOr0~0 .lut_mask = 16'hFD7A;
defparam \slc|HexAL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N26
fiftyfivenm_lcell_comb \slc|ir_reg|IR_out~45 (
// Equation(s):
// \slc|ir_reg|IR_out~45_combout  = (\slc|mdr_reg|MDR[12]~12_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|mdr_reg|MDR[12]~12_combout ),
	.cin(gnd),
	.combout(\slc|ir_reg|IR_out~45_combout ),
	.cout());
// synopsys translate_off
defparam \slc|ir_reg|IR_out~45 .lut_mask = 16'hFA00;
defparam \slc|ir_reg|IR_out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N27
dffeas \slc|ir_reg|IR_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|ir_reg|IR_out~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|ir_reg|IR_out[8]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|ir_reg|IR_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|ir_reg|IR_out[12] .is_wysiwyg = "true";
defparam \slc|ir_reg|IR_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N16
fiftyfivenm_lcell_comb \slc|ir_reg|IR_out~47 (
// Equation(s):
// \slc|ir_reg|IR_out~47_combout  = (\slc|mdr_reg|MDR[14]~14_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\slc|mdr_reg|MDR[14]~14_combout ),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|ir_reg|IR_out~47_combout ),
	.cout());
// synopsys translate_off
defparam \slc|ir_reg|IR_out~47 .lut_mask = 16'hCCC0;
defparam \slc|ir_reg|IR_out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y46_N17
dffeas \slc|ir_reg|IR_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|ir_reg|IR_out~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|ir_reg|IR_out[8]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|ir_reg|IR_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|ir_reg|IR_out[14] .is_wysiwyg = "true";
defparam \slc|ir_reg|IR_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N16
fiftyfivenm_lcell_comb \slc|ir_reg|IR_out~46 (
// Equation(s):
// \slc|ir_reg|IR_out~46_combout  = (\slc|mdr_reg|MDR[13]~13_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|mdr_reg|MDR[13]~13_combout ),
	.cin(gnd),
	.combout(\slc|ir_reg|IR_out~46_combout ),
	.cout());
// synopsys translate_off
defparam \slc|ir_reg|IR_out~46 .lut_mask = 16'hFA00;
defparam \slc|ir_reg|IR_out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N17
dffeas \slc|ir_reg|IR_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|ir_reg|IR_out~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|ir_reg|IR_out[8]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|ir_reg|IR_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|ir_reg|IR_out[13] .is_wysiwyg = "true";
defparam \slc|ir_reg|IR_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N24
fiftyfivenm_lcell_comb \slc|ir_reg|IR_out~48 (
// Equation(s):
// \slc|ir_reg|IR_out~48_combout  = (\slc|mdr_reg|MDR[15]~15_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\slc|mdr_reg|MDR[15]~15_combout ),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|ir_reg|IR_out~48_combout ),
	.cout());
// synopsys translate_off
defparam \slc|ir_reg|IR_out~48 .lut_mask = 16'hCCC0;
defparam \slc|ir_reg|IR_out~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y46_N25
dffeas \slc|ir_reg|IR_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|ir_reg|IR_out~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|ir_reg|IR_out[8]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|ir_reg|IR_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|ir_reg|IR_out[15] .is_wysiwyg = "true";
defparam \slc|ir_reg|IR_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N20
fiftyfivenm_lcell_comb \slc|HexAU|WideOr6~0 (
// Equation(s):
// \slc|HexAU|WideOr6~0_combout  = (\slc|ir_reg|IR_out [14] & (!\slc|ir_reg|IR_out [13] & (\slc|ir_reg|IR_out [12] $ (!\slc|ir_reg|IR_out [15])))) # (!\slc|ir_reg|IR_out [14] & (\slc|ir_reg|IR_out [12] & (\slc|ir_reg|IR_out [13] $ (!\slc|ir_reg|IR_out 
// [15]))))

	.dataa(\slc|ir_reg|IR_out [12]),
	.datab(\slc|ir_reg|IR_out [14]),
	.datac(\slc|ir_reg|IR_out [13]),
	.datad(\slc|ir_reg|IR_out [15]),
	.cin(gnd),
	.combout(\slc|HexAU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexAU|WideOr6~0 .lut_mask = 16'h2806;
defparam \slc|HexAU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N18
fiftyfivenm_lcell_comb \slc|HexAU|WideOr5~0 (
// Equation(s):
// \slc|HexAU|WideOr5~0_combout  = (\slc|ir_reg|IR_out [13] & ((\slc|ir_reg|IR_out [12] & ((\slc|ir_reg|IR_out [15]))) # (!\slc|ir_reg|IR_out [12] & (\slc|ir_reg|IR_out [14])))) # (!\slc|ir_reg|IR_out [13] & (\slc|ir_reg|IR_out [14] & (\slc|ir_reg|IR_out 
// [12] $ (\slc|ir_reg|IR_out [15]))))

	.dataa(\slc|ir_reg|IR_out [12]),
	.datab(\slc|ir_reg|IR_out [14]),
	.datac(\slc|ir_reg|IR_out [13]),
	.datad(\slc|ir_reg|IR_out [15]),
	.cin(gnd),
	.combout(\slc|HexAU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexAU|WideOr5~0 .lut_mask = 16'hE448;
defparam \slc|HexAU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N28
fiftyfivenm_lcell_comb \slc|HexAU|WideOr4~0 (
// Equation(s):
// \slc|HexAU|WideOr4~0_combout  = (\slc|ir_reg|IR_out [14] & (\slc|ir_reg|IR_out [15] & ((\slc|ir_reg|IR_out [13]) # (!\slc|ir_reg|IR_out [12])))) # (!\slc|ir_reg|IR_out [14] & (!\slc|ir_reg|IR_out [12] & (\slc|ir_reg|IR_out [13] & !\slc|ir_reg|IR_out 
// [15])))

	.dataa(\slc|ir_reg|IR_out [12]),
	.datab(\slc|ir_reg|IR_out [14]),
	.datac(\slc|ir_reg|IR_out [13]),
	.datad(\slc|ir_reg|IR_out [15]),
	.cin(gnd),
	.combout(\slc|HexAU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexAU|WideOr4~0 .lut_mask = 16'hC410;
defparam \slc|HexAU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N6
fiftyfivenm_lcell_comb \slc|HexAU|WideOr3~0 (
// Equation(s):
// \slc|HexAU|WideOr3~0_combout  = (\slc|ir_reg|IR_out [13] & ((\slc|ir_reg|IR_out [12] & (\slc|ir_reg|IR_out [14])) # (!\slc|ir_reg|IR_out [12] & (!\slc|ir_reg|IR_out [14] & \slc|ir_reg|IR_out [15])))) # (!\slc|ir_reg|IR_out [13] & (!\slc|ir_reg|IR_out [15] 
// & (\slc|ir_reg|IR_out [12] $ (\slc|ir_reg|IR_out [14]))))

	.dataa(\slc|ir_reg|IR_out [12]),
	.datab(\slc|ir_reg|IR_out [14]),
	.datac(\slc|ir_reg|IR_out [13]),
	.datad(\slc|ir_reg|IR_out [15]),
	.cin(gnd),
	.combout(\slc|HexAU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexAU|WideOr3~0 .lut_mask = 16'h9086;
defparam \slc|HexAU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N12
fiftyfivenm_lcell_comb \slc|HexAU|WideOr2~0 (
// Equation(s):
// \slc|HexAU|WideOr2~0_combout  = (\slc|ir_reg|IR_out [13] & (\slc|ir_reg|IR_out [12] & ((!\slc|ir_reg|IR_out [15])))) # (!\slc|ir_reg|IR_out [13] & ((\slc|ir_reg|IR_out [14] & ((!\slc|ir_reg|IR_out [15]))) # (!\slc|ir_reg|IR_out [14] & (\slc|ir_reg|IR_out 
// [12]))))

	.dataa(\slc|ir_reg|IR_out [12]),
	.datab(\slc|ir_reg|IR_out [14]),
	.datac(\slc|ir_reg|IR_out [13]),
	.datad(\slc|ir_reg|IR_out [15]),
	.cin(gnd),
	.combout(\slc|HexAU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexAU|WideOr2~0 .lut_mask = 16'h02AE;
defparam \slc|HexAU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N2
fiftyfivenm_lcell_comb \slc|HexAU|WideOr1~0 (
// Equation(s):
// \slc|HexAU|WideOr1~0_combout  = (\slc|ir_reg|IR_out [12] & (\slc|ir_reg|IR_out [15] $ (((\slc|ir_reg|IR_out [13]) # (!\slc|ir_reg|IR_out [14]))))) # (!\slc|ir_reg|IR_out [12] & (!\slc|ir_reg|IR_out [14] & (\slc|ir_reg|IR_out [13] & !\slc|ir_reg|IR_out 
// [15])))

	.dataa(\slc|ir_reg|IR_out [12]),
	.datab(\slc|ir_reg|IR_out [14]),
	.datac(\slc|ir_reg|IR_out [13]),
	.datad(\slc|ir_reg|IR_out [15]),
	.cin(gnd),
	.combout(\slc|HexAU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexAU|WideOr1~0 .lut_mask = 16'h08B2;
defparam \slc|HexAU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N16
fiftyfivenm_lcell_comb \slc|HexAU|WideOr0~0 (
// Equation(s):
// \slc|HexAU|WideOr0~0_combout  = (\slc|ir_reg|IR_out [12] & ((\slc|ir_reg|IR_out [15]) # (\slc|ir_reg|IR_out [14] $ (\slc|ir_reg|IR_out [13])))) # (!\slc|ir_reg|IR_out [12] & ((\slc|ir_reg|IR_out [13]) # (\slc|ir_reg|IR_out [14] $ (\slc|ir_reg|IR_out 
// [15]))))

	.dataa(\slc|ir_reg|IR_out [12]),
	.datab(\slc|ir_reg|IR_out [14]),
	.datac(\slc|ir_reg|IR_out [13]),
	.datad(\slc|ir_reg|IR_out [15]),
	.cin(gnd),
	.combout(\slc|HexAU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|HexAU|WideOr0~0 .lut_mask = 16'hFB7C;
defparam \slc|HexAU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
