// Seed: 3027563965
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wand id_3
);
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    input  wor  id_1,
    input  tri0 id_2,
    output tri  id_3,
    output wor  id_4,
    input  wire id_5,
    input  wire id_6
);
  wire  id_8;
  wire  id_9;
  uwire id_10;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_1,
      id_1
  );
  assign id_10 = 1'd0;
  supply0 id_11;
  id_12 :
  assert property (@(posedge id_12) 1)
  else $display(id_11, id_10);
  wire id_13;
  wire id_14;
endmodule
