Timing Analyzer report for top_module
Wed Apr 09 20:57:42 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'clk'
 23. Slow 1200mV 0C Model Hold: 'clk'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'clk'
 31. Fast 1200mV 0C Model Hold: 'clk'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; top_module                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.37        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.4%      ;
;     Processor 3            ;  12.3%      ;
;     Processor 4            ;  11.3%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; db/SDC1.sdc   ; OK     ; Wed Apr 09 20:57:40 2025 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 136.86 MHz ; 136.86 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; 12.693 ; 0.000              ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.219 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 9.412 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.693 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_11  ; clk          ; clk         ; 20.000       ; -0.306     ; 6.797      ;
; 12.693 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_10  ; clk          ; clk         ; 20.000       ; -0.306     ; 6.797      ;
; 12.693 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_2  ; clk          ; clk         ; 20.000       ; -0.306     ; 6.797      ;
; 12.693 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_13  ; clk          ; clk         ; 20.000       ; -0.306     ; 6.797      ;
; 12.693 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_12  ; clk          ; clk         ; 20.000       ; -0.306     ; 6.797      ;
; 12.709 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Re_o[2]                          ; clk          ; clk         ; 20.000       ; -0.344     ; 6.965      ;
; 12.709 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Re_o[1]                          ; clk          ; clk         ; 20.000       ; -0.344     ; 6.965      ;
; 12.709 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Re_o[0]                          ; clk          ; clk         ; 20.000       ; -0.344     ; 6.965      ;
; 12.709 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[13]                         ; clk          ; clk         ; 20.000       ; -0.344     ; 6.965      ;
; 12.709 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[12]                         ; clk          ; clk         ; 20.000       ; -0.344     ; 6.965      ;
; 12.709 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[3]                          ; clk          ; clk         ; 20.000       ; -0.344     ; 6.965      ;
; 12.750 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_15 ; clk          ; clk         ; 20.000       ; -0.286     ; 6.760      ;
; 12.750 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_3  ; clk          ; clk         ; 20.000       ; -0.286     ; 6.760      ;
; 12.750 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_15 ; clk          ; clk         ; 20.000       ; -0.286     ; 6.760      ;
; 12.750 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_14 ; clk          ; clk         ; 20.000       ; -0.286     ; 6.760      ;
; 12.750 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_14 ; clk          ; clk         ; 20.000       ; -0.286     ; 6.760      ;
; 12.750 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_13 ; clk          ; clk         ; 20.000       ; -0.286     ; 6.760      ;
; 12.750 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_13 ; clk          ; clk         ; 20.000       ; -0.286     ; 6.760      ;
; 12.750 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_12 ; clk          ; clk         ; 20.000       ; -0.286     ; 6.760      ;
; 12.750 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_12 ; clk          ; clk         ; 20.000       ; -0.286     ; 6.760      ;
; 12.750 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_19  ; clk          ; clk         ; 20.000       ; -0.286     ; 6.760      ;
; 12.825 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[3]                          ; clk          ; clk         ; 20.000       ; -0.131     ; 7.062      ;
; 12.825 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[12]                         ; clk          ; clk         ; 20.000       ; -0.131     ; 7.062      ;
; 12.825 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[13]                         ; clk          ; clk         ; 20.000       ; -0.131     ; 7.062      ;
; 12.825 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Re_o[0]                          ; clk          ; clk         ; 20.000       ; -0.131     ; 7.062      ;
; 12.825 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Re_o[1]                          ; clk          ; clk         ; 20.000       ; -0.131     ; 7.062      ;
; 12.825 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Re_o[2]                          ; clk          ; clk         ; 20.000       ; -0.131     ; 7.062      ;
; 12.920 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_7  ; clk          ; clk         ; 20.000       ; -0.313     ; 6.563      ;
; 12.920 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_1  ; clk          ; clk         ; 20.000       ; -0.313     ; 6.563      ;
; 12.920 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_7  ; clk          ; clk         ; 20.000       ; -0.313     ; 6.563      ;
; 12.920 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_6  ; clk          ; clk         ; 20.000       ; -0.313     ; 6.563      ;
; 12.920 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_6  ; clk          ; clk         ; 20.000       ; -0.313     ; 6.563      ;
; 12.920 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_5  ; clk          ; clk         ; 20.000       ; -0.313     ; 6.563      ;
; 12.920 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_5  ; clk          ; clk         ; 20.000       ; -0.313     ; 6.563      ;
; 12.920 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_4  ; clk          ; clk         ; 20.000       ; -0.313     ; 6.563      ;
; 12.920 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_4  ; clk          ; clk         ; 20.000       ; -0.313     ; 6.563      ;
; 12.920 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_9   ; clk          ; clk         ; 20.000       ; -0.313     ; 6.563      ;
; 12.935 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[16]                    ; clk          ; clk         ; 20.000       ; -0.132     ; 6.951      ;
; 12.935 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[15]                    ; clk          ; clk         ; 20.000       ; -0.132     ; 6.951      ;
; 12.935 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[14]                    ; clk          ; clk         ; 20.000       ; -0.132     ; 6.951      ;
; 12.935 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[23]                    ; clk          ; clk         ; 20.000       ; -0.132     ; 6.951      ;
; 12.935 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[22]                    ; clk          ; clk         ; 20.000       ; -0.132     ; 6.951      ;
; 12.935 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[20]                    ; clk          ; clk         ; 20.000       ; -0.132     ; 6.951      ;
; 12.935 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[19]                    ; clk          ; clk         ; 20.000       ; -0.132     ; 6.951      ;
; 12.935 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[18]                    ; clk          ; clk         ; 20.000       ; -0.132     ; 6.951      ;
; 12.955 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_9  ; clk          ; clk         ; 20.000       ; -0.295     ; 6.546      ;
; 12.955 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_8  ; clk          ; clk         ; 20.000       ; -0.295     ; 6.546      ;
; 12.955 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_8  ; clk          ; clk         ; 20.000       ; -0.295     ; 6.546      ;
; 12.955 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_18  ; clk          ; clk         ; 20.000       ; -0.295     ; 6.546      ;
; 12.955 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_11 ; clk          ; clk         ; 20.000       ; -0.295     ; 6.546      ;
; 12.955 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_2  ; clk          ; clk         ; 20.000       ; -0.295     ; 6.546      ;
; 12.955 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_11 ; clk          ; clk         ; 20.000       ; -0.295     ; 6.546      ;
; 12.955 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_10 ; clk          ; clk         ; 20.000       ; -0.295     ; 6.546      ;
; 12.955 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_10 ; clk          ; clk         ; 20.000       ; -0.295     ; 6.546      ;
; 12.955 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_9  ; clk          ; clk         ; 20.000       ; -0.295     ; 6.546      ;
; 12.963 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_3  ; clk          ; clk         ; 20.000       ; -0.299     ; 6.534      ;
; 12.963 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_17  ; clk          ; clk         ; 20.000       ; -0.299     ; 6.534      ;
; 12.963 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_16  ; clk          ; clk         ; 20.000       ; -0.299     ; 6.534      ;
; 12.963 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_15  ; clk          ; clk         ; 20.000       ; -0.299     ; 6.534      ;
; 12.963 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_14  ; clk          ; clk         ; 20.000       ; -0.299     ; 6.534      ;
; 13.018 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[11]                         ; clk          ; clk         ; 20.000       ; -0.365     ; 6.635      ;
; 13.018 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[10]                         ; clk          ; clk         ; 20.000       ; -0.365     ; 6.635      ;
; 13.018 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[9]                          ; clk          ; clk         ; 20.000       ; -0.365     ; 6.635      ;
; 13.018 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[8]                          ; clk          ; clk         ; 20.000       ; -0.365     ; 6.635      ;
; 13.018 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[6]                          ; clk          ; clk         ; 20.000       ; -0.365     ; 6.635      ;
; 13.018 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[5]                          ; clk          ; clk         ; 20.000       ; -0.365     ; 6.635      ;
; 13.044 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[17]                    ; clk          ; clk         ; 20.000       ; -0.144     ; 6.830      ;
; 13.044 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[5]                     ; clk          ; clk         ; 20.000       ; -0.144     ; 6.830      ;
; 13.044 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[4]                     ; clk          ; clk         ; 20.000       ; -0.144     ; 6.830      ;
; 13.044 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[3]                     ; clk          ; clk         ; 20.000       ; -0.144     ; 6.830      ;
; 13.044 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[2]                     ; clk          ; clk         ; 20.000       ; -0.144     ; 6.830      ;
; 13.044 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[1]                     ; clk          ; clk         ; 20.000       ; -0.144     ; 6.830      ;
; 13.044 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[0]                     ; clk          ; clk         ; 20.000       ; -0.144     ; 6.830      ;
; 13.044 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[21]                    ; clk          ; clk         ; 20.000       ; -0.144     ; 6.830      ;
; 13.052 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[0]                     ; clk          ; clk         ; 20.000       ; -0.150     ; 6.816      ;
; 13.052 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[1]                     ; clk          ; clk         ; 20.000       ; -0.150     ; 6.816      ;
; 13.052 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[2]                     ; clk          ; clk         ; 20.000       ; -0.150     ; 6.816      ;
; 13.052 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[3]                     ; clk          ; clk         ; 20.000       ; -0.150     ; 6.816      ;
; 13.052 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[4]                     ; clk          ; clk         ; 20.000       ; -0.150     ; 6.816      ;
; 13.052 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[5]                     ; clk          ; clk         ; 20.000       ; -0.150     ; 6.816      ;
; 13.052 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[6]                     ; clk          ; clk         ; 20.000       ; -0.150     ; 6.816      ;
; 13.052 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[7]                     ; clk          ; clk         ; 20.000       ; -0.150     ; 6.816      ;
; 13.052 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[8]                     ; clk          ; clk         ; 20.000       ; -0.150     ; 6.816      ;
; 13.052 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[9]                     ; clk          ; clk         ; 20.000       ; -0.150     ; 6.816      ;
; 13.052 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[10]                    ; clk          ; clk         ; 20.000       ; -0.150     ; 6.816      ;
; 13.052 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[11]                    ; clk          ; clk         ; 20.000       ; -0.150     ; 6.816      ;
; 13.064 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[7]                          ; clk          ; clk         ; 20.000       ; -0.351     ; 6.603      ;
; 13.064 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[2]                          ; clk          ; clk         ; 20.000       ; -0.351     ; 6.603      ;
; 13.095 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[0]                     ; clk          ; clk         ; 20.000       ; -0.137     ; 6.786      ;
; 13.095 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[1]                     ; clk          ; clk         ; 20.000       ; -0.137     ; 6.786      ;
; 13.095 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[2]                     ; clk          ; clk         ; 20.000       ; -0.137     ; 6.786      ;
; 13.095 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[3]                     ; clk          ; clk         ; 20.000       ; -0.137     ; 6.786      ;
; 13.095 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[4]                     ; clk          ; clk         ; 20.000       ; -0.137     ; 6.786      ;
; 13.095 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[5]                     ; clk          ; clk         ; 20.000       ; -0.137     ; 6.786      ;
; 13.095 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[6]                     ; clk          ; clk         ; 20.000       ; -0.137     ; 6.786      ;
; 13.095 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[7]                     ; clk          ; clk         ; 20.000       ; -0.137     ; 6.786      ;
; 13.095 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[8]                     ; clk          ; clk         ; 20.000       ; -0.137     ; 6.786      ;
; 13.095 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[9]                     ; clk          ; clk         ; 20.000       ; -0.137     ; 6.786      ;
; 13.095 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[10]                    ; clk          ; clk         ; 20.000       ; -0.137     ; 6.786      ;
; 13.095 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[11]                    ; clk          ; clk         ; 20.000       ; -0.137     ; 6.786      ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.219 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT                                                                                                                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|out_valid                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.319      ; 0.724      ;
; 0.226 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|state.SEC_OUT                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.308      ; 0.720      ;
; 0.252 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Im_o[22]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a14~porta_datain_reg0                                                                              ; clk          ; clk         ; 0.000        ; 0.462      ; 0.936      ;
; 0.276 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Im_o[21]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a14~porta_datain_reg0                                                                              ; clk          ; clk         ; 0.000        ; 0.462      ; 0.960      ;
; 0.280 ; INVERT_ADDR:INVERT_ADDR|Re_o[14]                                                                                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.440      ; 0.942      ;
; 0.281 ; INVERT_ADDR:INVERT_ADDR|Re_o[13]                                                                                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.440      ; 0.943      ;
; 0.285 ; INVERT_ADDR:INVERT_ADDR|Im_o[9]                                                                                                                                                                                             ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.440      ; 0.947      ;
; 0.286 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Im_o[16]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a14~porta_datain_reg0                                                                              ; clk          ; clk         ; 0.000        ; 0.462      ; 0.970      ;
; 0.312 ; INVERT_ADDR:INVERT_ADDR|Re_o[8]                                                                                                                                                                                             ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.440      ; 0.974      ;
; 0.329 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[15]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.448      ; 0.999      ;
; 0.332 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Im_o[23]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                           ; clk          ; clk         ; 0.000        ; 0.442      ; 0.996      ;
; 0.337 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[18]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.447      ; 1.006      ;
; 0.341 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[9]                                                                                                                                 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.447      ; 1.010      ;
; 0.343 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[23]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                           ; clk          ; clk         ; 0.000        ; 0.442      ; 1.007      ;
; 0.344 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[3]                                                                                                                                 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.449      ; 1.015      ;
; 0.344 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[20]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.448      ; 1.014      ;
; 0.349 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[8]                                                                                                                                 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.447      ; 1.018      ;
; 0.351 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Im_o[22]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                           ; clk          ; clk         ; 0.000        ; 0.442      ; 1.015      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[14]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.447      ; 1.023      ;
; 0.355 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[10]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.447      ; 1.024      ;
; 0.357 ; INVERT_ADDR:INVERT_ADDR|Im_o[13]                                                                                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.440      ; 1.019      ;
; 0.360 ; INVERT_ADDR:INVERT_ADDR|Im_o[10]                                                                                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.440      ; 1.022      ;
; 0.361 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[22]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                           ; clk          ; clk         ; 0.000        ; 0.442      ; 1.025      ;
; 0.361 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Re_o[17]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; clk          ; clk         ; 0.000        ; 0.453      ; 1.036      ;
; 0.362 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[13]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.447      ; 1.031      ;
; 0.363 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Im_o[0]                                                                                                                                 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.443      ; 1.028      ;
; 0.366 ; INVERT_ADDR:INVERT_ADDR|Re_o[12]                                                                                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.440      ; 1.028      ;
; 0.369 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[21]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.448      ; 1.039      ;
; 0.371 ; INVERT_ADDR:INVERT_ADDR|Re_o[10]                                                                                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.440      ; 1.033      ;
; 0.371 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[11]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.447      ; 1.040      ;
; 0.375 ; INVERT_ADDR:INVERT_ADDR|Im_o[8]                                                                                                                                                                                             ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.440      ; 1.037      ;
; 0.380 ; INVERT_ADDR:INVERT_ADDR|Im_o[12]                                                                                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.440      ; 1.042      ;
; 0.380 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[16]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.447      ; 1.049      ;
; 0.383 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.047      ;
; 0.383 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.443      ; 1.048      ;
; 0.384 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[19]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.447      ; 1.053      ;
; 0.385 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Im_o[6]                                                                                                                                 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.451      ; 1.058      ;
; 0.387 ; INVERT_ADDR:INVERT_ADDR|Re_o[11]                                                                                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.440      ; 1.049      ;
; 0.388 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Im_o[2]                                                                                                                                 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.451      ; 1.061      ;
; 0.389 ; INVERT_ADDR:INVERT_ADDR|shift_rd_ptr[4]                                                                                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                           ; clk          ; clk         ; 0.000        ; 0.435      ; 1.046      ;
; 0.389 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[12]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.447      ; 1.058      ;
; 0.391 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[6]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.439      ; 1.052      ;
; 0.393 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Im_o[4]                                                                                                                                 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.451      ; 1.066      ;
; 0.394 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Im_o[1]                                                                                                                                 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.451      ; 1.067      ;
; 0.400 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[4]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.439      ; 1.061      ;
; 0.401 ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                                                                                                                                ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; INVERT_ADDR:INVERT_ADDR|invert                                                                                                                                                                                              ; INVERT_ADDR:INVERT_ADDR|invert                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                                                                      ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|en_rd                                                                                                                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|en_rd                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[1]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[1]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|k[0]                                                                                                                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|k[0]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[0]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[0]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[6]                                                                                                                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[6]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[5]                                                                                                                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[5]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[4]                                                                                                                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[4]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[3]                                                                                                                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[3]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[2]                                                                                                                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[2]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[1]                                                                                                                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[1]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|cur_state.IDLE                                                                                                         ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|cur_state.IDLE                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|en_rd                                                                                                                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|en_rd                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|en_rd                                                                                                                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|en_rd                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[7]                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[7]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[6]                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[6]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[5]                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[5]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[3]                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[3]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[2]                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[2]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[1]                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[1]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[4]                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[4]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[7]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[7]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[0]                                                                                                                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[0]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[1]                                                                                                                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[1]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[2]                                                                                                                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[2]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[4]                                                                                                                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[4]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[3]                                                                                                                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[3]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[6]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[6]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[5]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[5]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|i[2]                                                                                                                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|i[2]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|i[1]                                                                                                                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|i[1]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|cur_state.IDLE                                                                                                         ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|cur_state.IDLE                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|en_rd                                                                                                                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|en_rd                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[7]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[7]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[6]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[6]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|cur_state.IDLE                                                                                                         ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|cur_state.IDLE                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; uart_rx:UART_RX|data_temp[0]                                                                                                                                                                                                ; uart_rx:UART_RX|data_temp[0]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:UART_RX|data_temp[1]                                                                                                                                                                                                ; uart_rx:UART_RX|data_temp[1]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:UART_RX|data_temp[2]                                                                                                                                                                                                ; uart_rx:UART_RX|data_temp[2]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:UART_RX|data_temp[3]                                                                                                                                                                                                ; uart_rx:UART_RX|data_temp[3]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:UART_RX|data_temp[4]                                                                                                                                                                                                ; uart_rx:UART_RX|data_temp[4]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:UART_RX|data_temp[5]                                                                                                                                                                                                ; uart_rx:UART_RX|data_temp[5]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:UART_RX|data_temp[6]                                                                                                                                                                                                ; uart_rx:UART_RX|data_temp[6]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:UART_RX|data_temp[7]                                                                                                                                                                                                ; uart_rx:UART_RX|data_temp[7]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                                                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:UART_TX|state.s_start1                                                                                                                                                                                              ; uart_tx:UART_TX|state.s_start1                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:UART_TX|en_cnt                                                                                                                                                                                                      ; uart_tx:UART_TX|en_cnt                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:UART_TX|state.s_idle                                                                                                                                                                                                ; uart_tx:UART_TX|state.s_idle                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                                                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                                                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                                                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                                                                                                ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                                                                                                ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 312
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.631 ns




+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 146.82 MHz ; 146.82 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; 13.189 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.182 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 9.439 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.189 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Re_o[2]                          ; clk          ; clk         ; 20.000       ; -0.332     ; 6.498      ;
; 13.189 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Re_o[1]                          ; clk          ; clk         ; 20.000       ; -0.332     ; 6.498      ;
; 13.189 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Re_o[0]                          ; clk          ; clk         ; 20.000       ; -0.332     ; 6.498      ;
; 13.189 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[13]                         ; clk          ; clk         ; 20.000       ; -0.332     ; 6.498      ;
; 13.189 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[12]                         ; clk          ; clk         ; 20.000       ; -0.332     ; 6.498      ;
; 13.189 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[3]                          ; clk          ; clk         ; 20.000       ; -0.332     ; 6.498      ;
; 13.250 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_15 ; clk          ; clk         ; 20.000       ; -0.271     ; 6.290      ;
; 13.250 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_3  ; clk          ; clk         ; 20.000       ; -0.271     ; 6.290      ;
; 13.250 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_15 ; clk          ; clk         ; 20.000       ; -0.271     ; 6.290      ;
; 13.250 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_14 ; clk          ; clk         ; 20.000       ; -0.271     ; 6.290      ;
; 13.250 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_14 ; clk          ; clk         ; 20.000       ; -0.271     ; 6.290      ;
; 13.250 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_13 ; clk          ; clk         ; 20.000       ; -0.271     ; 6.290      ;
; 13.250 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_13 ; clk          ; clk         ; 20.000       ; -0.271     ; 6.290      ;
; 13.250 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_12 ; clk          ; clk         ; 20.000       ; -0.271     ; 6.290      ;
; 13.250 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_12 ; clk          ; clk         ; 20.000       ; -0.271     ; 6.290      ;
; 13.250 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_19  ; clk          ; clk         ; 20.000       ; -0.271     ; 6.290      ;
; 13.285 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_11  ; clk          ; clk         ; 20.000       ; -0.292     ; 6.234      ;
; 13.285 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_10  ; clk          ; clk         ; 20.000       ; -0.292     ; 6.234      ;
; 13.285 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_2  ; clk          ; clk         ; 20.000       ; -0.292     ; 6.234      ;
; 13.285 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_13  ; clk          ; clk         ; 20.000       ; -0.292     ; 6.234      ;
; 13.285 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_12  ; clk          ; clk         ; 20.000       ; -0.292     ; 6.234      ;
; 13.326 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[3]                          ; clk          ; clk         ; 20.000       ; -0.120     ; 6.573      ;
; 13.326 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[12]                         ; clk          ; clk         ; 20.000       ; -0.120     ; 6.573      ;
; 13.326 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[13]                         ; clk          ; clk         ; 20.000       ; -0.120     ; 6.573      ;
; 13.326 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Re_o[0]                          ; clk          ; clk         ; 20.000       ; -0.120     ; 6.573      ;
; 13.326 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Re_o[1]                          ; clk          ; clk         ; 20.000       ; -0.120     ; 6.573      ;
; 13.326 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Re_o[2]                          ; clk          ; clk         ; 20.000       ; -0.120     ; 6.573      ;
; 13.432 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_7  ; clk          ; clk         ; 20.000       ; -0.297     ; 6.082      ;
; 13.432 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_1  ; clk          ; clk         ; 20.000       ; -0.297     ; 6.082      ;
; 13.432 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_7  ; clk          ; clk         ; 20.000       ; -0.297     ; 6.082      ;
; 13.432 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_6  ; clk          ; clk         ; 20.000       ; -0.297     ; 6.082      ;
; 13.432 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_6  ; clk          ; clk         ; 20.000       ; -0.297     ; 6.082      ;
; 13.432 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_5  ; clk          ; clk         ; 20.000       ; -0.297     ; 6.082      ;
; 13.432 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_5  ; clk          ; clk         ; 20.000       ; -0.297     ; 6.082      ;
; 13.432 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_4  ; clk          ; clk         ; 20.000       ; -0.297     ; 6.082      ;
; 13.432 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_4  ; clk          ; clk         ; 20.000       ; -0.297     ; 6.082      ;
; 13.432 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_9   ; clk          ; clk         ; 20.000       ; -0.297     ; 6.082      ;
; 13.473 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[11]                         ; clk          ; clk         ; 20.000       ; -0.353     ; 6.193      ;
; 13.473 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[10]                         ; clk          ; clk         ; 20.000       ; -0.353     ; 6.193      ;
; 13.473 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[9]                          ; clk          ; clk         ; 20.000       ; -0.353     ; 6.193      ;
; 13.473 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[8]                          ; clk          ; clk         ; 20.000       ; -0.353     ; 6.193      ;
; 13.473 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[6]                          ; clk          ; clk         ; 20.000       ; -0.353     ; 6.193      ;
; 13.473 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[5]                          ; clk          ; clk         ; 20.000       ; -0.353     ; 6.193      ;
; 13.480 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_9  ; clk          ; clk         ; 20.000       ; -0.278     ; 6.053      ;
; 13.480 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_8  ; clk          ; clk         ; 20.000       ; -0.278     ; 6.053      ;
; 13.480 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_8  ; clk          ; clk         ; 20.000       ; -0.278     ; 6.053      ;
; 13.480 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_18  ; clk          ; clk         ; 20.000       ; -0.278     ; 6.053      ;
; 13.480 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_11 ; clk          ; clk         ; 20.000       ; -0.278     ; 6.053      ;
; 13.480 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_2  ; clk          ; clk         ; 20.000       ; -0.278     ; 6.053      ;
; 13.480 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_11 ; clk          ; clk         ; 20.000       ; -0.278     ; 6.053      ;
; 13.480 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_10 ; clk          ; clk         ; 20.000       ; -0.278     ; 6.053      ;
; 13.480 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_10 ; clk          ; clk         ; 20.000       ; -0.278     ; 6.053      ;
; 13.480 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_9  ; clk          ; clk         ; 20.000       ; -0.278     ; 6.053      ;
; 13.486 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_3  ; clk          ; clk         ; 20.000       ; -0.284     ; 6.041      ;
; 13.486 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_17  ; clk          ; clk         ; 20.000       ; -0.284     ; 6.041      ;
; 13.486 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_16  ; clk          ; clk         ; 20.000       ; -0.284     ; 6.041      ;
; 13.486 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_15  ; clk          ; clk         ; 20.000       ; -0.284     ; 6.041      ;
; 13.486 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_14  ; clk          ; clk         ; 20.000       ; -0.284     ; 6.041      ;
; 13.498 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[16]                    ; clk          ; clk         ; 20.000       ; -0.119     ; 6.402      ;
; 13.498 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[15]                    ; clk          ; clk         ; 20.000       ; -0.119     ; 6.402      ;
; 13.498 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[14]                    ; clk          ; clk         ; 20.000       ; -0.119     ; 6.402      ;
; 13.498 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[23]                    ; clk          ; clk         ; 20.000       ; -0.119     ; 6.402      ;
; 13.498 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[22]                    ; clk          ; clk         ; 20.000       ; -0.119     ; 6.402      ;
; 13.498 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[20]                    ; clk          ; clk         ; 20.000       ; -0.119     ; 6.402      ;
; 13.498 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[19]                    ; clk          ; clk         ; 20.000       ; -0.119     ; 6.402      ;
; 13.498 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[18]                    ; clk          ; clk         ; 20.000       ; -0.119     ; 6.402      ;
; 13.519 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[7]                          ; clk          ; clk         ; 20.000       ; -0.339     ; 6.161      ;
; 13.519 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[2]                          ; clk          ; clk         ; 20.000       ; -0.339     ; 6.161      ;
; 13.575 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[17]                    ; clk          ; clk         ; 20.000       ; -0.130     ; 6.314      ;
; 13.575 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[5]                     ; clk          ; clk         ; 20.000       ; -0.130     ; 6.314      ;
; 13.575 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[4]                     ; clk          ; clk         ; 20.000       ; -0.130     ; 6.314      ;
; 13.575 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[3]                     ; clk          ; clk         ; 20.000       ; -0.130     ; 6.314      ;
; 13.575 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[2]                     ; clk          ; clk         ; 20.000       ; -0.130     ; 6.314      ;
; 13.575 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[1]                     ; clk          ; clk         ; 20.000       ; -0.130     ; 6.314      ;
; 13.575 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[0]                     ; clk          ; clk         ; 20.000       ; -0.130     ; 6.314      ;
; 13.575 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[21]                    ; clk          ; clk         ; 20.000       ; -0.130     ; 6.314      ;
; 13.583 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[0]                     ; clk          ; clk         ; 20.000       ; -0.137     ; 6.299      ;
; 13.583 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[1]                     ; clk          ; clk         ; 20.000       ; -0.137     ; 6.299      ;
; 13.583 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[2]                     ; clk          ; clk         ; 20.000       ; -0.137     ; 6.299      ;
; 13.583 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[3]                     ; clk          ; clk         ; 20.000       ; -0.137     ; 6.299      ;
; 13.583 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[4]                     ; clk          ; clk         ; 20.000       ; -0.137     ; 6.299      ;
; 13.583 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[5]                     ; clk          ; clk         ; 20.000       ; -0.137     ; 6.299      ;
; 13.583 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[6]                     ; clk          ; clk         ; 20.000       ; -0.137     ; 6.299      ;
; 13.583 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[7]                     ; clk          ; clk         ; 20.000       ; -0.137     ; 6.299      ;
; 13.583 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[8]                     ; clk          ; clk         ; 20.000       ; -0.137     ; 6.299      ;
; 13.583 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[9]                     ; clk          ; clk         ; 20.000       ; -0.137     ; 6.299      ;
; 13.583 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[10]                    ; clk          ; clk         ; 20.000       ; -0.137     ; 6.299      ;
; 13.583 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[11]                    ; clk          ; clk         ; 20.000       ; -0.137     ; 6.299      ;
; 13.607 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|Re_o[22]                         ; clk          ; clk         ; 20.000       ; -0.346     ; 6.066      ;
; 13.610 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[5]                          ; clk          ; clk         ; 20.000       ; -0.141     ; 6.268      ;
; 13.610 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[6]                          ; clk          ; clk         ; 20.000       ; -0.141     ; 6.268      ;
; 13.610 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[8]                          ; clk          ; clk         ; 20.000       ; -0.141     ; 6.268      ;
; 13.610 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[9]                          ; clk          ; clk         ; 20.000       ; -0.141     ; 6.268      ;
; 13.610 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[10]                         ; clk          ; clk         ; 20.000       ; -0.141     ; 6.268      ;
; 13.610 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[11]                         ; clk          ; clk         ; 20.000       ; -0.141     ; 6.268      ;
; 13.620 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[0]                     ; clk          ; clk         ; 20.000       ; -0.123     ; 6.276      ;
; 13.620 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[1]                     ; clk          ; clk         ; 20.000       ; -0.123     ; 6.276      ;
; 13.620 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[2]                     ; clk          ; clk         ; 20.000       ; -0.123     ; 6.276      ;
; 13.620 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[3]                     ; clk          ; clk         ; 20.000       ; -0.123     ; 6.276      ;
; 13.620 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[4]                     ; clk          ; clk         ; 20.000       ; -0.123     ; 6.276      ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.182 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|state.SEC_OUT                                                                   ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid                                                                                     ; clk          ; clk         ; 0.000        ; 0.308      ; 0.661      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT                                                      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|out_valid                                                                        ; clk          ; clk         ; 0.000        ; 0.307      ; 0.665      ;
; 0.254 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Im_o[22]                                                               ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a14~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.414      ; 0.869      ;
; 0.273 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Im_o[21]                                                               ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a14~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.414      ; 0.888      ;
; 0.282 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Im_o[16]                                                               ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a14~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.414      ; 0.897      ;
; 0.283 ; INVERT_ADDR:INVERT_ADDR|Re_o[14]                                                                                                                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0               ; clk          ; clk         ; 0.000        ; 0.393      ; 0.877      ;
; 0.287 ; INVERT_ADDR:INVERT_ADDR|Re_o[13]                                                                                                                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0               ; clk          ; clk         ; 0.000        ; 0.393      ; 0.881      ;
; 0.289 ; INVERT_ADDR:INVERT_ADDR|Im_o[9]                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0               ; clk          ; clk         ; 0.000        ; 0.393      ; 0.883      ;
; 0.307 ; INVERT_ADDR:INVERT_ADDR|Re_o[8]                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0               ; clk          ; clk         ; 0.000        ; 0.393      ; 0.901      ;
; 0.333 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[15]                                                               ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0               ; clk          ; clk         ; 0.000        ; 0.400      ; 0.934      ;
; 0.339 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[18]                                                               ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0               ; clk          ; clk         ; 0.000        ; 0.400      ; 0.940      ;
; 0.342 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Im_o[23]                                                               ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a14~porta_datain_reg0              ; clk          ; clk         ; 0.000        ; 0.395      ; 0.938      ;
; 0.343 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[9]                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0               ; clk          ; clk         ; 0.000        ; 0.400      ; 0.944      ;
; 0.344 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[8]                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0               ; clk          ; clk         ; 0.000        ; 0.400      ; 0.945      ;
; 0.347 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[3]                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0               ; clk          ; clk         ; 0.000        ; 0.401      ; 0.949      ;
; 0.347 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[20]                                                               ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0               ; clk          ; clk         ; 0.000        ; 0.400      ; 0.948      ;
; 0.348 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[14]                                                               ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0               ; clk          ; clk         ; 0.000        ; 0.400      ; 0.949      ;
; 0.352 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[7]                                             ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[7]                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[6]                                             ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[6]                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[5]                                             ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[5]                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|i[2]                                                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|i[2]                                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|i[1]                                                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|i[1]                                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|cur_state.IDLE                                        ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|cur_state.IDLE                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[23]                                                               ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a14~porta_datain_reg0              ; clk          ; clk         ; 0.000        ; 0.395      ; 0.948      ;
; 0.352 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[10]                                                               ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0               ; clk          ; clk         ; 0.000        ; 0.400      ; 0.953      ;
; 0.352 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[6]                                                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[6]                                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[5]                                                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[5]                                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[4]                                                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[4]                                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[3]                                                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[3]                                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[2]                                                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[2]                                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[1]                                                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[1]                                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                                                               ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:UART_RX|data_temp[1]                                                                                                                               ; uart_rx:UART_RX|data_temp[1]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:UART_RX|data_temp[2]                                                                                                                               ; uart_rx:UART_RX|data_temp[2]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:UART_RX|data_temp[3]                                                                                                                               ; uart_rx:UART_RX|data_temp[3]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:UART_RX|data_temp[5]                                                                                                                               ; uart_rx:UART_RX|data_temp[5]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:UART_RX|data_temp[6]                                                                                                                               ; uart_rx:UART_RX|data_temp[6]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:UART_RX|data_temp[7]                                                                                                                               ; uart_rx:UART_RX|data_temp[7]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:UART_TX|state.s_start1                                                                                                                             ; uart_tx:UART_TX|state.s_start1                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:UART_TX|en_cnt                                                                                                                                     ; uart_tx:UART_TX|en_cnt                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:UART_TX|state.s_idle                                                                                                                               ; uart_tx:UART_TX|state.s_idle                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; INVERT_ADDR:INVERT_ADDR|invert                                                                                                                             ; INVERT_ADDR:INVERT_ADDR|invert                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                     ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:UART_TX|tx_done_o                                                                                                                                  ; uart_tx:UART_TX|tx_done_o                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:UART_TX|tx_bits[1]                                                                                                                                 ; uart_tx:UART_TX|tx_bits[1]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:UART_TX|tx_bits[2]                                                                                                                                 ; uart_tx:UART_TX|tx_bits[2]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:UART_TX|tx_bits[0]                                                                                                                                 ; uart_tx:UART_TX|tx_bits[0]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:UART_TX|state.s_wr                                                                                                                                 ; uart_tx:UART_TX|state.s_wr                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|en_rd                                                          ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|en_rd                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|en_rd                                                 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|en_rd                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|cur_state.IDLE                                                 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|cur_state.IDLE                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[7]                                                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[7]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[6]                                                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[6]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[5]                                                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[5]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[3]                                                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[2]                                                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[1]                                                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[4]                                                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[4]                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[0]                                                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[0]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[1]                                                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[1]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[2]                                                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[2]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[4]                                                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[4]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[3]                                                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[3]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|en_rd                                                 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|en_rd                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|en_rd                                                 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|en_rd                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|en_rd                                                  ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|en_rd                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|start_next_stage                                       ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|start_next_stage                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|rd_ptr[7]                                              ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|rd_ptr[7]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|k[0]                                                   ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|k[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|k[2]                                                   ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|k[2]                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|k[1]                                                   ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|k[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|k[3]                                                   ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|k[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|k[4]                                                   ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|k[4]                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|k[5]                                                   ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|k[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|k[6]                                                   ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|k[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|cur_state.IDLE                                         ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|cur_state.IDLE                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|k[0]                                                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|k[0]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|k[1]                                                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|k[1]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[7]                                             ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[7]                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[6]                                             ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[6]                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|cur_state.IDLE                                        ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|cur_state.IDLE                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|cos_data[12] ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|cos_data[12]               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|en_rd                                                 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|en_rd                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[3]                                             ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[3]                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|cur_state.IDLE                                        ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|cur_state.IDLE                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[1]                                             ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[1]                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|k[0]                                                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|k[0]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[0]                                             ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[0]                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|cur_state.IDLE                                        ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|cur_state.IDLE                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; uart_rx:UART_RX|data_temp[0]                                                                                                                               ; uart_rx:UART_RX|data_temp[0]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:UART_RX|data_temp[4]                                                                                                                               ; uart_rx:UART_RX|data_temp[4]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                                         ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                                    ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                                    ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                                    ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                               ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                               ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                                       ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[0]                                                          ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[2]                                                          ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 312
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.949 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; 15.974 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.074 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 9.199 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.974 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_11  ; clk          ; clk         ; 20.000       ; -0.163     ; 3.755      ;
; 15.974 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_10  ; clk          ; clk         ; 20.000       ; -0.163     ; 3.755      ;
; 15.974 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_2  ; clk          ; clk         ; 20.000       ; -0.163     ; 3.755      ;
; 15.974 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_13  ; clk          ; clk         ; 20.000       ; -0.163     ; 3.755      ;
; 15.974 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_12  ; clk          ; clk         ; 20.000       ; -0.163     ; 3.755      ;
; 16.026 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_15 ; clk          ; clk         ; 20.000       ; -0.144     ; 3.722      ;
; 16.026 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_3  ; clk          ; clk         ; 20.000       ; -0.144     ; 3.722      ;
; 16.026 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_15 ; clk          ; clk         ; 20.000       ; -0.144     ; 3.722      ;
; 16.026 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_14 ; clk          ; clk         ; 20.000       ; -0.144     ; 3.722      ;
; 16.026 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_14 ; clk          ; clk         ; 20.000       ; -0.144     ; 3.722      ;
; 16.026 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_13 ; clk          ; clk         ; 20.000       ; -0.144     ; 3.722      ;
; 16.026 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_13 ; clk          ; clk         ; 20.000       ; -0.144     ; 3.722      ;
; 16.026 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_12 ; clk          ; clk         ; 20.000       ; -0.144     ; 3.722      ;
; 16.026 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_12 ; clk          ; clk         ; 20.000       ; -0.144     ; 3.722      ;
; 16.026 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_19  ; clk          ; clk         ; 20.000       ; -0.144     ; 3.722      ;
; 16.109 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_7  ; clk          ; clk         ; 20.000       ; -0.166     ; 3.617      ;
; 16.109 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_1  ; clk          ; clk         ; 20.000       ; -0.166     ; 3.617      ;
; 16.109 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_7  ; clk          ; clk         ; 20.000       ; -0.166     ; 3.617      ;
; 16.109 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_6  ; clk          ; clk         ; 20.000       ; -0.166     ; 3.617      ;
; 16.109 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_6  ; clk          ; clk         ; 20.000       ; -0.166     ; 3.617      ;
; 16.109 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_5  ; clk          ; clk         ; 20.000       ; -0.166     ; 3.617      ;
; 16.109 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_5  ; clk          ; clk         ; 20.000       ; -0.166     ; 3.617      ;
; 16.109 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_4  ; clk          ; clk         ; 20.000       ; -0.166     ; 3.617      ;
; 16.109 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_4  ; clk          ; clk         ; 20.000       ; -0.166     ; 3.617      ;
; 16.109 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_9   ; clk          ; clk         ; 20.000       ; -0.166     ; 3.617      ;
; 16.134 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_9  ; clk          ; clk         ; 20.000       ; -0.147     ; 3.611      ;
; 16.134 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_8  ; clk          ; clk         ; 20.000       ; -0.147     ; 3.611      ;
; 16.134 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_8  ; clk          ; clk         ; 20.000       ; -0.147     ; 3.611      ;
; 16.134 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_18  ; clk          ; clk         ; 20.000       ; -0.147     ; 3.611      ;
; 16.134 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_11 ; clk          ; clk         ; 20.000       ; -0.147     ; 3.611      ;
; 16.134 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_2  ; clk          ; clk         ; 20.000       ; -0.147     ; 3.611      ;
; 16.134 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_11 ; clk          ; clk         ; 20.000       ; -0.147     ; 3.611      ;
; 16.134 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_10 ; clk          ; clk         ; 20.000       ; -0.147     ; 3.611      ;
; 16.134 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_10 ; clk          ; clk         ; 20.000       ; -0.147     ; 3.611      ;
; 16.134 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_9  ; clk          ; clk         ; 20.000       ; -0.147     ; 3.611      ;
; 16.136 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_3  ; clk          ; clk         ; 20.000       ; -0.153     ; 3.603      ;
; 16.136 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_17  ; clk          ; clk         ; 20.000       ; -0.153     ; 3.603      ;
; 16.136 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_16  ; clk          ; clk         ; 20.000       ; -0.153     ; 3.603      ;
; 16.136 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_15  ; clk          ; clk         ; 20.000       ; -0.153     ; 3.603      ;
; 16.136 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_14  ; clk          ; clk         ; 20.000       ; -0.153     ; 3.603      ;
; 16.139 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[16]                    ; clk          ; clk         ; 20.000       ; -0.073     ; 3.795      ;
; 16.139 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[15]                    ; clk          ; clk         ; 20.000       ; -0.073     ; 3.795      ;
; 16.139 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[14]                    ; clk          ; clk         ; 20.000       ; -0.073     ; 3.795      ;
; 16.139 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[23]                    ; clk          ; clk         ; 20.000       ; -0.073     ; 3.795      ;
; 16.139 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[22]                    ; clk          ; clk         ; 20.000       ; -0.073     ; 3.795      ;
; 16.139 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[20]                    ; clk          ; clk         ; 20.000       ; -0.073     ; 3.795      ;
; 16.139 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[19]                    ; clk          ; clk         ; 20.000       ; -0.073     ; 3.795      ;
; 16.139 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[18]                    ; clk          ; clk         ; 20.000       ; -0.073     ; 3.795      ;
; 16.190 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[17]                    ; clk          ; clk         ; 20.000       ; -0.090     ; 3.727      ;
; 16.190 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[5]                     ; clk          ; clk         ; 20.000       ; -0.090     ; 3.727      ;
; 16.190 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[4]                     ; clk          ; clk         ; 20.000       ; -0.090     ; 3.727      ;
; 16.190 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[3]                     ; clk          ; clk         ; 20.000       ; -0.090     ; 3.727      ;
; 16.190 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[2]                     ; clk          ; clk         ; 20.000       ; -0.090     ; 3.727      ;
; 16.190 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[1]                     ; clk          ; clk         ; 20.000       ; -0.090     ; 3.727      ;
; 16.190 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[0]                     ; clk          ; clk         ; 20.000       ; -0.090     ; 3.727      ;
; 16.190 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o2[21]                    ; clk          ; clk         ; 20.000       ; -0.090     ; 3.727      ;
; 16.210 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[0]                     ; clk          ; clk         ; 20.000       ; -0.093     ; 3.704      ;
; 16.210 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[1]                     ; clk          ; clk         ; 20.000       ; -0.093     ; 3.704      ;
; 16.210 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[2]                     ; clk          ; clk         ; 20.000       ; -0.093     ; 3.704      ;
; 16.210 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[3]                     ; clk          ; clk         ; 20.000       ; -0.093     ; 3.704      ;
; 16.210 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[4]                     ; clk          ; clk         ; 20.000       ; -0.093     ; 3.704      ;
; 16.210 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[5]                     ; clk          ; clk         ; 20.000       ; -0.093     ; 3.704      ;
; 16.210 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[6]                     ; clk          ; clk         ; 20.000       ; -0.093     ; 3.704      ;
; 16.210 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[7]                     ; clk          ; clk         ; 20.000       ; -0.093     ; 3.704      ;
; 16.210 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[8]                     ; clk          ; clk         ; 20.000       ; -0.093     ; 3.704      ;
; 16.210 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[9]                     ; clk          ; clk         ; 20.000       ; -0.093     ; 3.704      ;
; 16.210 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[10]                    ; clk          ; clk         ; 20.000       ; -0.093     ; 3.704      ;
; 16.210 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1[11]                    ; clk          ; clk         ; 20.000       ; -0.093     ; 3.704      ;
; 16.222 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Re_o[2]                          ; clk          ; clk         ; 20.000       ; -0.171     ; 3.614      ;
; 16.222 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Re_o[1]                          ; clk          ; clk         ; 20.000       ; -0.171     ; 3.614      ;
; 16.222 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Re_o[0]                          ; clk          ; clk         ; 20.000       ; -0.171     ; 3.614      ;
; 16.222 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[13]                         ; clk          ; clk         ; 20.000       ; -0.171     ; 3.614      ;
; 16.222 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[12]                         ; clk          ; clk         ; 20.000       ; -0.171     ; 3.614      ;
; 16.222 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid     ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[3]                          ; clk          ; clk         ; 20.000       ; -0.171     ; 3.614      ;
; 16.222 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_1  ; clk          ; clk         ; 20.000       ; -0.170     ; 3.500      ;
; 16.222 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]               ; clk          ; clk         ; 20.000       ; -0.170     ; 3.500      ;
; 16.222 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]               ; clk          ; clk         ; 20.000       ; -0.170     ; 3.500      ;
; 16.222 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_8   ; clk          ; clk         ; 20.000       ; -0.170     ; 3.500      ;
; 16.222 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_3  ; clk          ; clk         ; 20.000       ; -0.170     ; 3.500      ;
; 16.222 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]               ; clk          ; clk         ; 20.000       ; -0.170     ; 3.500      ;
; 16.222 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_3  ; clk          ; clk         ; 20.000       ; -0.170     ; 3.500      ;
; 16.222 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_2  ; clk          ; clk         ; 20.000       ; -0.170     ; 3.500      ;
; 16.222 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_2  ; clk          ; clk         ; 20.000       ; -0.170     ; 3.500      ;
; 16.222 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_1  ; clk          ; clk         ; 20.000       ; -0.170     ; 3.500      ;
; 16.224 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[0]                     ; clk          ; clk         ; 20.000       ; -0.080     ; 3.703      ;
; 16.224 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[1]                     ; clk          ; clk         ; 20.000       ; -0.080     ; 3.703      ;
; 16.224 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[2]                     ; clk          ; clk         ; 20.000       ; -0.080     ; 3.703      ;
; 16.224 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[3]                     ; clk          ; clk         ; 20.000       ; -0.080     ; 3.703      ;
; 16.224 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[4]                     ; clk          ; clk         ; 20.000       ; -0.080     ; 3.703      ;
; 16.224 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[5]                     ; clk          ; clk         ; 20.000       ; -0.080     ; 3.703      ;
; 16.224 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[6]                     ; clk          ; clk         ; 20.000       ; -0.080     ; 3.703      ;
; 16.224 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[7]                     ; clk          ; clk         ; 20.000       ; -0.080     ; 3.703      ;
; 16.224 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[8]                     ; clk          ; clk         ; 20.000       ; -0.080     ; 3.703      ;
; 16.224 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[9]                     ; clk          ; clk         ; 20.000       ; -0.080     ; 3.703      ;
; 16.224 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[10]                    ; clk          ; clk         ; 20.000       ; -0.080     ; 3.703      ;
; 16.224 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Im_o1[11]                    ; clk          ; clk         ; 20.000       ; -0.080     ; 3.703      ;
; 16.226 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[3]                          ; clk          ; clk         ; 20.000       ; -0.077     ; 3.704      ;
; 16.226 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[12]                         ; clk          ; clk         ; 20.000       ; -0.077     ; 3.704      ;
; 16.226 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Im_o[13]                         ; clk          ; clk         ; 20.000       ; -0.077     ; 3.704      ;
; 16.226 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2      ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Re_o[0]                          ; clk          ; clk         ; 20.000       ; -0.077     ; 3.704      ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.074 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|state.SEC_OUT                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.170      ; 0.328      ;
; 0.076 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Im_o[22]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a14~porta_datain_reg0                                                                              ; clk          ; clk         ; 0.000        ; 0.245      ; 0.425      ;
; 0.086 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Im_o[21]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a14~porta_datain_reg0                                                                              ; clk          ; clk         ; 0.000        ; 0.245      ; 0.435      ;
; 0.090 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Im_o[16]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a14~porta_datain_reg0                                                                              ; clk          ; clk         ; 0.000        ; 0.245      ; 0.439      ;
; 0.094 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT                                                                                                                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|out_valid                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.151      ; 0.329      ;
; 0.098 ; INVERT_ADDR:INVERT_ADDR|Re_o[14]                                                                                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.227      ; 0.429      ;
; 0.100 ; INVERT_ADDR:INVERT_ADDR|Re_o[13]                                                                                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.227      ; 0.431      ;
; 0.101 ; INVERT_ADDR:INVERT_ADDR|Im_o[9]                                                                                                                                                                                             ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.227      ; 0.432      ;
; 0.111 ; INVERT_ADDR:INVERT_ADDR|Re_o[8]                                                                                                                                                                                             ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.227      ; 0.442      ;
; 0.131 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[15]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.230      ; 0.465      ;
; 0.134 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Im_o[23]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                           ; clk          ; clk         ; 0.000        ; 0.226      ; 0.464      ;
; 0.137 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[18]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.229      ; 0.470      ;
; 0.138 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[9]                                                                                                                                 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.229      ; 0.471      ;
; 0.139 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Re_o[17]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; clk          ; clk         ; 0.000        ; 0.237      ; 0.480      ;
; 0.140 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[23]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                           ; clk          ; clk         ; 0.000        ; 0.226      ; 0.470      ;
; 0.140 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[3]                                                                                                                                 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.230      ; 0.474      ;
; 0.141 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[8]                                                                                                                                 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.229      ; 0.474      ;
; 0.141 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[20]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.230      ; 0.475      ;
; 0.144 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[14]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.229      ; 0.477      ;
; 0.145 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Im_o[0]                                                                                                                                 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.227      ; 0.476      ;
; 0.145 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[13]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.229      ; 0.478      ;
; 0.146 ; INVERT_ADDR:INVERT_ADDR|Im_o[13]                                                                                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.227      ; 0.477      ;
; 0.146 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Im_o[22]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                           ; clk          ; clk         ; 0.000        ; 0.226      ; 0.476      ;
; 0.146 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[10]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.229      ; 0.479      ;
; 0.147 ; INVERT_ADDR:INVERT_ADDR|Im_o[10]                                                                                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.227      ; 0.478      ;
; 0.148 ; INVERT_ADDR:INVERT_ADDR|Re_o[12]                                                                                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.227      ; 0.479      ;
; 0.149 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[22]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                           ; clk          ; clk         ; 0.000        ; 0.226      ; 0.479      ;
; 0.149 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[21]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.230      ; 0.483      ;
; 0.151 ; INVERT_ADDR:INVERT_ADDR|Im_o[8]                                                                                                                                                                                             ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.227      ; 0.482      ;
; 0.151 ; INVERT_ADDR:INVERT_ADDR|Re_o[10]                                                                                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.227      ; 0.482      ;
; 0.151 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[11]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.229      ; 0.484      ;
; 0.154 ; INVERT_ADDR:INVERT_ADDR|Im_o[12]                                                                                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.227      ; 0.485      ;
; 0.154 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[16]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.229      ; 0.487      ;
; 0.154 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Re_o[11]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; clk          ; clk         ; 0.000        ; 0.237      ; 0.495      ;
; 0.155 ; INVERT_ADDR:INVERT_ADDR|Re_o[11]                                                                                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.227      ; 0.486      ;
; 0.155 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Im_o[6]                                                                                                                                 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.233      ; 0.492      ;
; 0.156 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[12]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.229      ; 0.489      ;
; 0.156 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[19]                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.229      ; 0.489      ;
; 0.157 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Im_o[2]                                                                                                                                 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.233      ; 0.494      ;
; 0.162 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Im_o[1]                                                                                                                                 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.233      ; 0.499      ;
; 0.162 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Im_o[4]                                                                                                                                 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.233      ; 0.499      ;
; 0.164 ; INVERT_ADDR:INVERT_ADDR|Im_o[11]                                                                                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.227      ; 0.495      ;
; 0.164 ; INVERT_ADDR:INVERT_ADDR|shift_rd_ptr[4]                                                                                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                           ; clk          ; clk         ; 0.000        ; 0.225      ; 0.493      ;
; 0.164 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.229      ; 0.497      ;
; 0.165 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.496      ;
; 0.166 ; INVERT_ADDR:INVERT_ADDR|Im_o[14]                                                                                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.227      ; 0.497      ;
; 0.167 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Im_o[5]                                                                                                                                 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.233      ; 0.504      ;
; 0.168 ; INVERT_ADDR:INVERT_ADDR|Re_o[9]                                                                                                                                                                                             ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.227      ; 0.499      ;
; 0.172 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[6]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.497      ;
; 0.174 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Im_o[3]                                                                                                                                 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.233      ; 0.511      ;
; 0.175 ; INVERT_ADDR:INVERT_ADDR|Im_o[15]                                                                                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                            ; clk          ; clk         ; 0.000        ; 0.227      ; 0.506      ;
; 0.176 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT                                                                                                                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|out_valid                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.410      ; 0.670      ;
; 0.176 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[4]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.501      ;
; 0.177 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[5]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.502      ;
; 0.179 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[7]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.504      ;
; 0.180 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|cur_state.IDLE                                                                                                                  ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|cur_state.IDLE                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[7]                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[7]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[6]                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[6]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[5]                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[5]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[3]                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[3]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[2]                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[2]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[1]                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[1]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[4]                                                                                                                            ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[4]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[6]                                                                                                                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[6]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[5]                                                                                                                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[5]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[4]                                                                                                                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[4]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[3]                                                                                                                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[3]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[2]                                                                                                                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[2]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[1]                                                                                                                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[1]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                                                                                                                                ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|data_temp[0]                                                                                                                                                                                                ; uart_rx:UART_RX|data_temp[0]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|data_temp[1]                                                                                                                                                                                                ; uart_rx:UART_RX|data_temp[1]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|data_temp[2]                                                                                                                                                                                                ; uart_rx:UART_RX|data_temp[2]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|data_temp[3]                                                                                                                                                                                                ; uart_rx:UART_RX|data_temp[3]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|data_temp[4]                                                                                                                                                                                                ; uart_rx:UART_RX|data_temp[4]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|data_temp[5]                                                                                                                                                                                                ; uart_rx:UART_RX|data_temp[5]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|data_temp[6]                                                                                                                                                                                                ; uart_rx:UART_RX|data_temp[6]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|data_temp[7]                                                                                                                                                                                                ; uart_rx:UART_RX|data_temp[7]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:UART_TX|en_cnt                                                                                                                                                                                                      ; uart_tx:UART_TX|en_cnt                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:UART_TX|state.s_idle                                                                                                                                                                                                ; uart_tx:UART_TX|state.s_idle                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[0]                                                                                                                           ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[0]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[2]                                                                                                                           ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[2]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[3]                                                                                                                           ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[3]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[4]                                                                                                                           ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[4]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[6]                                                                                                                           ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[6]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[7]                                                                                                                           ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[7]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[1]                                                                                                                           ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[1]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|cur_state.IDLE                                                                                                                      ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|cur_state.IDLE                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; INVERT_ADDR:INVERT_ADDR|invert                                                                                                                                                                                              ; INVERT_ADDR:INVERT_ADDR|invert                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                                                                      ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|rx_done_o                                                                                                                                                                                                   ; uart_rx:UART_RX|rx_done_o                                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|state.s_idle                                                                                                                                                                                                ; uart_rx:UART_RX|state.s_idle                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|rx_bits[0]                                                                                                                                                                                                  ; uart_rx:UART_RX|rx_bits[0]                                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|rx_bits[1]                                                                                                                                                                                                  ; uart_rx:UART_RX|rx_bits[1]                                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|rx_bits[2]                                                                                                                                                                                                  ; uart_rx:UART_RX|rx_bits[2]                                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|state.s_start                                                                                                                                                                                               ; uart_rx:UART_RX|state.s_start                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:UART_TX|tx_done_o                                                                                                                                                                                                   ; uart_tx:UART_TX|tx_done_o                                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|en_rd                                                                                                                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|en_rd                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|en_rd                                                                                                                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|en_rd                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[7]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[7]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 312
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 18.089 ns




+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 12.693 ; 0.074 ; N/A      ; N/A     ; 9.199               ;
;  clk             ; 12.693 ; 0.074 ; N/A      ; N/A     ; 9.199               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx_o          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; key[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; data_in                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 14003    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 14003    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 8     ; 8    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2340  ; 2340 ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                             ;
+---------------------------------------------------------------------------------------------------+-------+------+---------------+
; Target                                                                                            ; Clock ; Type ; Status        ;
+---------------------------------------------------------------------------------------------------+-------+------+---------------+
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ;       ; Base ; Unconstrained ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|out_valid              ;       ; Base ; Unconstrained ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|out_valid ;       ; Base ; Unconstrained ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid ;       ; Base ; Unconstrained ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|out_valid ;       ; Base ; Unconstrained ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|out_valid ;       ; Base ; Unconstrained ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|out_valid ;       ; Base ; Unconstrained ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ;       ; Base ; Unconstrained ;
; clk                                                                                               ; clk   ; Base ; Constrained   ;
+---------------------------------------------------------------------------------------------------+-------+------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx_o        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx_o        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed Apr 09 20:57:38 2025
Info: Command: quartus_sta top_module -c top_module
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 672 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'db/SDC1.sdc'
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[21] is being clocked by MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[21] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[23] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[21] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[23] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[23] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o2[20] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst|Re_o1[23] is being clocked by MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|out_valid
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 12.693
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.693               0.000 clk 
Info (332146): Worst-case hold slack is 0.219
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.219               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.412
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.412               0.000 clk 
Info (332114): Report Metastability: Found 312 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 312
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.631 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[21] is being clocked by MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[21] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[23] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[21] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[23] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[23] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o2[20] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst|Re_o1[23] is being clocked by MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|out_valid
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 13.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.189               0.000 clk 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.439
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.439               0.000 clk 
Info (332114): Report Metastability: Found 312 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 312
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.949 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[21] is being clocked by MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[21] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[23] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[21] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[23] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[23] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o2[20] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst|Re_o1[23] is being clocked by MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|out_valid
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 15.974
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.974               0.000 clk 
Info (332146): Worst-case hold slack is 0.074
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.074               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.199
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.199               0.000 clk 
Info (332114): Report Metastability: Found 312 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 312
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 18.089 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 4906 megabytes
    Info: Processing ended: Wed Apr 09 20:57:42 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


