// Seed: 2241253322
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input supply1 id_2
    , id_5,
    input uwire id_3
);
  assign id_5 = id_2;
  tri id_6 = (id_2) - 1 << 1;
  module_0(
      id_6, id_6
  );
endmodule
module module_2;
  assign id_1 = id_1;
  id_2(
      .id_0(id_1), .id_1(id_3), .id_2(), .id_3(id_1)
  ); module_0(
      id_1, id_1
  );
endmodule
