// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _depthwise_conv2d_fix_2_HH_
#define _depthwise_conv2d_fix_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mul_mul_16s_16s_30_1_1.h"
#include "network_mac_muladd_6ns_9ns_5ns_14_1_1.h"

namespace ap_rtl {

struct depthwise_conv2d_fix_2 : public sc_module {
    // Port declarations 29
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<7> > input_height;
    sc_in< sc_lv<6> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<16> > input_r_q1;
    sc_in< sc_lv<6> > output_height;
    sc_in< sc_lv<6> > output_width;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;
    sc_out< sc_lv<4> > bias_address0;
    sc_out< sc_logic > bias_ce0;
    sc_in< sc_lv<16> > bias_q0;
    sc_out< sc_lv<8> > kernel_address0;
    sc_out< sc_logic > kernel_ce0;
    sc_in< sc_lv<16> > kernel_q0;
    sc_out< sc_lv<8> > kernel_address1;
    sc_out< sc_logic > kernel_ce1;
    sc_in< sc_lv<16> > kernel_q1;


    // Module declarations
    depthwise_conv2d_fix_2(sc_module_name name);
    SC_HAS_PROCESS(depthwise_conv2d_fix_2);

    ~depthwise_conv2d_fix_2();

    sc_trace_file* mVcdFile;

    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U34;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U35;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U36;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U37;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U38;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U39;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U40;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U41;
    network_mac_muladd_6ns_9ns_5ns_14_1_1<1,1,6,9,5,14>* network_mac_muladd_6ns_9ns_5ns_14_1_1_U42;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U43;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<14> > indvar_flatten48_reg_304;
    sc_signal< sc_lv<5> > out_d_0_reg_316;
    sc_signal< sc_lv<10> > indvar_flatten_reg_328;
    sc_signal< sc_lv<5> > out_h_0_reg_340;
    sc_signal< sc_lv<5> > out_w_0_reg_352;
    sc_signal< sc_lv<16> > reg_364;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln23_reg_1239;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<16> > reg_369;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<16> > reg_373;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > reg_377;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<16> > reg_382;
    sc_signal< sc_lv<1> > icmp_ln23_reg_1239_pp0_iter1_reg;
    sc_signal< sc_lv<16> > reg_387;
    sc_signal< sc_lv<9> > zext_ln38_fu_396_p1;
    sc_signal< sc_lv<9> > zext_ln38_reg_1184;
    sc_signal< sc_lv<14> > zext_ln38_1_cast14_fu_400_p1;
    sc_signal< sc_lv<14> > zext_ln38_1_cast14_reg_1190;
    sc_signal< sc_lv<9> > zext_ln46_fu_404_p1;
    sc_signal< sc_lv<9> > zext_ln46_reg_1197;
    sc_signal< sc_lv<14> > zext_ln46_1_cast_fu_408_p1;
    sc_signal< sc_lv<14> > zext_ln46_1_cast_reg_1203;
    sc_signal< sc_lv<5> > empty_fu_412_p1;
    sc_signal< sc_lv<5> > empty_reg_1208;
    sc_signal< sc_lv<10> > mul_ln4_fu_428_p2;
    sc_signal< sc_lv<10> > mul_ln4_reg_1213;
    sc_signal< sc_lv<14> > tmp_1_fu_434_p3;
    sc_signal< sc_lv<14> > tmp_1_reg_1218;
    sc_signal< sc_lv<1> > icmp_ln33_fu_442_p2;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1223;
    sc_signal< sc_lv<9> > zext_ln46_1_fu_448_p1;
    sc_signal< sc_lv<9> > zext_ln46_1_reg_1228;
    sc_signal< sc_lv<9> > zext_ln46_1_reg_1228_pp0_iter1_reg;
    sc_signal< sc_lv<9> > mul_ln38_fu_478_p2;
    sc_signal< sc_lv<9> > mul_ln38_reg_1233;
    sc_signal< sc_lv<1> > icmp_ln23_fu_483_p2;
    sc_signal< sc_lv<5> > out_d_fu_488_p2;
    sc_signal< sc_lv<5> > out_d_reg_1243;
    sc_signal< sc_lv<1> > icmp_ln32_fu_494_p2;
    sc_signal< sc_lv<1> > icmp_ln32_reg_1248;
    sc_signal< sc_lv<1> > icmp_ln32_reg_1248_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln24_fu_499_p3;
    sc_signal< sc_lv<5> > select_ln24_reg_1260;
    sc_signal< sc_lv<9> > zext_ln46_2_fu_507_p1;
    sc_signal< sc_lv<9> > zext_ln46_2_reg_1265;
    sc_signal< sc_lv<8> > select_ln24_1_fu_537_p3;
    sc_signal< sc_lv<8> > select_ln24_1_reg_1270;
    sc_signal< sc_lv<9> > mul_ln38_1_fu_550_p2;
    sc_signal< sc_lv<9> > mul_ln38_1_reg_1287;
    sc_signal< sc_lv<1> > icmp_ln33_1_fu_555_p2;
    sc_signal< sc_lv<1> > icmp_ln33_1_reg_1293;
    sc_signal< sc_lv<5> > out_h_fu_560_p2;
    sc_signal< sc_lv<5> > out_h_reg_1298;
    sc_signal< sc_lv<9> > zext_ln38_2_cast_fu_566_p1;
    sc_signal< sc_lv<9> > zext_ln38_2_cast_reg_1304;
    sc_signal< sc_lv<9> > zext_ln38_2_cast_reg_1304_pp0_iter1_reg;
    sc_signal< sc_lv<1> > select_ln24_7_fu_606_p3;
    sc_signal< sc_lv<1> > select_ln24_7_reg_1319;
    sc_signal< sc_lv<1> > select_ln24_7_reg_1319_pp0_iter1_reg;
    sc_signal< sc_lv<5> > out_w_0_mid2_fu_616_p3;
    sc_signal< sc_lv<5> > out_w_0_mid2_reg_1325;
    sc_signal< sc_lv<9> > zext_ln38_2_cast_mid_fu_624_p1;
    sc_signal< sc_lv<9> > zext_ln38_2_cast_mid_reg_1332;
    sc_signal< sc_lv<9> > zext_ln38_2_cast_mid_reg_1332_pp0_iter1_reg;
    sc_signal< sc_lv<9> > tmp10_0_0_mid2_v_v_fu_633_p3;
    sc_signal< sc_lv<9> > tmp10_0_0_mid2_v_v_reg_1337;
    sc_signal< sc_lv<14> > tmp10_0_0_mid2_fu_645_p2;
    sc_signal< sc_lv<14> > tmp10_0_0_mid2_reg_1342;
    sc_signal< sc_lv<14> > tmp10_1_0_mid2_fu_660_p2;
    sc_signal< sc_lv<14> > tmp10_1_0_mid2_reg_1349;
    sc_signal< sc_lv<10> > add_ln32_1_fu_665_p2;
    sc_signal< sc_lv<10> > add_ln32_1_reg_1356;
    sc_signal< sc_lv<14> > tmp10_2_0_mid2_fu_700_p2;
    sc_signal< sc_lv<14> > tmp10_2_0_mid2_reg_1371;
    sc_signal< sc_lv<14> > zext_ln38_1_fu_705_p1;
    sc_signal< sc_lv<14> > zext_ln38_1_reg_1378;
    sc_signal< sc_lv<14> > zext_ln38_1_reg_1378_pp0_iter1_reg;
    sc_signal< sc_lv<5> > out_w_fu_718_p2;
    sc_signal< sc_lv<5> > out_w_reg_1390;
    sc_signal< sc_lv<14> > zext_ln38_3_fu_723_p1;
    sc_signal< sc_lv<14> > zext_ln38_3_reg_1395;
    sc_signal< sc_lv<16> > kernel_load_4_reg_1406;
    sc_signal< sc_lv<9> > mul_ln46_1_fu_757_p2;
    sc_signal< sc_lv<9> > mul_ln46_1_reg_1421;
    sc_signal< sc_lv<14> > zext_ln38_5_fu_766_p1;
    sc_signal< sc_lv<14> > zext_ln38_5_reg_1427;
    sc_signal< sc_lv<14> > add_ln23_fu_789_p2;
    sc_signal< sc_lv<14> > add_ln23_reg_1443;
    sc_signal< sc_lv<5> > select_ln24_2_fu_823_p3;
    sc_signal< sc_lv<5> > select_ln24_2_reg_1458;
    sc_signal< sc_lv<5> > select_ln32_fu_829_p3;
    sc_signal< sc_lv<5> > select_ln32_reg_1464;
    sc_signal< sc_lv<16> > trunc_ln_reg_1469;
    sc_signal< sc_lv<16> > trunc_ln46_s_reg_1474;
    sc_signal< sc_lv<10> > select_ln32_1_fu_878_p3;
    sc_signal< sc_lv<10> > select_ln32_1_reg_1489;
    sc_signal< sc_lv<16> > trunc_ln46_1_reg_1499;
    sc_signal< sc_lv<16> > trunc_ln46_2_reg_1504;
    sc_signal< sc_lv<14> > add_ln38_10_fu_940_p2;
    sc_signal< sc_lv<14> > add_ln38_10_reg_1519;
    sc_signal< sc_lv<16> > trunc_ln46_3_reg_1524;
    sc_signal< sc_lv<16> > trunc_ln46_4_reg_1529;
    sc_signal< sc_lv<16> > add_ln46_4_fu_995_p2;
    sc_signal< sc_lv<16> > add_ln46_4_reg_1539;
    sc_signal< sc_lv<9> > tmp12_mid2_v_v_fu_1035_p3;
    sc_signal< sc_lv<9> > tmp12_mid2_v_v_reg_1544;
    sc_signal< sc_lv<16> > trunc_ln46_5_reg_1549;
    sc_signal< sc_lv<16> > trunc_ln46_6_reg_1554;
    sc_signal< sc_lv<16> > add_ln46_5_fu_1068_p2;
    sc_signal< sc_lv<16> > add_ln46_5_reg_1559;
    sc_signal< sc_lv<16> > trunc_ln46_7_reg_1564;
    sc_signal< sc_lv<14> > grp_fu_1171_p3;
    sc_signal< sc_lv<14> > add_ln46_reg_1569;
    sc_signal< sc_lv<16> > add_ln46_9_fu_1106_p2;
    sc_signal< sc_lv<16> > add_ln46_9_reg_1574;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter1_state9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<14> > ap_phi_mux_indvar_flatten48_phi_fu_308_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_out_d_0_phi_fu_320_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten_phi_fu_332_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_h_0_phi_fu_344_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_w_0_phi_fu_356_p4;
    sc_signal< sc_lv<64> > zext_ln24_fu_545_p1;
    sc_signal< sc_lv<64> > zext_ln24_1_fu_580_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln24_2_fu_590_p1;
    sc_signal< sc_lv<64> > zext_ln24_3_fu_676_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln24_4_fu_686_p1;
    sc_signal< sc_lv<64> > zext_ln38_2_fu_713_p1;
    sc_signal< sc_lv<64> > zext_ln38_4_fu_732_p1;
    sc_signal< sc_lv<64> > zext_ln24_5_fu_742_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln24_6_fu_752_p1;
    sc_signal< sc_lv<64> > zext_ln38_6_fu_775_p1;
    sc_signal< sc_lv<64> > zext_ln38_7_fu_784_p1;
    sc_signal< sc_lv<64> > zext_ln24_7_fu_808_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln24_8_fu_818_p1;
    sc_signal< sc_lv<64> > zext_ln38_8_fu_864_p1;
    sc_signal< sc_lv<64> > zext_ln38_9_fu_873_p1;
    sc_signal< sc_lv<64> > zext_ln24_9_fu_892_p1;
    sc_signal< sc_lv<64> > zext_ln38_10_fu_926_p1;
    sc_signal< sc_lv<64> > zext_ln38_11_fu_935_p1;
    sc_signal< sc_lv<64> > zext_ln38_12_fu_977_p1;
    sc_signal< sc_lv<64> > zext_ln46_3_fu_1111_p1;
    sc_signal< sc_lv<7> > sext_ln4_fu_392_p1;
    sc_signal< sc_lv<5> > empty_58_fu_416_p1;
    sc_signal< sc_lv<5> > mul_ln4_fu_428_p0;
    sc_signal< sc_lv<5> > mul_ln4_fu_428_p1;
    sc_signal< sc_lv<4> > trunc_ln27_fu_456_p1;
    sc_signal< sc_lv<7> > shl_ln_fu_460_p3;
    sc_signal< sc_lv<8> > zext_ln27_fu_452_p1;
    sc_signal< sc_lv<8> > zext_ln27_1_fu_468_p1;
    sc_signal< sc_lv<5> > mul_ln38_fu_478_p0;
    sc_signal< sc_lv<7> > mul_ln38_fu_478_p1;
    sc_signal< sc_lv<4> > trunc_ln27_1_fu_515_p1;
    sc_signal< sc_lv<7> > shl_ln27_mid1_fu_519_p3;
    sc_signal< sc_lv<8> > zext_ln27_2_fu_511_p1;
    sc_signal< sc_lv<8> > zext_ln27_3_fu_527_p1;
    sc_signal< sc_lv<8> > add_ln27_1_fu_531_p2;
    sc_signal< sc_lv<8> > add_ln27_fu_472_p2;
    sc_signal< sc_lv<5> > mul_ln38_1_fu_550_p0;
    sc_signal< sc_lv<7> > mul_ln38_1_fu_550_p1;
    sc_signal< sc_lv<8> > add_ln24_fu_575_p2;
    sc_signal< sc_lv<8> > add_ln24_1_fu_585_p2;
    sc_signal< sc_lv<9> > tmp_0_0_fu_570_p2;
    sc_signal< sc_lv<1> > empty_60_fu_611_p2;
    sc_signal< sc_lv<9> > select_ln24_3_fu_595_p3;
    sc_signal< sc_lv<9> > tmp_0_0_mid1_fu_627_p2;
    sc_signal< sc_lv<9> > select_ln24_5_fu_600_p3;
    sc_signal< sc_lv<7> > tmp10_0_0_mid2_fu_645_p0;
    sc_signal< sc_lv<9> > tmp10_0_0_mid2_fu_645_p1;
    sc_signal< sc_lv<9> > tmp10_1_0_mid2_v_v_fu_650_p2;
    sc_signal< sc_lv<7> > tmp10_1_0_mid2_fu_660_p0;
    sc_signal< sc_lv<9> > tmp10_1_0_mid2_fu_660_p1;
    sc_signal< sc_lv<8> > add_ln24_2_fu_671_p2;
    sc_signal< sc_lv<8> > add_ln24_3_fu_681_p2;
    sc_signal< sc_lv<9> > tmp10_2_0_mid2_v_v_fu_691_p2;
    sc_signal< sc_lv<7> > tmp10_2_0_mid2_fu_700_p0;
    sc_signal< sc_lv<9> > tmp10_2_0_mid2_fu_700_p1;
    sc_signal< sc_lv<14> > add_ln38_fu_708_p2;
    sc_signal< sc_lv<14> > add_ln38_2_fu_727_p2;
    sc_signal< sc_lv<8> > add_ln24_4_fu_737_p2;
    sc_signal< sc_lv<8> > add_ln24_5_fu_747_p2;
    sc_signal< sc_lv<5> > mul_ln46_1_fu_757_p0;
    sc_signal< sc_lv<6> > mul_ln46_1_fu_757_p1;
    sc_signal< sc_lv<5> > add_ln38_3_fu_761_p2;
    sc_signal< sc_lv<14> > add_ln38_4_fu_770_p2;
    sc_signal< sc_lv<14> > add_ln38_5_fu_780_p2;
    sc_signal< sc_lv<8> > add_ln24_6_fu_803_p2;
    sc_signal< sc_lv<8> > add_ln24_7_fu_813_p2;
    sc_signal< sc_lv<30> > mul_ln38_2_fu_1115_p2;
    sc_signal< sc_lv<30> > mul_ln38_3_fu_1122_p2;
    sc_signal< sc_lv<14> > add_ln38_6_fu_860_p2;
    sc_signal< sc_lv<14> > add_ln38_7_fu_869_p2;
    sc_signal< sc_lv<30> > mul_ln38_4_fu_1129_p2;
    sc_signal< sc_lv<30> > mul_ln38_5_fu_1136_p2;
    sc_signal< sc_lv<14> > add_ln38_8_fu_922_p2;
    sc_signal< sc_lv<14> > add_ln38_9_fu_931_p2;
    sc_signal< sc_lv<30> > mul_ln38_6_fu_1143_p2;
    sc_signal< sc_lv<30> > mul_ln38_7_fu_1150_p2;
    sc_signal< sc_lv<16> > add_ln46_2_fu_986_p2;
    sc_signal< sc_lv<16> > add_ln46_1_fu_981_p2;
    sc_signal< sc_lv<16> > add_ln46_3_fu_990_p2;
    sc_signal< sc_lv<5> > mul_ln46_fu_1001_p0;
    sc_signal< sc_lv<6> > mul_ln46_fu_1001_p1;
    sc_signal< sc_lv<9> > mul_ln46_fu_1001_p2;
    sc_signal< sc_lv<9> > tmp11_fu_1005_p2;
    sc_signal< sc_lv<9> > select_ln24_4_fu_1018_p3;
    sc_signal< sc_lv<9> > tmp11_mid1_fu_1030_p2;
    sc_signal< sc_lv<9> > select_ln24_6_fu_1024_p3;
    sc_signal< sc_lv<30> > mul_ln38_8_fu_1157_p2;
    sc_signal< sc_lv<30> > mul_ln38_9_fu_1164_p2;
    sc_signal< sc_lv<30> > mul_ln38_10_fu_1177_p2;
    sc_signal< sc_lv<16> > add_ln46_6_fu_1092_p2;
    sc_signal< sc_lv<16> > add_ln46_7_fu_1096_p2;
    sc_signal< sc_lv<16> > add_ln46_8_fu_1101_p2;
    sc_signal< sc_lv<6> > grp_fu_1171_p0;
    sc_signal< sc_lv<9> > grp_fu_1171_p1;
    sc_signal< sc_lv<5> > grp_fu_1171_p2;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<14> > grp_fu_1171_p10;
    sc_signal< sc_lv<9> > mul_ln38_1_fu_550_p00;
    sc_signal< sc_lv<9> > mul_ln38_fu_478_p00;
    sc_signal< sc_lv<10> > mul_ln4_fu_428_p00;
    sc_signal< sc_lv<10> > mul_ln4_fu_428_p10;
    sc_signal< sc_lv<14> > tmp10_0_0_mid2_fu_645_p10;
    sc_signal< sc_lv<14> > tmp10_1_0_mid2_fu_660_p10;
    sc_signal< sc_lv<14> > tmp10_2_0_mid2_fu_700_p10;
    sc_signal< bool > ap_condition_150;
    sc_signal< bool > ap_condition_135;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state13;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<8> ap_const_lv8_7;
    static const sc_lv<8> ap_const_lv8_8;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln23_fu_789_p2();
    void thread_add_ln24_1_fu_585_p2();
    void thread_add_ln24_2_fu_671_p2();
    void thread_add_ln24_3_fu_681_p2();
    void thread_add_ln24_4_fu_737_p2();
    void thread_add_ln24_5_fu_747_p2();
    void thread_add_ln24_6_fu_803_p2();
    void thread_add_ln24_7_fu_813_p2();
    void thread_add_ln24_fu_575_p2();
    void thread_add_ln27_1_fu_531_p2();
    void thread_add_ln27_fu_472_p2();
    void thread_add_ln32_1_fu_665_p2();
    void thread_add_ln38_10_fu_940_p2();
    void thread_add_ln38_2_fu_727_p2();
    void thread_add_ln38_3_fu_761_p2();
    void thread_add_ln38_4_fu_770_p2();
    void thread_add_ln38_5_fu_780_p2();
    void thread_add_ln38_6_fu_860_p2();
    void thread_add_ln38_7_fu_869_p2();
    void thread_add_ln38_8_fu_922_p2();
    void thread_add_ln38_9_fu_931_p2();
    void thread_add_ln38_fu_708_p2();
    void thread_add_ln46_1_fu_981_p2();
    void thread_add_ln46_2_fu_986_p2();
    void thread_add_ln46_3_fu_990_p2();
    void thread_add_ln46_4_fu_995_p2();
    void thread_add_ln46_5_fu_1068_p2();
    void thread_add_ln46_6_fu_1092_p2();
    void thread_add_ln46_7_fu_1096_p2();
    void thread_add_ln46_8_fu_1101_p2();
    void thread_add_ln46_9_fu_1106_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state13();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_135();
    void thread_ap_condition_150();
    void thread_ap_condition_pp0_exit_iter1_state9();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten48_phi_fu_308_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_332_p4();
    void thread_ap_phi_mux_out_d_0_phi_fu_320_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_344_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_356_p4();
    void thread_ap_ready();
    void thread_bias_address0();
    void thread_bias_ce0();
    void thread_empty_58_fu_416_p1();
    void thread_empty_60_fu_611_p2();
    void thread_empty_fu_412_p1();
    void thread_grp_fu_1171_p0();
    void thread_grp_fu_1171_p1();
    void thread_grp_fu_1171_p10();
    void thread_grp_fu_1171_p2();
    void thread_icmp_ln23_fu_483_p2();
    void thread_icmp_ln32_fu_494_p2();
    void thread_icmp_ln33_1_fu_555_p2();
    void thread_icmp_ln33_fu_442_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_kernel_address0();
    void thread_kernel_address1();
    void thread_kernel_ce0();
    void thread_kernel_ce1();
    void thread_mul_ln38_1_fu_550_p0();
    void thread_mul_ln38_1_fu_550_p00();
    void thread_mul_ln38_1_fu_550_p1();
    void thread_mul_ln38_1_fu_550_p2();
    void thread_mul_ln38_fu_478_p0();
    void thread_mul_ln38_fu_478_p00();
    void thread_mul_ln38_fu_478_p1();
    void thread_mul_ln38_fu_478_p2();
    void thread_mul_ln46_1_fu_757_p0();
    void thread_mul_ln46_1_fu_757_p1();
    void thread_mul_ln46_1_fu_757_p2();
    void thread_mul_ln46_fu_1001_p0();
    void thread_mul_ln46_fu_1001_p1();
    void thread_mul_ln46_fu_1001_p2();
    void thread_mul_ln4_fu_428_p0();
    void thread_mul_ln4_fu_428_p00();
    void thread_mul_ln4_fu_428_p1();
    void thread_mul_ln4_fu_428_p10();
    void thread_mul_ln4_fu_428_p2();
    void thread_out_d_fu_488_p2();
    void thread_out_h_fu_560_p2();
    void thread_out_w_0_mid2_fu_616_p3();
    void thread_out_w_fu_718_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_select_ln24_1_fu_537_p3();
    void thread_select_ln24_2_fu_823_p3();
    void thread_select_ln24_3_fu_595_p3();
    void thread_select_ln24_4_fu_1018_p3();
    void thread_select_ln24_5_fu_600_p3();
    void thread_select_ln24_6_fu_1024_p3();
    void thread_select_ln24_7_fu_606_p3();
    void thread_select_ln24_fu_499_p3();
    void thread_select_ln32_1_fu_878_p3();
    void thread_select_ln32_fu_829_p3();
    void thread_sext_ln4_fu_392_p1();
    void thread_shl_ln27_mid1_fu_519_p3();
    void thread_shl_ln_fu_460_p3();
    void thread_tmp10_0_0_mid2_fu_645_p0();
    void thread_tmp10_0_0_mid2_fu_645_p1();
    void thread_tmp10_0_0_mid2_fu_645_p10();
    void thread_tmp10_0_0_mid2_fu_645_p2();
    void thread_tmp10_0_0_mid2_v_v_fu_633_p3();
    void thread_tmp10_1_0_mid2_fu_660_p0();
    void thread_tmp10_1_0_mid2_fu_660_p1();
    void thread_tmp10_1_0_mid2_fu_660_p10();
    void thread_tmp10_1_0_mid2_fu_660_p2();
    void thread_tmp10_1_0_mid2_v_v_fu_650_p2();
    void thread_tmp10_2_0_mid2_fu_700_p0();
    void thread_tmp10_2_0_mid2_fu_700_p1();
    void thread_tmp10_2_0_mid2_fu_700_p10();
    void thread_tmp10_2_0_mid2_fu_700_p2();
    void thread_tmp10_2_0_mid2_v_v_fu_691_p2();
    void thread_tmp11_fu_1005_p2();
    void thread_tmp11_mid1_fu_1030_p2();
    void thread_tmp12_mid2_v_v_fu_1035_p3();
    void thread_tmp_0_0_fu_570_p2();
    void thread_tmp_0_0_mid1_fu_627_p2();
    void thread_tmp_1_fu_434_p3();
    void thread_trunc_ln27_1_fu_515_p1();
    void thread_trunc_ln27_fu_456_p1();
    void thread_zext_ln24_1_fu_580_p1();
    void thread_zext_ln24_2_fu_590_p1();
    void thread_zext_ln24_3_fu_676_p1();
    void thread_zext_ln24_4_fu_686_p1();
    void thread_zext_ln24_5_fu_742_p1();
    void thread_zext_ln24_6_fu_752_p1();
    void thread_zext_ln24_7_fu_808_p1();
    void thread_zext_ln24_8_fu_818_p1();
    void thread_zext_ln24_9_fu_892_p1();
    void thread_zext_ln24_fu_545_p1();
    void thread_zext_ln27_1_fu_468_p1();
    void thread_zext_ln27_2_fu_511_p1();
    void thread_zext_ln27_3_fu_527_p1();
    void thread_zext_ln27_fu_452_p1();
    void thread_zext_ln38_10_fu_926_p1();
    void thread_zext_ln38_11_fu_935_p1();
    void thread_zext_ln38_12_fu_977_p1();
    void thread_zext_ln38_1_cast14_fu_400_p1();
    void thread_zext_ln38_1_fu_705_p1();
    void thread_zext_ln38_2_cast_fu_566_p1();
    void thread_zext_ln38_2_cast_mid_fu_624_p1();
    void thread_zext_ln38_2_fu_713_p1();
    void thread_zext_ln38_3_fu_723_p1();
    void thread_zext_ln38_4_fu_732_p1();
    void thread_zext_ln38_5_fu_766_p1();
    void thread_zext_ln38_6_fu_775_p1();
    void thread_zext_ln38_7_fu_784_p1();
    void thread_zext_ln38_8_fu_864_p1();
    void thread_zext_ln38_9_fu_873_p1();
    void thread_zext_ln38_fu_396_p1();
    void thread_zext_ln46_1_cast_fu_408_p1();
    void thread_zext_ln46_1_fu_448_p1();
    void thread_zext_ln46_2_fu_507_p1();
    void thread_zext_ln46_3_fu_1111_p1();
    void thread_zext_ln46_fu_404_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
