// Seed: 3523617678
module module_0 (
    input  tri0  id_0,
    input  wire  id_1,
    input  tri   id_2,
    output uwire id_3,
    output wor   id_4,
    output tri0  id_5,
    input  tri   id_6,
    output tri0  id_7
);
  assign id_7 = 1 ? 1 : 1'h0 == 1;
  wire id_9;
  tri1 id_10 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input wor id_2,
    output wire id_3
    , id_19,
    output supply1 id_4,
    output tri0 id_5,
    output supply1 id_6,
    input supply1 id_7,
    inout tri id_8,
    output wand id_9,
    output supply0 id_10,
    output wire id_11,
    output logic id_12,
    input uwire id_13,
    input tri0 id_14,
    output wand id_15,
    output wand id_16,
    output tri id_17
);
  assign id_19 = id_19 & 1;
  module_0 modCall_1 (
      id_2,
      id_13,
      id_7,
      id_5,
      id_1,
      id_3,
      id_7,
      id_9
  );
  wand id_20;
  assign id_17 = id_2;
  tri id_21 = id_20 - "";
  initial begin : LABEL_0
    id_12 <= 1'b0;
    assert (1'd0 || 1);
  end
  wire id_22;
endmodule
