[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  21160       tick       3712085       1681909       1626711       3712085 
      2  21160       tick       4934925       2335718       2312284       4934925 
      3  21160       tick       4943140       2337579       2308251       4943140 
      4  21160       tick       4938255       2336311       2320784       4938255 
      5  21160       tick       4942051       2337582       2318810       4942051 
      6  21160       tick       4925984       2330448       2309780       4925984 
      7  21160       tick       4923658       2332129       2309939       4923658 
      8  21160       tick       4931781       2333809       2314342       4931781 
      9  21160       tick       4936039       2335472       2314804       4936039 
     10  21160       tick       4937698       2335047       2318463       4937698 
     11  21160       tick       4943394       2337603       2312714       4943394 
     12  21160       tick       4938855       2336474       2319828       4938855 
     13  21160       tick       4939318       2337203       2316703       4939318 
     14  21160       tick       4936141       2335807       2312354       4936141 
     15  21160       tick       4943345       2338183       2316855       4943345 
     16  21160       tick       4925116       2332888       2316283       4925116 
     17  21160       tick       4930727       2334044       2314805       4930727 
     18  21160       tick       4929700       2334677       2314412       4929700 
     19  21160       tick       4929814       2332962       2310980       4929814 
     20  21160       exit       2874255       1360766       1348097       2874255 
