{
  "3a60f997": {
    "file_id": "3a60f997",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754202497/artifacts/designs/adder_16bit.v",
    "file_type": "verilog",
    "content_hash": "2388691898089995858",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T14:29:24.771298",
    "description": "由enhanced_real_verilog_agent创建的verilog文件",
    "metadata": {}
  },
  "60ad33b1": {
    "file_id": "60ad33b1",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754202497/artifacts/testbenches/adder_16bit_tb.v",
    "file_type": "testbench",
    "content_hash": "-6582420372394871656",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T14:29:24.764364",
    "description": "由enhanced_real_verilog_agent创建的testbench文件",
    "metadata": {}
  }
}