digraph "0_qemu_3251bdcf1c67427d964517053c3d185b46e618e8@array" {
"1000336" [label="(Call,prdt_tbl_entry_size(&tbl[i]))"];
"1000226" [label="(Call,prdt_tbl_entry_size(&tbl[i]))"];
"1000312" [label="(Call,prdt_tbl_entry_size(&tbl[i]))"];
"1000328" [label="(Call,qemu_sglist_add(sglist, le64_to_cpu(tbl[i].addr),\n                             prdt_tbl_entry_size(&tbl[i])))"];
"1000313" [label="(Call,&tbl[i])"];
"1000328" [label="(Call,qemu_sglist_add(sglist, le64_to_cpu(tbl[i].addr),\n                             prdt_tbl_entry_size(&tbl[i])))"];
"1000304" [label="(Call,qemu_sglist_add(sglist, le64_to_cpu(tbl[i].addr),\n                            prdt_tbl_entry_size(&tbl[i])))"];
"1000336" [label="(Call,prdt_tbl_entry_size(&tbl[i]))"];
"1000224" [label="(Call,tbl_entry_size = prdt_tbl_entry_size(&tbl[i]))"];
"1000226" [label="(Call,prdt_tbl_entry_size(&tbl[i]))"];
"1000105" [label="(MethodParameterIn,QEMUSGList *sglist)"];
"1000337" [label="(Call,&tbl[i])"];
"1000312" [label="(Call,prdt_tbl_entry_size(&tbl[i]))"];
"1000227" [label="(Call,&tbl[i])"];
"1000107" [label="(Block,)"];
"1000329" [label="(Identifier,sglist)"];
"1000341" [label="(MethodReturn,static int)"];
"1000330" [label="(Call,le64_to_cpu(tbl[i].addr))"];
"1000336" -> "1000328"  [label="AST: "];
"1000336" -> "1000337"  [label="CFG: "];
"1000337" -> "1000336"  [label="AST: "];
"1000328" -> "1000336"  [label="CFG: "];
"1000336" -> "1000341"  [label="DDG: &tbl[i]"];
"1000336" -> "1000328"  [label="DDG: &tbl[i]"];
"1000226" -> "1000336"  [label="DDG: &tbl[i]"];
"1000312" -> "1000336"  [label="DDG: &tbl[i]"];
"1000226" -> "1000224"  [label="AST: "];
"1000226" -> "1000227"  [label="CFG: "];
"1000227" -> "1000226"  [label="AST: "];
"1000224" -> "1000226"  [label="CFG: "];
"1000226" -> "1000224"  [label="DDG: &tbl[i]"];
"1000312" -> "1000304"  [label="AST: "];
"1000312" -> "1000313"  [label="CFG: "];
"1000313" -> "1000312"  [label="AST: "];
"1000304" -> "1000312"  [label="CFG: "];
"1000312" -> "1000304"  [label="DDG: &tbl[i]"];
"1000328" -> "1000107"  [label="AST: "];
"1000329" -> "1000328"  [label="AST: "];
"1000330" -> "1000328"  [label="AST: "];
"1000341" -> "1000328"  [label="CFG: "];
"1000328" -> "1000341"  [label="DDG: prdt_tbl_entry_size(&tbl[i])"];
"1000328" -> "1000341"  [label="DDG: qemu_sglist_add(sglist, le64_to_cpu(tbl[i].addr),\n                             prdt_tbl_entry_size(&tbl[i]))"];
"1000328" -> "1000341"  [label="DDG: sglist"];
"1000328" -> "1000341"  [label="DDG: le64_to_cpu(tbl[i].addr)"];
"1000304" -> "1000328"  [label="DDG: sglist"];
"1000105" -> "1000328"  [label="DDG: sglist"];
"1000330" -> "1000328"  [label="DDG: tbl[i].addr"];
}
