// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _depthwise_conv2d_fix_2_HH_
#define _depthwise_conv2d_fix_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mux_32_16_1_1_x.h"
#include "network_mul_mul_16s_16s_30_1_1.h"
#include "network_mac_muladd_6ns_9ns_5ns_14_1_1.h"

namespace ap_rtl {

struct depthwise_conv2d_fix_2 : public sc_module {
    // Port declarations 32
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<7> > input_height;
    sc_in< sc_lv<6> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<16> > input_r_q1;
    sc_in< sc_lv<6> > output_height;
    sc_in< sc_lv<6> > output_width;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;
    sc_out< sc_lv<4> > bias_address0;
    sc_out< sc_logic > bias_ce0;
    sc_in< sc_lv<16> > bias_q0;
    sc_out< sc_lv<6> > kernel_address0;
    sc_out< sc_logic > kernel_ce0;
    sc_in< sc_lv<16> > kernel_q0;
    sc_out< sc_lv<6> > kernel1_address0;
    sc_out< sc_logic > kernel1_ce0;
    sc_in< sc_lv<16> > kernel1_q0;
    sc_out< sc_lv<6> > kernel2_address0;
    sc_out< sc_logic > kernel2_ce0;
    sc_in< sc_lv<16> > kernel2_q0;


    // Module declarations
    depthwise_conv2d_fix_2(sc_module_name name);
    SC_HAS_PROCESS(depthwise_conv2d_fix_2);

    ~depthwise_conv2d_fix_2();

    sc_trace_file* mVcdFile;

    network_mux_32_16_1_1_x<1,1,16,16,16,2,16>* network_mux_32_16_1_1_x_U41;
    network_mux_32_16_1_1_x<1,1,16,16,16,2,16>* network_mux_32_16_1_1_x_U42;
    network_mux_32_16_1_1_x<1,1,16,16,16,2,16>* network_mux_32_16_1_1_x_U43;
    network_mux_32_16_1_1_x<1,1,16,16,16,2,16>* network_mux_32_16_1_1_x_U44;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U45;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U46;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U47;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U48;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U49;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U50;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U51;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U52;
    network_mac_muladd_6ns_9ns_5ns_14_1_1<1,1,6,9,5,14>* network_mac_muladd_6ns_9ns_5ns_14_1_1_U53;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U54;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<14> > indvar_flatten39_reg_254;
    sc_signal< sc_lv<5> > out_d_0_reg_266;
    sc_signal< sc_lv<10> > indvar_flatten_reg_278;
    sc_signal< sc_lv<5> > out_h_0_reg_289;
    sc_signal< sc_lv<5> > out_w_0_reg_300;
    sc_signal< sc_lv<16> > reg_311;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<1> > icmp_ln22_reg_1073;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln22_reg_1073_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<16> > reg_316;
    sc_signal< sc_lv<9> > zext_ln35_fu_325_p1;
    sc_signal< sc_lv<9> > zext_ln35_reg_1019;
    sc_signal< sc_lv<14> > zext_ln35_1_cast14_fu_329_p1;
    sc_signal< sc_lv<14> > zext_ln35_1_cast14_reg_1025;
    sc_signal< sc_lv<9> > zext_ln41_fu_333_p1;
    sc_signal< sc_lv<9> > zext_ln41_reg_1032;
    sc_signal< sc_lv<14> > zext_ln41_1_cast_fu_337_p1;
    sc_signal< sc_lv<14> > zext_ln41_1_cast_reg_1038;
    sc_signal< sc_lv<5> > empty_fu_341_p1;
    sc_signal< sc_lv<5> > empty_reg_1043;
    sc_signal< sc_lv<10> > mul_ln5_fu_357_p2;
    sc_signal< sc_lv<10> > mul_ln5_reg_1048;
    sc_signal< sc_lv<14> > tmp_4_fu_363_p3;
    sc_signal< sc_lv<14> > tmp_4_reg_1053;
    sc_signal< sc_lv<1> > icmp_ln24_fu_371_p2;
    sc_signal< sc_lv<1> > icmp_ln24_reg_1058;
    sc_signal< sc_lv<9> > zext_ln41_1_fu_377_p1;
    sc_signal< sc_lv<9> > zext_ln41_1_reg_1063;
    sc_signal< sc_lv<9> > zext_ln41_1_reg_1063_pp0_iter1_reg;
    sc_signal< sc_lv<9> > zext_ln35_3_cast_fu_386_p1;
    sc_signal< sc_lv<9> > zext_ln35_3_cast_reg_1068;
    sc_signal< sc_lv<9> > zext_ln35_3_cast_reg_1068_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln22_fu_396_p2;
    sc_signal< sc_lv<5> > out_d_fu_401_p2;
    sc_signal< sc_lv<5> > out_d_reg_1077;
    sc_signal< sc_lv<1> > icmp_ln23_fu_407_p2;
    sc_signal< sc_lv<1> > icmp_ln23_reg_1082;
    sc_signal< sc_lv<1> > icmp_ln23_reg_1082_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln29_fu_412_p3;
    sc_signal< sc_lv<5> > select_ln29_reg_1090;
    sc_signal< sc_lv<9> > zext_ln41_2_fu_420_p1;
    sc_signal< sc_lv<9> > zext_ln41_2_reg_1095;
    sc_signal< sc_lv<1> > select_ln29_18_fu_450_p3;
    sc_signal< sc_lv<1> > select_ln29_18_reg_1100;
    sc_signal< sc_lv<1> > select_ln29_18_reg_1100_pp0_iter1_reg;
    sc_signal< sc_lv<5> > out_h_fu_457_p2;
    sc_signal< sc_lv<5> > out_h_reg_1106;
    sc_signal< sc_lv<5> > out_w_0_mid2_fu_469_p3;
    sc_signal< sc_lv<5> > out_w_0_mid2_reg_1111;
    sc_signal< sc_lv<9> > zext_ln35_3_cast_mid_fu_477_p1;
    sc_signal< sc_lv<9> > zext_ln35_3_cast_mid_reg_1118;
    sc_signal< sc_lv<9> > zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg;
    sc_signal< sc_lv<9> > tmp5_0_0_mid2_v_v_fu_487_p3;
    sc_signal< sc_lv<9> > tmp5_0_0_mid2_v_v_reg_1123;
    sc_signal< sc_lv<10> > add_ln23_5_fu_495_p2;
    sc_signal< sc_lv<10> > add_ln23_5_reg_1130;
    sc_signal< sc_lv<14> > tmp5_0_0_mid2_fu_504_p2;
    sc_signal< sc_lv<14> > tmp5_0_0_mid2_reg_1135;
    sc_signal< sc_lv<14> > tmp5_1_0_mid2_fu_518_p2;
    sc_signal< sc_lv<14> > tmp5_1_0_mid2_reg_1142;
    sc_signal< sc_lv<16> > kernel_load_reg_1149;
    sc_signal< sc_lv<16> > kernel1_load_reg_1157;
    sc_signal< sc_lv<16> > kernel2_load_reg_1165;
    sc_signal< sc_lv<14> > tmp5_2_0_mid2_fu_532_p2;
    sc_signal< sc_lv<14> > tmp5_2_0_mid2_reg_1173;
    sc_signal< sc_lv<14> > zext_ln35_1_fu_537_p1;
    sc_signal< sc_lv<14> > zext_ln35_1_reg_1180;
    sc_signal< sc_lv<14> > zext_ln35_1_reg_1180_pp0_iter1_reg;
    sc_signal< sc_lv<5> > out_w_fu_550_p2;
    sc_signal< sc_lv<5> > out_w_reg_1192;
    sc_signal< sc_lv<14> > zext_ln35_3_fu_555_p1;
    sc_signal< sc_lv<14> > zext_ln35_3_reg_1197;
    sc_signal< sc_lv<5> > select_ln29_13_fu_569_p3;
    sc_signal< sc_lv<5> > select_ln29_13_reg_1208;
    sc_signal< sc_lv<2> > trunc_ln29_fu_575_p1;
    sc_signal< sc_lv<2> > trunc_ln29_reg_1214;
    sc_signal< sc_lv<9> > mul_ln41_1_fu_579_p2;
    sc_signal< sc_lv<9> > mul_ln41_1_reg_1221;
    sc_signal< sc_lv<2> > add_ln29_fu_583_p2;
    sc_signal< sc_lv<2> > add_ln29_reg_1227;
    sc_signal< sc_lv<14> > zext_ln35_5_fu_594_p1;
    sc_signal< sc_lv<14> > zext_ln35_5_reg_1232;
    sc_signal< sc_lv<14> > add_ln22_fu_617_p2;
    sc_signal< sc_lv<14> > add_ln22_reg_1248;
    sc_signal< sc_lv<5> > select_ln23_fu_633_p3;
    sc_signal< sc_lv<5> > select_ln23_reg_1253;
    sc_signal< sc_lv<30> > sext_ln35_1_fu_650_p1;
    sc_signal< sc_lv<30> > sext_ln35_1_reg_1258;
    sc_signal< sc_lv<16> > trunc_ln_reg_1264;
    sc_signal< sc_lv<30> > sext_ln35_3_fu_675_p1;
    sc_signal< sc_lv<30> > sext_ln35_3_reg_1269;
    sc_signal< sc_lv<16> > trunc_ln41_s_reg_1274;
    sc_signal< sc_lv<16> > tmp_2_fu_688_p5;
    sc_signal< sc_lv<16> > tmp_2_reg_1279;
    sc_signal< sc_lv<16> > tmp_3_fu_697_p5;
    sc_signal< sc_lv<16> > tmp_3_reg_1284;
    sc_signal< sc_lv<10> > select_ln23_1_fu_724_p3;
    sc_signal< sc_lv<10> > select_ln23_1_reg_1299;
    sc_signal< sc_lv<30> > sext_ln35_5_fu_738_p1;
    sc_signal< sc_lv<30> > sext_ln35_5_reg_1309;
    sc_signal< sc_lv<16> > trunc_ln41_1_reg_1314;
    sc_signal< sc_lv<30> > sext_ln35_7_fu_754_p1;
    sc_signal< sc_lv<30> > sext_ln35_7_reg_1319;
    sc_signal< sc_lv<16> > trunc_ln41_2_reg_1324;
    sc_signal< sc_lv<14> > add_ln35_10_fu_784_p2;
    sc_signal< sc_lv<14> > add_ln35_10_reg_1339;
    sc_signal< sc_lv<16> > trunc_ln41_3_reg_1344;
    sc_signal< sc_lv<16> > trunc_ln41_4_reg_1349;
    sc_signal< sc_lv<16> > add_ln41_1_fu_818_p2;
    sc_signal< sc_lv<16> > add_ln41_1_reg_1359;
    sc_signal< sc_lv<16> > add_ln41_3_fu_827_p2;
    sc_signal< sc_lv<16> > add_ln41_3_reg_1364;
    sc_signal< sc_lv<9> > tmp7_mid2_v_v_fu_858_p3;
    sc_signal< sc_lv<9> > tmp7_mid2_v_v_reg_1369;
    sc_signal< sc_lv<16> > trunc_ln41_5_reg_1374;
    sc_signal< sc_lv<16> > trunc_ln41_6_reg_1379;
    sc_signal< sc_lv<16> > trunc_ln41_7_reg_1384;
    sc_signal< sc_lv<14> > grp_fu_992_p3;
    sc_signal< sc_lv<14> > add_ln41_reg_1389;
    sc_signal< sc_lv<16> > add_ln41_8_fu_920_p2;
    sc_signal< sc_lv<16> > add_ln41_8_reg_1394;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter1_state9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<14> > ap_phi_mux_indvar_flatten39_phi_fu_258_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_out_d_0_phi_fu_270_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten_phi_fu_282_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_h_0_phi_fu_293_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_w_0_phi_fu_304_p4;
    sc_signal< sc_lv<64> > zext_ln35_2_fu_545_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln35_4_fu_564_p1;
    sc_signal< sc_lv<64> > zext_ln35_6_fu_603_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln35_7_fu_612_p1;
    sc_signal< sc_lv<64> > zext_ln35_8_fu_710_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln35_9_fu_719_p1;
    sc_signal< sc_lv<64> > zext_ln29_fu_730_p1;
    sc_signal< sc_lv<64> > zext_ln35_10_fu_770_p1;
    sc_signal< sc_lv<64> > zext_ln35_11_fu_779_p1;
    sc_signal< sc_lv<64> > zext_ln35_12_fu_814_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln41_3_fu_936_p1;
    sc_signal< sc_lv<7> > sext_ln35_13_fu_321_p1;
    sc_signal< sc_lv<5> > empty_46_fu_345_p1;
    sc_signal< sc_lv<5> > mul_ln5_fu_357_p0;
    sc_signal< sc_lv<5> > mul_ln5_fu_357_p1;
    sc_signal< sc_lv<5> > mul_ln35_fu_381_p0;
    sc_signal< sc_lv<7> > mul_ln35_fu_381_p1;
    sc_signal< sc_lv<9> > mul_ln35_fu_381_p2;
    sc_signal< sc_lv<7> > mul_ln35_1_fu_424_p0;
    sc_signal< sc_lv<5> > mul_ln35_1_fu_424_p1;
    sc_signal< sc_lv<9> > mul_ln35_1_fu_424_p2;
    sc_signal< sc_lv<9> > tmp_0_0_fu_390_p2;
    sc_signal< sc_lv<1> > icmp_ln24_4_fu_445_p2;
    sc_signal< sc_lv<1> > empty_48_fu_463_p2;
    sc_signal< sc_lv<9> > select_ln29_14_fu_429_p3;
    sc_signal< sc_lv<9> > tmp_0_0_mid1_fu_481_p2;
    sc_signal< sc_lv<9> > select_ln29_16_fu_437_p3;
    sc_signal< sc_lv<7> > tmp5_0_0_mid2_fu_504_p0;
    sc_signal< sc_lv<9> > tmp5_0_0_mid2_fu_504_p1;
    sc_signal< sc_lv<9> > tmp5_1_0_mid2_v_v_fu_509_p2;
    sc_signal< sc_lv<7> > tmp5_1_0_mid2_fu_518_p0;
    sc_signal< sc_lv<9> > tmp5_1_0_mid2_fu_518_p1;
    sc_signal< sc_lv<9> > tmp5_2_0_mid2_v_v_fu_523_p2;
    sc_signal< sc_lv<7> > tmp5_2_0_mid2_fu_532_p0;
    sc_signal< sc_lv<9> > tmp5_2_0_mid2_fu_532_p1;
    sc_signal< sc_lv<14> > add_ln35_fu_540_p2;
    sc_signal< sc_lv<14> > add_ln35_2_fu_559_p2;
    sc_signal< sc_lv<6> > mul_ln41_1_fu_579_p0;
    sc_signal< sc_lv<5> > mul_ln41_1_fu_579_p1;
    sc_signal< sc_lv<5> > add_ln35_3_fu_589_p2;
    sc_signal< sc_lv<14> > add_ln35_4_fu_598_p2;
    sc_signal< sc_lv<14> > add_ln35_5_fu_608_p2;
    sc_signal< sc_lv<16> > tmp_s_fu_642_p5;
    sc_signal< sc_lv<30> > mul_ln35_2_fu_940_p2;
    sc_signal< sc_lv<16> > tmp_1_fu_667_p5;
    sc_signal< sc_lv<30> > mul_ln35_3_fu_947_p2;
    sc_signal< sc_lv<2> > tmp_2_fu_688_p4;
    sc_signal< sc_lv<2> > tmp_3_fu_697_p4;
    sc_signal< sc_lv<14> > add_ln35_6_fu_706_p2;
    sc_signal< sc_lv<14> > add_ln35_7_fu_715_p2;
    sc_signal< sc_lv<30> > mul_ln35_4_fu_954_p2;
    sc_signal< sc_lv<30> > mul_ln35_5_fu_961_p2;
    sc_signal< sc_lv<14> > add_ln35_8_fu_766_p2;
    sc_signal< sc_lv<14> > add_ln35_9_fu_775_p2;
    sc_signal< sc_lv<30> > mul_ln35_6_fu_968_p2;
    sc_signal< sc_lv<30> > mul_ln35_7_fu_974_p2;
    sc_signal< sc_lv<16> > add_ln41_2_fu_823_p2;
    sc_signal< sc_lv<5> > mul_ln41_fu_832_p0;
    sc_signal< sc_lv<6> > mul_ln41_fu_832_p1;
    sc_signal< sc_lv<9> > mul_ln41_fu_832_p2;
    sc_signal< sc_lv<9> > tmp6_fu_836_p2;
    sc_signal< sc_lv<9> > select_ln29_15_fu_841_p3;
    sc_signal< sc_lv<9> > tmp6_mid1_fu_853_p2;
    sc_signal< sc_lv<9> > select_ln29_17_fu_847_p3;
    sc_signal< sc_lv<30> > mul_ln35_8_fu_980_p2;
    sc_signal< sc_lv<30> > mul_ln35_9_fu_986_p2;
    sc_signal< sc_lv<30> > mul_ln35_10_fu_998_p2;
    sc_signal< sc_lv<16> > add_ln41_6_fu_911_p2;
    sc_signal< sc_lv<16> > add_ln41_7_fu_915_p2;
    sc_signal< sc_lv<16> > add_ln41_5_fu_907_p2;
    sc_signal< sc_lv<16> > add_ln41_4_fu_926_p2;
    sc_signal< sc_lv<16> > mul_ln35_6_fu_968_p1;
    sc_signal< sc_lv<16> > mul_ln35_7_fu_974_p1;
    sc_signal< sc_lv<16> > mul_ln35_8_fu_980_p1;
    sc_signal< sc_lv<16> > mul_ln35_9_fu_986_p1;
    sc_signal< sc_lv<6> > grp_fu_992_p0;
    sc_signal< sc_lv<9> > grp_fu_992_p1;
    sc_signal< sc_lv<5> > grp_fu_992_p2;
    sc_signal< sc_lv<16> > mul_ln35_10_fu_998_p1;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<14> > grp_fu_992_p10;
    sc_signal< sc_lv<9> > mul_ln35_1_fu_424_p10;
    sc_signal< sc_lv<9> > mul_ln35_fu_381_p00;
    sc_signal< sc_lv<10> > mul_ln5_fu_357_p00;
    sc_signal< sc_lv<10> > mul_ln5_fu_357_p10;
    sc_signal< sc_lv<14> > tmp5_0_0_mid2_fu_504_p10;
    sc_signal< sc_lv<14> > tmp5_1_0_mid2_fu_518_p10;
    sc_signal< sc_lv<14> > tmp5_2_0_mid2_fu_532_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state13;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln22_fu_617_p2();
    void thread_add_ln23_5_fu_495_p2();
    void thread_add_ln29_fu_583_p2();
    void thread_add_ln35_10_fu_784_p2();
    void thread_add_ln35_2_fu_559_p2();
    void thread_add_ln35_3_fu_589_p2();
    void thread_add_ln35_4_fu_598_p2();
    void thread_add_ln35_5_fu_608_p2();
    void thread_add_ln35_6_fu_706_p2();
    void thread_add_ln35_7_fu_715_p2();
    void thread_add_ln35_8_fu_766_p2();
    void thread_add_ln35_9_fu_775_p2();
    void thread_add_ln35_fu_540_p2();
    void thread_add_ln41_1_fu_818_p2();
    void thread_add_ln41_2_fu_823_p2();
    void thread_add_ln41_3_fu_827_p2();
    void thread_add_ln41_4_fu_926_p2();
    void thread_add_ln41_5_fu_907_p2();
    void thread_add_ln41_6_fu_911_p2();
    void thread_add_ln41_7_fu_915_p2();
    void thread_add_ln41_8_fu_920_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state13();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter1_state9();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten39_phi_fu_258_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_282_p4();
    void thread_ap_phi_mux_out_d_0_phi_fu_270_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_293_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_304_p4();
    void thread_ap_ready();
    void thread_bias_address0();
    void thread_bias_ce0();
    void thread_empty_46_fu_345_p1();
    void thread_empty_48_fu_463_p2();
    void thread_empty_fu_341_p1();
    void thread_grp_fu_992_p0();
    void thread_grp_fu_992_p1();
    void thread_grp_fu_992_p10();
    void thread_grp_fu_992_p2();
    void thread_icmp_ln22_fu_396_p2();
    void thread_icmp_ln23_fu_407_p2();
    void thread_icmp_ln24_4_fu_445_p2();
    void thread_icmp_ln24_fu_371_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_kernel1_address0();
    void thread_kernel1_ce0();
    void thread_kernel2_address0();
    void thread_kernel2_ce0();
    void thread_kernel_address0();
    void thread_kernel_ce0();
    void thread_mul_ln35_10_fu_998_p1();
    void thread_mul_ln35_1_fu_424_p0();
    void thread_mul_ln35_1_fu_424_p1();
    void thread_mul_ln35_1_fu_424_p10();
    void thread_mul_ln35_1_fu_424_p2();
    void thread_mul_ln35_6_fu_968_p1();
    void thread_mul_ln35_7_fu_974_p1();
    void thread_mul_ln35_8_fu_980_p1();
    void thread_mul_ln35_9_fu_986_p1();
    void thread_mul_ln35_fu_381_p0();
    void thread_mul_ln35_fu_381_p00();
    void thread_mul_ln35_fu_381_p1();
    void thread_mul_ln35_fu_381_p2();
    void thread_mul_ln41_1_fu_579_p0();
    void thread_mul_ln41_1_fu_579_p1();
    void thread_mul_ln41_1_fu_579_p2();
    void thread_mul_ln41_fu_832_p0();
    void thread_mul_ln41_fu_832_p1();
    void thread_mul_ln41_fu_832_p2();
    void thread_mul_ln5_fu_357_p0();
    void thread_mul_ln5_fu_357_p00();
    void thread_mul_ln5_fu_357_p1();
    void thread_mul_ln5_fu_357_p10();
    void thread_mul_ln5_fu_357_p2();
    void thread_out_d_fu_401_p2();
    void thread_out_h_fu_457_p2();
    void thread_out_w_0_mid2_fu_469_p3();
    void thread_out_w_fu_550_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_select_ln23_1_fu_724_p3();
    void thread_select_ln23_fu_633_p3();
    void thread_select_ln29_13_fu_569_p3();
    void thread_select_ln29_14_fu_429_p3();
    void thread_select_ln29_15_fu_841_p3();
    void thread_select_ln29_16_fu_437_p3();
    void thread_select_ln29_17_fu_847_p3();
    void thread_select_ln29_18_fu_450_p3();
    void thread_select_ln29_fu_412_p3();
    void thread_sext_ln35_13_fu_321_p1();
    void thread_sext_ln35_1_fu_650_p1();
    void thread_sext_ln35_3_fu_675_p1();
    void thread_sext_ln35_5_fu_738_p1();
    void thread_sext_ln35_7_fu_754_p1();
    void thread_tmp5_0_0_mid2_fu_504_p0();
    void thread_tmp5_0_0_mid2_fu_504_p1();
    void thread_tmp5_0_0_mid2_fu_504_p10();
    void thread_tmp5_0_0_mid2_fu_504_p2();
    void thread_tmp5_0_0_mid2_v_v_fu_487_p3();
    void thread_tmp5_1_0_mid2_fu_518_p0();
    void thread_tmp5_1_0_mid2_fu_518_p1();
    void thread_tmp5_1_0_mid2_fu_518_p10();
    void thread_tmp5_1_0_mid2_fu_518_p2();
    void thread_tmp5_1_0_mid2_v_v_fu_509_p2();
    void thread_tmp5_2_0_mid2_fu_532_p0();
    void thread_tmp5_2_0_mid2_fu_532_p1();
    void thread_tmp5_2_0_mid2_fu_532_p10();
    void thread_tmp5_2_0_mid2_fu_532_p2();
    void thread_tmp5_2_0_mid2_v_v_fu_523_p2();
    void thread_tmp6_fu_836_p2();
    void thread_tmp6_mid1_fu_853_p2();
    void thread_tmp7_mid2_v_v_fu_858_p3();
    void thread_tmp_0_0_fu_390_p2();
    void thread_tmp_0_0_mid1_fu_481_p2();
    void thread_tmp_2_fu_688_p4();
    void thread_tmp_3_fu_697_p4();
    void thread_tmp_4_fu_363_p3();
    void thread_trunc_ln29_fu_575_p1();
    void thread_zext_ln29_fu_730_p1();
    void thread_zext_ln35_10_fu_770_p1();
    void thread_zext_ln35_11_fu_779_p1();
    void thread_zext_ln35_12_fu_814_p1();
    void thread_zext_ln35_1_cast14_fu_329_p1();
    void thread_zext_ln35_1_fu_537_p1();
    void thread_zext_ln35_2_fu_545_p1();
    void thread_zext_ln35_3_cast_fu_386_p1();
    void thread_zext_ln35_3_cast_mid_fu_477_p1();
    void thread_zext_ln35_3_fu_555_p1();
    void thread_zext_ln35_4_fu_564_p1();
    void thread_zext_ln35_5_fu_594_p1();
    void thread_zext_ln35_6_fu_603_p1();
    void thread_zext_ln35_7_fu_612_p1();
    void thread_zext_ln35_8_fu_710_p1();
    void thread_zext_ln35_9_fu_719_p1();
    void thread_zext_ln35_fu_325_p1();
    void thread_zext_ln41_1_cast_fu_337_p1();
    void thread_zext_ln41_1_fu_377_p1();
    void thread_zext_ln41_2_fu_420_p1();
    void thread_zext_ln41_3_fu_936_p1();
    void thread_zext_ln41_fu_333_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
