Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4.1 (win64) Build 1149489 Thu Feb 19 16:23:09 MST 2015
| Date         : Sat May 21 00:09:42 2016
| Host         : BILLLINC3DA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_640x480_control_sets_placed.rpt
| Design       : vga_640x480
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     2 |
| Minimum Number of register sites lost to control set restrictions |    12 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              10 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+------------------+------------------+------------------+----------------+
|   Clock Signal  |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------+------------------+------------------+------------------+----------------+
|  pclk_IBUF_BUFG |                  | reset_IBUF       |                4 |             10 |
|  pclk_IBUF_BUFG | n_0_y_cnt[9]_i_1 | reset_IBUF       |                4 |             10 |
+-----------------+------------------+------------------+------------------+----------------+


