/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  reg [31:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [28:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = in_data[59:51] + celloutsig_0_2z[24:16];
  assign celloutsig_0_5z = celloutsig_0_2z[17:15] + { in_data[46], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_11z = in_data[140:133] + { celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_8z, 4'h0, celloutsig_1_10z };
  assign celloutsig_0_0z = in_data[81:69] == in_data[14:2];
  assign celloutsig_0_21z = in_data[59:50] == celloutsig_0_1z[19:10];
  assign celloutsig_1_0z = in_data[117:111] == in_data[166:160];
  assign celloutsig_1_5z = { celloutsig_1_1z[3:0], celloutsig_1_0z } == celloutsig_1_1z[4:0];
  assign celloutsig_1_9z = { celloutsig_1_1z[4:2], celloutsig_1_5z } == celloutsig_1_1z[5:2];
  assign celloutsig_1_8z = { in_data[176:172], celloutsig_1_0z, celloutsig_1_1z } !== { in_data[174], celloutsig_1_7z, 1'h0, celloutsig_1_1z, 2'h0, celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[186:183], celloutsig_1_9z, 1'h0 } !== { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_3z = & { celloutsig_0_1z[21:18], celloutsig_0_0z };
  assign celloutsig_0_11z = & { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z[21:18], celloutsig_0_0z };
  assign celloutsig_0_13z = & celloutsig_0_1z[21:15];
  assign celloutsig_1_3z = & in_data[119:106];
  assign celloutsig_1_7z = & in_data[178:176];
  assign celloutsig_1_18z = celloutsig_1_11z[5:2] << { celloutsig_1_11z[6], celloutsig_1_13z };
  assign celloutsig_0_22z = { celloutsig_0_7z[2:0], celloutsig_0_21z } << { celloutsig_0_2z[6], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_1_1z = in_data[115:110] << { in_data[132:128], celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_3z, 1'h0, celloutsig_1_0z } << { celloutsig_1_3z, 2'h0, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_1z[4:3], celloutsig_1_5z } >> { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_18z[3:2], celloutsig_1_0z, 1'h0, celloutsig_1_9z } >> in_data[152:148];
  assign celloutsig_0_7z = celloutsig_0_1z[23:19] >> in_data[55:51];
  assign celloutsig_0_2z = in_data[93:65] >> celloutsig_0_1z[31:3];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_1z = 32'd0;
    else if (clkin_data[0]) celloutsig_0_1z = { in_data[56:27], celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[131:128], out_data[100:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
