
//=======================================================
//  This code is generated by Terasic System Builder
//=======================================================

module Complete(

	//////////// CLOCK //////////
	input 		          		ADC_CLK_10,
	input 		          		MAX10_CLK1_50,
	input 		          		MAX10_CLK2_50,

	//////////// SEG7 //////////
	output		     [7:0]		HEX0,
	output		     [7:0]		HEX1,
	output		     [7:0]		HEX2,
	output		     [7:0]		HEX3,
	output		     [7:0]		HEX4,
	output		     [7:0]		HEX5,

	//////////// KEY //////////
	input 		     [1:0]		KEY,

	//////////// LED //////////
	output		     [9:0]		LEDR,

	//////////// SW //////////
	input 		     [9:0]		SW
);



//=======================================================
//  REG/WIRE declarations
//=======================================================

   wire					one_hz_clk;
   wire [3:0] 					lsd;
   wire [3:0] 					msd;
   
   



//=======================================================
//  Structural coding
//=======================================================

   clock_div_1hz #(5_000_000) U0 (
				  .reset_n (KEY[0]),
				  .src_clk (ADC_CLK_10),
				  .out_clk (one_hz_clk)
				  );
   lsd_counter U1 (
			.reset_n (KEY[0]),
			.src_clk (ADC_CLK_10),
			.msd (msd),
			.lsd_out (lsd)
			);
   msd_counter U2 (
			.reset_n (KEY[0]),
			.src_clk (ADC_CLK_10),
			.lsd (lsd),
			.msd_out (msd)
			);
   
   


endmodule
