#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May 12 15:35:25 2025
# Process ID: 23164
# Current directory: C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13048 C:\Users\admin\Documents\GitHub\ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog\IF + ID + EX + MEM + WB\4300lab1a.xpr
# Log file: C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/vivado.log
# Journal file: C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB\vivado.jou
# Running On: DESKTOP-SV406LK, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 16, Host memory: 68629 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1488.301 ; gain = 254.934
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.sim/sim_1/behav/xsim/data.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/alu_control_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/alu_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/ex_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/incr4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incr4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/inst_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/mem_and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/mux2_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_top
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'ex_mem_pc_branch' is not allowed [C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/pipeline_top.v:86]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'ex_mem_zero' is not allowed [C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/pipeline_top.v:87]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'ex_mem_alu_result' is not allowed [C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/pipeline_top.v:88]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'ex_mem_write_data' is not allowed [C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/pipeline_top.v:89]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'ex_mem_write_reg' is not allowed [C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/pipeline_top.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/pipeline_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_top_tb_behav xil_defaultlib.pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_top_tb_behav xil_defaultlib.pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/pipeline_top.v" Line 1. Module pipeline_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/if_stage.v" Line 1. Module if_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/pc_reg.v" Line 1. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/incr4.v" Line 2. Module incr4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/mux2to1.v" Line 3. Module mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/inst_memory.v" Line 1. Module inst_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/if_id_reg.v" Line 1. Module if_id_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/id_stage.v" Line 1. Module id_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/control_unit.v" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/reg_file.v" Line 1. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/sign_extend.v" Line 1. Module sign_extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/id_ex_reg.v" Line 1. Module id_ex_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/ex_stage.v" Line 1. Module ex_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/alu_control_ex.v" Line 1. Module alu_control_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/mux2_ex.v" Line 1. Module mux2_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/alu_ex.v" Line 1. Module alu_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/mux2_ex.v" Line 1. Module mux2_ex(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/ex_mem_reg.v" Line 1. Module ex_mem_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/mem_stage.v" Line 1. Module mem_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/mem_and_gate.v" Line 1. Module mem_and_gate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/data_memory.v" Line 1. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/mem_wb_reg.v" Line 1. Module mem_wb_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/wb_stage.v" Line 1. Module wb_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/pipeline_top.v" Line 1. Module pipeline_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/if_stage.v" Line 1. Module if_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/pc_reg.v" Line 1. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/incr4.v" Line 2. Module incr4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/mux2to1.v" Line 3. Module mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/inst_memory.v" Line 1. Module inst_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/if_id_reg.v" Line 1. Module if_id_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/id_stage.v" Line 1. Module id_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/control_unit.v" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/reg_file.v" Line 1. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/sign_extend.v" Line 1. Module sign_extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/id_ex_reg.v" Line 1. Module id_ex_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/ex_stage.v" Line 1. Module ex_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/alu_control_ex.v" Line 1. Module alu_control_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/mux2_ex.v" Line 1. Module mux2_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/alu_ex.v" Line 1. Module alu_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/mux2_ex.v" Line 1. Module mux2_ex(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/ex_mem_reg.v" Line 1. Module ex_mem_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/mem_stage.v" Line 1. Module mem_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/mem_and_gate.v" Line 1. Module mem_and_gate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/data_memory.v" Line 1. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/mem_wb_reg.v" Line 1. Module mem_wb_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.srcs/sources_1/new/wb_stage.v" Line 1. Module wb_stage doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.incr4
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.if_id_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.id_ex_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.alu_control_ex
Compiling module xil_defaultlib.mux2_ex
Compiling module xil_defaultlib.alu_ex
Compiling module xil_defaultlib.mux2_ex(WIDTH=5)
Compiling module xil_defaultlib.ex_mem_reg
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.mem_and_gate
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mem_wb_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.pipeline_top
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.pipeline_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1533.672 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM + WB/4300lab1a.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_top_tb_behav -key {Behavioral:sim_1:Functional:pipeline_top_tb} -tclbatch {pipeline_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T=5000 | PC=00000000 | IR=00000000 | NPC=00000000
       ID: control=000000000 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=0 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=0 | write_reg=0 | write_data=         0

T=15000 | PC=00000000 | IR=00000000 | NPC=00000000
       ID: control=000000000 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=0 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=0 | write_reg=0 | write_data=         0

T=25000 | PC=00000004 | IR=002300aa | NPC=00000008
       ID: control=100001100 | rs=1 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=35000 | PC=00000008 | IR=10654321 | NPC=0000000c
       ID: control=100001100 | rs=3 rt=3 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=45000 | PC=0000000c | IR=00100022 | NPC=00000010
       ID: control=001000100 | rs=0 rt=5 rd=8
       EX: ALUres=         4 | zero=0 | write_reg=3
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=0 | write_reg=0 | write_data=         0

T=55000 | PC=00000010 | IR=8c123456 | NPC=00000014
       ID: control=100001100 | rs=0 rt=16 rd=0
       EX: ALUres=4294967294 | zero=0 | write_reg=5
       MEM: mem_read=0 | alu_result=         4 | mem_data=         0 | wb_reg=3
       WB: regwrite=1 | write_reg=3 | write_data=         4

T=65000 | PC=00000014 | IR=8f123456 | NPC=00000018
       ID: control=110100001 | rs=24 rt=18 rd=6
       EX: ALUres=        16 | zero=0 | write_reg=16
       MEM: mem_read=1 | alu_result=4294967294 | mem_data=         0 | wb_reg=5
       WB: regwrite=1 | write_reg=5 | write_data=         0

MEM READ : mem[21] -> 8c123456
T=75000 | PC=00000018 | IR=ad654321 | NPC=0000001c
       ID: control=110100001 | rs=11 rt=18 rd=6
       EX: ALUres=     13398 | zero=0 | write_reg=18
       MEM: mem_read=1 | alu_result=        16 | mem_data=         0 | wb_reg=16
       WB: regwrite=1 | write_reg=16 | write_data=         0

MEM READ : mem[27] -> 002300aa
T=85000 | PC=0000001c | IR=13012345 | NPC=00000020
       ID: control=000010001 | rs=24 rt=5 rd=8
       EX: ALUres=     13422 | zero=0 | write_reg=18
       MEM: mem_read=0 | alu_result=     13398 | mem_data=2350003286 | wb_reg=18
       WB: regwrite=0 | write_reg=18 | write_data=     13398

T=95000 | PC=00000020 | IR=ac654321 | NPC=00000024
       ID: control=001000100 | rs=3 rt=1 rd=4
       EX: ALUres=     17196 | zero=0 | write_reg=5
       MEM: mem_read=0 | alu_result=     13422 | mem_data=   2293930 | wb_reg=18
       WB: regwrite=0 | write_reg=18 | write_data=     13422

MEM WRITE: mem[75] = 00000005
T=105000 | PC=00000024 | IR=12012345 | NPC=00000028
       ID: control=000010001 | rs=16 rt=5 rd=8
       EX: ALUres=        23 | zero=0 | write_reg=1
       MEM: mem_read=0 | alu_result=     17196 | mem_data=         0 | wb_reg=5
       WB: regwrite=0 | write_reg=5 | write_data=     17196

T=115000 | PC=00000028 | IR=00000000 | NPC=0000002c
       ID: control=001000100 | rs=0 rt=1 rd=4
       EX: ALUres=     17188 | zero=0 | write_reg=5
       MEM: mem_read=0 | alu_result=        23 | mem_data=         0 | wb_reg=1
       WB: regwrite=0 | write_reg=1 | write_data=        23

MEM WRITE: mem[73] = 00000005
T=125000 | PC=0000002c | IR=00000000 | NPC=00000030
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=        15 | zero=0 | write_reg=1
       MEM: mem_read=0 | alu_result=     17188 | mem_data=         0 | wb_reg=5
       WB: regwrite=1 | write_reg=5 | write_data=     17188

T=135000 | PC=00000030 | IR=00000000 | NPC=00000034
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=        15 | mem_data=         0 | wb_reg=1
       WB: regwrite=1 | write_reg=1 | write_data=        15

T=145000 | PC=00000034 | IR=00000000 | NPC=00000038
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=155000 | PC=00000038 | IR=00000000 | NPC=0000003c
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=165000 | PC=0000003c | IR=00000000 | NPC=00000040
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=175000 | PC=00000040 | IR=00000000 | NPC=00000044
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=185000 | PC=00000044 | IR=00000000 | NPC=00000048
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=195000 | PC=00000048 | IR=00000000 | NPC=0000004c
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=205000 | PC=0000004c | IR=00000000 | NPC=00000050
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=215000 | PC=00000050 | IR=00000000 | NPC=00000054
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=225000 | PC=00000054 | IR=00000000 | NPC=00000058
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=235000 | PC=00000058 | IR=00000000 | NPC=0000005c
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=245000 | PC=0000005c | IR=00000000 | NPC=00000060
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=255000 | PC=00000060 | IR=00000000 | NPC=00000064
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=265000 | PC=00000064 | IR=00000000 | NPC=00000068
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=275000 | PC=00000068 | IR=00000000 | NPC=0000006c
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=285000 | PC=0000006c | IR=00000000 | NPC=00000070
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=295000 | PC=00000070 | IR=00000000 | NPC=00000074
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=305000 | PC=00000074 | IR=00000000 | NPC=00000078
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=315000 | PC=00000078 | IR=00000000 | NPC=0000007c
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=325000 | PC=0000007c | IR=00000000 | NPC=00000080
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=335000 | PC=00000080 | IR=00000000 | NPC=00000084
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=345000 | PC=00000084 | IR=00000000 | NPC=00000088
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=355000 | PC=00000088 | IR=00000000 | NPC=0000008c
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=365000 | PC=0000008c | IR=00000000 | NPC=00000090
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=375000 | PC=00000090 | IR=00000000 | NPC=00000094
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=385000 | PC=00000094 | IR=00000000 | NPC=00000098
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=395000 | PC=00000098 | IR=00000000 | NPC=0000009c
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=405000 | PC=0000009c | IR=00000000 | NPC=000000a0
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=415000 | PC=000000a0 | IR=00000000 | NPC=000000a4
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=425000 | PC=000000a4 | IR=00000000 | NPC=000000a8
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=435000 | PC=000000a8 | IR=00000000 | NPC=000000ac
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=445000 | PC=000000ac | IR=00000000 | NPC=000000b0
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=455000 | PC=000000b0 | IR=00000000 | NPC=000000b4
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=465000 | PC=000000b4 | IR=00000000 | NPC=000000b8
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=475000 | PC=000000b8 | IR=00000000 | NPC=000000bc
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=485000 | PC=000000bc | IR=00000000 | NPC=000000c0
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=495000 | PC=000000c0 | IR=00000000 | NPC=000000c4
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=505000 | PC=000000c4 | IR=00000000 | NPC=000000c8
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=515000 | PC=000000c8 | IR=00000000 | NPC=000000cc
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=525000 | PC=000000cc | IR=00000000 | NPC=000000d0
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=535000 | PC=000000d0 | IR=00000000 | NPC=000000d4
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=545000 | PC=000000d4 | IR=00000000 | NPC=000000d8
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=555000 | PC=000000d8 | IR=00000000 | NPC=000000dc
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=565000 | PC=000000dc | IR=00000000 | NPC=000000e0
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=575000 | PC=000000e0 | IR=00000000 | NPC=000000e4
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=585000 | PC=000000e4 | IR=00000000 | NPC=000000e8
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=595000 | PC=000000e8 | IR=00000000 | NPC=000000ec
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=605000 | PC=000000ec | IR=00000000 | NPC=000000f0
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=615000 | PC=000000f0 | IR=00000000 | NPC=000000f4
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=625000 | PC=000000f4 | IR=00000000 | NPC=000000f8
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=635000 | PC=000000f8 | IR=00000000 | NPC=000000fc
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=645000 | PC=000000fc | IR=00000000 | NPC=00000100
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=655000 | PC=00000100 | IR=00000000 | NPC=00000104
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=665000 | PC=00000104 | IR=00000000 | NPC=00000108
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=675000 | PC=00000108 | IR=00000000 | NPC=0000010c
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=685000 | PC=0000010c | IR=00000000 | NPC=00000110
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=695000 | PC=00000110 | IR=00000000 | NPC=00000114
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=705000 | PC=00000114 | IR=00000000 | NPC=00000118
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=715000 | PC=00000118 | IR=00000000 | NPC=0000011c
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=725000 | PC=0000011c | IR=00000000 | NPC=00000120
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=735000 | PC=00000120 | IR=00000000 | NPC=00000124
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=745000 | PC=00000124 | IR=00000000 | NPC=00000128
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=755000 | PC=00000128 | IR=00000000 | NPC=0000012c
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=765000 | PC=0000012c | IR=00000000 | NPC=00000130
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=775000 | PC=00000130 | IR=00000000 | NPC=00000134
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=785000 | PC=00000134 | IR=00000000 | NPC=00000138
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=795000 | PC=00000138 | IR=00000000 | NPC=0000013c
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=805000 | PC=0000013c | IR=00000000 | NPC=00000140
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=815000 | PC=00000140 | IR=00000000 | NPC=00000144
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=825000 | PC=00000144 | IR=00000000 | NPC=00000148
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=835000 | PC=00000148 | IR=00000000 | NPC=0000014c
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=845000 | PC=0000014c | IR=00000000 | NPC=00000150
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=855000 | PC=00000150 | IR=00000000 | NPC=00000154
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=865000 | PC=00000154 | IR=00000000 | NPC=00000158
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=875000 | PC=00000158 | IR=00000000 | NPC=0000015c
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=885000 | PC=0000015c | IR=00000000 | NPC=00000160
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=895000 | PC=00000160 | IR=00000000 | NPC=00000164
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=905000 | PC=00000164 | IR=00000000 | NPC=00000168
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=915000 | PC=00000168 | IR=00000000 | NPC=0000016c
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=925000 | PC=0000016c | IR=00000000 | NPC=00000170
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=935000 | PC=00000170 | IR=00000000 | NPC=00000174
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=945000 | PC=00000174 | IR=00000000 | NPC=00000178
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=955000 | PC=00000178 | IR=00000000 | NPC=0000017c
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=965000 | PC=0000017c | IR=00000000 | NPC=00000180
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=975000 | PC=00000180 | IR=00000000 | NPC=00000184
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=985000 | PC=00000184 | IR=00000000 | NPC=00000188
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

T=995000 | PC=00000188 | IR=00000000 | NPC=0000018c
       ID: control=100001100 | rs=0 rt=0 rd=0
       EX: ALUres=         0 | zero=1 | write_reg=0
       MEM: mem_read=0 | alu_result=         0 | mem_data=         0 | wb_reg=0
       WB: regwrite=1 | write_reg=0 | write_data=         0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1573.016 ; gain = 39.344
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 12 15:40:52 2025...
