Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri May  2 08:55:36 2025
| Host         : AngelPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fil_test_fil_timing_summary_routed.rpt -pb fil_test_fil_timing_summary_routed.pb -rpx fil_test_fil_timing_summary_routed.rpx -warn_on_violation
| Design       : fil_test_fil
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
PDRC-190   Warning   Suboptimally placed synchronized register chain         2           
TIMING-9   Warning   Unknown CDC Logic                                       1           
TIMING-24  Warning   Overridden Max delay datapath only                      6           
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.128        0.000                      0                 1721        0.059        0.000                      0                 1721        6.596        0.000                       0                   932  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
TCK                   {0.000 7.576}      15.152          65.998          
sysclk                {0.000 41.667}     83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TCK                         7.128        0.000                      0                  943        0.059        0.000                      0                  943        6.596        0.000                       0                   508  
sysclk                                                                                                                                                                 16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0       29.418        0.000                      0                  778        0.108        0.000                      0                  778       18.750        0.000                       0                   420  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                  TCK                 
(none)              TCK                 TCK                 
(none)              clk_out1_clk_wiz_0  TCK                 
(none)                                  clk_out1_clk_wiz_0  
(none)              TCK                 clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clkfbout_clk_wiz_0                      
(none)                                  TCK                 
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TCK
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack        7.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 2.433ns (33.073%)  route 4.923ns (66.927%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 18.061 - 15.152 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.557     3.251    u_jtag_mac/TCK_BUFG
    SLICE_X17Y14         FDRE                                         r  u_jtag_mac/sm_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  u_jtag_mac/sm_cnt_reg[2]/Q
                         net (fo=20, routed)          1.464     5.171    u_jtag_mac/sm_cnt_reg_n_0_[2]
    SLICE_X11Y13         LUT5 (Prop_lut5_I2_O)        0.154     5.325 f  u_jtag_mac/FSM_onehot_cs[10]_i_2/O
                         net (fo=16, routed)          0.983     6.308    u_jtag_mac/FSM_onehot_cs[10]_i_2_n_0
    SLICE_X14Y14         LUT4 (Prop_lut4_I0_O)        0.353     6.661 r  u_jtag_mac/FSM_onehot_cs[8]_i_4/O
                         net (fo=3, routed)           0.577     7.238    u_jtag_mac/FSM_onehot_cs[8]_i_4_n_0
    SLICE_X13Y14         LUT4 (Prop_lut4_I0_O)        0.377     7.615 r  u_jtag_mac/sm_cnt1_carry__0_i_2/O
                         net (fo=1, routed)           0.406     8.021    u_jtag_mac/sm_cnt1_carry__0_i_2_n_0
    SLICE_X13Y13         LUT5 (Prop_lut5_I0_O)        0.327     8.348 r  u_jtag_mac/sm_cnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.348    u_jtag_mac/sm_cnt1_carry__0_i_1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.712 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           0.869     9.581    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X17Y12         LUT5 (Prop_lut5_I0_O)        0.402     9.983 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.625    10.607    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X17Y14         FDRE                                         r  u_jtag_mac/sm_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380    16.532    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.623 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.438    18.061    u_jtag_mac/TCK_BUFG
    SLICE_X17Y14         FDRE                                         r  u_jtag_mac/sm_cnt_reg[1]/C
                         clock pessimism              0.342    18.403    
                         clock uncertainty           -0.035    18.368    
    SLICE_X17Y14         FDRE (Setup_fdre_C_R)       -0.632    17.736    u_jtag_mac/sm_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.736    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 2.433ns (33.073%)  route 4.923ns (66.927%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 18.061 - 15.152 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.557     3.251    u_jtag_mac/TCK_BUFG
    SLICE_X17Y14         FDRE                                         r  u_jtag_mac/sm_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  u_jtag_mac/sm_cnt_reg[2]/Q
                         net (fo=20, routed)          1.464     5.171    u_jtag_mac/sm_cnt_reg_n_0_[2]
    SLICE_X11Y13         LUT5 (Prop_lut5_I2_O)        0.154     5.325 f  u_jtag_mac/FSM_onehot_cs[10]_i_2/O
                         net (fo=16, routed)          0.983     6.308    u_jtag_mac/FSM_onehot_cs[10]_i_2_n_0
    SLICE_X14Y14         LUT4 (Prop_lut4_I0_O)        0.353     6.661 r  u_jtag_mac/FSM_onehot_cs[8]_i_4/O
                         net (fo=3, routed)           0.577     7.238    u_jtag_mac/FSM_onehot_cs[8]_i_4_n_0
    SLICE_X13Y14         LUT4 (Prop_lut4_I0_O)        0.377     7.615 r  u_jtag_mac/sm_cnt1_carry__0_i_2/O
                         net (fo=1, routed)           0.406     8.021    u_jtag_mac/sm_cnt1_carry__0_i_2_n_0
    SLICE_X13Y13         LUT5 (Prop_lut5_I0_O)        0.327     8.348 r  u_jtag_mac/sm_cnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.348    u_jtag_mac/sm_cnt1_carry__0_i_1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.712 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           0.869     9.581    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X17Y12         LUT5 (Prop_lut5_I0_O)        0.402     9.983 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.625    10.607    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X17Y14         FDRE                                         r  u_jtag_mac/sm_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380    16.532    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.623 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.438    18.061    u_jtag_mac/TCK_BUFG
    SLICE_X17Y14         FDRE                                         r  u_jtag_mac/sm_cnt_reg[2]/C
                         clock pessimism              0.342    18.403    
                         clock uncertainty           -0.035    18.368    
    SLICE_X17Y14         FDRE (Setup_fdre_C_R)       -0.632    17.736    u_jtag_mac/sm_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.736    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 2.433ns (33.073%)  route 4.923ns (66.927%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 18.061 - 15.152 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.557     3.251    u_jtag_mac/TCK_BUFG
    SLICE_X17Y14         FDRE                                         r  u_jtag_mac/sm_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  u_jtag_mac/sm_cnt_reg[2]/Q
                         net (fo=20, routed)          1.464     5.171    u_jtag_mac/sm_cnt_reg_n_0_[2]
    SLICE_X11Y13         LUT5 (Prop_lut5_I2_O)        0.154     5.325 f  u_jtag_mac/FSM_onehot_cs[10]_i_2/O
                         net (fo=16, routed)          0.983     6.308    u_jtag_mac/FSM_onehot_cs[10]_i_2_n_0
    SLICE_X14Y14         LUT4 (Prop_lut4_I0_O)        0.353     6.661 r  u_jtag_mac/FSM_onehot_cs[8]_i_4/O
                         net (fo=3, routed)           0.577     7.238    u_jtag_mac/FSM_onehot_cs[8]_i_4_n_0
    SLICE_X13Y14         LUT4 (Prop_lut4_I0_O)        0.377     7.615 r  u_jtag_mac/sm_cnt1_carry__0_i_2/O
                         net (fo=1, routed)           0.406     8.021    u_jtag_mac/sm_cnt1_carry__0_i_2_n_0
    SLICE_X13Y13         LUT5 (Prop_lut5_I0_O)        0.327     8.348 r  u_jtag_mac/sm_cnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.348    u_jtag_mac/sm_cnt1_carry__0_i_1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.712 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           0.869     9.581    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X17Y12         LUT5 (Prop_lut5_I0_O)        0.402     9.983 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.625    10.607    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X17Y14         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380    16.532    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.623 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.438    18.061    u_jtag_mac/TCK_BUFG
    SLICE_X17Y14         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
                         clock pessimism              0.342    18.403    
                         clock uncertainty           -0.035    18.368    
    SLICE_X17Y14         FDRE (Setup_fdre_C_R)       -0.632    17.736    u_jtag_mac/sm_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.736    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 2.433ns (33.073%)  route 4.923ns (66.927%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 18.061 - 15.152 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.557     3.251    u_jtag_mac/TCK_BUFG
    SLICE_X17Y14         FDRE                                         r  u_jtag_mac/sm_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  u_jtag_mac/sm_cnt_reg[2]/Q
                         net (fo=20, routed)          1.464     5.171    u_jtag_mac/sm_cnt_reg_n_0_[2]
    SLICE_X11Y13         LUT5 (Prop_lut5_I2_O)        0.154     5.325 f  u_jtag_mac/FSM_onehot_cs[10]_i_2/O
                         net (fo=16, routed)          0.983     6.308    u_jtag_mac/FSM_onehot_cs[10]_i_2_n_0
    SLICE_X14Y14         LUT4 (Prop_lut4_I0_O)        0.353     6.661 r  u_jtag_mac/FSM_onehot_cs[8]_i_4/O
                         net (fo=3, routed)           0.577     7.238    u_jtag_mac/FSM_onehot_cs[8]_i_4_n_0
    SLICE_X13Y14         LUT4 (Prop_lut4_I0_O)        0.377     7.615 r  u_jtag_mac/sm_cnt1_carry__0_i_2/O
                         net (fo=1, routed)           0.406     8.021    u_jtag_mac/sm_cnt1_carry__0_i_2_n_0
    SLICE_X13Y13         LUT5 (Prop_lut5_I0_O)        0.327     8.348 r  u_jtag_mac/sm_cnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.348    u_jtag_mac/sm_cnt1_carry__0_i_1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.712 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           0.869     9.581    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X17Y12         LUT5 (Prop_lut5_I0_O)        0.402     9.983 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.625    10.607    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X17Y14         FDRE                                         r  u_jtag_mac/sm_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380    16.532    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.623 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.438    18.061    u_jtag_mac/TCK_BUFG
    SLICE_X17Y14         FDRE                                         r  u_jtag_mac/sm_cnt_reg[4]/C
                         clock pessimism              0.342    18.403    
                         clock uncertainty           -0.035    18.368    
    SLICE_X17Y14         FDRE (Setup_fdre_C_R)       -0.632    17.736    u_jtag_mac/sm_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.736    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.465ns  (required time - arrival time)
  Source:                 u_jtag_mac/ver_act_rd_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 1.502ns (21.137%)  route 5.604ns (78.863%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 18.063 - 15.152 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.556     3.250    u_jtag_mac/TCK_BUFG
    SLICE_X15Y14         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.456     3.706 r  u_jtag_mac/ver_act_rd_cnt_reg[11]/Q
                         net (fo=2, routed)           0.820     4.526    u_jtag_mac/in14[8]
    SLICE_X14Y13         LUT4 (Prop_lut4_I1_O)        0.124     4.650 r  u_jtag_mac/FSM_onehot_cs[3]_i_4/O
                         net (fo=1, routed)           0.669     5.320    u_jtag_mac/FSM_onehot_cs[3]_i_4_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.444 f  u_jtag_mac/FSM_onehot_cs[3]_i_3/O
                         net (fo=2, routed)           0.704     6.147    u_jtag_mac/FSM_onehot_cs[3]_i_3_n_0
    SLICE_X17Y12         LUT3 (Prop_lut3_I2_O)        0.118     6.265 r  u_jtag_mac/FSM_onehot_cs[3]_i_2/O
                         net (fo=12, routed)          1.342     7.608    u_jtag_mac/FSM_onehot_cs[3]_i_2_n_0
    SLICE_X15Y11         LUT3 (Prop_lut3_I0_O)        0.354     7.962 r  u_jtag_mac/act_rd_cnt[15]_i_4/O
                         net (fo=10, routed)          1.122     9.084    u_jtag_mac/act_rd_cnt[15]_i_4_n_0
    SLICE_X16Y11         LUT6 (Prop_lut6_I1_O)        0.326     9.410 r  u_jtag_mac/act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.946    10.356    u_jtag_mac/act_rd_cnt[15]_i_1_n_0
    SLICE_X12Y9          FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380    16.532    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.623 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.440    18.063    u_jtag_mac/TCK_BUFG
    SLICE_X12Y9          FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[4]/C
                         clock pessimism              0.317    18.380    
                         clock uncertainty           -0.035    18.345    
    SLICE_X12Y9          FDRE (Setup_fdre_C_R)       -0.524    17.821    u_jtag_mac/act_rd_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.821    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  7.465    

Slack (MET) :             7.465ns  (required time - arrival time)
  Source:                 u_jtag_mac/ver_act_rd_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 1.502ns (21.137%)  route 5.604ns (78.863%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 18.063 - 15.152 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.556     3.250    u_jtag_mac/TCK_BUFG
    SLICE_X15Y14         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.456     3.706 r  u_jtag_mac/ver_act_rd_cnt_reg[11]/Q
                         net (fo=2, routed)           0.820     4.526    u_jtag_mac/in14[8]
    SLICE_X14Y13         LUT4 (Prop_lut4_I1_O)        0.124     4.650 r  u_jtag_mac/FSM_onehot_cs[3]_i_4/O
                         net (fo=1, routed)           0.669     5.320    u_jtag_mac/FSM_onehot_cs[3]_i_4_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.444 f  u_jtag_mac/FSM_onehot_cs[3]_i_3/O
                         net (fo=2, routed)           0.704     6.147    u_jtag_mac/FSM_onehot_cs[3]_i_3_n_0
    SLICE_X17Y12         LUT3 (Prop_lut3_I2_O)        0.118     6.265 r  u_jtag_mac/FSM_onehot_cs[3]_i_2/O
                         net (fo=12, routed)          1.342     7.608    u_jtag_mac/FSM_onehot_cs[3]_i_2_n_0
    SLICE_X15Y11         LUT3 (Prop_lut3_I0_O)        0.354     7.962 r  u_jtag_mac/act_rd_cnt[15]_i_4/O
                         net (fo=10, routed)          1.122     9.084    u_jtag_mac/act_rd_cnt[15]_i_4_n_0
    SLICE_X16Y11         LUT6 (Prop_lut6_I1_O)        0.326     9.410 r  u_jtag_mac/act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.946    10.356    u_jtag_mac/act_rd_cnt[15]_i_1_n_0
    SLICE_X12Y9          FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380    16.532    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.623 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.440    18.063    u_jtag_mac/TCK_BUFG
    SLICE_X12Y9          FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[5]/C
                         clock pessimism              0.317    18.380    
                         clock uncertainty           -0.035    18.345    
    SLICE_X12Y9          FDRE (Setup_fdre_C_R)       -0.524    17.821    u_jtag_mac/act_rd_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         17.821    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  7.465    

Slack (MET) :             7.465ns  (required time - arrival time)
  Source:                 u_jtag_mac/ver_act_rd_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 1.502ns (21.137%)  route 5.604ns (78.863%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 18.063 - 15.152 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.556     3.250    u_jtag_mac/TCK_BUFG
    SLICE_X15Y14         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.456     3.706 r  u_jtag_mac/ver_act_rd_cnt_reg[11]/Q
                         net (fo=2, routed)           0.820     4.526    u_jtag_mac/in14[8]
    SLICE_X14Y13         LUT4 (Prop_lut4_I1_O)        0.124     4.650 r  u_jtag_mac/FSM_onehot_cs[3]_i_4/O
                         net (fo=1, routed)           0.669     5.320    u_jtag_mac/FSM_onehot_cs[3]_i_4_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.444 f  u_jtag_mac/FSM_onehot_cs[3]_i_3/O
                         net (fo=2, routed)           0.704     6.147    u_jtag_mac/FSM_onehot_cs[3]_i_3_n_0
    SLICE_X17Y12         LUT3 (Prop_lut3_I2_O)        0.118     6.265 r  u_jtag_mac/FSM_onehot_cs[3]_i_2/O
                         net (fo=12, routed)          1.342     7.608    u_jtag_mac/FSM_onehot_cs[3]_i_2_n_0
    SLICE_X15Y11         LUT3 (Prop_lut3_I0_O)        0.354     7.962 r  u_jtag_mac/act_rd_cnt[15]_i_4/O
                         net (fo=10, routed)          1.122     9.084    u_jtag_mac/act_rd_cnt[15]_i_4_n_0
    SLICE_X16Y11         LUT6 (Prop_lut6_I1_O)        0.326     9.410 r  u_jtag_mac/act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.946    10.356    u_jtag_mac/act_rd_cnt[15]_i_1_n_0
    SLICE_X12Y9          FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380    16.532    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.623 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.440    18.063    u_jtag_mac/TCK_BUFG
    SLICE_X12Y9          FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[6]/C
                         clock pessimism              0.317    18.380    
                         clock uncertainty           -0.035    18.345    
    SLICE_X12Y9          FDRE (Setup_fdre_C_R)       -0.524    17.821    u_jtag_mac/act_rd_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         17.821    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  7.465    

Slack (MET) :             7.465ns  (required time - arrival time)
  Source:                 u_jtag_mac/ver_act_rd_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 1.502ns (21.137%)  route 5.604ns (78.863%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 18.063 - 15.152 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.556     3.250    u_jtag_mac/TCK_BUFG
    SLICE_X15Y14         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.456     3.706 r  u_jtag_mac/ver_act_rd_cnt_reg[11]/Q
                         net (fo=2, routed)           0.820     4.526    u_jtag_mac/in14[8]
    SLICE_X14Y13         LUT4 (Prop_lut4_I1_O)        0.124     4.650 r  u_jtag_mac/FSM_onehot_cs[3]_i_4/O
                         net (fo=1, routed)           0.669     5.320    u_jtag_mac/FSM_onehot_cs[3]_i_4_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.444 f  u_jtag_mac/FSM_onehot_cs[3]_i_3/O
                         net (fo=2, routed)           0.704     6.147    u_jtag_mac/FSM_onehot_cs[3]_i_3_n_0
    SLICE_X17Y12         LUT3 (Prop_lut3_I2_O)        0.118     6.265 r  u_jtag_mac/FSM_onehot_cs[3]_i_2/O
                         net (fo=12, routed)          1.342     7.608    u_jtag_mac/FSM_onehot_cs[3]_i_2_n_0
    SLICE_X15Y11         LUT3 (Prop_lut3_I0_O)        0.354     7.962 r  u_jtag_mac/act_rd_cnt[15]_i_4/O
                         net (fo=10, routed)          1.122     9.084    u_jtag_mac/act_rd_cnt[15]_i_4_n_0
    SLICE_X16Y11         LUT6 (Prop_lut6_I1_O)        0.326     9.410 r  u_jtag_mac/act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.946    10.356    u_jtag_mac/act_rd_cnt[15]_i_1_n_0
    SLICE_X12Y9          FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380    16.532    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.623 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.440    18.063    u_jtag_mac/TCK_BUFG
    SLICE_X12Y9          FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[7]/C
                         clock pessimism              0.317    18.380    
                         clock uncertainty           -0.035    18.345    
    SLICE_X12Y9          FDRE (Setup_fdre_C_R)       -0.524    17.821    u_jtag_mac/act_rd_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         17.821    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  7.465    

Slack (MET) :             7.522ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 1.334ns (18.311%)  route 5.951ns (81.689%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 18.131 - 15.152 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.557     3.251    u_jtag_mac/TCK_BUFG
    SLICE_X17Y14         FDRE                                         r  u_jtag_mac/sm_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  u_jtag_mac/sm_cnt_reg[2]/Q
                         net (fo=20, routed)          1.464     5.171    u_jtag_mac/sm_cnt_reg_n_0_[2]
    SLICE_X11Y13         LUT5 (Prop_lut5_I2_O)        0.154     5.325 f  u_jtag_mac/FSM_onehot_cs[10]_i_2/O
                         net (fo=16, routed)          1.116     6.441    u_jtag_mac/FSM_onehot_cs[10]_i_2_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I2_O)        0.327     6.768 f  u_jtag_mac/act_rd_len[12]_i_12/O
                         net (fo=1, routed)           0.850     7.619    u_jtag_mac/act_rd_len[12]_i_12_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I3_O)        0.124     7.743 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.590     8.333    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.457 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.408     9.864    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X5Y9           LUT5 (Prop_lut5_I3_O)        0.149    10.013 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[9]_i_1/O
                         net (fo=1, routed)           0.523    10.536    u_jtag_mac/u_post_chif_fifo_n_14
    SLICE_X4Y9           FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380    16.532    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.623 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.508    18.131    u_jtag_mac/TCK_BUFG
    SLICE_X4Y9           FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[9]/C
                         clock pessimism              0.231    18.362    
                         clock uncertainty           -0.035    18.327    
    SLICE_X4Y9           FDRE (Setup_fdre_C_D)       -0.269    18.058    u_jtag_mac/act_rd_len_sft_reg[9]
  -------------------------------------------------------------------
                         required time                         18.058    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                  7.522    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.304ns  (logic 1.338ns (18.319%)  route 5.966ns (81.681%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 18.131 - 15.152 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.557     3.251    u_jtag_mac/TCK_BUFG
    SLICE_X17Y14         FDRE                                         r  u_jtag_mac/sm_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  u_jtag_mac/sm_cnt_reg[2]/Q
                         net (fo=20, routed)          1.464     5.171    u_jtag_mac/sm_cnt_reg_n_0_[2]
    SLICE_X11Y13         LUT5 (Prop_lut5_I2_O)        0.154     5.325 f  u_jtag_mac/FSM_onehot_cs[10]_i_2/O
                         net (fo=16, routed)          1.116     6.441    u_jtag_mac/FSM_onehot_cs[10]_i_2_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I2_O)        0.327     6.768 f  u_jtag_mac/act_rd_len[12]_i_12/O
                         net (fo=1, routed)           0.850     7.619    u_jtag_mac/act_rd_len[12]_i_12_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I3_O)        0.124     7.743 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.590     8.333    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.457 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.283     9.739    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X6Y9           LUT5 (Prop_lut5_I3_O)        0.153     9.892 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[6]_i_1/O
                         net (fo=1, routed)           0.662    10.555    u_jtag_mac/u_post_chif_fifo_n_17
    SLICE_X6Y10          FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380    16.532    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.623 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.508    18.131    u_jtag_mac/TCK_BUFG
    SLICE_X6Y10          FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[6]/C
                         clock pessimism              0.231    18.362    
                         clock uncertainty           -0.035    18.327    
    SLICE_X6Y10          FDRE (Setup_fdre_C_D)       -0.237    18.090    u_jtag_mac/act_rd_len_sft_reg[6]
  -------------------------------------------------------------------
                         required time                         18.090    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  7.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.992%)  route 0.159ns (53.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.564     1.228    <hidden>
    SLICE_X9Y2           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141     1.369 r  <hidden>
                         net (fo=2, routed)           0.159     1.528    <hidden>
    RAMB18_X0Y0          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.875     1.639    <hidden>
    RAMB18_X0Y0          RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.352     1.287    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.470    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_jtag_mac/data_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.148ns (35.931%)  route 0.264ns (64.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.563     1.227    u_jtag_mac/TCK_BUFG
    SLICE_X10Y3          FDRE                                         r  u_jtag_mac/data_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.148     1.375 r  u_jtag_mac/data_buffer_reg[6]/Q
                         net (fo=4, routed)           0.264     1.639    <hidden>
    RAMB18_X0Y0          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.875     1.639    <hidden>
    RAMB18_X0Y0          RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.333     1.306    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.243     1.549    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_jtag_mac/data_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.148ns (34.965%)  route 0.275ns (65.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.563     1.227    u_jtag_mac/TCK_BUFG
    SLICE_X10Y3          FDRE                                         r  u_jtag_mac/data_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.148     1.375 r  u_jtag_mac/data_buffer_reg[4]/Q
                         net (fo=4, routed)           0.275     1.651    <hidden>
    RAMB18_X0Y0          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.875     1.639    <hidden>
    RAMB18_X0Y0          RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.333     1.306    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.243     1.549    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.564     1.228    <hidden>
    SLICE_X13Y0          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.141     1.369 r  <hidden>
                         net (fo=2, routed)           0.064     1.433    <hidden>
    SLICE_X12Y0          LUT6 (Prop_lut6_I1_O)        0.045     1.478 r  <hidden>
                         net (fo=1, routed)           0.000     1.478    <hidden>
    SLICE_X12Y0          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.833     1.596    <hidden>
    SLICE_X12Y0          FDRE                                         r  <hidden>
                         clock pessimism             -0.355     1.241    
    SLICE_X12Y0          FDRE (Hold_fdre_C_D)         0.121     1.362    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.590     1.254    <hidden>
    SLICE_X5Y5           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141     1.395 r  <hidden>
                         net (fo=1, routed)           0.056     1.451    <hidden>
    SLICE_X5Y5           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.860     1.623    <hidden>
    SLICE_X5Y5           FDRE                                         r  <hidden>
                         clock pessimism             -0.369     1.254    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.078     1.332    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.590     1.254    <hidden>
    SLICE_X5Y5           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141     1.395 r  <hidden>
                         net (fo=1, routed)           0.056     1.451    <hidden>
    SLICE_X5Y5           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.860     1.623    <hidden>
    SLICE_X5Y5           FDRE                                         r  <hidden>
                         clock pessimism             -0.369     1.254    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.076     1.330    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.563     1.227    <hidden>
    SLICE_X21Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.141     1.368 r  <hidden>
                         net (fo=1, routed)           0.056     1.424    <hidden>
    SLICE_X21Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.833     1.596    <hidden>
    SLICE_X21Y2          FDRE                                         r  <hidden>
                         clock pessimism             -0.369     1.227    
    SLICE_X21Y2          FDRE (Hold_fdre_C_D)         0.076     1.303    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.589     1.253    <hidden>
    SLICE_X7Y7           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     1.394 r  <hidden>
                         net (fo=1, routed)           0.056     1.450    <hidden>
    SLICE_X7Y7           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.859     1.622    <hidden>
    SLICE_X7Y7           FDRE                                         r  <hidden>
                         clock pessimism             -0.369     1.253    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.075     1.328    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.563     1.227    <hidden>
    SLICE_X21Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.141     1.368 r  <hidden>
                         net (fo=1, routed)           0.056     1.424    <hidden>
    SLICE_X21Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.833     1.596    <hidden>
    SLICE_X21Y2          FDRE                                         r  <hidden>
                         clock pessimism             -0.369     1.227    
    SLICE_X21Y2          FDRE (Hold_fdre_C_D)         0.075     1.302    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.562     1.226    <hidden>
    SLICE_X21Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDRE (Prop_fdre_C_Q)         0.141     1.367 r  <hidden>
                         net (fo=1, routed)           0.056     1.423    <hidden>
    SLICE_X21Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.832     1.595    <hidden>
    SLICE_X21Y3          FDRE                                         r  <hidden>
                         clock pessimism             -0.369     1.226    
    SLICE_X21Y3          FDRE (Hold_fdre_C_D)         0.075     1.301    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TCK
Waveform(ns):       { 0.000 7.576 }
Period(ns):         15.152
Sources:            { u_BSCANE2/TCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB36_X0Y1    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.152      12.576     RAMB36_X1Y0    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB18_X0Y0    <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         15.152      12.997     BUFGCTRL_X0Y0  TCK_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         15.152      14.152     SLICE_X13Y11   u_jtag_mac/FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X11Y12   u_jtag_mac/FSM_onehot_cs_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X12Y14   u_jtag_mac/FSM_onehot_cs_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X11Y13   u_jtag_mac/FSM_onehot_cs_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X13Y11   u_jtag_mac/FSM_onehot_cs_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X13Y15   u_jtag_mac/FSM_onehot_cs_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X2Y14    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X2Y14    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X28Y4    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X28Y4    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X14Y2    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X14Y2    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X14Y2    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X14Y2    <hidden>
Low Pulse Width   Slow    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X13Y11   u_jtag_mac/FSM_onehot_cs_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X13Y11   u_jtag_mac/FSM_onehot_cs_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X2Y14    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X2Y14    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X28Y4    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X28Y4    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X14Y2    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X14Y2    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X14Y2    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X14Y2    <hidden>
High Pulse Width  Slow    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X13Y11   u_jtag_mac/FSM_onehot_cs_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X13Y11   u_jtag_mac/FSM_onehot_cs_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.418ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 2.363ns (25.038%)  route 7.075ns (74.962%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.630    -0.711    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X7Y2           FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/Q
                         net (fo=4, routed)           1.000     0.745    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[9]
    SLICE_X5Y2           LUT4 (Prop_lut4_I2_O)        0.124     0.869 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9/O
                         net (fo=1, routed)           0.859     1.728    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9_n_0
    SLICE_X4Y2           LUT5 (Prop_lut5_I4_O)        0.124     1.852 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.968     2.821    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next1
    SLICE_X6Y0           LUT2 (Prop_lut2_I1_O)        0.124     2.945 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.945    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.458 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.458    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.575 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.575    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.692 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.692    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.911 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[0]
                         net (fo=1, routed)           1.103     5.013    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[12]
    SLICE_X5Y2           LUT4 (Prop_lut4_I1_O)        0.295     5.308 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.806     6.114    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I4_O)        0.124     6.238 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.694     7.933    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/wr_addr_reg[3]
    SLICE_X16Y4          LUT3 (Prop_lut3_I1_O)        0.150     8.083 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.644     8.727    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X14Y4          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    M9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    41.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.556    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.494 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.075    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.166 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.442    38.608    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X14Y4          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.573    39.181    
                         clock uncertainty           -0.295    38.886    
    SLICE_X14Y4          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    38.145    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         38.145    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 29.418    

Slack (MET) :             29.418ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 2.363ns (25.038%)  route 7.075ns (74.962%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.630    -0.711    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X7Y2           FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/Q
                         net (fo=4, routed)           1.000     0.745    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[9]
    SLICE_X5Y2           LUT4 (Prop_lut4_I2_O)        0.124     0.869 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9/O
                         net (fo=1, routed)           0.859     1.728    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9_n_0
    SLICE_X4Y2           LUT5 (Prop_lut5_I4_O)        0.124     1.852 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.968     2.821    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next1
    SLICE_X6Y0           LUT2 (Prop_lut2_I1_O)        0.124     2.945 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.945    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.458 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.458    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.575 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.575    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.692 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.692    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.911 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[0]
                         net (fo=1, routed)           1.103     5.013    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[12]
    SLICE_X5Y2           LUT4 (Prop_lut4_I1_O)        0.295     5.308 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.806     6.114    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I4_O)        0.124     6.238 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.694     7.933    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/wr_addr_reg[3]
    SLICE_X16Y4          LUT3 (Prop_lut3_I1_O)        0.150     8.083 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.644     8.727    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X14Y4          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    M9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    41.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.556    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.494 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.075    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.166 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.442    38.608    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X14Y4          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.573    39.181    
                         clock uncertainty           -0.295    38.886    
    SLICE_X14Y4          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    38.145    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.145    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 29.418    

Slack (MET) :             29.418ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 2.363ns (25.038%)  route 7.075ns (74.962%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.630    -0.711    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X7Y2           FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/Q
                         net (fo=4, routed)           1.000     0.745    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[9]
    SLICE_X5Y2           LUT4 (Prop_lut4_I2_O)        0.124     0.869 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9/O
                         net (fo=1, routed)           0.859     1.728    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9_n_0
    SLICE_X4Y2           LUT5 (Prop_lut5_I4_O)        0.124     1.852 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.968     2.821    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next1
    SLICE_X6Y0           LUT2 (Prop_lut2_I1_O)        0.124     2.945 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.945    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.458 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.458    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.575 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.575    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.692 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.692    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.911 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[0]
                         net (fo=1, routed)           1.103     5.013    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[12]
    SLICE_X5Y2           LUT4 (Prop_lut4_I1_O)        0.295     5.308 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.806     6.114    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I4_O)        0.124     6.238 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.694     7.933    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/wr_addr_reg[3]
    SLICE_X16Y4          LUT3 (Prop_lut3_I1_O)        0.150     8.083 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.644     8.727    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X14Y4          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    M9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    41.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.556    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.494 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.075    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.166 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.442    38.608    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X14Y4          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.573    39.181    
                         clock uncertainty           -0.295    38.886    
    SLICE_X14Y4          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    38.145    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         38.145    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 29.418    

Slack (MET) :             29.418ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 2.363ns (25.038%)  route 7.075ns (74.962%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.630    -0.711    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X7Y2           FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/Q
                         net (fo=4, routed)           1.000     0.745    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[9]
    SLICE_X5Y2           LUT4 (Prop_lut4_I2_O)        0.124     0.869 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9/O
                         net (fo=1, routed)           0.859     1.728    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9_n_0
    SLICE_X4Y2           LUT5 (Prop_lut5_I4_O)        0.124     1.852 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.968     2.821    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next1
    SLICE_X6Y0           LUT2 (Prop_lut2_I1_O)        0.124     2.945 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.945    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.458 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.458    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.575 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.575    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.692 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.692    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.911 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[0]
                         net (fo=1, routed)           1.103     5.013    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[12]
    SLICE_X5Y2           LUT4 (Prop_lut4_I1_O)        0.295     5.308 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.806     6.114    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I4_O)        0.124     6.238 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.694     7.933    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/wr_addr_reg[3]
    SLICE_X16Y4          LUT3 (Prop_lut3_I1_O)        0.150     8.083 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.644     8.727    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X14Y4          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    M9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    41.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.556    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.494 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.075    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.166 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.442    38.608    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X14Y4          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.573    39.181    
                         clock uncertainty           -0.295    38.886    
    SLICE_X14Y4          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    38.145    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         38.145    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 29.418    

Slack (MET) :             29.418ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 2.363ns (25.038%)  route 7.075ns (74.962%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.630    -0.711    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X7Y2           FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/Q
                         net (fo=4, routed)           1.000     0.745    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[9]
    SLICE_X5Y2           LUT4 (Prop_lut4_I2_O)        0.124     0.869 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9/O
                         net (fo=1, routed)           0.859     1.728    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9_n_0
    SLICE_X4Y2           LUT5 (Prop_lut5_I4_O)        0.124     1.852 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.968     2.821    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next1
    SLICE_X6Y0           LUT2 (Prop_lut2_I1_O)        0.124     2.945 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.945    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.458 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.458    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.575 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.575    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.692 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.692    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.911 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[0]
                         net (fo=1, routed)           1.103     5.013    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[12]
    SLICE_X5Y2           LUT4 (Prop_lut4_I1_O)        0.295     5.308 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.806     6.114    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I4_O)        0.124     6.238 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.694     7.933    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/wr_addr_reg[3]
    SLICE_X16Y4          LUT3 (Prop_lut3_I1_O)        0.150     8.083 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.644     8.727    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X14Y4          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    M9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    41.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.556    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.494 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.075    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.166 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.442    38.608    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X14Y4          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.573    39.181    
                         clock uncertainty           -0.295    38.886    
    SLICE_X14Y4          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    38.145    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         38.145    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 29.418    

Slack (MET) :             29.418ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 2.363ns (25.038%)  route 7.075ns (74.962%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.630    -0.711    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X7Y2           FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/Q
                         net (fo=4, routed)           1.000     0.745    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[9]
    SLICE_X5Y2           LUT4 (Prop_lut4_I2_O)        0.124     0.869 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9/O
                         net (fo=1, routed)           0.859     1.728    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9_n_0
    SLICE_X4Y2           LUT5 (Prop_lut5_I4_O)        0.124     1.852 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.968     2.821    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next1
    SLICE_X6Y0           LUT2 (Prop_lut2_I1_O)        0.124     2.945 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.945    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.458 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.458    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.575 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.575    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.692 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.692    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.911 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[0]
                         net (fo=1, routed)           1.103     5.013    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[12]
    SLICE_X5Y2           LUT4 (Prop_lut4_I1_O)        0.295     5.308 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.806     6.114    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I4_O)        0.124     6.238 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.694     7.933    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/wr_addr_reg[3]
    SLICE_X16Y4          LUT3 (Prop_lut3_I1_O)        0.150     8.083 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.644     8.727    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X14Y4          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    M9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    41.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.556    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.494 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.075    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.166 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.442    38.608    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X14Y4          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.573    39.181    
                         clock uncertainty           -0.295    38.886    
    SLICE_X14Y4          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    38.145    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.145    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 29.418    

Slack (MET) :             29.418ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 2.363ns (25.038%)  route 7.075ns (74.962%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.630    -0.711    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X7Y2           FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/Q
                         net (fo=4, routed)           1.000     0.745    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[9]
    SLICE_X5Y2           LUT4 (Prop_lut4_I2_O)        0.124     0.869 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9/O
                         net (fo=1, routed)           0.859     1.728    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9_n_0
    SLICE_X4Y2           LUT5 (Prop_lut5_I4_O)        0.124     1.852 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.968     2.821    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next1
    SLICE_X6Y0           LUT2 (Prop_lut2_I1_O)        0.124     2.945 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.945    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.458 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.458    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.575 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.575    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.692 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.692    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.911 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[0]
                         net (fo=1, routed)           1.103     5.013    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[12]
    SLICE_X5Y2           LUT4 (Prop_lut4_I1_O)        0.295     5.308 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.806     6.114    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I4_O)        0.124     6.238 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.694     7.933    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/wr_addr_reg[3]
    SLICE_X16Y4          LUT3 (Prop_lut3_I1_O)        0.150     8.083 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.644     8.727    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X14Y4          RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    M9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    41.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.556    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.494 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.075    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.166 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.442    38.608    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X14Y4          RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.573    39.181    
                         clock uncertainty           -0.295    38.886    
    SLICE_X14Y4          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.741    38.145    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         38.145    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 29.418    

Slack (MET) :             29.418ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 2.363ns (25.038%)  route 7.075ns (74.962%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.630    -0.711    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X7Y2           FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/Q
                         net (fo=4, routed)           1.000     0.745    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[9]
    SLICE_X5Y2           LUT4 (Prop_lut4_I2_O)        0.124     0.869 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9/O
                         net (fo=1, routed)           0.859     1.728    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9_n_0
    SLICE_X4Y2           LUT5 (Prop_lut5_I4_O)        0.124     1.852 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.968     2.821    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next1
    SLICE_X6Y0           LUT2 (Prop_lut2_I1_O)        0.124     2.945 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.945    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.458 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.458    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.575 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.575    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.692 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.692    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.911 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[0]
                         net (fo=1, routed)           1.103     5.013    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[12]
    SLICE_X5Y2           LUT4 (Prop_lut4_I1_O)        0.295     5.308 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.806     6.114    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I4_O)        0.124     6.238 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.694     7.933    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/wr_addr_reg[3]
    SLICE_X16Y4          LUT3 (Prop_lut3_I1_O)        0.150     8.083 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.644     8.727    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X14Y4          RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    M9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    41.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.556    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.494 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.075    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.166 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.442    38.608    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X14Y4          RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.573    39.181    
                         clock uncertainty           -0.295    38.886    
    SLICE_X14Y4          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.741    38.145    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         38.145    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 29.418    

Slack (MET) :             29.420ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.436ns  (logic 2.363ns (25.043%)  route 7.073ns (74.957%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.630    -0.711    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X7Y2           FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/Q
                         net (fo=4, routed)           1.000     0.745    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[9]
    SLICE_X5Y2           LUT4 (Prop_lut4_I2_O)        0.124     0.869 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9/O
                         net (fo=1, routed)           0.859     1.728    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9_n_0
    SLICE_X4Y2           LUT5 (Prop_lut5_I4_O)        0.124     1.852 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.968     2.821    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next1
    SLICE_X6Y0           LUT2 (Prop_lut2_I1_O)        0.124     2.945 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.945    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.458 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.458    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.575 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.575    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.692 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.692    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.911 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[0]
                         net (fo=1, routed)           1.103     5.013    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[12]
    SLICE_X5Y2           LUT4 (Prop_lut4_I1_O)        0.295     5.308 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.806     6.114    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I4_O)        0.124     6.238 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.694     7.933    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/wr_addr_reg[3]
    SLICE_X16Y4          LUT3 (Prop_lut3_I1_O)        0.150     8.083 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.643     8.725    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/WE
    SLICE_X14Y3          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    M9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    41.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.556    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.494 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.075    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.166 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.442    38.608    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/WCLK
    SLICE_X14Y3          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/DP/CLK
                         clock pessimism              0.573    39.181    
                         clock uncertainty           -0.295    38.886    
    SLICE_X14Y3          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    38.145    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         38.145    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                 29.420    

Slack (MET) :             29.420ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.436ns  (logic 2.363ns (25.043%)  route 7.073ns (74.957%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.630    -0.711    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X7Y2           FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[9]/Q
                         net (fo=4, routed)           1.000     0.745    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem[9]
    SLICE_X5Y2           LUT4 (Prop_lut4_I2_O)        0.124     0.869 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9/O
                         net (fo=1, routed)           0.859     1.728    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_9_n_0
    SLICE_X4Y2           LUT5 (Prop_lut5_I4_O)        0.124     1.852 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.968     2.821    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next1
    SLICE_X6Y0           LUT2 (Prop_lut2_I1_O)        0.124     2.945 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.945    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.458 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.458    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.575 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.575    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.692 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.692    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.911 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[0]
                         net (fo=1, routed)           1.103     5.013    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[12]
    SLICE_X5Y2           LUT4 (Prop_lut4_I1_O)        0.295     5.308 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.806     6.114    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I4_O)        0.124     6.238 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.694     7.933    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/wr_addr_reg[3]
    SLICE_X16Y4          LUT3 (Prop_lut3_I1_O)        0.150     8.083 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.643     8.725    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/WE
    SLICE_X14Y3          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    M9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    41.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.556    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.494 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.075    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.166 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.442    38.608    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/WCLK
    SLICE_X14Y3          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/SP/CLK
                         clock pessimism              0.573    39.181    
                         clock uncertainty           -0.295    38.886    
    SLICE_X14Y3          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    38.145    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         38.145    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                 29.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.281%)  route 0.237ns (62.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.563    -0.527    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X15Y4          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[2]/Q
                         net (fo=19, routed)          0.237    -0.148    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/A2
    SLICE_X14Y3          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/WCLK
    SLICE_X14Y3          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/DP/CLK
                         clock pessimism              0.250    -0.511    
    SLICE_X14Y3          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.257    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.281%)  route 0.237ns (62.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.563    -0.527    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X15Y4          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[2]/Q
                         net (fo=19, routed)          0.237    -0.148    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/A2
    SLICE_X14Y3          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/WCLK
    SLICE_X14Y3          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/SP/CLK
                         clock pessimism              0.250    -0.511    
    SLICE_X14Y3          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.257    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7__0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.281%)  route 0.237ns (62.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.563    -0.527    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X15Y4          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[2]/Q
                         net (fo=19, routed)          0.237    -0.148    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7__0/A2
    SLICE_X14Y3          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7__0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7__0/WCLK
    SLICE_X14Y3          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7__0/DP/CLK
                         clock pessimism              0.250    -0.511    
    SLICE_X14Y3          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.257    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7__0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.281%)  route 0.237ns (62.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.563    -0.527    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X15Y4          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[2]/Q
                         net (fo=19, routed)          0.237    -0.148    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7__0/A2
    SLICE_X14Y3          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7__0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7__0/WCLK
    SLICE_X14Y3          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7__0/SP/CLK
                         clock pessimism              0.250    -0.511    
    SLICE_X14Y3          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.257    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.592    -0.498    <hidden>
    SLICE_X3Y1           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  <hidden>
                         net (fo=2, routed)           0.064    -0.292    <hidden>
    SLICE_X2Y1           LUT6 (Prop_lut6_I1_O)        0.045    -0.247 r  <hidden>
                         net (fo=1, routed)           0.000    -0.247    <hidden>
    SLICE_X2Y1           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.863    -0.730    <hidden>
    SLICE_X2Y1           FDRE                                         r  <hidden>
                         clock pessimism              0.245    -0.485    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.121    -0.364    <hidden>
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_dut/u_fil_test/dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.563    -0.527    u_mwfil_chiftop/u_dut/u_fil_test/clk_out1
    SLICE_X12Y5          FDRE                                         r  u_mwfil_chiftop/u_dut/u_fil_test/dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  u_mwfil_chiftop/u_dut/u_fil_test/dataout_reg[2]/Q
                         net (fo=1, routed)           0.134    -0.229    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/DIB0
    SLICE_X10Y5          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y5          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.269    -0.492    
    SLICE_X10Y5          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.346    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.563    -0.527    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/clk_out1
    SLICE_X11Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/reg_out_reg[2]/Q
                         net (fo=3, routed)           0.065    -0.320    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/u_dpscram/dout_reg[7]_0[2]
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.275 r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/u_dpscram/dout[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/dout_reg[7]_1[2]
    SLICE_X10Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/clk_out1
    SLICE_X10Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/dout_reg[2]/C
                         clock pessimism              0.247    -0.514    
    SLICE_X10Y6          FDRE (Hold_fdre_C_D)         0.121    -0.393    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.621%)  route 0.244ns (63.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.563    -0.527    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X15Y4          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[2]/Q
                         net (fo=19, routed)          0.244    -0.142    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD2
    SLICE_X14Y4          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X14Y4          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.247    -0.514    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.260    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.621%)  route 0.244ns (63.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.563    -0.527    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X15Y4          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[2]/Q
                         net (fo=19, routed)          0.244    -0.142    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD2
    SLICE_X14Y4          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X14Y4          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.247    -0.514    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.260    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.621%)  route 0.244ns (63.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.563    -0.527    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X15Y4          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[2]/Q
                         net (fo=19, routed)          0.244    -0.142    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD2
    SLICE_X14Y4          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X14Y4          RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.247    -0.514    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.260    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y0      <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y0      <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X19Y4      u_jtag_mac/chif_din_valid_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X5Y0       u_jtag_mac/chif_simcycle_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y2       u_jtag_mac/chif_simcycle_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y2       u_jtag_mac/chif_simcycle_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y3       u_jtag_mac/chif_simcycle_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y4      u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y4      u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y4      u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y4      u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y4      u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y4      u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y4      u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y4      u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y4      u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y4      u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y4      u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y4      u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y4      u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y4      u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y4      u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y4      u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y4      u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y4      u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y4      u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y4      u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  TCK

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.028ns  (logic 0.124ns (3.078%)  route 3.904ns (96.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          1.830     1.830    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.124     1.954 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         2.074     4.028    <hidden>
    SLICE_X23Y7          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.443     2.914    <hidden>
    SLICE_X23Y7          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.261ns  (logic 0.124ns (3.802%)  route 3.137ns (96.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          1.830     1.830    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.124     1.954 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         1.307     3.261    <hidden>
    SLICE_X12Y0          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.443     2.914    <hidden>
    SLICE_X12Y0          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.884ns  (logic 0.124ns (4.300%)  route 2.760ns (95.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          1.830     1.830    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.124     1.954 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.930     2.884    <hidden>
    SLICE_X4Y3           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.510     2.981    <hidden>
    SLICE_X4Y3           FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.272ns  (logic 0.045ns (3.539%)  route 1.227ns (96.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.764     0.764    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.463     1.272    <hidden>
    SLICE_X4Y3           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.860     1.623    <hidden>
    SLICE_X4Y3           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.382ns  (logic 0.045ns (3.256%)  route 1.337ns (96.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.764     0.764    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.573     1.382    <hidden>
    SLICE_X12Y0          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.833     1.596    <hidden>
    SLICE_X12Y0          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.787ns  (logic 0.045ns (2.518%)  route 1.742ns (97.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.764     0.764    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.978     1.787    <hidden>
    SLICE_X23Y7          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.831     1.594    <hidden>
    SLICE_X23Y7          FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  TCK
  To Clock:  TCK

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.779ns  (logic 0.642ns (16.991%)  route 3.137ns (83.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.559     3.253    u_jtag_mac/TCK_BUFG
    SLICE_X14Y10         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.518     3.771 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          1.062     4.833    u_jtag_mac/u_post_chif_fifo/shiftreg_reg[7]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.124     4.957 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         2.074     7.032    <hidden>
    SLICE_X23Y7          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.443     2.914    <hidden>
    SLICE_X23Y7          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.012ns  (logic 0.642ns (21.316%)  route 2.370ns (78.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.559     3.253    u_jtag_mac/TCK_BUFG
    SLICE_X14Y10         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.518     3.771 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          1.062     4.833    u_jtag_mac/u_post_chif_fifo/shiftreg_reg[7]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.124     4.957 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         1.307     6.265    <hidden>
    SLICE_X12Y0          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.443     2.914    <hidden>
    SLICE_X12Y0          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.634ns  (logic 0.642ns (24.372%)  route 1.992ns (75.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.559     3.253    u_jtag_mac/TCK_BUFG
    SLICE_X14Y10         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.518     3.771 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          1.062     4.833    u_jtag_mac/u_post_chif_fifo/shiftreg_reg[7]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.124     4.957 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.930     5.887    <hidden>
    SLICE_X4Y3           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.510     2.981    <hidden>
    SLICE_X4Y3           FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.209ns (19.101%)  route 0.885ns (80.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.561     1.225    u_jtag_mac/TCK_BUFG
    SLICE_X14Y10         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.164     1.389 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          0.422     1.812    u_jtag_mac/u_post_chif_fifo/shiftreg_reg[7]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.045     1.857 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.463     2.319    <hidden>
    SLICE_X4Y3           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.860     1.623    <hidden>
    SLICE_X4Y3           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.205ns  (logic 0.209ns (17.347%)  route 0.996ns (82.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.561     1.225    u_jtag_mac/TCK_BUFG
    SLICE_X14Y10         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.164     1.389 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          0.422     1.812    u_jtag_mac/u_post_chif_fifo/shiftreg_reg[7]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.045     1.857 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.573     2.430    <hidden>
    SLICE_X12Y0          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.833     1.596    <hidden>
    SLICE_X12Y0          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.610ns  (logic 0.209ns (12.985%)  route 1.401ns (87.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.561     1.225    u_jtag_mac/TCK_BUFG
    SLICE_X14Y10         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.164     1.389 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          0.422     1.812    u_jtag_mac/u_post_chif_fifo/shiftreg_reg[7]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.045     1.857 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.978     2.835    <hidden>
    SLICE_X23Y7          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.831     1.594    <hidden>
    SLICE_X23Y7          FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  TCK

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.446ns  (logic 0.456ns (31.530%)  route 0.990ns (68.470%))
  Logic Levels:           0  
  Clock Path Skew:        3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.630    -0.711    <hidden>
    SLICE_X4Y1           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  <hidden>
                         net (fo=13, routed)          0.990     0.735    <hidden>
    SLICE_X10Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.444     2.915    <hidden>
    SLICE_X10Y2          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.459ns  (logic 0.518ns (35.495%)  route 0.941ns (64.505%))
  Logic Levels:           0  
  Clock Path Skew:        3.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.563    -0.778    <hidden>
    SLICE_X18Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.260 r  <hidden>
                         net (fo=31, routed)          0.941     0.682    <hidden>
    SLICE_X23Y6          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.444     2.915    <hidden>
    SLICE_X23Y6          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.896ns  (logic 0.518ns (57.797%)  route 0.378ns (42.203%))
  Logic Levels:           0  
  Clock Path Skew:        3.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.631    -0.710    <hidden>
    SLICE_X2Y1           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.192 r  <hidden>
                         net (fo=54, routed)          0.378     0.186    <hidden>
    SLICE_X2Y3           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.511     2.982    <hidden>
    SLICE_X2Y3           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.520ns  (logic 0.606ns (24.044%)  route 1.914ns (75.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.630    -0.711    <hidden>
    SLICE_X3Y5           FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDSE (Prop_fdse_C_Q)         0.456    -0.255 r  <hidden>
                         net (fo=12, routed)          1.384     1.129    u_jtag_mac/u_post_chif_fifo/almost_full
    SLICE_X9Y10          LUT4 (Prop_lut4_I3_O)        0.150     1.279 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[12]_i_1/O
                         net (fo=1, routed)           0.530     1.810    u_jtag_mac/u_post_chif_fifo_n_11
    SLICE_X6Y10          FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.508     2.979    u_jtag_mac/TCK_BUFG
    SLICE_X6Y10          FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[12]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/act_rd_len_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.964ns  (logic 0.580ns (29.531%)  route 1.384ns (70.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.630    -0.711    <hidden>
    SLICE_X3Y5           FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDSE (Prop_fdse_C_Q)         0.456    -0.255 r  <hidden>
                         net (fo=12, routed)          1.384     1.129    u_jtag_mac/u_post_chif_fifo/almost_full
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.124     1.253 r  u_jtag_mac/u_post_chif_fifo/act_rd_len[12]_i_2/O
                         net (fo=1, routed)           0.000     1.253    u_jtag_mac/act_rd_len_sft[12]
    SLICE_X9Y10          FDRE                                         r  u_jtag_mac/act_rd_len_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.440     2.911    u_jtag_mac/TCK_BUFG
    SLICE_X9Y10          FDRE                                         r  u_jtag_mac/act_rd_len_reg[12]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.278ns  (logic 0.456ns (35.673%)  route 0.822ns (64.327%))
  Logic Levels:           0  
  Clock Path Skew:        3.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.629    -0.712    <hidden>
    SLICE_X7Y6           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.256 r  <hidden>
                         net (fo=1, routed)           0.822     0.566    <hidden>
    SLICE_X7Y7           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.509     2.980    <hidden>
    SLICE_X7Y7           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.174ns  (logic 0.419ns (35.701%)  route 0.755ns (64.299%))
  Logic Levels:           0  
  Clock Path Skew:        3.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.629    -0.712    <hidden>
    SLICE_X7Y5           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.419    -0.293 r  <hidden>
                         net (fo=1, routed)           0.755     0.462    <hidden>
    SLICE_X6Y5           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.510     2.981    <hidden>
    SLICE_X6Y5           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.172ns  (logic 0.456ns (38.914%)  route 0.716ns (61.086%))
  Logic Levels:           0  
  Clock Path Skew:        3.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.629    -0.712    <hidden>
    SLICE_X7Y5           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.456    -0.256 r  <hidden>
                         net (fo=1, routed)           0.716     0.460    <hidden>
    SLICE_X6Y5           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.510     2.981    <hidden>
    SLICE_X6Y5           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.237ns  (logic 0.518ns (41.874%)  route 0.719ns (58.126%))
  Logic Levels:           0  
  Clock Path Skew:        3.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.562    -0.779    <hidden>
    SLICE_X8Y1           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  <hidden>
                         net (fo=1, routed)           0.719     0.458    <hidden>
    SLICE_X9Y1           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.443     2.914    <hidden>
    SLICE_X9Y1           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.132ns  (logic 0.419ns (36.999%)  route 0.713ns (63.001%))
  Logic Levels:           0  
  Clock Path Skew:        3.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.629    -0.712    <hidden>
    SLICE_X7Y5           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.419    -0.293 r  <hidden>
                         net (fo=1, routed)           0.713     0.421    <hidden>
    SLICE_X5Y6           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.510     2.981    <hidden>
    SLICE_X5Y6           FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.739ns  (logic 0.367ns (49.687%)  route 0.372ns (50.313%))
  Logic Levels:           0  
  Clock Path Skew:        4.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.444    -1.389    <hidden>
    SLICE_X20Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.367    -1.022 r  <hidden>
                         net (fo=1, routed)           0.372    -0.651    <hidden>
    SLICE_X22Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.564     3.258    <hidden>
    SLICE_X22Y3          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.750ns  (logic 0.337ns (44.946%)  route 0.413ns (55.054%))
  Logic Levels:           0  
  Clock Path Skew:        4.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.444    -1.389    <hidden>
    SLICE_X20Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.337    -1.052 r  <hidden>
                         net (fo=1, routed)           0.413    -0.640    <hidden>
    SLICE_X21Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.565     3.259    <hidden>
    SLICE_X21Y2          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.774ns  (logic 0.367ns (47.421%)  route 0.407ns (52.579%))
  Logic Levels:           0  
  Clock Path Skew:        4.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.445    -1.388    <hidden>
    SLICE_X20Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.367    -1.021 r  <hidden>
                         net (fo=1, routed)           0.407    -0.614    <hidden>
    SLICE_X20Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.565     3.259    <hidden>
    SLICE_X20Y1          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.788ns  (logic 0.367ns (46.592%)  route 0.421ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        4.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.444    -1.389    <hidden>
    SLICE_X20Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.367    -1.022 r  <hidden>
                         net (fo=1, routed)           0.421    -0.602    <hidden>
    SLICE_X21Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.564     3.258    <hidden>
    SLICE_X21Y3          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.802ns  (logic 0.418ns (52.120%)  route 0.384ns (47.880%))
  Logic Levels:           0  
  Clock Path Skew:        4.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    -1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.443    -1.390    <hidden>
    SLICE_X8Y0           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.418    -0.972 r  <hidden>
                         net (fo=1, routed)           0.384    -0.588    <hidden>
    SLICE_X10Y0          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.563     3.257    <hidden>
    SLICE_X10Y0          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.748ns  (logic 0.367ns (49.060%)  route 0.381ns (50.940%))
  Logic Levels:           0  
  Clock Path Skew:        4.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.510    -1.323    <hidden>
    SLICE_X7Y5           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.367    -0.956 r  <hidden>
                         net (fo=1, routed)           0.381    -0.575    <hidden>
    SLICE_X5Y5           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.629     3.323    <hidden>
    SLICE_X5Y5           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.746ns  (logic 0.418ns (56.014%)  route 0.328ns (43.986%))
  Logic Levels:           0  
  Clock Path Skew:        4.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    -1.321ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.512    -1.321    <hidden>
    SLICE_X2Y1           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.418    -0.903 r  <hidden>
                         net (fo=54, routed)          0.328    -0.575    <hidden>
    SLICE_X2Y3           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.630     3.324    <hidden>
    SLICE_X2Y3           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.833ns  (logic 0.337ns (40.454%)  route 0.496ns (59.546%))
  Logic Levels:           0  
  Clock Path Skew:        4.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.444    -1.389    <hidden>
    SLICE_X20Y4          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y4          FDRE (Prop_fdre_C_Q)         0.337    -1.052 r  <hidden>
                         net (fo=1, routed)           0.496    -0.556    <hidden>
    SLICE_X22Y4          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.564     3.258    <hidden>
    SLICE_X22Y4          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.833ns  (logic 0.337ns (40.470%)  route 0.496ns (59.530%))
  Logic Levels:           0  
  Clock Path Skew:        4.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.445    -1.388    <hidden>
    SLICE_X20Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.337    -1.051 r  <hidden>
                         net (fo=1, routed)           0.496    -0.556    <hidden>
    SLICE_X21Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.565     3.259    <hidden>
    SLICE_X21Y2          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.859ns  (logic 0.367ns (42.736%)  route 0.492ns (57.264%))
  Logic Levels:           0  
  Clock Path Skew:        4.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.444    -1.389    <hidden>
    SLICE_X20Y4          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y4          FDRE (Prop_fdre_C_Q)         0.367    -1.022 r  <hidden>
                         net (fo=1, routed)           0.492    -0.531    <hidden>
    SLICE_X23Y4          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.564     3.258    <hidden>
    SLICE_X23Y4          FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.720ns  (logic 0.124ns (3.333%)  route 3.596ns (96.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          1.830     1.830    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.124     1.954 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         1.766     3.720    <hidden>
    SLICE_X4Y1           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.511    -1.322    <hidden>
    SLICE_X4Y1           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.708ns  (logic 0.124ns (3.344%)  route 3.584ns (96.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          1.830     1.830    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.124     1.954 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         1.755     3.708    <hidden>
    SLICE_X18Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.444    -1.389    <hidden>
    SLICE_X18Y2          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.350ns  (logic 0.124ns (3.701%)  route 3.226ns (96.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          1.830     1.830    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.124     1.954 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         1.396     3.350    <hidden>
    SLICE_X2Y1           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.512    -1.321    <hidden>
    SLICE_X2Y1           FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.463ns  (logic 0.045ns (3.076%)  route 1.418ns (96.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.764     0.764    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.654     1.463    <hidden>
    SLICE_X2Y1           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.863    -0.730    <hidden>
    SLICE_X2Y1           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.045ns (2.846%)  route 1.536ns (97.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.764     0.764    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.772     1.581    <hidden>
    SLICE_X4Y1           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.861    -0.732    <hidden>
    SLICE_X4Y1           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.659ns  (logic 0.045ns (2.712%)  route 1.614ns (97.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.764     0.764    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.851     1.659    <hidden>
    SLICE_X18Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    <hidden>
    SLICE_X18Y2          FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  TCK
  To Clock:  clk_out1_clk_wiz_0

Max Delay           147 Endpoints
Min Delay           147 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.471ns  (logic 0.642ns (18.498%)  route 2.829ns (81.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.559     3.253    u_jtag_mac/TCK_BUFG
    SLICE_X14Y10         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.518     3.771 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          1.062     4.833    u_jtag_mac/u_post_chif_fifo/shiftreg_reg[7]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.124     4.957 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         1.766     6.724    <hidden>
    SLICE_X4Y1           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.511    -1.322    <hidden>
    SLICE_X4Y1           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.459ns  (logic 0.642ns (18.560%)  route 2.817ns (81.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.559     3.253    u_jtag_mac/TCK_BUFG
    SLICE_X14Y10         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.518     3.771 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          1.062     4.833    u_jtag_mac/u_post_chif_fifo/shiftreg_reg[7]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.124     4.957 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         1.755     6.712    <hidden>
    SLICE_X18Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.444    -1.389    <hidden>
    SLICE_X18Y2          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.101ns  (logic 0.642ns (20.705%)  route 2.459ns (79.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.559     3.253    u_jtag_mac/TCK_BUFG
    SLICE_X14Y10         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.518     3.771 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          1.062     4.833    u_jtag_mac/u_post_chif_fifo/shiftreg_reg[7]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.124     4.957 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         1.396     6.354    <hidden>
    SLICE_X2Y1           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.512    -1.321    <hidden>
    SLICE_X2Y1           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.330ns  (logic 0.518ns (38.939%)  route 0.812ns (61.061%))
  Logic Levels:           0  
  Clock Path Skew:        -4.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.562     3.256    <hidden>
    SLICE_X12Y0          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.518     3.774 r  <hidden>
                         net (fo=16, routed)          0.812     4.586    <hidden>
    SLICE_X8Y2           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.443    -1.390    <hidden>
    SLICE_X8Y2           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.001ns  (logic 0.456ns (45.559%)  route 0.545ns (54.441%))
  Logic Levels:           0  
  Clock Path Skew:        -4.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.564     3.258    <hidden>
    SLICE_X23Y6          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456     3.714 r  <hidden>
                         net (fo=54, routed)          0.545     4.259    <hidden>
    SLICE_X20Y0          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.445    -1.388    <hidden>
    SLICE_X20Y0          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.930ns  (logic 0.456ns (49.049%)  route 0.474ns (50.951%))
  Logic Levels:           0  
  Clock Path Skew:        -4.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns
    Source Clock Delay      (SCD):    3.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.629     3.323    <hidden>
    SLICE_X4Y3           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     3.779 r  <hidden>
                         net (fo=43, routed)          0.474     4.253    <hidden>
    SLICE_X1Y1           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.512    -1.321    <hidden>
    SLICE_X1Y1           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/chif_din_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.018ns  (logic 0.642ns (15.979%)  route 3.376ns (84.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.559     3.253    u_jtag_mac/TCK_BUFG
    SLICE_X14Y10         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.518     3.771 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          1.062     4.833    u_jtag_mac/u_post_chif_fifo/shiftreg_reg[7]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.124     4.957 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         2.313     7.271    u_jtag_mac/SR[0]
    SLICE_X19Y4          FDRE                                         r  u_jtag_mac/chif_din_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.443    -1.390    u_jtag_mac/clk_out1
    SLICE_X19Y4          FDRE                                         r  u_jtag_mac/chif_din_valid_reg/C

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/empty_tmp_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.639ns  (logic 0.642ns (17.644%)  route 2.997ns (82.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.559     3.253    u_jtag_mac/TCK_BUFG
    SLICE_X14Y10         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.518     3.771 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          1.062     4.833    u_jtag_mac/u_post_chif_fifo/shiftreg_reg[7]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.124     4.957 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         1.934     6.892    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/SR[0]
    SLICE_X16Y4          FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/empty_tmp_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.443    -1.390    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X16Y4          FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/empty_tmp_reg/C

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/full_tmp_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.639ns  (logic 0.642ns (17.644%)  route 2.997ns (82.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.559     3.253    u_jtag_mac/TCK_BUFG
    SLICE_X14Y10         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.518     3.771 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          1.062     4.833    u_jtag_mac/u_post_chif_fifo/shiftreg_reg[7]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.124     4.957 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         1.934     6.892    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/SR[0]
    SLICE_X16Y4          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/full_tmp_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.443    -1.390    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X16Y4          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/full_tmp_reg/C

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.124ns  (logic 0.642ns (20.554%)  route 2.482ns (79.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.598     1.598    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.694 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.559     3.253    u_jtag_mac/TCK_BUFG
    SLICE_X14Y10         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.518     3.771 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          1.062     4.833    u_jtag_mac/u_post_chif_fifo/shiftreg_reg[7]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.124     4.957 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         1.419     6.377    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/SR[0]
    SLICE_X7Y0           FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.511    -1.322    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X7Y0           FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.812%)  route 0.178ns (58.188%))
  Logic Levels:           0  
  Clock Path Skew:        -1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.564     1.228    <hidden>
    SLICE_X9Y1           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.128     1.356 r  <hidden>
                         net (fo=1, routed)           0.178     1.534    <hidden>
    SLICE_X8Y0           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.833    -0.760    <hidden>
    SLICE_X8Y0           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.569%)  route 0.180ns (58.431%))
  Logic Levels:           0  
  Clock Path Skew:        -1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.564     1.228    <hidden>
    SLICE_X9Y1           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.128     1.356 r  <hidden>
                         net (fo=1, routed)           0.180     1.536    <hidden>
    SLICE_X8Y0           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.833    -0.760    <hidden>
    SLICE_X8Y0           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.368%)  route 0.181ns (58.632%))
  Logic Levels:           0  
  Clock Path Skew:        -1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.563     1.227    <hidden>
    SLICE_X20Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDRE (Prop_fdre_C_Q)         0.128     1.355 r  <hidden>
                         net (fo=1, routed)           0.181     1.537    <hidden>
    SLICE_X18Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    <hidden>
    SLICE_X18Y1          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.081%)  route 0.172ns (54.919%))
  Logic Levels:           0  
  Clock Path Skew:        -1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.564     1.228    <hidden>
    SLICE_X9Y1           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141     1.369 r  <hidden>
                         net (fo=1, routed)           0.172     1.541    <hidden>
    SLICE_X8Y0           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.833    -0.760    <hidden>
    SLICE_X8Y0           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.549%)  route 0.173ns (57.451%))
  Logic Levels:           0  
  Clock Path Skew:        -1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.590     1.254    <hidden>
    SLICE_X5Y6           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.128     1.382 r  <hidden>
                         net (fo=1, routed)           0.173     1.555    <hidden>
    SLICE_X2Y6           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.862    -0.731    <hidden>
    SLICE_X2Y6           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.237%)  route 0.201ns (58.763%))
  Logic Levels:           0  
  Clock Path Skew:        -1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.564     1.228    <hidden>
    SLICE_X9Y1           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141     1.369 r  <hidden>
                         net (fo=1, routed)           0.201     1.570    <hidden>
    SLICE_X8Y1           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.833    -0.760    <hidden>
    SLICE_X8Y1           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.358%)  route 0.208ns (59.642%))
  Logic Levels:           0  
  Clock Path Skew:        -1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.562     1.226    <hidden>
    SLICE_X23Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y5          FDRE (Prop_fdre_C_Q)         0.141     1.367 r  <hidden>
                         net (fo=1, routed)           0.208     1.576    <hidden>
    SLICE_X19Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.831    -0.762    <hidden>
    SLICE_X19Y5          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.148ns (42.262%)  route 0.202ns (57.738%))
  Logic Levels:           0  
  Clock Path Skew:        -1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.562     1.226    <hidden>
    SLICE_X22Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.148     1.374 r  <hidden>
                         net (fo=1, routed)           0.202     1.576    <hidden>
    SLICE_X19Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    <hidden>
    SLICE_X19Y2          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.148ns (41.215%)  route 0.211ns (58.785%))
  Logic Levels:           0  
  Clock Path Skew:        -1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.562     1.226    <hidden>
    SLICE_X22Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.148     1.374 r  <hidden>
                         net (fo=1, routed)           0.211     1.585    <hidden>
    SLICE_X19Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.831    -0.762    <hidden>
    SLICE_X19Y3          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.778%)  route 0.223ns (61.222%))
  Logic Levels:           0  
  Clock Path Skew:        -1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.964ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.639     0.639    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.665 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.563     1.227    <hidden>
    SLICE_X20Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDRE (Prop_fdre_C_Q)         0.141     1.368 r  <hidden>
                         net (fo=1, routed)           0.223     1.591    <hidden>
    SLICE_X16Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    <hidden>
    SLICE_X16Y1          FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    M9                                                0.000    41.667 f  sysclk (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.132 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.365    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.569 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.229    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    39.325 f  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.893    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  TCK

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/FSM_onehot_cs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.636ns  (logic 0.152ns (2.697%)  route 5.484ns (97.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          3.302     3.302    u_jtag_mac/locked
    SLICE_X17Y6          LUT1 (Prop_lut1_I0_O)        0.152     3.454 r  u_jtag_mac/FSM_onehot_cs[14]_i_1/O
                         net (fo=23, routed)          2.183     5.636    u_jtag_mac/sys_rst
    SLICE_X14Y14         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.437     2.908    u_jtag_mac/TCK_BUFG
    SLICE_X14Y14         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[2]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/FSM_onehot_cs_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 0.152ns (2.841%)  route 5.198ns (97.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          3.302     3.302    u_jtag_mac/locked
    SLICE_X17Y6          LUT1 (Prop_lut1_I0_O)        0.152     3.454 r  u_jtag_mac/FSM_onehot_cs[14]_i_1/O
                         net (fo=23, routed)          1.896     5.350    u_jtag_mac/sys_rst
    SLICE_X12Y14         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.437     2.908    u_jtag_mac/TCK_BUFG
    SLICE_X12Y14         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[11]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/FSM_onehot_cs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 0.152ns (2.841%)  route 5.198ns (97.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          3.302     3.302    u_jtag_mac/locked
    SLICE_X17Y6          LUT1 (Prop_lut1_I0_O)        0.152     3.454 r  u_jtag_mac/FSM_onehot_cs[14]_i_1/O
                         net (fo=23, routed)          1.896     5.350    u_jtag_mac/sys_rst
    SLICE_X13Y14         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.437     2.908    u_jtag_mac/TCK_BUFG
    SLICE_X13Y14         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[3]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/FSM_onehot_cs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 0.152ns (2.841%)  route 5.198ns (97.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          3.302     3.302    u_jtag_mac/locked
    SLICE_X17Y6          LUT1 (Prop_lut1_I0_O)        0.152     3.454 r  u_jtag_mac/FSM_onehot_cs[14]_i_1/O
                         net (fo=23, routed)          1.896     5.350    u_jtag_mac/sys_rst
    SLICE_X13Y14         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.437     2.908    u_jtag_mac/TCK_BUFG
    SLICE_X13Y14         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[6]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/FSM_onehot_cs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 0.152ns (2.841%)  route 5.198ns (97.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          3.302     3.302    u_jtag_mac/locked
    SLICE_X17Y6          LUT1 (Prop_lut1_I0_O)        0.152     3.454 r  u_jtag_mac/FSM_onehot_cs[14]_i_1/O
                         net (fo=23, routed)          1.896     5.350    u_jtag_mac/sys_rst
    SLICE_X12Y14         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.437     2.908    u_jtag_mac/TCK_BUFG
    SLICE_X12Y14         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[7]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/FSM_onehot_cs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 0.152ns (2.841%)  route 5.198ns (97.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          3.302     3.302    u_jtag_mac/locked
    SLICE_X17Y6          LUT1 (Prop_lut1_I0_O)        0.152     3.454 r  u_jtag_mac/FSM_onehot_cs[14]_i_1/O
                         net (fo=23, routed)          1.896     5.350    u_jtag_mac/sys_rst
    SLICE_X13Y14         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.437     2.908    u_jtag_mac/TCK_BUFG
    SLICE_X13Y14         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[8]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/FSM_onehot_cs_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.342ns  (logic 0.152ns (2.846%)  route 5.190ns (97.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          3.302     3.302    u_jtag_mac/locked
    SLICE_X17Y6          LUT1 (Prop_lut1_I0_O)        0.152     3.454 r  u_jtag_mac/FSM_onehot_cs[14]_i_1/O
                         net (fo=23, routed)          1.888     5.342    u_jtag_mac/sys_rst
    SLICE_X13Y15         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.436     2.907    u_jtag_mac/TCK_BUFG
    SLICE_X13Y15         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[14]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/FSM_onehot_cs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.197ns  (logic 0.152ns (2.925%)  route 5.045ns (97.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          3.302     3.302    u_jtag_mac/locked
    SLICE_X17Y6          LUT1 (Prop_lut1_I0_O)        0.152     3.454 r  u_jtag_mac/FSM_onehot_cs[14]_i_1/O
                         net (fo=23, routed)          1.743     5.197    u_jtag_mac/sys_rst
    SLICE_X12Y12         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.438     2.909    u_jtag_mac/TCK_BUFG
    SLICE_X12Y12         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[5]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/FSM_onehot_cs_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.182ns  (logic 0.152ns (2.933%)  route 5.030ns (97.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          3.302     3.302    u_jtag_mac/locked
    SLICE_X17Y6          LUT1 (Prop_lut1_I0_O)        0.152     3.454 r  u_jtag_mac/FSM_onehot_cs[14]_i_1/O
                         net (fo=23, routed)          1.728     5.182    u_jtag_mac/sys_rst
    SLICE_X11Y12         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.439     2.910    u_jtag_mac/TCK_BUFG
    SLICE_X11Y12         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[10]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/FSM_onehot_cs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.182ns  (logic 0.152ns (2.933%)  route 5.030ns (97.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          3.302     3.302    u_jtag_mac/locked
    SLICE_X17Y6          LUT1 (Prop_lut1_I0_O)        0.152     3.454 r  u_jtag_mac/FSM_onehot_cs[14]_i_1/O
                         net (fo=23, routed)          1.728     5.182    u_jtag_mac/sys_rst
    SLICE_X11Y12         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.380     1.380    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.471 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.439     2.910    u_jtag_mac/TCK_BUFG
    SLICE_X11Y12         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_BSCANE2/SEL
                            (internal pin)
  Destination:            u_jtag_mac/data_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.045ns (12.360%)  route 0.319ns (87.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/SEL
                         net (fo=1, routed)           0.319     0.319    u_jtag_mac/SEL
    SLICE_X16Y15         LUT2 (Prop_lut2_I0_O)        0.045     0.364 r  u_jtag_mac/data_buffer[15]_i_1/O
                         net (fo=1, routed)           0.000     0.364    u_jtag_mac/p_1_out[15]
    SLICE_X16Y15         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.825     1.588    u_jtag_mac/TCK_BUFG
    SLICE_X16Y15         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/fifo_output_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.045ns (4.568%)  route 0.940ns (95.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.764     0.764    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.176     0.985    u_jtag_mac/SR[0]
    SLICE_X8Y6           FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.832     1.595    u_jtag_mac/TCK_BUFG
    SLICE_X8Y6           FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[4]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/fifo_output_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.045ns (4.568%)  route 0.940ns (95.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.764     0.764    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.176     0.985    u_jtag_mac/SR[0]
    SLICE_X8Y6           FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.832     1.595    u_jtag_mac/TCK_BUFG
    SLICE_X8Y6           FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[5]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/fifo_output_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.045ns (4.568%)  route 0.940ns (95.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.764     0.764    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.176     0.985    u_jtag_mac/SR[0]
    SLICE_X8Y6           FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.832     1.595    u_jtag_mac/TCK_BUFG
    SLICE_X8Y6           FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[6]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/fifo_output_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.045ns (4.568%)  route 0.940ns (95.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.764     0.764    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.176     0.985    u_jtag_mac/SR[0]
    SLICE_X8Y6           FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.832     1.595    u_jtag_mac/TCK_BUFG
    SLICE_X8Y6           FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[7]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/fifo_output_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.045ns (4.199%)  route 1.027ns (95.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.764     0.764    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.263     1.072    u_jtag_mac/SR[0]
    SLICE_X8Y7           FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.831     1.594    u_jtag_mac/TCK_BUFG
    SLICE_X8Y7           FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[0]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/fifo_output_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.045ns (4.199%)  route 1.027ns (95.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.764     0.764    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.263     1.072    u_jtag_mac/SR[0]
    SLICE_X8Y7           FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.831     1.594    u_jtag_mac/TCK_BUFG
    SLICE_X8Y7           FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[1]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/fifo_output_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.045ns (4.199%)  route 1.027ns (95.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.764     0.764    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.263     1.072    u_jtag_mac/SR[0]
    SLICE_X8Y7           FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.831     1.594    u_jtag_mac/TCK_BUFG
    SLICE_X8Y7           FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[2]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/fifo_output_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.045ns (4.199%)  route 1.027ns (95.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.764     0.764    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.263     1.072    u_jtag_mac/SR[0]
    SLICE_X8Y7           FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.831     1.594    u_jtag_mac/TCK_BUFG
    SLICE_X8Y7           FDRE                                         r  u_jtag_mac/fifo_output_reg_reg[3]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.090ns (8.329%)  route 0.991ns (91.671%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.928     0.928    u_jtag_mac/locked
    SLICE_X15Y11         LUT6 (Prop_lut6_I2_O)        0.045     0.973 f  u_jtag_mac/act_wr_cnt[15]_i_3/O
                         net (fo=3, routed)           0.063     1.036    u_jtag_mac/act_wr_cnt[15]_i_3_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I5_O)        0.045     1.081 r  u_jtag_mac/ver_act_rd_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.081    u_jtag_mac/ver_act_rd_cnt[0]_i_1_n_0
    SLICE_X15Y11         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.735     0.735    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.764 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.830     1.593    u_jtag_mac/TCK_BUFG
    SLICE_X15Y11         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/chif_din_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.267ns  (logic 0.124ns (2.906%)  route 4.143ns (97.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          1.830     1.830    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.124     1.954 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         2.313     4.267    u_jtag_mac/SR[0]
    SLICE_X19Y4          FDRE                                         r  u_jtag_mac/chif_din_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.443    -1.390    u_jtag_mac/clk_out1
    SLICE_X19Y4          FDRE                                         r  u_jtag_mac/chif_din_valid_reg/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.956ns  (logic 0.124ns (3.134%)  route 3.832ns (96.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          3.302     3.302    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/locked
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.124     3.426 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter[9]_i_1/O
                         net (fo=10, routed)          0.530     3.956    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter[9]_i_1_n_0
    SLICE_X19Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.443    -1.390    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/clk_out1
    SLICE_X19Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[6]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.956ns  (logic 0.124ns (3.134%)  route 3.832ns (96.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          3.302     3.302    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/locked
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.124     3.426 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter[9]_i_1/O
                         net (fo=10, routed)          0.530     3.956    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter[9]_i_1_n_0
    SLICE_X19Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.443    -1.390    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/clk_out1
    SLICE_X19Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[9]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.925ns  (logic 0.124ns (3.159%)  route 3.801ns (96.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          3.302     3.302    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/locked
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.124     3.426 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter[9]_i_1/O
                         net (fo=10, routed)          0.500     3.925    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter[9]_i_1_n_0
    SLICE_X20Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.444    -1.389    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/clk_out1
    SLICE_X20Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[4]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.925ns  (logic 0.124ns (3.159%)  route 3.801ns (96.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          3.302     3.302    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/locked
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.124     3.426 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter[9]_i_1/O
                         net (fo=10, routed)          0.500     3.925    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter[9]_i_1_n_0
    SLICE_X20Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.444    -1.389    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/clk_out1
    SLICE_X20Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[7]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.925ns  (logic 0.124ns (3.159%)  route 3.801ns (96.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          3.302     3.302    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/locked
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.124     3.426 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter[9]_i_1/O
                         net (fo=10, routed)          0.500     3.925    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter[9]_i_1_n_0
    SLICE_X20Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.444    -1.389    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/clk_out1
    SLICE_X20Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[8]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.921ns  (logic 0.124ns (3.163%)  route 3.797ns (96.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          3.302     3.302    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/locked
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.124     3.426 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter[9]_i_1/O
                         net (fo=10, routed)          0.495     3.921    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter[9]_i_1_n_0
    SLICE_X21Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.444    -1.389    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/clk_out1
    SLICE_X21Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[0]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.921ns  (logic 0.124ns (3.163%)  route 3.797ns (96.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          3.302     3.302    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/locked
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.124     3.426 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter[9]_i_1/O
                         net (fo=10, routed)          0.495     3.921    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter[9]_i_1_n_0
    SLICE_X21Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.444    -1.389    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/clk_out1
    SLICE_X21Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[1]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.921ns  (logic 0.124ns (3.163%)  route 3.797ns (96.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          3.302     3.302    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/locked
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.124     3.426 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter[9]_i_1/O
                         net (fo=10, routed)          0.495     3.921    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter[9]_i_1_n_0
    SLICE_X21Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.444    -1.389    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/clk_out1
    SLICE_X21Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[2]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.921ns  (logic 0.124ns (3.163%)  route 3.797ns (96.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          3.302     3.302    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/locked
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.124     3.426 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter[9]_i_1/O
                         net (fo=10, routed)          0.495     3.921    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter[9]_i_1_n_0
    SLICE_X21Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         1.444    -1.389    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/clk_out1
    SLICE_X21Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/counter_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/dout_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.045ns (6.561%)  route 0.641ns (93.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.641     0.641    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/locked
    SLICE_X8Y5           LUT6 (Prop_lut6_I4_O)        0.045     0.686 r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/dout_valid_i_1/O
                         net (fo=1, routed)           0.000     0.686    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/dout_valid_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/dout_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/clk_out1
    SLICE_X8Y5           FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/dout_valid_reg/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.045ns (6.544%)  route 0.643ns (93.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.643     0.643    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/locked
    SLICE_X8Y5           LUT6 (Prop_lut6_I2_O)        0.045     0.688 r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/LOCKEDSTEP_CTRL.dut_enable_int_i_1/O
                         net (fo=1, routed)           0.000     0.688    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg_1
    SLICE_X8Y5           FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X8Y5           FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/d2b_fifo_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.045ns (6.035%)  route 0.701ns (93.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.701     0.701    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/locked
    SLICE_X8Y5           LUT6 (Prop_lut6_I3_O)        0.045     0.746 r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/d2b_fifo_valid_i_1/O
                         net (fo=1, routed)           0.000     0.746    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/d2b_fifo_valid_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/d2b_fifo_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/clk_out1
    SLICE_X8Y5           FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/d2b_fifo_valid_reg/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/empty_tmp_d1_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.045ns (4.631%)  route 0.927ns (95.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.764     0.764    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.163     0.972    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/SR[0]
    SLICE_X9Y5           FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/empty_tmp_d1_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/clk_out1
    SLICE_X9Y5           FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/empty_tmp_d1_reg/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/empty_tmp_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.045ns (4.631%)  route 0.927ns (95.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.764     0.764    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.163     0.972    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/SR[0]
    SLICE_X9Y5           FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/empty_tmp_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/clk_out1
    SLICE_X9Y5           FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/empty_tmp_reg/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/full_tmp_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.045ns (4.631%)  route 0.927ns (95.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.764     0.764    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.163     0.972    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/SR[0]
    SLICE_X9Y5           FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/full_tmp_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/clk_out1
    SLICE_X9Y5           FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/full_tmp_reg/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/reg_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.045ns (4.575%)  route 0.939ns (95.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.764     0.764    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.175     0.984    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/SR[0]
    SLICE_X11Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/reg_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/clk_out1
    SLICE_X11Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/reg_out_reg[0]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/reg_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.045ns (4.575%)  route 0.939ns (95.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.764     0.764    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.175     0.984    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/SR[0]
    SLICE_X11Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/reg_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/clk_out1
    SLICE_X11Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/reg_out_reg[1]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/reg_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.045ns (4.575%)  route 0.939ns (95.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.764     0.764    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.175     0.984    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/SR[0]
    SLICE_X11Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/reg_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/clk_out1
    SLICE_X11Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/reg_out_reg[2]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/reg_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.045ns (4.575%)  route 0.939ns (95.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.963ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=16, routed)          0.764     0.764    u_jtag_mac/u_post_chif_fifo/locked
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  u_jtag_mac/u_post_chif_fifo/u_simcycle_fifo_i_1/O
                         net (fo=232, routed)         0.175     0.984    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/SR[0]
    SLICE_X11Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/reg_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=418, routed)         0.832    -0.761    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/clk_out1
    SLICE_X11Y6          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/reg_out_reg[6]/C





