// Seed: 4107069588
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    output logic id_5,
    input id_6,
    output logic id_7,
    input id_8,
    output id_9,
    input logic id_10,
    input id_11
);
  assign id_0 = id_6;
  logic id_12;
  assign id_12 = 1;
  assign id_0  = id_1;
endmodule
