
lcd_test_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000788c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  0800794c  0800794c  0001794c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080079f8  080079f8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080079f8  080079f8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080079f8  080079f8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080079f8  080079f8  000179f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08007a00  08007a00  00017a00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08007a08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002dc  20000070  08007a78  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000034c  08007a78  0002034c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d015  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034bc  00000000  00000000  0003d0ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e8  00000000  00000000  00040570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013d0  00000000  00000000  00041a58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001377f  00000000  00000000  00042e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000165dc  00000000  00000000  000565a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00071054  00000000  00000000  0006cb83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ddbd7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005360  00000000  00000000  000ddc28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007934 	.word	0x08007934

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08007934 	.word	0x08007934

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_ZN6ButtonC1EP12GPIO_TypeDefh>:
#include <Button.hpp>

extern TIM_HandleTypeDef htim6;

Button::Button(GPIO_TypeDef *GPIOx, uint8_t pin) {
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	60b9      	str	r1, [r7, #8]
 800022a:	1dfb      	adds	r3, r7, #7
 800022c:	701a      	strb	r2, [r3, #0]
	this->GPIOx = GPIOx;
 800022e:	68fb      	ldr	r3, [r7, #12]
 8000230:	68ba      	ldr	r2, [r7, #8]
 8000232:	601a      	str	r2, [r3, #0]
	this->pin = pin;
 8000234:	68fb      	ldr	r3, [r7, #12]
 8000236:	1dfa      	adds	r2, r7, #7
 8000238:	7812      	ldrb	r2, [r2, #0]
 800023a:	711a      	strb	r2, [r3, #4]
	this->prevSt = 0;
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	2200      	movs	r2, #0
 8000240:	715a      	strb	r2, [r3, #5]
	this->debounceCounter = 0;
 8000242:	68fb      	ldr	r3, [r7, #12]
 8000244:	2200      	movs	r2, #0
 8000246:	719a      	strb	r2, [r3, #6]
}
 8000248:	68fb      	ldr	r3, [r7, #12]
 800024a:	0018      	movs	r0, r3
 800024c:	46bd      	mov	sp, r7
 800024e:	b004      	add	sp, #16
 8000250:	bd80      	pop	{r7, pc}

08000252 <_ZN6Button9getPrevStEv>:

uint8_t Button::getPrevSt() {
 8000252:	b580      	push	{r7, lr}
 8000254:	b082      	sub	sp, #8
 8000256:	af00      	add	r7, sp, #0
 8000258:	6078      	str	r0, [r7, #4]
	return this->prevSt;
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	795b      	ldrb	r3, [r3, #5]
}
 800025e:	0018      	movs	r0, r3
 8000260:	46bd      	mov	sp, r7
 8000262:	b002      	add	sp, #8
 8000264:	bd80      	pop	{r7, pc}

08000266 <_ZN6Button9setPrevStEh>:

void Button::setPrevSt(uint8_t prevSt) {
 8000266:	b580      	push	{r7, lr}
 8000268:	b082      	sub	sp, #8
 800026a:	af00      	add	r7, sp, #0
 800026c:	6078      	str	r0, [r7, #4]
 800026e:	000a      	movs	r2, r1
 8000270:	1cfb      	adds	r3, r7, #3
 8000272:	701a      	strb	r2, [r3, #0]
	this->prevSt = prevSt;
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	1cfa      	adds	r2, r7, #3
 8000278:	7812      	ldrb	r2, [r2, #0]
 800027a:	715a      	strb	r2, [r3, #5]
}
 800027c:	46c0      	nop			; (mov r8, r8)
 800027e:	46bd      	mov	sp, r7
 8000280:	b002      	add	sp, #8
 8000282:	bd80      	pop	{r7, pc}

08000284 <_ZN6Button7clickedEv>:

uint8_t Button::clicked() {
 8000284:	b580      	push	{r7, lr}
 8000286:	b082      	sub	sp, #8
 8000288:	af00      	add	r7, sp, #0
 800028a:	6078      	str	r0, [r7, #4]
	if ((this->GPIOx->IDR & (1 << pin)) == 1 && this->debounceCounter == 0) {
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	691b      	ldr	r3, [r3, #16]
 8000292:	687a      	ldr	r2, [r7, #4]
 8000294:	7912      	ldrb	r2, [r2, #4]
 8000296:	0011      	movs	r1, r2
 8000298:	2201      	movs	r2, #1
 800029a:	408a      	lsls	r2, r1
 800029c:	4013      	ands	r3, r2
 800029e:	2b01      	cmp	r3, #1
 80002a0:	d105      	bne.n	80002ae <_ZN6Button7clickedEv+0x2a>
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	799b      	ldrb	r3, [r3, #6]
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d101      	bne.n	80002ae <_ZN6Button7clickedEv+0x2a>
 80002aa:	2301      	movs	r3, #1
 80002ac:	e000      	b.n	80002b0 <_ZN6Button7clickedEv+0x2c>
 80002ae:	2300      	movs	r3, #0
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d007      	beq.n	80002c4 <_ZN6Button7clickedEv+0x40>
		this->debounceCounter = 1;
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	2201      	movs	r2, #1
 80002b8:	719a      	strb	r2, [r3, #6]
		HAL_TIM_Base_Start_IT (&htim6); // Включение таймера 6
 80002ba:	4b13      	ldr	r3, [pc, #76]	; (8000308 <_ZN6Button7clickedEv+0x84>)
 80002bc:	0018      	movs	r0, r3
 80002be:	f006 f845 	bl	800634c <HAL_TIM_Base_Start_IT>
 80002c2:	e01c      	b.n	80002fe <_ZN6Button7clickedEv+0x7a>
	} else if ((this->GPIOx->IDR & (1 << pin)) == 1 && this->debounceCounter == 10) {
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	691b      	ldr	r3, [r3, #16]
 80002ca:	687a      	ldr	r2, [r7, #4]
 80002cc:	7912      	ldrb	r2, [r2, #4]
 80002ce:	0011      	movs	r1, r2
 80002d0:	2201      	movs	r2, #1
 80002d2:	408a      	lsls	r2, r1
 80002d4:	4013      	ands	r3, r2
 80002d6:	2b01      	cmp	r3, #1
 80002d8:	d105      	bne.n	80002e6 <_ZN6Button7clickedEv+0x62>
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	799b      	ldrb	r3, [r3, #6]
 80002de:	2b0a      	cmp	r3, #10
 80002e0:	d101      	bne.n	80002e6 <_ZN6Button7clickedEv+0x62>
 80002e2:	2301      	movs	r3, #1
 80002e4:	e000      	b.n	80002e8 <_ZN6Button7clickedEv+0x64>
 80002e6:	2300      	movs	r3, #0
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d008      	beq.n	80002fe <_ZN6Button7clickedEv+0x7a>
		HAL_TIM_Base_Stop_IT(&htim6);
 80002ec:	4b06      	ldr	r3, [pc, #24]	; (8000308 <_ZN6Button7clickedEv+0x84>)
 80002ee:	0018      	movs	r0, r3
 80002f0:	f006 f878 	bl	80063e4 <HAL_TIM_Base_Stop_IT>
		this->debounceCounter = 0;
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	2200      	movs	r2, #0
 80002f8:	719a      	strb	r2, [r3, #6]
		return 1;
 80002fa:	2301      	movs	r3, #1
 80002fc:	e000      	b.n	8000300 <_ZN6Button7clickedEv+0x7c>
	}
	return 0;
 80002fe:	2300      	movs	r3, #0
}
 8000300:	0018      	movs	r0, r3
 8000302:	46bd      	mov	sp, r7
 8000304:	b002      	add	sp, #8
 8000306:	bd80      	pop	{r7, pc}
 8000308:	2000016c 	.word	0x2000016c

0800030c <_ZN6Button9unclickedEv>:

uint8_t Button::unclicked() {
 800030c:	b580      	push	{r7, lr}
 800030e:	b082      	sub	sp, #8
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
	if ((this->GPIOx->IDR & (1 << pin)) == 0 && this->debounceCounter == 0) {
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	691b      	ldr	r3, [r3, #16]
 800031a:	687a      	ldr	r2, [r7, #4]
 800031c:	7912      	ldrb	r2, [r2, #4]
 800031e:	0011      	movs	r1, r2
 8000320:	2201      	movs	r2, #1
 8000322:	408a      	lsls	r2, r1
 8000324:	4013      	ands	r3, r2
 8000326:	d105      	bne.n	8000334 <_ZN6Button9unclickedEv+0x28>
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	799b      	ldrb	r3, [r3, #6]
 800032c:	2b00      	cmp	r3, #0
 800032e:	d101      	bne.n	8000334 <_ZN6Button9unclickedEv+0x28>
 8000330:	2301      	movs	r3, #1
 8000332:	e000      	b.n	8000336 <_ZN6Button9unclickedEv+0x2a>
 8000334:	2300      	movs	r3, #0
 8000336:	2b00      	cmp	r3, #0
 8000338:	d007      	beq.n	800034a <_ZN6Button9unclickedEv+0x3e>
		this->debounceCounter = 1;
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	2201      	movs	r2, #1
 800033e:	719a      	strb	r2, [r3, #6]
		HAL_TIM_Base_Start_IT (&htim6); // Включение таймера 6
 8000340:	4b12      	ldr	r3, [pc, #72]	; (800038c <_ZN6Button9unclickedEv+0x80>)
 8000342:	0018      	movs	r0, r3
 8000344:	f006 f802 	bl	800634c <HAL_TIM_Base_Start_IT>
 8000348:	e01b      	b.n	8000382 <_ZN6Button9unclickedEv+0x76>
	} else if ((this->GPIOx->IDR & (1 << pin)) == 0 && this->debounceCounter == 10) {
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	691b      	ldr	r3, [r3, #16]
 8000350:	687a      	ldr	r2, [r7, #4]
 8000352:	7912      	ldrb	r2, [r2, #4]
 8000354:	0011      	movs	r1, r2
 8000356:	2201      	movs	r2, #1
 8000358:	408a      	lsls	r2, r1
 800035a:	4013      	ands	r3, r2
 800035c:	d105      	bne.n	800036a <_ZN6Button9unclickedEv+0x5e>
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	799b      	ldrb	r3, [r3, #6]
 8000362:	2b0a      	cmp	r3, #10
 8000364:	d101      	bne.n	800036a <_ZN6Button9unclickedEv+0x5e>
 8000366:	2301      	movs	r3, #1
 8000368:	e000      	b.n	800036c <_ZN6Button9unclickedEv+0x60>
 800036a:	2300      	movs	r3, #0
 800036c:	2b00      	cmp	r3, #0
 800036e:	d008      	beq.n	8000382 <_ZN6Button9unclickedEv+0x76>
		HAL_TIM_Base_Stop_IT(&htim6);
 8000370:	4b06      	ldr	r3, [pc, #24]	; (800038c <_ZN6Button9unclickedEv+0x80>)
 8000372:	0018      	movs	r0, r3
 8000374:	f006 f836 	bl	80063e4 <HAL_TIM_Base_Stop_IT>
		this->debounceCounter = 0;
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	2200      	movs	r2, #0
 800037c:	719a      	strb	r2, [r3, #6]
		return 1;
 800037e:	2301      	movs	r3, #1
 8000380:	e000      	b.n	8000384 <_ZN6Button9unclickedEv+0x78>
	}
	return 0;
 8000382:	2300      	movs	r3, #0
}
 8000384:	0018      	movs	r0, r3
 8000386:	46bd      	mov	sp, r7
 8000388:	b002      	add	sp, #8
 800038a:	bd80      	pop	{r7, pc}
 800038c:	2000016c 	.word	0x2000016c

08000390 <_ZN6Button9interruptEv>:

void Button::interrupt() {
 8000390:	b580      	push	{r7, lr}
 8000392:	b082      	sub	sp, #8
 8000394:	af00      	add	r7, sp, #0
 8000396:	6078      	str	r0, [r7, #4]
	if ((this->debounceCounter) > 0 && (this->debounceCounter) < 10) {
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	799b      	ldrb	r3, [r3, #6]
 800039c:	2b00      	cmp	r3, #0
 800039e:	d009      	beq.n	80003b4 <_ZN6Button9interruptEv+0x24>
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	799b      	ldrb	r3, [r3, #6]
 80003a4:	2b09      	cmp	r3, #9
 80003a6:	d805      	bhi.n	80003b4 <_ZN6Button9interruptEv+0x24>
		++this->debounceCounter;
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	799b      	ldrb	r3, [r3, #6]
 80003ac:	3301      	adds	r3, #1
 80003ae:	b2da      	uxtb	r2, r3
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	719a      	strb	r2, [r3, #6]
	}
}
 80003b4:	46c0      	nop			; (mov r8, r8)
 80003b6:	46bd      	mov	sp, r7
 80003b8:	b002      	add	sp, #8
 80003ba:	bd80      	pop	{r7, pc}

080003bc <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 80003bc:	b580      	push	{r7, lr}
 80003be:	b082      	sub	sp, #8
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	6078      	str	r0, [r7, #4]
 80003c4:	6039      	str	r1, [r7, #0]
 80003c6:	683b      	ldr	r3, [r7, #0]
 80003c8:	0018      	movs	r0, r3
 80003ca:	46bd      	mov	sp, r7
 80003cc:	b002      	add	sp, #8
 80003ce:	bd80      	pop	{r7, pc}

080003d0 <_ZNSt12_Vector_baseIcSaIcEEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b082      	sub	sp, #8
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	0018      	movs	r0, r3
 80003dc:	f000 fabf 	bl	800095e <_ZNSt12_Vector_baseIcSaIcEE12_Vector_implC1Ev>
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	0018      	movs	r0, r3
 80003e4:	46bd      	mov	sp, r7
 80003e6:	b002      	add	sp, #8
 80003e8:	bd80      	pop	{r7, pc}

080003ea <_ZNSt6vectorIcSaIcEEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 80003ea:	b580      	push	{r7, lr}
 80003ec:	b082      	sub	sp, #8
 80003ee:	af00      	add	r7, sp, #0
 80003f0:	6078      	str	r0, [r7, #4]
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	0018      	movs	r0, r3
 80003f6:	f7ff ffeb 	bl	80003d0 <_ZNSt12_Vector_baseIcSaIcEEC1Ev>
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	0018      	movs	r0, r3
 80003fe:	46bd      	mov	sp, r7
 8000400:	b002      	add	sp, #8
 8000402:	bd80      	pop	{r7, pc}

08000404 <_ZNSt12_Vector_baseIiSaIiEEC1Ev>:
      _Vector_base() = default;
 8000404:	b580      	push	{r7, lr}
 8000406:	b082      	sub	sp, #8
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	0018      	movs	r0, r3
 8000410:	f000 fab6 	bl	8000980 <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implC1Ev>
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	0018      	movs	r0, r3
 8000418:	46bd      	mov	sp, r7
 800041a:	b002      	add	sp, #8
 800041c:	bd80      	pop	{r7, pc}

0800041e <_ZNSt6vectorIiSaIiEEC1Ev>:
      vector() = default;
 800041e:	b580      	push	{r7, lr}
 8000420:	b082      	sub	sp, #8
 8000422:	af00      	add	r7, sp, #0
 8000424:	6078      	str	r0, [r7, #4]
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	0018      	movs	r0, r3
 800042a:	f7ff ffeb 	bl	8000404 <_ZNSt12_Vector_baseIiSaIiEEC1Ev>
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	0018      	movs	r0, r3
 8000432:	46bd      	mov	sp, r7
 8000434:	b002      	add	sp, #8
 8000436:	bd80      	pop	{r7, pc}

08000438 <_ZN6ScreenC1EP19__I2C_HandleTypeDefh>:
#include "Screen.hpp"

Screen::Screen(I2C_HandleTypeDef *hi2c, uint8_t i2cAddr) {
 8000438:	b590      	push	{r4, r7, lr}
 800043a:	b085      	sub	sp, #20
 800043c:	af00      	add	r7, sp, #0
 800043e:	60f8      	str	r0, [r7, #12]
 8000440:	60b9      	str	r1, [r7, #8]
 8000442:	1dfb      	adds	r3, r7, #7
 8000444:	701a      	strb	r2, [r3, #0]
 8000446:	68fb      	ldr	r3, [r7, #12]
 8000448:	22c9      	movs	r2, #201	; 0xc9
 800044a:	725a      	strb	r2, [r3, #9]
 800044c:	68fb      	ldr	r3, [r7, #12]
 800044e:	2200      	movs	r2, #0
 8000450:	729a      	strb	r2, [r3, #10]
 8000452:	68fb      	ldr	r3, [r7, #12]
 8000454:	2200      	movs	r2, #0
 8000456:	72da      	strb	r2, [r3, #11]
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	2240      	movs	r2, #64	; 0x40
 800045c:	731a      	strb	r2, [r3, #12]
 800045e:	68fb      	ldr	r3, [r7, #12]
 8000460:	2214      	movs	r2, #20
 8000462:	735a      	strb	r2, [r3, #13]
 8000464:	68fb      	ldr	r3, [r7, #12]
 8000466:	2254      	movs	r2, #84	; 0x54
 8000468:	739a      	strb	r2, [r3, #14]
 800046a:	68fb      	ldr	r3, [r7, #12]
 800046c:	3310      	adds	r3, #16
 800046e:	0018      	movs	r0, r3
 8000470:	f7ff ffbb 	bl	80003ea <_ZNSt6vectorIcSaIcEEC1Ev>
 8000474:	68fb      	ldr	r3, [r7, #12]
 8000476:	331c      	adds	r3, #28
 8000478:	0018      	movs	r0, r3
 800047a:	f7ff ffd0 	bl	800041e <_ZNSt6vectorIiSaIiEEC1Ev>
 800047e:	68fb      	ldr	r3, [r7, #12]
 8000480:	4a19      	ldr	r2, [pc, #100]	; (80004e8 <_ZN6ScreenC1EP19__I2C_HandleTypeDefh+0xb0>)
 8000482:	3328      	adds	r3, #40	; 0x28
 8000484:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000486:	c313      	stmia	r3!, {r0, r1, r4}
 8000488:	7812      	ldrb	r2, [r2, #0]
 800048a:	701a      	strb	r2, [r3, #0]
 800048c:	68fb      	ldr	r3, [r7, #12]
 800048e:	2235      	movs	r2, #53	; 0x35
 8000490:	4916      	ldr	r1, [pc, #88]	; (80004ec <_ZN6ScreenC1EP19__I2C_HandleTypeDefh+0xb4>)
 8000492:	189b      	adds	r3, r3, r2
 8000494:	220b      	movs	r2, #11
 8000496:	0018      	movs	r0, r3
 8000498:	f007 f8d8 	bl	800764c <memcpy>
 800049c:	68fb      	ldr	r3, [r7, #12]
 800049e:	4a14      	ldr	r2, [pc, #80]	; (80004f0 <_ZN6ScreenC1EP19__I2C_HandleTypeDefh+0xb8>)
 80004a0:	3340      	adds	r3, #64	; 0x40
 80004a2:	ca03      	ldmia	r2!, {r0, r1}
 80004a4:	c303      	stmia	r3!, {r0, r1}
 80004a6:	8811      	ldrh	r1, [r2, #0]
 80004a8:	8019      	strh	r1, [r3, #0]
 80004aa:	7892      	ldrb	r2, [r2, #2]
 80004ac:	709a      	strb	r2, [r3, #2]
 80004ae:	68fb      	ldr	r3, [r7, #12]
 80004b0:	224b      	movs	r2, #75	; 0x4b
 80004b2:	4910      	ldr	r1, [pc, #64]	; (80004f4 <_ZN6ScreenC1EP19__I2C_HandleTypeDefh+0xbc>)
 80004b4:	189b      	adds	r3, r3, r2
 80004b6:	220b      	movs	r2, #11
 80004b8:	0018      	movs	r0, r3
 80004ba:	f007 f8c7 	bl	800764c <memcpy>
 80004be:	68fb      	ldr	r3, [r7, #12]
 80004c0:	2256      	movs	r2, #86	; 0x56
 80004c2:	490d      	ldr	r1, [pc, #52]	; (80004f8 <_ZN6ScreenC1EP19__I2C_HandleTypeDefh+0xc0>)
 80004c4:	189b      	adds	r3, r3, r2
 80004c6:	220a      	movs	r2, #10
 80004c8:	0018      	movs	r0, r3
 80004ca:	f007 f8bf 	bl	800764c <memcpy>
	this->i2cSettings.hi2c = hi2c;
 80004ce:	68fb      	ldr	r3, [r7, #12]
 80004d0:	68ba      	ldr	r2, [r7, #8]
 80004d2:	601a      	str	r2, [r3, #0]
	this->i2cSettings.i2cAddr = i2cAddr;
 80004d4:	68fb      	ldr	r3, [r7, #12]
 80004d6:	1dfa      	adds	r2, r7, #7
 80004d8:	7812      	ldrb	r2, [r2, #0]
 80004da:	711a      	strb	r2, [r3, #4]
}
 80004dc:	68fb      	ldr	r3, [r7, #12]
 80004de:	0018      	movs	r0, r3
 80004e0:	46bd      	mov	sp, r7
 80004e2:	b005      	add	sp, #20
 80004e4:	bd90      	pop	{r4, r7, pc}
 80004e6:	46c0      	nop			; (mov r8, r8)
 80004e8:	0800794c 	.word	0x0800794c
 80004ec:	0800795c 	.word	0x0800795c
 80004f0:	08007968 	.word	0x08007968
 80004f4:	08007974 	.word	0x08007974
 80004f8:	08007980 	.word	0x08007980

080004fc <_ZN6Screen10cursorDownEv>:

void Screen::cursorDown() {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
	if (this->cursorPos == this->rowPos1) {
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	7a9a      	ldrb	r2, [r3, #10]
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	7adb      	ldrb	r3, [r3, #11]
 800050c:	429a      	cmp	r2, r3
 800050e:	d121      	bne.n	8000554 <_ZN6Screen10cursorDownEv+0x58>
		setDdramAddr(this->cursorPos, this->i2cSettings);
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	7a98      	ldrb	r0, [r3, #10]
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	6819      	ldr	r1, [r3, #0]
 8000518:	685a      	ldr	r2, [r3, #4]
 800051a:	f001 fe9b 	bl	8002254 <_Z12setDdramAddrh11I2CSettings>
		sendLcdByte(0b10000000, 1, this->i2cSettings);
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	681a      	ldr	r2, [r3, #0]
 8000522:	685b      	ldr	r3, [r3, #4]
 8000524:	2101      	movs	r1, #1
 8000526:	2080      	movs	r0, #128	; 0x80
 8000528:	f001 fdb6 	bl	8002098 <_Z11sendLcdBytehh11I2CSettings>
		this->cursorPos = this->rowPos2;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	7b1a      	ldrb	r2, [r3, #12]
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	729a      	strb	r2, [r3, #10]
		setDdramAddr(this->cursorPos, this->i2cSettings);
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	7a98      	ldrb	r0, [r3, #10]
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	6819      	ldr	r1, [r3, #0]
 800053c:	685a      	ldr	r2, [r3, #4]
 800053e:	f001 fe89 	bl	8002254 <_Z12setDdramAddrh11I2CSettings>
		sendLcdByte(this->cursor, 1, this->i2cSettings);
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	7a58      	ldrb	r0, [r3, #9]
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	681a      	ldr	r2, [r3, #0]
 800054a:	685b      	ldr	r3, [r3, #4]
 800054c:	2101      	movs	r1, #1
 800054e:	f001 fda3 	bl	8002098 <_Z11sendLcdBytehh11I2CSettings>
		sendLcdStr(this->line4, this->i2cSettings);

		setDdramAddr(this->rowPos4 + 1, this->i2cSettings);
		sendLcdStr(this->line5, this->i2cSettings);
	}
}
 8000552:	e0b7      	b.n	80006c4 <_ZN6Screen10cursorDownEv+0x1c8>
	} else if (this->cursorPos == this->rowPos2) {
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	7a9a      	ldrb	r2, [r3, #10]
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	7b1b      	ldrb	r3, [r3, #12]
 800055c:	429a      	cmp	r2, r3
 800055e:	d121      	bne.n	80005a4 <_ZN6Screen10cursorDownEv+0xa8>
		setDdramAddr(this->cursorPos, this->i2cSettings);
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	7a98      	ldrb	r0, [r3, #10]
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	6819      	ldr	r1, [r3, #0]
 8000568:	685a      	ldr	r2, [r3, #4]
 800056a:	f001 fe73 	bl	8002254 <_Z12setDdramAddrh11I2CSettings>
		sendLcdByte(0b10000000, 1, this->i2cSettings);
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	681a      	ldr	r2, [r3, #0]
 8000572:	685b      	ldr	r3, [r3, #4]
 8000574:	2101      	movs	r1, #1
 8000576:	2080      	movs	r0, #128	; 0x80
 8000578:	f001 fd8e 	bl	8002098 <_Z11sendLcdBytehh11I2CSettings>
		this->cursorPos = this->rowPos3;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	7b5a      	ldrb	r2, [r3, #13]
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	729a      	strb	r2, [r3, #10]
		setDdramAddr(this->cursorPos, this->i2cSettings);
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	7a98      	ldrb	r0, [r3, #10]
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	6819      	ldr	r1, [r3, #0]
 800058c:	685a      	ldr	r2, [r3, #4]
 800058e:	f001 fe61 	bl	8002254 <_Z12setDdramAddrh11I2CSettings>
		sendLcdByte(this->cursor, 1, this->i2cSettings);
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	7a58      	ldrb	r0, [r3, #9]
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	681a      	ldr	r2, [r3, #0]
 800059a:	685b      	ldr	r3, [r3, #4]
 800059c:	2101      	movs	r1, #1
 800059e:	f001 fd7b 	bl	8002098 <_Z11sendLcdBytehh11I2CSettings>
}
 80005a2:	e08f      	b.n	80006c4 <_ZN6Screen10cursorDownEv+0x1c8>
	} else if (this->cursorPos == this->rowPos3) {
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	7a9a      	ldrb	r2, [r3, #10]
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	7b5b      	ldrb	r3, [r3, #13]
 80005ac:	429a      	cmp	r2, r3
 80005ae:	d121      	bne.n	80005f4 <_ZN6Screen10cursorDownEv+0xf8>
		setDdramAddr(this->cursorPos, this->i2cSettings);
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	7a98      	ldrb	r0, [r3, #10]
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	6819      	ldr	r1, [r3, #0]
 80005b8:	685a      	ldr	r2, [r3, #4]
 80005ba:	f001 fe4b 	bl	8002254 <_Z12setDdramAddrh11I2CSettings>
		sendLcdByte(0b10000000, 1, this->i2cSettings);
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	681a      	ldr	r2, [r3, #0]
 80005c2:	685b      	ldr	r3, [r3, #4]
 80005c4:	2101      	movs	r1, #1
 80005c6:	2080      	movs	r0, #128	; 0x80
 80005c8:	f001 fd66 	bl	8002098 <_Z11sendLcdBytehh11I2CSettings>
		this->cursorPos = this->rowPos4;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	7b9a      	ldrb	r2, [r3, #14]
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	729a      	strb	r2, [r3, #10]
		setDdramAddr(this->cursorPos, this->i2cSettings);
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	7a98      	ldrb	r0, [r3, #10]
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	6819      	ldr	r1, [r3, #0]
 80005dc:	685a      	ldr	r2, [r3, #4]
 80005de:	f001 fe39 	bl	8002254 <_Z12setDdramAddrh11I2CSettings>
		sendLcdByte(this->cursor, 1, this->i2cSettings);
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	7a58      	ldrb	r0, [r3, #9]
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	681a      	ldr	r2, [r3, #0]
 80005ea:	685b      	ldr	r3, [r3, #4]
 80005ec:	2101      	movs	r1, #1
 80005ee:	f001 fd53 	bl	8002098 <_Z11sendLcdBytehh11I2CSettings>
}
 80005f2:	e067      	b.n	80006c4 <_ZN6Screen10cursorDownEv+0x1c8>
	} else if (this->cursorPos == this->rowPos4) {
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	7a9a      	ldrb	r2, [r3, #10]
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	7b9b      	ldrb	r3, [r3, #14]
 80005fc:	429a      	cmp	r2, r3
 80005fe:	d161      	bne.n	80006c4 <_ZN6Screen10cursorDownEv+0x1c8>
		clearLcd(this->i2cSettings);
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	6818      	ldr	r0, [r3, #0]
 8000604:	6859      	ldr	r1, [r3, #4]
 8000606:	f001 fe01 	bl	800220c <_Z8clearLcd11I2CSettings>
		HAL_Delay(2);
 800060a:	2002      	movs	r0, #2
 800060c:	f002 fd52 	bl	80030b4 <HAL_Delay>
		sendLcdByte(0b00000111, 0, this->i2cSettings);
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	685b      	ldr	r3, [r3, #4]
 8000616:	2100      	movs	r1, #0
 8000618:	2007      	movs	r0, #7
 800061a:	f001 fd3d 	bl	8002098 <_Z11sendLcdBytehh11I2CSettings>
		setDdramAddr(this->cursorPos, this->i2cSettings);
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	7a98      	ldrb	r0, [r3, #10]
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	6819      	ldr	r1, [r3, #0]
 8000626:	685a      	ldr	r2, [r3, #4]
 8000628:	f001 fe14 	bl	8002254 <_Z12setDdramAddrh11I2CSettings>
		sendLcdByte(this->cursor, 1, this->i2cSettings);
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	7a58      	ldrb	r0, [r3, #9]
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681a      	ldr	r2, [r3, #0]
 8000634:	685b      	ldr	r3, [r3, #4]
 8000636:	2101      	movs	r1, #1
 8000638:	f001 fd2e 	bl	8002098 <_Z11sendLcdBytehh11I2CSettings>
		setDdramAddr(this->rowPos1 + 1, this->i2cSettings);
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	7adb      	ldrb	r3, [r3, #11]
 8000640:	3301      	adds	r3, #1
 8000642:	b2d8      	uxtb	r0, r3
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	6819      	ldr	r1, [r3, #0]
 8000648:	685a      	ldr	r2, [r3, #4]
 800064a:	f001 fe03 	bl	8002254 <_Z12setDdramAddrh11I2CSettings>
		sendLcdStr(this->line2, this->i2cSettings);
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	3335      	adds	r3, #53	; 0x35
 8000652:	0018      	movs	r0, r3
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	6819      	ldr	r1, [r3, #0]
 8000658:	685a      	ldr	r2, [r3, #4]
 800065a:	f001 fd73 	bl	8002144 <_Z10sendLcdStrPc11I2CSettings>
		setDdramAddr(this->rowPos2 + 1, this->i2cSettings);
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	7b1b      	ldrb	r3, [r3, #12]
 8000662:	3301      	adds	r3, #1
 8000664:	b2d8      	uxtb	r0, r3
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	6819      	ldr	r1, [r3, #0]
 800066a:	685a      	ldr	r2, [r3, #4]
 800066c:	f001 fdf2 	bl	8002254 <_Z12setDdramAddrh11I2CSettings>
		sendLcdStr(this->line3, this->i2cSettings);
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	3340      	adds	r3, #64	; 0x40
 8000674:	0018      	movs	r0, r3
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	6819      	ldr	r1, [r3, #0]
 800067a:	685a      	ldr	r2, [r3, #4]
 800067c:	f001 fd62 	bl	8002144 <_Z10sendLcdStrPc11I2CSettings>
		setDdramAddr(this->rowPos3 + 1, this->i2cSettings);
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	7b5b      	ldrb	r3, [r3, #13]
 8000684:	3301      	adds	r3, #1
 8000686:	b2d8      	uxtb	r0, r3
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	6819      	ldr	r1, [r3, #0]
 800068c:	685a      	ldr	r2, [r3, #4]
 800068e:	f001 fde1 	bl	8002254 <_Z12setDdramAddrh11I2CSettings>
		sendLcdStr(this->line4, this->i2cSettings);
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	334b      	adds	r3, #75	; 0x4b
 8000696:	0018      	movs	r0, r3
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	6819      	ldr	r1, [r3, #0]
 800069c:	685a      	ldr	r2, [r3, #4]
 800069e:	f001 fd51 	bl	8002144 <_Z10sendLcdStrPc11I2CSettings>
		setDdramAddr(this->rowPos4 + 1, this->i2cSettings);
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	7b9b      	ldrb	r3, [r3, #14]
 80006a6:	3301      	adds	r3, #1
 80006a8:	b2d8      	uxtb	r0, r3
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	6819      	ldr	r1, [r3, #0]
 80006ae:	685a      	ldr	r2, [r3, #4]
 80006b0:	f001 fdd0 	bl	8002254 <_Z12setDdramAddrh11I2CSettings>
		sendLcdStr(this->line5, this->i2cSettings);
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	3356      	adds	r3, #86	; 0x56
 80006b8:	0018      	movs	r0, r3
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	6819      	ldr	r1, [r3, #0]
 80006be:	685a      	ldr	r2, [r3, #4]
 80006c0:	f001 fd40 	bl	8002144 <_Z10sendLcdStrPc11I2CSettings>
}
 80006c4:	46c0      	nop			; (mov r8, r8)
 80006c6:	46bd      	mov	sp, r7
 80006c8:	b002      	add	sp, #8
 80006ca:	bd80      	pop	{r7, pc}

080006cc <_ZN6Screen7displayEv>:

void Screen::display() {
 80006cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006ce:	b085      	sub	sp, #20
 80006d0:	af02      	add	r7, sp, #8
 80006d2:	6078      	str	r0, [r7, #4]
	setDdramAddr(this->cursorPos, this->i2cSettings);
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	7a98      	ldrb	r0, [r3, #10]
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	6819      	ldr	r1, [r3, #0]
 80006dc:	685a      	ldr	r2, [r3, #4]
 80006de:	f001 fdb9 	bl	8002254 <_Z12setDdramAddrh11I2CSettings>
	sendLcdByte(this->cursor, 1, this->i2cSettings);
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	7a58      	ldrb	r0, [r3, #9]
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	681a      	ldr	r2, [r3, #0]
 80006ea:	685b      	ldr	r3, [r3, #4]
 80006ec:	2101      	movs	r1, #1
 80006ee:	f001 fcd3 	bl	8002098 <_Z11sendLcdBytehh11I2CSettings>

	setDdramAddr(this->rowPos1 + 1, this->i2cSettings);
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	7adb      	ldrb	r3, [r3, #11]
 80006f6:	3301      	adds	r3, #1
 80006f8:	b2d8      	uxtb	r0, r3
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	6819      	ldr	r1, [r3, #0]
 80006fe:	685a      	ldr	r2, [r3, #4]
 8000700:	f001 fda8 	bl	8002254 <_Z12setDdramAddrh11I2CSettings>
	sendLcdStrAB(&(this->line[0]), this->i2cSettings, 0, this->lineSize[0]);
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	3310      	adds	r3, #16
 8000708:	2100      	movs	r1, #0
 800070a:	0018      	movs	r0, r3
 800070c:	f000 f949 	bl	80009a2 <_ZNSt6vectorIcSaIcEEixEj>
 8000710:	0004      	movs	r4, r0
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	331c      	adds	r3, #28
 8000716:	2100      	movs	r1, #0
 8000718:	0018      	movs	r0, r3
 800071a:	f000 f94f 	bl	80009bc <_ZNSt6vectorIiSaIiEEixEj>
 800071e:	0003      	movs	r3, r0
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	b2db      	uxtb	r3, r3
 8000724:	687a      	ldr	r2, [r7, #4]
 8000726:	9300      	str	r3, [sp, #0]
 8000728:	2300      	movs	r3, #0
 800072a:	6811      	ldr	r1, [r2, #0]
 800072c:	6852      	ldr	r2, [r2, #4]
 800072e:	0020      	movs	r0, r4
 8000730:	f001 fd30 	bl	8002194 <_Z12sendLcdStrABPc11I2CSettingshh>

	setDdramAddr(this->rowPos2 + 1, this->i2cSettings);
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	7b1b      	ldrb	r3, [r3, #12]
 8000738:	3301      	adds	r3, #1
 800073a:	b2d8      	uxtb	r0, r3
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	6819      	ldr	r1, [r3, #0]
 8000740:	685a      	ldr	r2, [r3, #4]
 8000742:	f001 fd87 	bl	8002254 <_Z12setDdramAddrh11I2CSettings>
	sendLcdStrAB(&(this->line[this->lineSize[0]]), this->i2cSettings, this->lineSize[0], (this->lineSize[0] + this->lineSize[1]));
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	3310      	adds	r3, #16
 800074a:	001c      	movs	r4, r3
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	331c      	adds	r3, #28
 8000750:	2100      	movs	r1, #0
 8000752:	0018      	movs	r0, r3
 8000754:	f000 f932 	bl	80009bc <_ZNSt6vectorIiSaIiEEixEj>
 8000758:	0003      	movs	r3, r0
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	0019      	movs	r1, r3
 800075e:	0020      	movs	r0, r4
 8000760:	f000 f91f 	bl	80009a2 <_ZNSt6vectorIcSaIcEEixEj>
 8000764:	0006      	movs	r6, r0
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	331c      	adds	r3, #28
 800076a:	2100      	movs	r1, #0
 800076c:	0018      	movs	r0, r3
 800076e:	f000 f925 	bl	80009bc <_ZNSt6vectorIiSaIiEEixEj>
 8000772:	0003      	movs	r3, r0
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	b2dd      	uxtb	r5, r3
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	331c      	adds	r3, #28
 800077c:	2100      	movs	r1, #0
 800077e:	0018      	movs	r0, r3
 8000780:	f000 f91c 	bl	80009bc <_ZNSt6vectorIiSaIiEEixEj>
 8000784:	0003      	movs	r3, r0
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	b2dc      	uxtb	r4, r3
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	331c      	adds	r3, #28
 800078e:	2101      	movs	r1, #1
 8000790:	0018      	movs	r0, r3
 8000792:	f000 f913 	bl	80009bc <_ZNSt6vectorIiSaIiEEixEj>
 8000796:	0003      	movs	r3, r0
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	b2db      	uxtb	r3, r3
 800079c:	18e3      	adds	r3, r4, r3
 800079e:	b2db      	uxtb	r3, r3
 80007a0:	687a      	ldr	r2, [r7, #4]
 80007a2:	9300      	str	r3, [sp, #0]
 80007a4:	002b      	movs	r3, r5
 80007a6:	6811      	ldr	r1, [r2, #0]
 80007a8:	6852      	ldr	r2, [r2, #4]
 80007aa:	0030      	movs	r0, r6
 80007ac:	f001 fcf2 	bl	8002194 <_Z12sendLcdStrABPc11I2CSettingshh>

	setDdramAddr(this->rowPos3 + 1, this->i2cSettings);
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	7b5b      	ldrb	r3, [r3, #13]
 80007b4:	3301      	adds	r3, #1
 80007b6:	b2d8      	uxtb	r0, r3
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	6819      	ldr	r1, [r3, #0]
 80007bc:	685a      	ldr	r2, [r3, #4]
 80007be:	f001 fd49 	bl	8002254 <_Z12setDdramAddrh11I2CSettings>
	sendLcdStrAB(&(this->line[(this->lineSize[0] + this->lineSize[1])]), this->i2cSettings, (this->lineSize[0] + this->lineSize[1]), (this->lineSize[1] + this->lineSize[2]));
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	3310      	adds	r3, #16
 80007c6:	001d      	movs	r5, r3
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	331c      	adds	r3, #28
 80007cc:	2100      	movs	r1, #0
 80007ce:	0018      	movs	r0, r3
 80007d0:	f000 f8f4 	bl	80009bc <_ZNSt6vectorIiSaIiEEixEj>
 80007d4:	0003      	movs	r3, r0
 80007d6:	681c      	ldr	r4, [r3, #0]
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	331c      	adds	r3, #28
 80007dc:	2101      	movs	r1, #1
 80007de:	0018      	movs	r0, r3
 80007e0:	f000 f8ec 	bl	80009bc <_ZNSt6vectorIiSaIiEEixEj>
 80007e4:	0003      	movs	r3, r0
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	18e3      	adds	r3, r4, r3
 80007ea:	0019      	movs	r1, r3
 80007ec:	0028      	movs	r0, r5
 80007ee:	f000 f8d8 	bl	80009a2 <_ZNSt6vectorIcSaIcEEixEj>
 80007f2:	0006      	movs	r6, r0
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	331c      	adds	r3, #28
 80007f8:	2100      	movs	r1, #0
 80007fa:	0018      	movs	r0, r3
 80007fc:	f000 f8de 	bl	80009bc <_ZNSt6vectorIiSaIiEEixEj>
 8000800:	0003      	movs	r3, r0
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	b2dc      	uxtb	r4, r3
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	331c      	adds	r3, #28
 800080a:	2101      	movs	r1, #1
 800080c:	0018      	movs	r0, r3
 800080e:	f000 f8d5 	bl	80009bc <_ZNSt6vectorIiSaIiEEixEj>
 8000812:	0003      	movs	r3, r0
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	b2db      	uxtb	r3, r3
 8000818:	18e3      	adds	r3, r4, r3
 800081a:	b2dd      	uxtb	r5, r3
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	331c      	adds	r3, #28
 8000820:	2101      	movs	r1, #1
 8000822:	0018      	movs	r0, r3
 8000824:	f000 f8ca 	bl	80009bc <_ZNSt6vectorIiSaIiEEixEj>
 8000828:	0003      	movs	r3, r0
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	b2dc      	uxtb	r4, r3
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	331c      	adds	r3, #28
 8000832:	2102      	movs	r1, #2
 8000834:	0018      	movs	r0, r3
 8000836:	f000 f8c1 	bl	80009bc <_ZNSt6vectorIiSaIiEEixEj>
 800083a:	0003      	movs	r3, r0
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	b2db      	uxtb	r3, r3
 8000840:	18e3      	adds	r3, r4, r3
 8000842:	b2db      	uxtb	r3, r3
 8000844:	687a      	ldr	r2, [r7, #4]
 8000846:	9300      	str	r3, [sp, #0]
 8000848:	002b      	movs	r3, r5
 800084a:	6811      	ldr	r1, [r2, #0]
 800084c:	6852      	ldr	r2, [r2, #4]
 800084e:	0030      	movs	r0, r6
 8000850:	f001 fca0 	bl	8002194 <_Z12sendLcdStrABPc11I2CSettingshh>

	setDdramAddr(this->rowPos4 + 1, this->i2cSettings);
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	7b9b      	ldrb	r3, [r3, #14]
 8000858:	3301      	adds	r3, #1
 800085a:	b2d8      	uxtb	r0, r3
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	6819      	ldr	r1, [r3, #0]
 8000860:	685a      	ldr	r2, [r3, #4]
 8000862:	f001 fcf7 	bl	8002254 <_Z12setDdramAddrh11I2CSettings>
	sendLcdStrAB(&(this->line[(this->lineSize[1] + this->lineSize[2])]), this->i2cSettings, (this->lineSize[1] + this->lineSize[2]), (this->lineSize[2] + this->lineSize[3]));
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	3310      	adds	r3, #16
 800086a:	001d      	movs	r5, r3
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	331c      	adds	r3, #28
 8000870:	2101      	movs	r1, #1
 8000872:	0018      	movs	r0, r3
 8000874:	f000 f8a2 	bl	80009bc <_ZNSt6vectorIiSaIiEEixEj>
 8000878:	0003      	movs	r3, r0
 800087a:	681c      	ldr	r4, [r3, #0]
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	331c      	adds	r3, #28
 8000880:	2102      	movs	r1, #2
 8000882:	0018      	movs	r0, r3
 8000884:	f000 f89a 	bl	80009bc <_ZNSt6vectorIiSaIiEEixEj>
 8000888:	0003      	movs	r3, r0
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	18e3      	adds	r3, r4, r3
 800088e:	0019      	movs	r1, r3
 8000890:	0028      	movs	r0, r5
 8000892:	f000 f886 	bl	80009a2 <_ZNSt6vectorIcSaIcEEixEj>
 8000896:	0006      	movs	r6, r0
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	331c      	adds	r3, #28
 800089c:	2101      	movs	r1, #1
 800089e:	0018      	movs	r0, r3
 80008a0:	f000 f88c 	bl	80009bc <_ZNSt6vectorIiSaIiEEixEj>
 80008a4:	0003      	movs	r3, r0
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	b2dc      	uxtb	r4, r3
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	331c      	adds	r3, #28
 80008ae:	2102      	movs	r1, #2
 80008b0:	0018      	movs	r0, r3
 80008b2:	f000 f883 	bl	80009bc <_ZNSt6vectorIiSaIiEEixEj>
 80008b6:	0003      	movs	r3, r0
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	b2db      	uxtb	r3, r3
 80008bc:	18e3      	adds	r3, r4, r3
 80008be:	b2dd      	uxtb	r5, r3
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	331c      	adds	r3, #28
 80008c4:	2102      	movs	r1, #2
 80008c6:	0018      	movs	r0, r3
 80008c8:	f000 f878 	bl	80009bc <_ZNSt6vectorIiSaIiEEixEj>
 80008cc:	0003      	movs	r3, r0
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	b2dc      	uxtb	r4, r3
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	331c      	adds	r3, #28
 80008d6:	2103      	movs	r1, #3
 80008d8:	0018      	movs	r0, r3
 80008da:	f000 f86f 	bl	80009bc <_ZNSt6vectorIiSaIiEEixEj>
 80008de:	0003      	movs	r3, r0
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	b2db      	uxtb	r3, r3
 80008e4:	18e3      	adds	r3, r4, r3
 80008e6:	b2db      	uxtb	r3, r3
 80008e8:	687a      	ldr	r2, [r7, #4]
 80008ea:	9300      	str	r3, [sp, #0]
 80008ec:	002b      	movs	r3, r5
 80008ee:	6811      	ldr	r1, [r2, #0]
 80008f0:	6852      	ldr	r2, [r2, #4]
 80008f2:	0030      	movs	r0, r6
 80008f4:	f001 fc4e 	bl	8002194 <_Z12sendLcdStrABPc11I2CSettingshh>

}
 80008f8:	46c0      	nop			; (mov r8, r8)
 80008fa:	46bd      	mov	sp, r7
 80008fc:	b003      	add	sp, #12
 80008fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000900 <_ZN6Screen7setLineEPc>:

void Screen::setLine(char *line) {
 8000900:	b580      	push	{r7, lr}
 8000902:	b084      	sub	sp, #16
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
 8000908:	6039      	str	r1, [r7, #0]
	uint8_t lineSize { };
 800090a:	230f      	movs	r3, #15
 800090c:	18fb      	adds	r3, r7, r3
 800090e:	2200      	movs	r2, #0
 8000910:	701a      	strb	r2, [r3, #0]
	while (*line) {
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d010      	beq.n	800093c <_ZN6Screen7setLineEPc+0x3c>
		++lineSize;
 800091a:	220f      	movs	r2, #15
 800091c:	18bb      	adds	r3, r7, r2
 800091e:	18ba      	adds	r2, r7, r2
 8000920:	7812      	ldrb	r2, [r2, #0]
 8000922:	3201      	adds	r2, #1
 8000924:	701a      	strb	r2, [r3, #0]
		this->line.push_back(*line);
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	3310      	adds	r3, #16
 800092a:	683a      	ldr	r2, [r7, #0]
 800092c:	0011      	movs	r1, r2
 800092e:	0018      	movs	r0, r3
 8000930:	f000 f852 	bl	80009d8 <_ZNSt6vectorIcSaIcEE9push_backERKc>
		++line;
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	3301      	adds	r3, #1
 8000938:	603b      	str	r3, [r7, #0]
	while (*line) {
 800093a:	e7ea      	b.n	8000912 <_ZN6Screen7setLineEPc+0x12>
	}
	this->lineSize.push_back(lineSize);
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	331c      	adds	r3, #28
 8000940:	001a      	movs	r2, r3
 8000942:	230f      	movs	r3, #15
 8000944:	18fb      	adds	r3, r7, r3
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	60bb      	str	r3, [r7, #8]
 800094a:	2308      	movs	r3, #8
 800094c:	18fb      	adds	r3, r7, r3
 800094e:	0019      	movs	r1, r3
 8000950:	0010      	movs	r0, r2
 8000952:	f000 f867 	bl	8000a24 <_ZNSt6vectorIiSaIiEE9push_backEOi>
}
 8000956:	46c0      	nop			; (mov r8, r8)
 8000958:	46bd      	mov	sp, r7
 800095a:	b004      	add	sp, #16
 800095c:	bd80      	pop	{r7, pc}

0800095e <_ZNSt12_Vector_baseIcSaIcEE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 800095e:	b580      	push	{r7, lr}
 8000960:	b082      	sub	sp, #8
 8000962:	af00      	add	r7, sp, #0
 8000964:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	0018      	movs	r0, r3
 800096a:	f006 fe17 	bl	800759c <_ZNSaIcEC1Ev>
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	0018      	movs	r0, r3
 8000972:	f000 f86a 	bl	8000a4a <_ZNSt12_Vector_baseIcSaIcEE17_Vector_impl_dataC1Ev>
	{ }
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	0018      	movs	r0, r3
 800097a:	46bd      	mov	sp, r7
 800097c:	b002      	add	sp, #8
 800097e:	bd80      	pop	{r7, pc}

08000980 <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	0018      	movs	r0, r3
 800098c:	f000 f89b 	bl	8000ac6 <_ZNSaIiEC1Ev>
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	0018      	movs	r0, r3
 8000994:	f000 f8a4 	bl	8000ae0 <_ZNSt12_Vector_baseIiSaIiEE17_Vector_impl_dataC1Ev>
	{ }
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	0018      	movs	r0, r3
 800099c:	46bd      	mov	sp, r7
 800099e:	b002      	add	sp, #8
 80009a0:	bd80      	pop	{r7, pc}

080009a2 <_ZNSt6vectorIcSaIcEEixEj>:
       *  Note that data access with this operator is unchecked and
       *  out_of_range lookups are not defined. (For checked lookups
       *  see at().)
       */
      reference
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 80009a2:	b580      	push	{r7, lr}
 80009a4:	b082      	sub	sp, #8
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	6078      	str	r0, [r7, #4]
 80009aa:	6039      	str	r1, [r7, #0]
      {
	__glibcxx_requires_subscript(__n);
	return *(this->_M_impl._M_start + __n);
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	18d3      	adds	r3, r2, r3
      }
 80009b4:	0018      	movs	r0, r3
 80009b6:	46bd      	mov	sp, r7
 80009b8:	b002      	add	sp, #8
 80009ba:	bd80      	pop	{r7, pc}

080009bc <_ZNSt6vectorIiSaIiEEixEj>:
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
 80009c4:	6039      	str	r1, [r7, #0]
	return *(this->_M_impl._M_start + __n);
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	681a      	ldr	r2, [r3, #0]
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	009b      	lsls	r3, r3, #2
 80009ce:	18d3      	adds	r3, r2, r3
      }
 80009d0:	0018      	movs	r0, r3
 80009d2:	46bd      	mov	sp, r7
 80009d4:	b002      	add	sp, #8
 80009d6:	bd80      	pop	{r7, pc}

080009d8 <_ZNSt6vectorIcSaIcEE9push_backERKc>:
       *  to it.  Due to the nature of a %vector this operation can be
       *  done in constant time if the %vector has preallocated space
       *  available.
       */
      void
      push_back(const value_type& __x)
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
 80009e0:	6039      	str	r1, [r7, #0]
      {
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	685a      	ldr	r2, [r3, #4]
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	689b      	ldr	r3, [r3, #8]
 80009ea:	429a      	cmp	r2, r3
 80009ec:	d00c      	beq.n	8000a08 <_ZNSt6vectorIcSaIcEE9push_backERKc+0x30>
	  {
	    _GLIBCXX_ASAN_ANNOTATE_GROW(1);
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 80009ee:	6878      	ldr	r0, [r7, #4]
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	685b      	ldr	r3, [r3, #4]
 80009f4:	683a      	ldr	r2, [r7, #0]
 80009f6:	0019      	movs	r1, r3
 80009f8:	f000 f8b0 	bl	8000b5c <_ZNSt16allocator_traitsISaIcEE9constructIcJRKcEEEvRS0_PT_DpOT0_>
				     __x);
	    ++this->_M_impl._M_finish;
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	685b      	ldr	r3, [r3, #4]
 8000a00:	1c5a      	adds	r2, r3, #1
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	605a      	str	r2, [r3, #4]
	    _GLIBCXX_ASAN_ANNOTATE_GREW(1);
	  }
	else
	  _M_realloc_insert(end(), __x);
      }
 8000a06:	e009      	b.n	8000a1c <_ZNSt6vectorIcSaIcEE9push_backERKc+0x44>
	  _M_realloc_insert(end(), __x);
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f000 f8ba 	bl	8000b84 <_ZNSt6vectorIcSaIcEE3endEv>
 8000a10:	0001      	movs	r1, r0
 8000a12:	683a      	ldr	r2, [r7, #0]
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	0018      	movs	r0, r3
 8000a18:	f000 f8da 	bl	8000bd0 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJRKcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_>
      }
 8000a1c:	46c0      	nop			; (mov r8, r8)
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	b002      	add	sp, #8
 8000a22:	bd80      	pop	{r7, pc}

08000a24 <_ZNSt6vectorIiSaIiEE9push_backEOi>:

#if __cplusplus >= 201103L
      void
      push_back(value_type&& __x)
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
 8000a2c:	6039      	str	r1, [r7, #0]
      { emplace_back(std::move(__x)); }
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	0018      	movs	r0, r3
 8000a32:	f000 f98d 	bl	8000d50 <_ZSt4moveIRiEONSt16remove_referenceIT_E4typeEOS2_>
 8000a36:	0002      	movs	r2, r0
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	0011      	movs	r1, r2
 8000a3c:	0018      	movs	r0, r3
 8000a3e:	f000 f990 	bl	8000d62 <_ZNSt6vectorIiSaIiEE12emplace_backIJiEEEvDpOT_>
 8000a42:	46c0      	nop			; (mov r8, r8)
 8000a44:	46bd      	mov	sp, r7
 8000a46:	b002      	add	sp, #8
 8000a48:	bd80      	pop	{r7, pc}

08000a4a <_ZNSt12_Vector_baseIcSaIcEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8000a4a:	b580      	push	{r7, lr}
 8000a4c:	b082      	sub	sp, #8
 8000a4e:	af00      	add	r7, sp, #0
 8000a50:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	2200      	movs	r2, #0
 8000a56:	601a      	str	r2, [r3, #0]
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	605a      	str	r2, [r3, #4]
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	2200      	movs	r2, #0
 8000a62:	609a      	str	r2, [r3, #8]
	{ }
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	0018      	movs	r0, r3
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	b002      	add	sp, #8
 8000a6c:	bd80      	pop	{r7, pc}

08000a6e <_ZNSt12_Vector_baseIcSaIcEE13_M_deallocateEPcj>:
      _M_deallocate(pointer __p, size_t __n)
 8000a6e:	b580      	push	{r7, lr}
 8000a70:	b084      	sub	sp, #16
 8000a72:	af00      	add	r7, sp, #0
 8000a74:	60f8      	str	r0, [r7, #12]
 8000a76:	60b9      	str	r1, [r7, #8]
 8000a78:	607a      	str	r2, [r7, #4]
	if (__p)
 8000a7a:	68bb      	ldr	r3, [r7, #8]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d005      	beq.n	8000a8c <_ZNSt12_Vector_baseIcSaIcEE13_M_deallocateEPcj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	687a      	ldr	r2, [r7, #4]
 8000a84:	68b9      	ldr	r1, [r7, #8]
 8000a86:	0018      	movs	r0, r3
 8000a88:	f000 f99c 	bl	8000dc4 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>
      }
 8000a8c:	46c0      	nop			; (mov r8, r8)
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	b004      	add	sp, #16
 8000a92:	bd80      	pop	{r7, pc}

08000a94 <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	b002      	add	sp, #8
 8000aa4:	bd80      	pop	{r7, pc}

08000aa6 <_ZSt8_DestroyIPccEvT_S1_RSaIT0_E>:
#endif
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8000aa6:	b580      	push	{r7, lr}
 8000aa8:	b084      	sub	sp, #16
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	60f8      	str	r0, [r7, #12]
 8000aae:	60b9      	str	r1, [r7, #8]
 8000ab0:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 8000ab2:	68ba      	ldr	r2, [r7, #8]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	0011      	movs	r1, r2
 8000ab8:	0018      	movs	r0, r3
 8000aba:	f000 f993 	bl	8000de4 <_ZSt8_DestroyIPcEvT_S1_>
    }
 8000abe:	46c0      	nop			; (mov r8, r8)
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	b004      	add	sp, #16
 8000ac4:	bd80      	pop	{r7, pc}

08000ac6 <_ZNSaIiEC1Ev>:
#endif

      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 3035. std::allocator's constructors should be constexpr
      _GLIBCXX20_CONSTEXPR
      allocator() _GLIBCXX_NOTHROW { }
 8000ac6:	b580      	push	{r7, lr}
 8000ac8:	b082      	sub	sp, #8
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	6078      	str	r0, [r7, #4]
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	0018      	movs	r0, r3
 8000ad2:	f000 f996 	bl	8000e02 <_ZN9__gnu_cxx13new_allocatorIiEC1Ev>
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	0018      	movs	r0, r3
 8000ada:	46bd      	mov	sp, r7
 8000adc:	b002      	add	sp, #8
 8000ade:	bd80      	pop	{r7, pc}

08000ae0 <_ZNSt12_Vector_baseIiSaIiEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	2200      	movs	r2, #0
 8000aec:	601a      	str	r2, [r3, #0]
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	2200      	movs	r2, #0
 8000af2:	605a      	str	r2, [r3, #4]
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2200      	movs	r2, #0
 8000af8:	609a      	str	r2, [r3, #8]
	{ }
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	0018      	movs	r0, r3
 8000afe:	46bd      	mov	sp, r7
 8000b00:	b002      	add	sp, #8
 8000b02:	bd80      	pop	{r7, pc}

08000b04 <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij>:
      _M_deallocate(pointer __p, size_t __n)
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b084      	sub	sp, #16
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	60f8      	str	r0, [r7, #12]
 8000b0c:	60b9      	str	r1, [r7, #8]
 8000b0e:	607a      	str	r2, [r7, #4]
	if (__p)
 8000b10:	68bb      	ldr	r3, [r7, #8]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d005      	beq.n	8000b22 <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	687a      	ldr	r2, [r7, #4]
 8000b1a:	68b9      	ldr	r1, [r7, #8]
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	f000 f979 	bl	8000e14 <_ZNSt16allocator_traitsISaIiEE10deallocateERS0_Pij>
      }
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	46bd      	mov	sp, r7
 8000b26:	b004      	add	sp, #16
 8000b28:	bd80      	pop	{r7, pc}

08000b2a <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8000b2a:	b580      	push	{r7, lr}
 8000b2c:	b082      	sub	sp, #8
 8000b2e:	af00      	add	r7, sp, #0
 8000b30:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	0018      	movs	r0, r3
 8000b36:	46bd      	mov	sp, r7
 8000b38:	b002      	add	sp, #8
 8000b3a:	bd80      	pop	{r7, pc}

08000b3c <_ZSt8_DestroyIPiiEvT_S1_RSaIT0_E>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b084      	sub	sp, #16
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	60f8      	str	r0, [r7, #12]
 8000b44:	60b9      	str	r1, [r7, #8]
 8000b46:	607a      	str	r2, [r7, #4]
      _Destroy(__first, __last);
 8000b48:	68ba      	ldr	r2, [r7, #8]
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	0011      	movs	r1, r2
 8000b4e:	0018      	movs	r0, r3
 8000b50:	f000 f970 	bl	8000e34 <_ZSt8_DestroyIPiEvT_S1_>
    }
 8000b54:	46c0      	nop			; (mov r8, r8)
 8000b56:	46bd      	mov	sp, r7
 8000b58:	b004      	add	sp, #16
 8000b5a:	bd80      	pop	{r7, pc}

08000b5c <_ZNSt16allocator_traitsISaIcEE9constructIcJRKcEEEvRS0_PT_DpOT0_>:
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b084      	sub	sp, #16
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	60f8      	str	r0, [r7, #12]
 8000b64:	60b9      	str	r1, [r7, #8]
 8000b66:	607a      	str	r2, [r7, #4]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	f000 f971 	bl	8000e52 <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>
 8000b70:	0002      	movs	r2, r0
 8000b72:	68b9      	ldr	r1, [r7, #8]
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	0018      	movs	r0, r3
 8000b78:	f000 f974 	bl	8000e64 <_ZN9__gnu_cxx13new_allocatorIcE9constructIcJRKcEEEvPT_DpOT0_>
	}
 8000b7c:	46c0      	nop			; (mov r8, r8)
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	b004      	add	sp, #16
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <_ZNSt6vectorIcSaIcEE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b084      	sub	sp, #16
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	1d1a      	adds	r2, r3, #4
 8000b90:	230c      	movs	r3, #12
 8000b92:	18fb      	adds	r3, r7, r3
 8000b94:	0011      	movs	r1, r2
 8000b96:	0018      	movs	r0, r3
 8000b98:	f000 f97c 	bl	8000e94 <_ZN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEC1ERKS1_>
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	0018      	movs	r0, r3
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	b004      	add	sp, #16
 8000ba4:	bd80      	pop	{r7, pc}

08000ba6 <_ZNSt6vectorIcSaIcEE15_S_use_relocateEv>:
      _S_use_relocate()
 8000ba6:	b580      	push	{r7, lr}
 8000ba8:	b082      	sub	sp, #8
 8000baa:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 8000bac:	1c18      	adds	r0, r3, #0
 8000bae:	f000 f805 	bl	8000bbc <_ZNSt6vectorIcSaIcEE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 8000bb2:	0003      	movs	r3, r0
      }
 8000bb4:	0018      	movs	r0, r3
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	b002      	add	sp, #8
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <_ZNSt6vectorIcSaIcEE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	1d3b      	adds	r3, r7, #4
 8000bc4:	7018      	strb	r0, [r3, #0]
					  std::declval<_Tp_alloc_type&>()));
 8000bc6:	2301      	movs	r3, #1
      }
 8000bc8:	0018      	movs	r0, r3
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	b002      	add	sp, #8
 8000bce:	bd80      	pop	{r7, pc}

08000bd0 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJRKcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_>:

#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    template<typename... _Args>
      void
      vector<_Tp, _Alloc>::
 8000bd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bd2:	b08d      	sub	sp, #52	; 0x34
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	60f8      	str	r0, [r7, #12]
 8000bd8:	60b9      	str	r1, [r7, #8]
 8000bda:	607a      	str	r2, [r7, #4]
    vector<_Tp, _Alloc>::
    _M_realloc_insert(iterator __position, const _Tp& __x)
#endif
    {
      const size_type __len =
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 8000bdc:	4a5b      	ldr	r2, [pc, #364]	; (8000d4c <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJRKcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x17c>)
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	2101      	movs	r1, #1
 8000be2:	0018      	movs	r0, r3
 8000be4:	f000 f964 	bl	8000eb0 <_ZNKSt6vectorIcSaIcEE12_M_check_lenEjPKc>
 8000be8:	0003      	movs	r3, r0
 8000bea:	62bb      	str	r3, [r7, #40]	; 0x28
      pointer __old_start = this->_M_impl._M_start;
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	627b      	str	r3, [r7, #36]	; 0x24
      pointer __old_finish = this->_M_impl._M_finish;
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	685b      	ldr	r3, [r3, #4]
 8000bf6:	623b      	str	r3, [r7, #32]
      const size_type __elems_before = __position - begin();
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	f000 f9a6 	bl	8000f4c <_ZNSt6vectorIcSaIcEE5beginEv>
 8000c00:	0003      	movs	r3, r0
 8000c02:	617b      	str	r3, [r7, #20]
 8000c04:	2314      	movs	r3, #20
 8000c06:	18fa      	adds	r2, r7, r3
 8000c08:	2608      	movs	r6, #8
 8000c0a:	19bb      	adds	r3, r7, r6
 8000c0c:	0011      	movs	r1, r2
 8000c0e:	0018      	movs	r0, r3
 8000c10:	f000 f9ac 	bl	8000f6c <_ZN9__gnu_cxxmiIPcSt6vectorIcSaIcEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>
 8000c14:	0003      	movs	r3, r0
 8000c16:	61fb      	str	r3, [r7, #28]
      pointer __new_start(this->_M_allocate(__len));
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000c1c:	0011      	movs	r1, r2
 8000c1e:	0018      	movs	r0, r3
 8000c20:	f000 f9ba 	bl	8000f98 <_ZNSt12_Vector_baseIcSaIcEE11_M_allocateEj>
 8000c24:	0003      	movs	r3, r0
 8000c26:	61bb      	str	r3, [r7, #24]
      pointer __new_finish(__new_start);
 8000c28:	69bb      	ldr	r3, [r7, #24]
 8000c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
	  // The order of the three operations is dictated by the C++11
	  // case, where the moves could alter a new element belonging
	  // to the existing vector.  This is an issue only for callers
	  // taking the element by lvalue ref (see last bullet of C++11
	  // [res.on.arguments]).
	  _Alloc_traits::construct(this->_M_impl,
 8000c2c:	68fc      	ldr	r4, [r7, #12]
 8000c2e:	69ba      	ldr	r2, [r7, #24]
 8000c30:	69fb      	ldr	r3, [r7, #28]
 8000c32:	18d5      	adds	r5, r2, r3
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	0018      	movs	r0, r3
 8000c38:	f000 f90b 	bl	8000e52 <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>
 8000c3c:	0003      	movs	r3, r0
 8000c3e:	001a      	movs	r2, r3
 8000c40:	0029      	movs	r1, r5
 8000c42:	0020      	movs	r0, r4
 8000c44:	f7ff ff8a 	bl	8000b5c <_ZNSt16allocator_traitsISaIcEE9constructIcJRKcEEEvRS0_PT_DpOT0_>
#if __cplusplus >= 201103L
				   std::forward<_Args>(__args)...);
#else
				   __x);
#endif
	  __new_finish = pointer();
 8000c48:	2300      	movs	r3, #0
 8000c4a:	62fb      	str	r3, [r7, #44]	; 0x2c

#if __cplusplus >= 201103L
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 8000c4c:	f7ff ffab 	bl	8000ba6 <_ZNSt6vectorIcSaIcEE15_S_use_relocateEv>
 8000c50:	1e03      	subs	r3, r0, #0
 8000c52:	d027      	beq.n	8000ca4 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJRKcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xd4>
	    {
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8000c54:	19bb      	adds	r3, r7, r6
 8000c56:	0018      	movs	r0, r3
 8000c58:	f000 f9c8 	bl	8000fec <_ZNK9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEE4baseEv>
 8000c5c:	0003      	movs	r3, r0
 8000c5e:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	0018      	movs	r0, r3
 8000c64:	f7ff ff16 	bl	8000a94 <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 8000c68:	0003      	movs	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8000c6a:	69ba      	ldr	r2, [r7, #24]
 8000c6c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000c6e:	0021      	movs	r1, r4
 8000c70:	f000 f9a7 	bl	8000fc2 <_ZNSt6vectorIcSaIcEE11_S_relocateEPcS2_S2_RS0_>
 8000c74:	0003      	movs	r3, r0
 8000c76:	62fb      	str	r3, [r7, #44]	; 0x2c

	      ++__new_finish;
 8000c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	62fb      	str	r3, [r7, #44]	; 0x2c

	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8000c7e:	19bb      	adds	r3, r7, r6
 8000c80:	0018      	movs	r0, r3
 8000c82:	f000 f9b3 	bl	8000fec <_ZNK9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEE4baseEv>
 8000c86:	0003      	movs	r3, r0
 8000c88:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	0018      	movs	r0, r3
 8000c8e:	f7ff ff01 	bl	8000a94 <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 8000c92:	0003      	movs	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8000c94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000c96:	6a39      	ldr	r1, [r7, #32]
 8000c98:	0020      	movs	r0, r4
 8000c9a:	f000 f992 	bl	8000fc2 <_ZNSt6vectorIcSaIcEE11_S_relocateEPcS2_S2_RS0_>
 8000c9e:	0003      	movs	r3, r0
 8000ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ca2:	e027      	b.n	8000cf4 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJRKcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x124>
	  else
#endif
	    {
	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__old_start, __position.base(),
 8000ca4:	2508      	movs	r5, #8
 8000ca6:	197b      	adds	r3, r7, r5
 8000ca8:	0018      	movs	r0, r3
 8000caa:	f000 f99f 	bl	8000fec <_ZNK9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEE4baseEv>
 8000cae:	0003      	movs	r3, r0
 8000cb0:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	f7ff feed 	bl	8000a94 <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 8000cba:	0003      	movs	r3, r0
		(__old_start, __position.base(),
 8000cbc:	69ba      	ldr	r2, [r7, #24]
 8000cbe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000cc0:	0021      	movs	r1, r4
 8000cc2:	f000 f99c 	bl	8000ffe <_ZSt34__uninitialized_move_if_noexcept_aIPcS0_SaIcEET0_T_S3_S2_RT1_>
 8000cc6:	0003      	movs	r3, r0
 8000cc8:	62fb      	str	r3, [r7, #44]	; 0x2c

	      ++__new_finish;
 8000cca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ccc:	3301      	adds	r3, #1
 8000cce:	62fb      	str	r3, [r7, #44]	; 0x2c

	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__position.base(), __old_finish,
 8000cd0:	197b      	adds	r3, r7, r5
 8000cd2:	0018      	movs	r0, r3
 8000cd4:	f000 f98a 	bl	8000fec <_ZNK9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEE4baseEv>
 8000cd8:	0003      	movs	r3, r0
 8000cda:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	0018      	movs	r0, r3
 8000ce0:	f7ff fed8 	bl	8000a94 <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 8000ce4:	0003      	movs	r3, r0
		(__position.base(), __old_finish,
 8000ce6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000ce8:	6a39      	ldr	r1, [r7, #32]
 8000cea:	0020      	movs	r0, r4
 8000cec:	f000 f987 	bl	8000ffe <_ZSt34__uninitialized_move_if_noexcept_aIPcS0_SaIcEET0_T_S3_S2_RT1_>
 8000cf0:	0003      	movs	r3, r0
 8000cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
	    std::_Destroy(__new_start, __new_finish, _M_get_Tp_allocator());
	  _M_deallocate(__new_start, __len);
	  __throw_exception_again;
	}
#if __cplusplus >= 201103L
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 8000cf4:	f7ff ff57 	bl	8000ba6 <_ZNSt6vectorIcSaIcEE15_S_use_relocateEv>
 8000cf8:	0003      	movs	r3, r0
 8000cfa:	001a      	movs	r2, r3
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	4053      	eors	r3, r2
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d009      	beq.n	8000d1a <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJRKcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x14a>
#endif
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	0018      	movs	r0, r3
 8000d0a:	f7ff fec3 	bl	8000a94 <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 8000d0e:	0002      	movs	r2, r0
 8000d10:	6a39      	ldr	r1, [r7, #32]
 8000d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d14:	0018      	movs	r0, r3
 8000d16:	f7ff fec6 	bl	8000aa6 <_ZSt8_DestroyIPccEvT_S1_RSaIT0_E>
      _GLIBCXX_ASAN_ANNOTATE_REINIT;
      _M_deallocate(__old_start,
 8000d1a:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	689a      	ldr	r2, [r3, #8]
 8000d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d22:	1ad3      	subs	r3, r2, r3
      _M_deallocate(__old_start,
 8000d24:	001a      	movs	r2, r3
 8000d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d28:	0019      	movs	r1, r3
 8000d2a:	f7ff fea0 	bl	8000a6e <_ZNSt12_Vector_baseIcSaIcEE13_M_deallocateEPcj>
      this->_M_impl._M_start = __new_start;
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	69ba      	ldr	r2, [r7, #24]
 8000d32:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000d38:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 8000d3a:	69ba      	ldr	r2, [r7, #24]
 8000d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d3e:	18d2      	adds	r2, r2, r3
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	609a      	str	r2, [r3, #8]
    }
 8000d44:	46c0      	nop			; (mov r8, r8)
 8000d46:	46bd      	mov	sp, r7
 8000d48:	b00d      	add	sp, #52	; 0x34
 8000d4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d4c:	0800798c 	.word	0x0800798c

08000d50 <_ZSt4moveIRiEONSt16remove_referenceIT_E4typeEOS2_>:
   *  @param  __t  A thing of arbitrary type.
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	b002      	add	sp, #8
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <_ZNSt6vectorIiSaIiEE12emplace_backIJiEEEvDpOT_>:
      vector<_Tp, _Alloc>::
 8000d62:	b5b0      	push	{r4, r5, r7, lr}
 8000d64:	b082      	sub	sp, #8
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	6078      	str	r0, [r7, #4]
 8000d6a:	6039      	str	r1, [r7, #0]
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	685a      	ldr	r2, [r3, #4]
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	689b      	ldr	r3, [r3, #8]
 8000d74:	429a      	cmp	r2, r3
 8000d76:	d012      	beq.n	8000d9e <_ZNSt6vectorIiSaIiEE12emplace_backIJiEEEvDpOT_+0x3c>
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 8000d78:	687c      	ldr	r4, [r7, #4]
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	685d      	ldr	r5, [r3, #4]
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	0018      	movs	r0, r3
 8000d82:	f000 f957 	bl	8001034 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>
 8000d86:	0003      	movs	r3, r0
 8000d88:	001a      	movs	r2, r3
 8000d8a:	0029      	movs	r1, r5
 8000d8c:	0020      	movs	r0, r4
 8000d8e:	f000 f95a 	bl	8001046 <_ZNSt16allocator_traitsISaIiEE9constructIiJiEEEvRS0_PT_DpOT0_>
	    ++this->_M_impl._M_finish;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	1d1a      	adds	r2, r3, #4
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	605a      	str	r2, [r3, #4]
      }
 8000d9c:	e00e      	b.n	8000dbc <_ZNSt6vectorIiSaIiEE12emplace_backIJiEEEvDpOT_+0x5a>
	  _M_realloc_insert(end(), std::forward<_Args>(__args)...);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	0018      	movs	r0, r3
 8000da2:	f000 f964 	bl	800106e <_ZNSt6vectorIiSaIiEE3endEv>
 8000da6:	0004      	movs	r4, r0
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	0018      	movs	r0, r3
 8000dac:	f000 f942 	bl	8001034 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>
 8000db0:	0002      	movs	r2, r0
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	0021      	movs	r1, r4
 8000db6:	0018      	movs	r0, r3
 8000db8:	f000 f980 	bl	80010bc <_ZNSt6vectorIiSaIiEE17_M_realloc_insertIJiEEEvN9__gnu_cxx17__normal_iteratorIPiS1_EEDpOT_>
      }
 8000dbc:	46c0      	nop			; (mov r8, r8)
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	b002      	add	sp, #8
 8000dc2:	bdb0      	pop	{r4, r5, r7, pc}

08000dc4 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	60f8      	str	r0, [r7, #12]
 8000dcc:	60b9      	str	r1, [r7, #8]
 8000dce:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8000dd0:	687a      	ldr	r2, [r7, #4]
 8000dd2:	68b9      	ldr	r1, [r7, #8]
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	0018      	movs	r0, r3
 8000dd8:	f000 fa34 	bl	8001244 <_ZN9__gnu_cxx13new_allocatorIcE10deallocateEPcj>
 8000ddc:	46c0      	nop			; (mov r8, r8)
 8000dde:	46bd      	mov	sp, r7
 8000de0:	b004      	add	sp, #16
 8000de2:	bd80      	pop	{r7, pc}

08000de4 <_ZSt8_DestroyIPcEvT_S1_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	6039      	str	r1, [r7, #0]
#if __cplusplus > 201703L && defined __cpp_lib_is_constant_evaluated
      if (std::is_constant_evaluated())
	return _Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 8000dee:	683a      	ldr	r2, [r7, #0]
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	0011      	movs	r1, r2
 8000df4:	0018      	movs	r0, r3
 8000df6:	f000 fa35 	bl	8001264 <_ZNSt12_Destroy_auxILb1EE9__destroyIPcEEvT_S3_>
    }
 8000dfa:	46c0      	nop			; (mov r8, r8)
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	b002      	add	sp, #8
 8000e00:	bd80      	pop	{r7, pc}

08000e02 <_ZN9__gnu_cxx13new_allocatorIiEC1Ev>:
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      _GLIBCXX20_CONSTEXPR
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8000e02:	b580      	push	{r7, lr}
 8000e04:	b082      	sub	sp, #8
 8000e06:	af00      	add	r7, sp, #0
 8000e08:	6078      	str	r0, [r7, #4]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	0018      	movs	r0, r3
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	b002      	add	sp, #8
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <_ZNSt16allocator_traitsISaIiEE10deallocateERS0_Pij>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b084      	sub	sp, #16
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	60f8      	str	r0, [r7, #12]
 8000e1c:	60b9      	str	r1, [r7, #8]
 8000e1e:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8000e20:	687a      	ldr	r2, [r7, #4]
 8000e22:	68b9      	ldr	r1, [r7, #8]
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	0018      	movs	r0, r3
 8000e28:	f000 fa25 	bl	8001276 <_ZN9__gnu_cxx13new_allocatorIiE10deallocateEPij>
 8000e2c:	46c0      	nop			; (mov r8, r8)
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	b004      	add	sp, #16
 8000e32:	bd80      	pop	{r7, pc}

08000e34 <_ZSt8_DestroyIPiEvT_S1_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
 8000e3c:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8000e3e:	683a      	ldr	r2, [r7, #0]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	0011      	movs	r1, r2
 8000e44:	0018      	movs	r0, r3
 8000e46:	f000 fa27 	bl	8001298 <_ZNSt12_Destroy_auxILb1EE9__destroyIPiEEvT_S3_>
    }
 8000e4a:	46c0      	nop			; (mov r8, r8)
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	b002      	add	sp, #8
 8000e50:	bd80      	pop	{r7, pc}

08000e52 <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8000e52:	b580      	push	{r7, lr}
 8000e54:	b082      	sub	sp, #8
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	0018      	movs	r0, r3
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	b002      	add	sp, #8
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <_ZN9__gnu_cxx13new_allocatorIcE9constructIcJRKcEEEvPT_DpOT0_>:
      { return _M_max_size(); }

#if __cplusplus >= 201103L
      template<typename _Up, typename... _Args>
	void
	construct(_Up* __p, _Args&&... __args)
 8000e64:	b590      	push	{r4, r7, lr}
 8000e66:	b085      	sub	sp, #20
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	60f8      	str	r0, [r7, #12]
 8000e6c:	60b9      	str	r1, [r7, #8]
 8000e6e:	607a      	str	r2, [r7, #4]
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	0018      	movs	r0, r3
 8000e74:	f7ff ffed 	bl	8000e52 <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>
 8000e78:	0003      	movs	r3, r0
 8000e7a:	781c      	ldrb	r4, [r3, #0]
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	0019      	movs	r1, r3
 8000e80:	2001      	movs	r0, #1
 8000e82:	f7ff fa9b 	bl	80003bc <_ZnwjPv>
 8000e86:	0003      	movs	r3, r0
 8000e88:	1c22      	adds	r2, r4, #0
 8000e8a:	701a      	strb	r2, [r3, #0]
 8000e8c:	46c0      	nop			; (mov r8, r8)
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	b005      	add	sp, #20
 8000e92:	bd90      	pop	{r4, r7, pc}

08000e94 <_ZN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEC1ERKS1_>:

      _GLIBCXX_CONSTEXPR __normal_iterator() _GLIBCXX_NOEXCEPT
      : _M_current(_Iterator()) { }

      explicit _GLIBCXX20_CONSTEXPR
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	601a      	str	r2, [r3, #0]
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	b002      	add	sp, #8
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <_ZNKSt6vectorIcSaIcEE12_M_check_lenEjPKc>:
      { return _M_insert_rval(__position, std::move(__v)); }
#endif

      // Called by _M_fill_insert, _M_insert_aux etc.
      size_type
      _M_check_len(size_type __n, const char* __s) const
 8000eb0:	b590      	push	{r4, r7, lr}
 8000eb2:	b087      	sub	sp, #28
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	60f8      	str	r0, [r7, #12]
 8000eb8:	60b9      	str	r1, [r7, #8]
 8000eba:	607a      	str	r2, [r7, #4]
      {
	if (max_size() - size() < __n)
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	0018      	movs	r0, r3
 8000ec0:	f000 f9f3 	bl	80012aa <_ZNKSt6vectorIcSaIcEE8max_sizeEv>
 8000ec4:	0004      	movs	r4, r0
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	0018      	movs	r0, r3
 8000eca:	f000 f9ff 	bl	80012cc <_ZNKSt6vectorIcSaIcEE4sizeEv>
 8000ece:	0003      	movs	r3, r0
 8000ed0:	1ae2      	subs	r2, r4, r3
 8000ed2:	68bb      	ldr	r3, [r7, #8]
 8000ed4:	429a      	cmp	r2, r3
 8000ed6:	419b      	sbcs	r3, r3
 8000ed8:	425b      	negs	r3, r3
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d003      	beq.n	8000ee8 <_ZNKSt6vectorIcSaIcEE12_M_check_lenEjPKc+0x38>
	  __throw_length_error(__N(__s));
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	0018      	movs	r0, r3
 8000ee4:	f006 fb5f 	bl	80075a6 <_ZSt20__throw_length_errorPKc>

	const size_type __len = size() + (std::max)(size(), __n);
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	0018      	movs	r0, r3
 8000eec:	f000 f9ee 	bl	80012cc <_ZNKSt6vectorIcSaIcEE4sizeEv>
 8000ef0:	0004      	movs	r4, r0
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	0018      	movs	r0, r3
 8000ef6:	f000 f9e9 	bl	80012cc <_ZNKSt6vectorIcSaIcEE4sizeEv>
 8000efa:	0003      	movs	r3, r0
 8000efc:	613b      	str	r3, [r7, #16]
 8000efe:	2308      	movs	r3, #8
 8000f00:	18fa      	adds	r2, r7, r3
 8000f02:	2310      	movs	r3, #16
 8000f04:	18fb      	adds	r3, r7, r3
 8000f06:	0011      	movs	r1, r2
 8000f08:	0018      	movs	r0, r3
 8000f0a:	f000 f9ec 	bl	80012e6 <_ZSt3maxIjERKT_S2_S2_>
 8000f0e:	0003      	movs	r3, r0
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	18e3      	adds	r3, r4, r3
 8000f14:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	0018      	movs	r0, r3
 8000f1a:	f000 f9d7 	bl	80012cc <_ZNKSt6vectorIcSaIcEE4sizeEv>
 8000f1e:	0002      	movs	r2, r0
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d307      	bcc.n	8000f36 <_ZNKSt6vectorIcSaIcEE12_M_check_lenEjPKc+0x86>
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	0018      	movs	r0, r3
 8000f2a:	f000 f9be 	bl	80012aa <_ZNKSt6vectorIcSaIcEE8max_sizeEv>
 8000f2e:	0002      	movs	r2, r0
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d905      	bls.n	8000f42 <_ZNKSt6vectorIcSaIcEE12_M_check_lenEjPKc+0x92>
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	0018      	movs	r0, r3
 8000f3a:	f000 f9b6 	bl	80012aa <_ZNKSt6vectorIcSaIcEE8max_sizeEv>
 8000f3e:	0003      	movs	r3, r0
 8000f40:	e000      	b.n	8000f44 <_ZNKSt6vectorIcSaIcEE12_M_check_lenEjPKc+0x94>
 8000f42:	697b      	ldr	r3, [r7, #20]
      }
 8000f44:	0018      	movs	r0, r3
 8000f46:	46bd      	mov	sp, r7
 8000f48:	b007      	add	sp, #28
 8000f4a:	bd90      	pop	{r4, r7, pc}

08000f4c <_ZNSt6vectorIcSaIcEE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8000f54:	687a      	ldr	r2, [r7, #4]
 8000f56:	230c      	movs	r3, #12
 8000f58:	18fb      	adds	r3, r7, r3
 8000f5a:	0011      	movs	r1, r2
 8000f5c:	0018      	movs	r0, r3
 8000f5e:	f7ff ff99 	bl	8000e94 <_ZN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEC1ERKS1_>
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	0018      	movs	r0, r3
 8000f66:	46bd      	mov	sp, r7
 8000f68:	b004      	add	sp, #16
 8000f6a:	bd80      	pop	{r7, pc}

08000f6c <_ZN9__gnu_cxxmiIPcSt6vectorIcSaIcEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>:
    { return __lhs.base() - __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX20_CONSTEXPR
    inline typename __normal_iterator<_Iterator, _Container>::difference_type
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 8000f6c:	b590      	push	{r4, r7, lr}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	6039      	str	r1, [r7, #0]
	      const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() - __rhs.base(); }
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	0018      	movs	r0, r3
 8000f7a:	f000 f837 	bl	8000fec <_ZNK9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEE4baseEv>
 8000f7e:	0003      	movs	r3, r0
 8000f80:	681c      	ldr	r4, [r3, #0]
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	0018      	movs	r0, r3
 8000f86:	f000 f831 	bl	8000fec <_ZNK9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEE4baseEv>
 8000f8a:	0003      	movs	r3, r0
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	1ae3      	subs	r3, r4, r3
 8000f90:	0018      	movs	r0, r3
 8000f92:	46bd      	mov	sp, r7
 8000f94:	b003      	add	sp, #12
 8000f96:	bd90      	pop	{r4, r7, pc}

08000f98 <_ZNSt12_Vector_baseIcSaIcEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d007      	beq.n	8000fb8 <_ZNSt12_Vector_baseIcSaIcEE11_M_allocateEj+0x20>
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	683a      	ldr	r2, [r7, #0]
 8000fac:	0011      	movs	r1, r2
 8000fae:	0018      	movs	r0, r3
 8000fb0:	f000 f9ab 	bl	800130a <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>
 8000fb4:	0003      	movs	r3, r0
 8000fb6:	e000      	b.n	8000fba <_ZNSt12_Vector_baseIcSaIcEE11_M_allocateEj+0x22>
 8000fb8:	2300      	movs	r3, #0
      }
 8000fba:	0018      	movs	r0, r3
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	b002      	add	sp, #8
 8000fc0:	bd80      	pop	{r7, pc}

08000fc2 <_ZNSt6vectorIcSaIcEE11_S_relocateEPcS2_S2_RS0_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 8000fc2:	b5b0      	push	{r4, r5, r7, lr}
 8000fc4:	b086      	sub	sp, #24
 8000fc6:	af02      	add	r7, sp, #8
 8000fc8:	60f8      	str	r0, [r7, #12]
 8000fca:	60b9      	str	r1, [r7, #8]
 8000fcc:	607a      	str	r2, [r7, #4]
 8000fce:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 8000fd0:	683c      	ldr	r4, [r7, #0]
 8000fd2:	687a      	ldr	r2, [r7, #4]
 8000fd4:	68b9      	ldr	r1, [r7, #8]
 8000fd6:	68f8      	ldr	r0, [r7, #12]
 8000fd8:	466b      	mov	r3, sp
 8000fda:	701d      	strb	r5, [r3, #0]
 8000fdc:	0023      	movs	r3, r4
 8000fde:	f000 f9a4 	bl	800132a <_ZNSt6vectorIcSaIcEE14_S_do_relocateEPcS2_S2_RS0_St17integral_constantIbLb1EE>
 8000fe2:	0003      	movs	r3, r0
      }
 8000fe4:	0018      	movs	r0, r3
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	b004      	add	sp, #16
 8000fea:	bdb0      	pop	{r4, r5, r7, pc}

08000fec <_ZNK9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	0018      	movs	r0, r3
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	b002      	add	sp, #8
 8000ffc:	bd80      	pop	{r7, pc}

08000ffe <_ZSt34__uninitialized_move_if_noexcept_aIPcS0_SaIcEET0_T_S3_S2_RT1_>:
    }

  template<typename _InputIterator, typename _ForwardIterator,
	   typename _Allocator>
    inline _ForwardIterator
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 8000ffe:	b590      	push	{r4, r7, lr}
 8001000:	b085      	sub	sp, #20
 8001002:	af00      	add	r7, sp, #0
 8001004:	60f8      	str	r0, [r7, #12]
 8001006:	60b9      	str	r1, [r7, #8]
 8001008:	607a      	str	r2, [r7, #4]
 800100a:	603b      	str	r3, [r7, #0]
				       _InputIterator __last,
				       _ForwardIterator __result,
				       _Allocator& __alloc)
    {
      return std::__uninitialized_copy_a
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	0018      	movs	r0, r3
 8001010:	f000 f99d 	bl	800134e <_ZSt32__make_move_if_noexcept_iteratorIcSt13move_iteratorIPcEET0_PT_>
 8001014:	0004      	movs	r4, r0
 8001016:	68bb      	ldr	r3, [r7, #8]
 8001018:	0018      	movs	r0, r3
 800101a:	f000 f998 	bl	800134e <_ZSt32__make_move_if_noexcept_iteratorIcSt13move_iteratorIPcEET0_PT_>
 800101e:	0001      	movs	r1, r0
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	687a      	ldr	r2, [r7, #4]
 8001024:	0020      	movs	r0, r4
 8001026:	f000 f9a2 	bl	800136e <_ZSt22__uninitialized_copy_aISt13move_iteratorIPcES1_cET0_T_S4_S3_RSaIT1_E>
 800102a:	0003      	movs	r3, r0
	 _GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__last), __result, __alloc);
    }
 800102c:	0018      	movs	r0, r3
 800102e:	46bd      	mov	sp, r7
 8001030:	b005      	add	sp, #20
 8001032:	bd90      	pop	{r4, r7, pc}

08001034 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	0018      	movs	r0, r3
 8001040:	46bd      	mov	sp, r7
 8001042:	b002      	add	sp, #8
 8001044:	bd80      	pop	{r7, pc}

08001046 <_ZNSt16allocator_traitsISaIiEE9constructIiJiEEEvRS0_PT_DpOT0_>:
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
 8001046:	b580      	push	{r7, lr}
 8001048:	b084      	sub	sp, #16
 800104a:	af00      	add	r7, sp, #0
 800104c:	60f8      	str	r0, [r7, #12]
 800104e:	60b9      	str	r1, [r7, #8]
 8001050:	607a      	str	r2, [r7, #4]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	0018      	movs	r0, r3
 8001056:	f7ff ffed 	bl	8001034 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>
 800105a:	0002      	movs	r2, r0
 800105c:	68b9      	ldr	r1, [r7, #8]
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	0018      	movs	r0, r3
 8001062:	f000 f996 	bl	8001392 <_ZN9__gnu_cxx13new_allocatorIiE9constructIiJiEEEvPT_DpOT0_>
	}
 8001066:	46c0      	nop			; (mov r8, r8)
 8001068:	46bd      	mov	sp, r7
 800106a:	b004      	add	sp, #16
 800106c:	bd80      	pop	{r7, pc}

0800106e <_ZNSt6vectorIiSaIiEE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 800106e:	b580      	push	{r7, lr}
 8001070:	b084      	sub	sp, #16
 8001072:	af00      	add	r7, sp, #0
 8001074:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	1d1a      	adds	r2, r3, #4
 800107a:	230c      	movs	r3, #12
 800107c:	18fb      	adds	r3, r7, r3
 800107e:	0011      	movs	r1, r2
 8001080:	0018      	movs	r0, r3
 8001082:	f000 f99d 	bl	80013c0 <_ZN9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEC1ERKS1_>
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	0018      	movs	r0, r3
 800108a:	46bd      	mov	sp, r7
 800108c:	b004      	add	sp, #16
 800108e:	bd80      	pop	{r7, pc}

08001090 <_ZNSt6vectorIiSaIiEE15_S_use_relocateEv>:
      _S_use_relocate()
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 8001096:	1c18      	adds	r0, r3, #0
 8001098:	f000 f805 	bl	80010a6 <_ZNSt6vectorIiSaIiEE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 800109c:	0003      	movs	r3, r0
      }
 800109e:	0018      	movs	r0, r3
 80010a0:	46bd      	mov	sp, r7
 80010a2:	b002      	add	sp, #8
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <_ZNSt6vectorIiSaIiEE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b082      	sub	sp, #8
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	1d3b      	adds	r3, r7, #4
 80010ae:	7018      	strb	r0, [r3, #0]
					  std::declval<_Tp_alloc_type&>()));
 80010b0:	2301      	movs	r3, #1
      }
 80010b2:	0018      	movs	r0, r3
 80010b4:	46bd      	mov	sp, r7
 80010b6:	b002      	add	sp, #8
 80010b8:	bd80      	pop	{r7, pc}
	...

080010bc <_ZNSt6vectorIiSaIiEE17_M_realloc_insertIJiEEEvN9__gnu_cxx17__normal_iteratorIPiS1_EEDpOT_>:
      vector<_Tp, _Alloc>::
 80010bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010be:	b08d      	sub	sp, #52	; 0x34
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	60b9      	str	r1, [r7, #8]
 80010c6:	607a      	str	r2, [r7, #4]
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 80010c8:	4a5d      	ldr	r2, [pc, #372]	; (8001240 <_ZNSt6vectorIiSaIiEE17_M_realloc_insertIJiEEEvN9__gnu_cxx17__normal_iteratorIPiS1_EEDpOT_+0x184>)
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	2101      	movs	r1, #1
 80010ce:	0018      	movs	r0, r3
 80010d0:	f000 f984 	bl	80013dc <_ZNKSt6vectorIiSaIiEE12_M_check_lenEjPKc>
 80010d4:	0003      	movs	r3, r0
 80010d6:	62bb      	str	r3, [r7, #40]	; 0x28
      pointer __old_start = this->_M_impl._M_start;
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	627b      	str	r3, [r7, #36]	; 0x24
      pointer __old_finish = this->_M_impl._M_finish;
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	623b      	str	r3, [r7, #32]
      const size_type __elems_before = __position - begin();
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	0018      	movs	r0, r3
 80010e8:	f000 f9c6 	bl	8001478 <_ZNSt6vectorIiSaIiEE5beginEv>
 80010ec:	0003      	movs	r3, r0
 80010ee:	617b      	str	r3, [r7, #20]
 80010f0:	2314      	movs	r3, #20
 80010f2:	18fa      	adds	r2, r7, r3
 80010f4:	2608      	movs	r6, #8
 80010f6:	19bb      	adds	r3, r7, r6
 80010f8:	0011      	movs	r1, r2
 80010fa:	0018      	movs	r0, r3
 80010fc:	f000 f9cc 	bl	8001498 <_ZN9__gnu_cxxmiIPiSt6vectorIiSaIiEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>
 8001100:	0003      	movs	r3, r0
 8001102:	61fb      	str	r3, [r7, #28]
      pointer __new_start(this->_M_allocate(__len));
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001108:	0011      	movs	r1, r2
 800110a:	0018      	movs	r0, r3
 800110c:	f000 f9db 	bl	80014c6 <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj>
 8001110:	0003      	movs	r3, r0
 8001112:	61bb      	str	r3, [r7, #24]
      pointer __new_finish(__new_start);
 8001114:	69bb      	ldr	r3, [r7, #24]
 8001116:	62fb      	str	r3, [r7, #44]	; 0x2c
	  _Alloc_traits::construct(this->_M_impl,
 8001118:	68fc      	ldr	r4, [r7, #12]
				   __new_start + __elems_before,
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	009b      	lsls	r3, r3, #2
	  _Alloc_traits::construct(this->_M_impl,
 800111e:	69ba      	ldr	r2, [r7, #24]
 8001120:	18d5      	adds	r5, r2, r3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	0018      	movs	r0, r3
 8001126:	f7ff ff85 	bl	8001034 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>
 800112a:	0003      	movs	r3, r0
 800112c:	001a      	movs	r2, r3
 800112e:	0029      	movs	r1, r5
 8001130:	0020      	movs	r0, r4
 8001132:	f7ff ff88 	bl	8001046 <_ZNSt16allocator_traitsISaIiEE9constructIiJiEEEvRS0_PT_DpOT0_>
	  __new_finish = pointer();
 8001136:	2300      	movs	r3, #0
 8001138:	62fb      	str	r3, [r7, #44]	; 0x2c
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 800113a:	f7ff ffa9 	bl	8001090 <_ZNSt6vectorIiSaIiEE15_S_use_relocateEv>
 800113e:	1e03      	subs	r3, r0, #0
 8001140:	d027      	beq.n	8001192 <_ZNSt6vectorIiSaIiEE17_M_realloc_insertIJiEEEvN9__gnu_cxx17__normal_iteratorIPiS1_EEDpOT_+0xd6>
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8001142:	19bb      	adds	r3, r7, r6
 8001144:	0018      	movs	r0, r3
 8001146:	f000 f9e8 	bl	800151a <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>
 800114a:	0003      	movs	r3, r0
 800114c:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	0018      	movs	r0, r3
 8001152:	f7ff fcea 	bl	8000b2a <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 8001156:	0003      	movs	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800115c:	0021      	movs	r1, r4
 800115e:	f000 f9c7 	bl	80014f0 <_ZNSt6vectorIiSaIiEE11_S_relocateEPiS2_S2_RS0_>
 8001162:	0003      	movs	r3, r0
 8001164:	62fb      	str	r3, [r7, #44]	; 0x2c
	      ++__new_finish;
 8001166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001168:	3304      	adds	r3, #4
 800116a:	62fb      	str	r3, [r7, #44]	; 0x2c
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 800116c:	19bb      	adds	r3, r7, r6
 800116e:	0018      	movs	r0, r3
 8001170:	f000 f9d3 	bl	800151a <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>
 8001174:	0003      	movs	r3, r0
 8001176:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	0018      	movs	r0, r3
 800117c:	f7ff fcd5 	bl	8000b2a <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 8001180:	0003      	movs	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8001182:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001184:	6a39      	ldr	r1, [r7, #32]
 8001186:	0020      	movs	r0, r4
 8001188:	f000 f9b2 	bl	80014f0 <_ZNSt6vectorIiSaIiEE11_S_relocateEPiS2_S2_RS0_>
 800118c:	0003      	movs	r3, r0
 800118e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001190:	e027      	b.n	80011e2 <_ZNSt6vectorIiSaIiEE17_M_realloc_insertIJiEEEvN9__gnu_cxx17__normal_iteratorIPiS1_EEDpOT_+0x126>
		(__old_start, __position.base(),
 8001192:	2508      	movs	r5, #8
 8001194:	197b      	adds	r3, r7, r5
 8001196:	0018      	movs	r0, r3
 8001198:	f000 f9bf 	bl	800151a <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>
 800119c:	0003      	movs	r3, r0
 800119e:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	0018      	movs	r0, r3
 80011a4:	f7ff fcc1 	bl	8000b2a <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 80011a8:	0003      	movs	r3, r0
		(__old_start, __position.base(),
 80011aa:	69ba      	ldr	r2, [r7, #24]
 80011ac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80011ae:	0021      	movs	r1, r4
 80011b0:	f000 f9bc 	bl	800152c <_ZSt34__uninitialized_move_if_noexcept_aIPiS0_SaIiEET0_T_S3_S2_RT1_>
 80011b4:	0003      	movs	r3, r0
 80011b6:	62fb      	str	r3, [r7, #44]	; 0x2c
	      ++__new_finish;
 80011b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011ba:	3304      	adds	r3, #4
 80011bc:	62fb      	str	r3, [r7, #44]	; 0x2c
		(__position.base(), __old_finish,
 80011be:	197b      	adds	r3, r7, r5
 80011c0:	0018      	movs	r0, r3
 80011c2:	f000 f9aa 	bl	800151a <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>
 80011c6:	0003      	movs	r3, r0
 80011c8:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	0018      	movs	r0, r3
 80011ce:	f7ff fcac 	bl	8000b2a <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 80011d2:	0003      	movs	r3, r0
		(__position.base(), __old_finish,
 80011d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80011d6:	6a39      	ldr	r1, [r7, #32]
 80011d8:	0020      	movs	r0, r4
 80011da:	f000 f9a7 	bl	800152c <_ZSt34__uninitialized_move_if_noexcept_aIPiS0_SaIiEET0_T_S3_S2_RT1_>
 80011de:	0003      	movs	r3, r0
 80011e0:	62fb      	str	r3, [r7, #44]	; 0x2c
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 80011e2:	f7ff ff55 	bl	8001090 <_ZNSt6vectorIiSaIiEE15_S_use_relocateEv>
 80011e6:	0003      	movs	r3, r0
 80011e8:	001a      	movs	r2, r3
 80011ea:	2301      	movs	r3, #1
 80011ec:	4053      	eors	r3, r2
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d009      	beq.n	8001208 <_ZNSt6vectorIiSaIiEE17_M_realloc_insertIJiEEEvN9__gnu_cxx17__normal_iteratorIPiS1_EEDpOT_+0x14c>
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	0018      	movs	r0, r3
 80011f8:	f7ff fc97 	bl	8000b2a <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 80011fc:	0002      	movs	r2, r0
 80011fe:	6a39      	ldr	r1, [r7, #32]
 8001200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001202:	0018      	movs	r0, r3
 8001204:	f7ff fc9a 	bl	8000b3c <_ZSt8_DestroyIPiiEvT_S1_RSaIT0_E>
      _M_deallocate(__old_start,
 8001208:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	689a      	ldr	r2, [r3, #8]
 800120e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	109b      	asrs	r3, r3, #2
      _M_deallocate(__old_start,
 8001214:	001a      	movs	r2, r3
 8001216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001218:	0019      	movs	r1, r3
 800121a:	f7ff fc73 	bl	8000b04 <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij>
      this->_M_impl._M_start = __new_start;
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001228:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 800122a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	69ba      	ldr	r2, [r7, #24]
 8001230:	18d2      	adds	r2, r2, r3
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	609a      	str	r2, [r3, #8]
    }
 8001236:	46c0      	nop			; (mov r8, r8)
 8001238:	46bd      	mov	sp, r7
 800123a:	b00d      	add	sp, #52	; 0x34
 800123c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800123e:	46c0      	nop			; (mov r8, r8)
 8001240:	0800798c 	.word	0x0800798c

08001244 <_ZN9__gnu_cxx13new_allocatorIcE10deallocateEPcj>:
      deallocate(_Tp* __p, size_type __t)
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	60f8      	str	r0, [r7, #12]
 800124c:	60b9      	str	r1, [r7, #8]
 800124e:	607a      	str	r2, [r7, #4]
	::operator delete(__p
 8001250:	687a      	ldr	r2, [r7, #4]
 8001252:	68bb      	ldr	r3, [r7, #8]
 8001254:	0011      	movs	r1, r2
 8001256:	0018      	movs	r0, r3
 8001258:	f006 f98a 	bl	8007570 <_ZdlPvj>
      }
 800125c:	46c0      	nop			; (mov r8, r8)
 800125e:	46bd      	mov	sp, r7
 8001260:	b004      	add	sp, #16
 8001262:	bd80      	pop	{r7, pc}

08001264 <_ZNSt12_Destroy_auxILb1EE9__destroyIPcEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	6039      	str	r1, [r7, #0]
 800126e:	46c0      	nop			; (mov r8, r8)
 8001270:	46bd      	mov	sp, r7
 8001272:	b002      	add	sp, #8
 8001274:	bd80      	pop	{r7, pc}

08001276 <_ZN9__gnu_cxx13new_allocatorIiE10deallocateEPij>:
      deallocate(_Tp* __p, size_type __t)
 8001276:	b580      	push	{r7, lr}
 8001278:	b084      	sub	sp, #16
 800127a:	af00      	add	r7, sp, #0
 800127c:	60f8      	str	r0, [r7, #12]
 800127e:	60b9      	str	r1, [r7, #8]
 8001280:	607a      	str	r2, [r7, #4]
	::operator delete(__p
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	009a      	lsls	r2, r3, #2
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	0011      	movs	r1, r2
 800128a:	0018      	movs	r0, r3
 800128c:	f006 f970 	bl	8007570 <_ZdlPvj>
      }
 8001290:	46c0      	nop			; (mov r8, r8)
 8001292:	46bd      	mov	sp, r7
 8001294:	b004      	add	sp, #16
 8001296:	bd80      	pop	{r7, pc}

08001298 <_ZNSt12_Destroy_auxILb1EE9__destroyIPiEEvT_S3_>:
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
 80012a2:	46c0      	nop			; (mov r8, r8)
 80012a4:	46bd      	mov	sp, r7
 80012a6:	b002      	add	sp, #8
 80012a8:	bd80      	pop	{r7, pc}

080012aa <_ZNKSt6vectorIcSaIcEE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b082      	sub	sp, #8
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	0018      	movs	r0, r3
 80012b6:	f000 f971 	bl	800159c <_ZNKSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 80012ba:	0003      	movs	r3, r0
 80012bc:	0018      	movs	r0, r3
 80012be:	f000 f951 	bl	8001564 <_ZNSt6vectorIcSaIcEE11_S_max_sizeERKS0_>
 80012c2:	0003      	movs	r3, r0
 80012c4:	0018      	movs	r0, r3
 80012c6:	46bd      	mov	sp, r7
 80012c8:	b002      	add	sp, #8
 80012ca:	bd80      	pop	{r7, pc}

080012cc <_ZNKSt6vectorIcSaIcEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	685a      	ldr	r2, [r3, #4]
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	0018      	movs	r0, r3
 80012e0:	46bd      	mov	sp, r7
 80012e2:	b002      	add	sp, #8
 80012e4:	bd80      	pop	{r7, pc}

080012e6 <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 80012e6:	b580      	push	{r7, lr}
 80012e8:	b082      	sub	sp, #8
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	6078      	str	r0, [r7, #4]
 80012ee:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d201      	bcs.n	8001300 <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	e000      	b.n	8001302 <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 8001300:	687b      	ldr	r3, [r7, #4]
    }
 8001302:	0018      	movs	r0, r3
 8001304:	46bd      	mov	sp, r7
 8001306:	b002      	add	sp, #8
 8001308:	bd80      	pop	{r7, pc}

0800130a <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 800130a:	b580      	push	{r7, lr}
 800130c:	b082      	sub	sp, #8
 800130e:	af00      	add	r7, sp, #0
 8001310:	6078      	str	r0, [r7, #4]
 8001312:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8001314:	6839      	ldr	r1, [r7, #0]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2200      	movs	r2, #0
 800131a:	0018      	movs	r0, r3
 800131c:	f000 f947 	bl	80015ae <_ZN9__gnu_cxx13new_allocatorIcE8allocateEjPKv>
 8001320:	0003      	movs	r3, r0
 8001322:	0018      	movs	r0, r3
 8001324:	46bd      	mov	sp, r7
 8001326:	b002      	add	sp, #8
 8001328:	bd80      	pop	{r7, pc}

0800132a <_ZNSt6vectorIcSaIcEE14_S_do_relocateEPcS2_S2_RS0_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 800132a:	b580      	push	{r7, lr}
 800132c:	b084      	sub	sp, #16
 800132e:	af00      	add	r7, sp, #0
 8001330:	60f8      	str	r0, [r7, #12]
 8001332:	60b9      	str	r1, [r7, #8]
 8001334:	607a      	str	r2, [r7, #4]
 8001336:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	68b9      	ldr	r1, [r7, #8]
 800133e:	68f8      	ldr	r0, [r7, #12]
 8001340:	f000 f952 	bl	80015e8 <_ZSt12__relocate_aIPcS0_SaIcEET0_T_S3_S2_RT1_>
 8001344:	0003      	movs	r3, r0
      }
 8001346:	0018      	movs	r0, r3
 8001348:	46bd      	mov	sp, r7
 800134a:	b004      	add	sp, #16
 800134c:	bd80      	pop	{r7, pc}

0800134e <_ZSt32__make_move_if_noexcept_iteratorIcSt13move_iteratorIPcEET0_PT_>:
  // returning a constant iterator when we don't want to move.
  template<typename _Tp, typename _ReturnType
    = typename conditional<__move_if_noexcept_cond<_Tp>::value,
			   const _Tp*, move_iterator<_Tp*>>::type>
    inline _GLIBCXX17_CONSTEXPR _ReturnType
    __make_move_if_noexcept_iterator(_Tp* __i)
 800134e:	b580      	push	{r7, lr}
 8001350:	b084      	sub	sp, #16
 8001352:	af00      	add	r7, sp, #0
 8001354:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 8001356:	687a      	ldr	r2, [r7, #4]
 8001358:	230c      	movs	r3, #12
 800135a:	18fb      	adds	r3, r7, r3
 800135c:	0011      	movs	r1, r2
 800135e:	0018      	movs	r0, r3
 8001360:	f000 f962 	bl	8001628 <_ZNSt13move_iteratorIPcEC1ES0_>
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	0018      	movs	r0, r3
 8001368:	46bd      	mov	sp, r7
 800136a:	b004      	add	sp, #16
 800136c:	bd80      	pop	{r7, pc}

0800136e <_ZSt22__uninitialized_copy_aISt13move_iteratorIPcES1_cET0_T_S4_S3_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 800136e:	b580      	push	{r7, lr}
 8001370:	b084      	sub	sp, #16
 8001372:	af00      	add	r7, sp, #0
 8001374:	60f8      	str	r0, [r7, #12]
 8001376:	60b9      	str	r1, [r7, #8]
 8001378:	607a      	str	r2, [r7, #4]
 800137a:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 800137c:	687a      	ldr	r2, [r7, #4]
 800137e:	68b9      	ldr	r1, [r7, #8]
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	0018      	movs	r0, r3
 8001384:	f000 f962 	bl	800164c <_ZSt18uninitialized_copyISt13move_iteratorIPcES1_ET0_T_S4_S3_>
 8001388:	0003      	movs	r3, r0
 800138a:	0018      	movs	r0, r3
 800138c:	46bd      	mov	sp, r7
 800138e:	b004      	add	sp, #16
 8001390:	bd80      	pop	{r7, pc}

08001392 <_ZN9__gnu_cxx13new_allocatorIiE9constructIiJiEEEvPT_DpOT0_>:
	construct(_Up* __p, _Args&&... __args)
 8001392:	b590      	push	{r4, r7, lr}
 8001394:	b085      	sub	sp, #20
 8001396:	af00      	add	r7, sp, #0
 8001398:	60f8      	str	r0, [r7, #12]
 800139a:	60b9      	str	r1, [r7, #8]
 800139c:	607a      	str	r2, [r7, #4]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	0018      	movs	r0, r3
 80013a2:	f7ff fe47 	bl	8001034 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>
 80013a6:	0003      	movs	r3, r0
 80013a8:	681c      	ldr	r4, [r3, #0]
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	0019      	movs	r1, r3
 80013ae:	2004      	movs	r0, #4
 80013b0:	f7ff f804 	bl	80003bc <_ZnwjPv>
 80013b4:	0003      	movs	r3, r0
 80013b6:	601c      	str	r4, [r3, #0]
 80013b8:	46c0      	nop			; (mov r8, r8)
 80013ba:	46bd      	mov	sp, r7
 80013bc:	b005      	add	sp, #20
 80013be:	bd90      	pop	{r4, r7, pc}

080013c0 <_ZN9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEC1ERKS1_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	601a      	str	r2, [r3, #0]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	0018      	movs	r0, r3
 80013d6:	46bd      	mov	sp, r7
 80013d8:	b002      	add	sp, #8
 80013da:	bd80      	pop	{r7, pc}

080013dc <_ZNKSt6vectorIiSaIiEE12_M_check_lenEjPKc>:
      _M_check_len(size_type __n, const char* __s) const
 80013dc:	b590      	push	{r4, r7, lr}
 80013de:	b087      	sub	sp, #28
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	60f8      	str	r0, [r7, #12]
 80013e4:	60b9      	str	r1, [r7, #8]
 80013e6:	607a      	str	r2, [r7, #4]
	if (max_size() - size() < __n)
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	0018      	movs	r0, r3
 80013ec:	f000 f943 	bl	8001676 <_ZNKSt6vectorIiSaIiEE8max_sizeEv>
 80013f0:	0004      	movs	r4, r0
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	0018      	movs	r0, r3
 80013f6:	f000 f94f 	bl	8001698 <_ZNKSt6vectorIiSaIiEE4sizeEv>
 80013fa:	0003      	movs	r3, r0
 80013fc:	1ae2      	subs	r2, r4, r3
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	429a      	cmp	r2, r3
 8001402:	419b      	sbcs	r3, r3
 8001404:	425b      	negs	r3, r3
 8001406:	b2db      	uxtb	r3, r3
 8001408:	2b00      	cmp	r3, #0
 800140a:	d003      	beq.n	8001414 <_ZNKSt6vectorIiSaIiEE12_M_check_lenEjPKc+0x38>
	  __throw_length_error(__N(__s));
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	0018      	movs	r0, r3
 8001410:	f006 f8c9 	bl	80075a6 <_ZSt20__throw_length_errorPKc>
	const size_type __len = size() + (std::max)(size(), __n);
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	0018      	movs	r0, r3
 8001418:	f000 f93e 	bl	8001698 <_ZNKSt6vectorIiSaIiEE4sizeEv>
 800141c:	0004      	movs	r4, r0
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	0018      	movs	r0, r3
 8001422:	f000 f939 	bl	8001698 <_ZNKSt6vectorIiSaIiEE4sizeEv>
 8001426:	0003      	movs	r3, r0
 8001428:	613b      	str	r3, [r7, #16]
 800142a:	2308      	movs	r3, #8
 800142c:	18fa      	adds	r2, r7, r3
 800142e:	2310      	movs	r3, #16
 8001430:	18fb      	adds	r3, r7, r3
 8001432:	0011      	movs	r1, r2
 8001434:	0018      	movs	r0, r3
 8001436:	f7ff ff56 	bl	80012e6 <_ZSt3maxIjERKT_S2_S2_>
 800143a:	0003      	movs	r3, r0
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	18e3      	adds	r3, r4, r3
 8001440:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	0018      	movs	r0, r3
 8001446:	f000 f927 	bl	8001698 <_ZNKSt6vectorIiSaIiEE4sizeEv>
 800144a:	0002      	movs	r2, r0
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	4293      	cmp	r3, r2
 8001450:	d307      	bcc.n	8001462 <_ZNKSt6vectorIiSaIiEE12_M_check_lenEjPKc+0x86>
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	0018      	movs	r0, r3
 8001456:	f000 f90e 	bl	8001676 <_ZNKSt6vectorIiSaIiEE8max_sizeEv>
 800145a:	0002      	movs	r2, r0
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	4293      	cmp	r3, r2
 8001460:	d905      	bls.n	800146e <_ZNKSt6vectorIiSaIiEE12_M_check_lenEjPKc+0x92>
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	0018      	movs	r0, r3
 8001466:	f000 f906 	bl	8001676 <_ZNKSt6vectorIiSaIiEE8max_sizeEv>
 800146a:	0003      	movs	r3, r0
 800146c:	e000      	b.n	8001470 <_ZNKSt6vectorIiSaIiEE12_M_check_lenEjPKc+0x94>
 800146e:	697b      	ldr	r3, [r7, #20]
      }
 8001470:	0018      	movs	r0, r3
 8001472:	46bd      	mov	sp, r7
 8001474:	b007      	add	sp, #28
 8001476:	bd90      	pop	{r4, r7, pc}

08001478 <_ZNSt6vectorIiSaIiEE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	230c      	movs	r3, #12
 8001484:	18fb      	adds	r3, r7, r3
 8001486:	0011      	movs	r1, r2
 8001488:	0018      	movs	r0, r3
 800148a:	f7ff ff99 	bl	80013c0 <_ZN9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEC1ERKS1_>
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	0018      	movs	r0, r3
 8001492:	46bd      	mov	sp, r7
 8001494:	b004      	add	sp, #16
 8001496:	bd80      	pop	{r7, pc}

08001498 <_ZN9__gnu_cxxmiIPiSt6vectorIiSaIiEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>:
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 8001498:	b590      	push	{r4, r7, lr}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
 80014a0:	6039      	str	r1, [r7, #0]
    { return __lhs.base() - __rhs.base(); }
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	0018      	movs	r0, r3
 80014a6:	f000 f838 	bl	800151a <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>
 80014aa:	0003      	movs	r3, r0
 80014ac:	681c      	ldr	r4, [r3, #0]
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	0018      	movs	r0, r3
 80014b2:	f000 f832 	bl	800151a <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>
 80014b6:	0003      	movs	r3, r0
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	1ae3      	subs	r3, r4, r3
 80014bc:	109b      	asrs	r3, r3, #2
 80014be:	0018      	movs	r0, r3
 80014c0:	46bd      	mov	sp, r7
 80014c2:	b003      	add	sp, #12
 80014c4:	bd90      	pop	{r4, r7, pc}

080014c6 <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 80014c6:	b580      	push	{r7, lr}
 80014c8:	b082      	sub	sp, #8
 80014ca:	af00      	add	r7, sp, #0
 80014cc:	6078      	str	r0, [r7, #4]
 80014ce:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d007      	beq.n	80014e6 <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj+0x20>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	683a      	ldr	r2, [r7, #0]
 80014da:	0011      	movs	r1, r2
 80014dc:	0018      	movs	r0, r3
 80014de:	f000 f8e9 	bl	80016b4 <_ZNSt16allocator_traitsISaIiEE8allocateERS0_j>
 80014e2:	0003      	movs	r3, r0
 80014e4:	e000      	b.n	80014e8 <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj+0x22>
 80014e6:	2300      	movs	r3, #0
      }
 80014e8:	0018      	movs	r0, r3
 80014ea:	46bd      	mov	sp, r7
 80014ec:	b002      	add	sp, #8
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <_ZNSt6vectorIiSaIiEE11_S_relocateEPiS2_S2_RS0_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 80014f0:	b5b0      	push	{r4, r5, r7, lr}
 80014f2:	b086      	sub	sp, #24
 80014f4:	af02      	add	r7, sp, #8
 80014f6:	60f8      	str	r0, [r7, #12]
 80014f8:	60b9      	str	r1, [r7, #8]
 80014fa:	607a      	str	r2, [r7, #4]
 80014fc:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 80014fe:	683c      	ldr	r4, [r7, #0]
 8001500:	687a      	ldr	r2, [r7, #4]
 8001502:	68b9      	ldr	r1, [r7, #8]
 8001504:	68f8      	ldr	r0, [r7, #12]
 8001506:	466b      	mov	r3, sp
 8001508:	701d      	strb	r5, [r3, #0]
 800150a:	0023      	movs	r3, r4
 800150c:	f000 f8e2 	bl	80016d4 <_ZNSt6vectorIiSaIiEE14_S_do_relocateEPiS2_S2_RS0_St17integral_constantIbLb1EE>
 8001510:	0003      	movs	r3, r0
      }
 8001512:	0018      	movs	r0, r3
 8001514:	46bd      	mov	sp, r7
 8001516:	b004      	add	sp, #16
 8001518:	bdb0      	pop	{r4, r5, r7, pc}

0800151a <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 800151a:	b580      	push	{r7, lr}
 800151c:	b082      	sub	sp, #8
 800151e:	af00      	add	r7, sp, #0
 8001520:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	0018      	movs	r0, r3
 8001526:	46bd      	mov	sp, r7
 8001528:	b002      	add	sp, #8
 800152a:	bd80      	pop	{r7, pc}

0800152c <_ZSt34__uninitialized_move_if_noexcept_aIPiS0_SaIiEET0_T_S3_S2_RT1_>:
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 800152c:	b590      	push	{r4, r7, lr}
 800152e:	b085      	sub	sp, #20
 8001530:	af00      	add	r7, sp, #0
 8001532:	60f8      	str	r0, [r7, #12]
 8001534:	60b9      	str	r1, [r7, #8]
 8001536:	607a      	str	r2, [r7, #4]
 8001538:	603b      	str	r3, [r7, #0]
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	0018      	movs	r0, r3
 800153e:	f000 f8db 	bl	80016f8 <_ZSt32__make_move_if_noexcept_iteratorIiSt13move_iteratorIPiEET0_PT_>
 8001542:	0004      	movs	r4, r0
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	0018      	movs	r0, r3
 8001548:	f000 f8d6 	bl	80016f8 <_ZSt32__make_move_if_noexcept_iteratorIiSt13move_iteratorIPiEET0_PT_>
 800154c:	0001      	movs	r1, r0
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	687a      	ldr	r2, [r7, #4]
 8001552:	0020      	movs	r0, r4
 8001554:	f000 f8e0 	bl	8001718 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPiES1_iET0_T_S4_S3_RSaIT1_E>
 8001558:	0003      	movs	r3, r0
    }
 800155a:	0018      	movs	r0, r3
 800155c:	46bd      	mov	sp, r7
 800155e:	b005      	add	sp, #20
 8001560:	bd90      	pop	{r4, r7, pc}
	...

08001564 <_ZNSt6vectorIcSaIcEE11_S_max_sizeERKS0_>:
	      __N("cannot create std::vector larger than max_size()"));
	return __n;
      }

      static size_type
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
      {
	// std::distance(begin(), end()) cannot be greater than PTRDIFF_MAX,
	// and realistically we can't store more than PTRDIFF_MAX/sizeof(T)
	// (even if std::allocator_traits::max_size says we can).
	const size_t __diffmax
 800156c:	4b0a      	ldr	r3, [pc, #40]	; (8001598 <_ZNSt6vectorIcSaIcEE11_S_max_sizeERKS0_+0x34>)
 800156e:	60fb      	str	r3, [r7, #12]
	  = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max / sizeof(_Tp);
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	0018      	movs	r0, r3
 8001574:	f000 f8e2 	bl	800173c <_ZNSt16allocator_traitsISaIcEE8max_sizeERKS0_>
 8001578:	0003      	movs	r3, r0
 800157a:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 800157c:	2308      	movs	r3, #8
 800157e:	18fa      	adds	r2, r7, r3
 8001580:	230c      	movs	r3, #12
 8001582:	18fb      	adds	r3, r7, r3
 8001584:	0011      	movs	r1, r2
 8001586:	0018      	movs	r0, r3
 8001588:	f000 f8e5 	bl	8001756 <_ZSt3minIjERKT_S2_S2_>
 800158c:	0003      	movs	r3, r0
 800158e:	681b      	ldr	r3, [r3, #0]
      }
 8001590:	0018      	movs	r0, r3
 8001592:	46bd      	mov	sp, r7
 8001594:	b004      	add	sp, #16
 8001596:	bd80      	pop	{r7, pc}
 8001598:	7fffffff 	.word	0x7fffffff

0800159c <_ZNKSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	0018      	movs	r0, r3
 80015a8:	46bd      	mov	sp, r7
 80015aa:	b002      	add	sp, #8
 80015ac:	bd80      	pop	{r7, pc}

080015ae <_ZN9__gnu_cxx13new_allocatorIcE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b084      	sub	sp, #16
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	60f8      	str	r0, [r7, #12]
 80015b6:	60b9      	str	r1, [r7, #8]
 80015b8:	607a      	str	r2, [r7, #4]
	if (__n > this->_M_max_size())
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	0018      	movs	r0, r3
 80015be:	f000 f8dd 	bl	800177c <_ZNK9__gnu_cxx13new_allocatorIcE11_M_max_sizeEv>
 80015c2:	0002      	movs	r2, r0
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	429a      	cmp	r2, r3
 80015c8:	419b      	sbcs	r3, r3
 80015ca:	425b      	negs	r3, r3
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <_ZN9__gnu_cxx13new_allocatorIcE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 80015d2:	f005 ffe5 	bl	80075a0 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	0018      	movs	r0, r3
 80015da:	f005 ffcd 	bl	8007578 <_Znwj>
 80015de:	0003      	movs	r3, r0
      }
 80015e0:	0018      	movs	r0, r3
 80015e2:	46bd      	mov	sp, r7
 80015e4:	b004      	add	sp, #16
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <_ZSt12__relocate_aIPcS0_SaIcEET0_T_S3_S2_RT1_>:
    }

  template <typename _InputIterator, typename _ForwardIterator,
	    typename _Allocator>
    inline _ForwardIterator
    __relocate_a(_InputIterator __first, _InputIterator __last,
 80015e8:	b5b0      	push	{r4, r5, r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	607a      	str	r2, [r7, #4]
 80015f4:	603b      	str	r3, [r7, #0]
		 _ForwardIterator __result, _Allocator& __alloc)
    noexcept(noexcept(__relocate_a_1(std::__niter_base(__first),
				     std::__niter_base(__last),
				     std::__niter_base(__result), __alloc)))
    {
      return __relocate_a_1(std::__niter_base(__first),
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	0018      	movs	r0, r3
 80015fa:	f000 f8cb 	bl	8001794 <_ZSt12__niter_baseIPcET_S1_>
 80015fe:	0004      	movs	r4, r0
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	0018      	movs	r0, r3
 8001604:	f000 f8c6 	bl	8001794 <_ZSt12__niter_baseIPcET_S1_>
 8001608:	0005      	movs	r5, r0
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	0018      	movs	r0, r3
 800160e:	f000 f8c1 	bl	8001794 <_ZSt12__niter_baseIPcET_S1_>
 8001612:	0002      	movs	r2, r0
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	0029      	movs	r1, r5
 8001618:	0020      	movs	r0, r4
 800161a:	f000 f8c4 	bl	80017a6 <_ZSt14__relocate_a_1IccENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>
 800161e:	0003      	movs	r3, r0
			    std::__niter_base(__last),
			    std::__niter_base(__result), __alloc);
    }
 8001620:	0018      	movs	r0, r3
 8001622:	46bd      	mov	sp, r7
 8001624:	b004      	add	sp, #16
 8001626:	bdb0      	pop	{r4, r5, r7, pc}

08001628 <_ZNSt13move_iteratorIPcEC1ES0_>:
      move_iterator(iterator_type __i)
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 8001632:	003b      	movs	r3, r7
 8001634:	0018      	movs	r0, r3
 8001636:	f000 f8d1 	bl	80017dc <_ZSt4moveIRPcEONSt16remove_referenceIT_E4typeEOS3_>
 800163a:	0003      	movs	r3, r0
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	0018      	movs	r0, r3
 8001646:	46bd      	mov	sp, r7
 8001648:	b002      	add	sp, #8
 800164a:	bd80      	pop	{r7, pc}

0800164c <_ZSt18uninitialized_copyISt13move_iteratorIPcES1_ET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 800164c:	b580      	push	{r7, lr}
 800164e:	b086      	sub	sp, #24
 8001650:	af00      	add	r7, sp, #0
 8001652:	60f8      	str	r0, [r7, #12]
 8001654:	60b9      	str	r1, [r7, #8]
 8001656:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8001658:	2317      	movs	r3, #23
 800165a:	18fb      	adds	r3, r7, r3
 800165c:	2201      	movs	r2, #1
 800165e:	701a      	strb	r2, [r3, #0]
	__uninit_copy(__first, __last, __result);
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	68b9      	ldr	r1, [r7, #8]
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	0018      	movs	r0, r3
 8001668:	f000 f8c1 	bl	80017ee <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPcES3_EET0_T_S6_S5_>
 800166c:	0003      	movs	r3, r0
    }
 800166e:	0018      	movs	r0, r3
 8001670:	46bd      	mov	sp, r7
 8001672:	b006      	add	sp, #24
 8001674:	bd80      	pop	{r7, pc}

08001676 <_ZNKSt6vectorIiSaIiEE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 8001676:	b580      	push	{r7, lr}
 8001678:	b082      	sub	sp, #8
 800167a:	af00      	add	r7, sp, #0
 800167c:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	0018      	movs	r0, r3
 8001682:	f000 f8e1 	bl	8001848 <_ZNKSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 8001686:	0003      	movs	r3, r0
 8001688:	0018      	movs	r0, r3
 800168a:	f000 f8c1 	bl	8001810 <_ZNSt6vectorIiSaIiEE11_S_max_sizeERKS0_>
 800168e:	0003      	movs	r3, r0
 8001690:	0018      	movs	r0, r3
 8001692:	46bd      	mov	sp, r7
 8001694:	b002      	add	sp, #8
 8001696:	bd80      	pop	{r7, pc}

08001698 <_ZNKSt6vectorIiSaIiEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	685a      	ldr	r2, [r3, #4]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	109b      	asrs	r3, r3, #2
 80016ac:	0018      	movs	r0, r3
 80016ae:	46bd      	mov	sp, r7
 80016b0:	b002      	add	sp, #8
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <_ZNSt16allocator_traitsISaIiEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 80016be:	6839      	ldr	r1, [r7, #0]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2200      	movs	r2, #0
 80016c4:	0018      	movs	r0, r3
 80016c6:	f000 f8c8 	bl	800185a <_ZN9__gnu_cxx13new_allocatorIiE8allocateEjPKv>
 80016ca:	0003      	movs	r3, r0
 80016cc:	0018      	movs	r0, r3
 80016ce:	46bd      	mov	sp, r7
 80016d0:	b002      	add	sp, #8
 80016d2:	bd80      	pop	{r7, pc}

080016d4 <_ZNSt6vectorIiSaIiEE14_S_do_relocateEPiS2_S2_RS0_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	60f8      	str	r0, [r7, #12]
 80016dc:	60b9      	str	r1, [r7, #8]
 80016de:	607a      	str	r2, [r7, #4]
 80016e0:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	687a      	ldr	r2, [r7, #4]
 80016e6:	68b9      	ldr	r1, [r7, #8]
 80016e8:	68f8      	ldr	r0, [r7, #12]
 80016ea:	f000 f8d4 	bl	8001896 <_ZSt12__relocate_aIPiS0_SaIiEET0_T_S3_S2_RT1_>
 80016ee:	0003      	movs	r3, r0
      }
 80016f0:	0018      	movs	r0, r3
 80016f2:	46bd      	mov	sp, r7
 80016f4:	b004      	add	sp, #16
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <_ZSt32__make_move_if_noexcept_iteratorIiSt13move_iteratorIPiEET0_PT_>:
    __make_move_if_noexcept_iterator(_Tp* __i)
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 8001700:	687a      	ldr	r2, [r7, #4]
 8001702:	230c      	movs	r3, #12
 8001704:	18fb      	adds	r3, r7, r3
 8001706:	0011      	movs	r1, r2
 8001708:	0018      	movs	r0, r3
 800170a:	f000 f8e4 	bl	80018d6 <_ZNSt13move_iteratorIPiEC1ES0_>
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	0018      	movs	r0, r3
 8001712:	46bd      	mov	sp, r7
 8001714:	b004      	add	sp, #16
 8001716:	bd80      	pop	{r7, pc}

08001718 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPiES1_iET0_T_S4_S3_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	60f8      	str	r0, [r7, #12]
 8001720:	60b9      	str	r1, [r7, #8]
 8001722:	607a      	str	r2, [r7, #4]
 8001724:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	68b9      	ldr	r1, [r7, #8]
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	0018      	movs	r0, r3
 800172e:	f000 f8e4 	bl	80018fa <_ZSt18uninitialized_copyISt13move_iteratorIPiES1_ET0_T_S4_S3_>
 8001732:	0003      	movs	r3, r0
 8001734:	0018      	movs	r0, r3
 8001736:	46bd      	mov	sp, r7
 8001738:	b004      	add	sp, #16
 800173a:	bd80      	pop	{r7, pc}

0800173c <_ZNSt16allocator_traitsISaIcEE8max_sizeERKS0_>:
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
	return __a.max_size();
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	0018      	movs	r0, r3
 8001748:	f000 f8ec 	bl	8001924 <_ZNK9__gnu_cxx13new_allocatorIcE8max_sizeEv>
 800174c:	0003      	movs	r3, r0
      }
 800174e:	0018      	movs	r0, r3
 8001750:	46bd      	mov	sp, r7
 8001752:	b002      	add	sp, #8
 8001754:	bd80      	pop	{r7, pc}

08001756 <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8001756:	b580      	push	{r7, lr}
 8001758:	b082      	sub	sp, #8
 800175a:	af00      	add	r7, sp, #0
 800175c:	6078      	str	r0, [r7, #4]
 800175e:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	429a      	cmp	r2, r3
 800176a:	d201      	bcs.n	8001770 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	e000      	b.n	8001772 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 8001770:	687b      	ldr	r3, [r7, #4]
    }
 8001772:	0018      	movs	r0, r3
 8001774:	46bd      	mov	sp, r7
 8001776:	b002      	add	sp, #8
 8001778:	bd80      	pop	{r7, pc}
	...

0800177c <_ZNK9__gnu_cxx13new_allocatorIcE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8001784:	4b02      	ldr	r3, [pc, #8]	; (8001790 <_ZNK9__gnu_cxx13new_allocatorIcE11_M_max_sizeEv+0x14>)
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 8001786:	0018      	movs	r0, r3
 8001788:	46bd      	mov	sp, r7
 800178a:	b002      	add	sp, #8
 800178c:	bd80      	pop	{r7, pc}
 800178e:	46c0      	nop			; (mov r8, r8)
 8001790:	7fffffff 	.word	0x7fffffff

08001794 <_ZSt12__niter_baseIPcET_S1_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the __normal_iterator wrapper. See copy, fill, ...
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __niter_base(_Iterator __it)
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
    _GLIBCXX_NOEXCEPT_IF(std::is_nothrow_copy_constructible<_Iterator>::value)
    { return __it; }
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	0018      	movs	r0, r3
 80017a0:	46bd      	mov	sp, r7
 80017a2:	b002      	add	sp, #8
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <_ZSt14__relocate_a_1IccENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b086      	sub	sp, #24
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	60f8      	str	r0, [r7, #12]
 80017ae:	60b9      	str	r1, [r7, #8]
 80017b0:	607a      	str	r2, [r7, #4]
 80017b2:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 80017b4:	68ba      	ldr	r2, [r7, #8]
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	dd05      	ble.n	80017ce <_ZSt14__relocate_a_1IccENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E+0x28>
	__builtin_memmove(__result, __first, __count * sizeof(_Tp));
 80017c2:	697a      	ldr	r2, [r7, #20]
 80017c4:	68f9      	ldr	r1, [r7, #12]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	0018      	movs	r0, r3
 80017ca:	f005 ff48 	bl	800765e <memmove>
      return __result + __count;
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	687a      	ldr	r2, [r7, #4]
 80017d2:	18d3      	adds	r3, r2, r3
    }
 80017d4:	0018      	movs	r0, r3
 80017d6:	46bd      	mov	sp, r7
 80017d8:	b006      	add	sp, #24
 80017da:	bd80      	pop	{r7, pc}

080017dc <_ZSt4moveIRPcEONSt16remove_referenceIT_E4typeEOS3_>:
    move(_Tp&& __t) noexcept
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	0018      	movs	r0, r3
 80017e8:	46bd      	mov	sp, r7
 80017ea:	b002      	add	sp, #8
 80017ec:	bd80      	pop	{r7, pc}

080017ee <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPcES3_EET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 80017ee:	b580      	push	{r7, lr}
 80017f0:	b084      	sub	sp, #16
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	60f8      	str	r0, [r7, #12]
 80017f6:	60b9      	str	r1, [r7, #8]
 80017f8:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	68b9      	ldr	r1, [r7, #8]
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	0018      	movs	r0, r3
 8001802:	f000 f89c 	bl	800193e <_ZSt4copyISt13move_iteratorIPcES1_ET0_T_S4_S3_>
 8001806:	0003      	movs	r3, r0
 8001808:	0018      	movs	r0, r3
 800180a:	46bd      	mov	sp, r7
 800180c:	b004      	add	sp, #16
 800180e:	bd80      	pop	{r7, pc}

08001810 <_ZNSt6vectorIiSaIiEE11_S_max_sizeERKS0_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 8001818:	4b0a      	ldr	r3, [pc, #40]	; (8001844 <_ZNSt6vectorIiSaIiEE11_S_max_sizeERKS0_+0x34>)
 800181a:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	0018      	movs	r0, r3
 8001820:	f000 f8a7 	bl	8001972 <_ZNSt16allocator_traitsISaIiEE8max_sizeERKS0_>
 8001824:	0003      	movs	r3, r0
 8001826:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8001828:	2308      	movs	r3, #8
 800182a:	18fa      	adds	r2, r7, r3
 800182c:	230c      	movs	r3, #12
 800182e:	18fb      	adds	r3, r7, r3
 8001830:	0011      	movs	r1, r2
 8001832:	0018      	movs	r0, r3
 8001834:	f7ff ff8f 	bl	8001756 <_ZSt3minIjERKT_S2_S2_>
 8001838:	0003      	movs	r3, r0
 800183a:	681b      	ldr	r3, [r3, #0]
      }
 800183c:	0018      	movs	r0, r3
 800183e:	46bd      	mov	sp, r7
 8001840:	b004      	add	sp, #16
 8001842:	bd80      	pop	{r7, pc}
 8001844:	1fffffff 	.word	0x1fffffff

08001848 <_ZNKSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	0018      	movs	r0, r3
 8001854:	46bd      	mov	sp, r7
 8001856:	b002      	add	sp, #8
 8001858:	bd80      	pop	{r7, pc}

0800185a <_ZN9__gnu_cxx13new_allocatorIiE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 800185a:	b580      	push	{r7, lr}
 800185c:	b084      	sub	sp, #16
 800185e:	af00      	add	r7, sp, #0
 8001860:	60f8      	str	r0, [r7, #12]
 8001862:	60b9      	str	r1, [r7, #8]
 8001864:	607a      	str	r2, [r7, #4]
	if (__n > this->_M_max_size())
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	0018      	movs	r0, r3
 800186a:	f000 f88f 	bl	800198c <_ZNK9__gnu_cxx13new_allocatorIiE11_M_max_sizeEv>
 800186e:	0002      	movs	r2, r0
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	429a      	cmp	r2, r3
 8001874:	419b      	sbcs	r3, r3
 8001876:	425b      	negs	r3, r3
 8001878:	b2db      	uxtb	r3, r3
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <_ZN9__gnu_cxx13new_allocatorIiE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 800187e:	f005 fe8f 	bl	80075a0 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8001882:	68bb      	ldr	r3, [r7, #8]
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	0018      	movs	r0, r3
 8001888:	f005 fe76 	bl	8007578 <_Znwj>
 800188c:	0003      	movs	r3, r0
      }
 800188e:	0018      	movs	r0, r3
 8001890:	46bd      	mov	sp, r7
 8001892:	b004      	add	sp, #16
 8001894:	bd80      	pop	{r7, pc}

08001896 <_ZSt12__relocate_aIPiS0_SaIiEET0_T_S3_S2_RT1_>:
    __relocate_a(_InputIterator __first, _InputIterator __last,
 8001896:	b5b0      	push	{r4, r5, r7, lr}
 8001898:	b084      	sub	sp, #16
 800189a:	af00      	add	r7, sp, #0
 800189c:	60f8      	str	r0, [r7, #12]
 800189e:	60b9      	str	r1, [r7, #8]
 80018a0:	607a      	str	r2, [r7, #4]
 80018a2:	603b      	str	r3, [r7, #0]
      return __relocate_a_1(std::__niter_base(__first),
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	0018      	movs	r0, r3
 80018a8:	f000 f87c 	bl	80019a4 <_ZSt12__niter_baseIPiET_S1_>
 80018ac:	0004      	movs	r4, r0
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	0018      	movs	r0, r3
 80018b2:	f000 f877 	bl	80019a4 <_ZSt12__niter_baseIPiET_S1_>
 80018b6:	0005      	movs	r5, r0
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	0018      	movs	r0, r3
 80018bc:	f000 f872 	bl	80019a4 <_ZSt12__niter_baseIPiET_S1_>
 80018c0:	0002      	movs	r2, r0
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	0029      	movs	r1, r5
 80018c6:	0020      	movs	r0, r4
 80018c8:	f000 f875 	bl	80019b6 <_ZSt14__relocate_a_1IiiENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>
 80018cc:	0003      	movs	r3, r0
    }
 80018ce:	0018      	movs	r0, r3
 80018d0:	46bd      	mov	sp, r7
 80018d2:	b004      	add	sp, #16
 80018d4:	bdb0      	pop	{r4, r5, r7, pc}

080018d6 <_ZNSt13move_iteratorIPiEC1ES0_>:
      move_iterator(iterator_type __i)
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b082      	sub	sp, #8
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
 80018de:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 80018e0:	003b      	movs	r3, r7
 80018e2:	0018      	movs	r0, r3
 80018e4:	f000 f885 	bl	80019f2 <_ZSt4moveIRPiEONSt16remove_referenceIT_E4typeEOS3_>
 80018e8:	0003      	movs	r3, r0
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	601a      	str	r2, [r3, #0]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	0018      	movs	r0, r3
 80018f4:	46bd      	mov	sp, r7
 80018f6:	b002      	add	sp, #8
 80018f8:	bd80      	pop	{r7, pc}

080018fa <_ZSt18uninitialized_copyISt13move_iteratorIPiES1_ET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 80018fa:	b580      	push	{r7, lr}
 80018fc:	b086      	sub	sp, #24
 80018fe:	af00      	add	r7, sp, #0
 8001900:	60f8      	str	r0, [r7, #12]
 8001902:	60b9      	str	r1, [r7, #8]
 8001904:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8001906:	2317      	movs	r3, #23
 8001908:	18fb      	adds	r3, r7, r3
 800190a:	2201      	movs	r2, #1
 800190c:	701a      	strb	r2, [r3, #0]
	__uninit_copy(__first, __last, __result);
 800190e:	687a      	ldr	r2, [r7, #4]
 8001910:	68b9      	ldr	r1, [r7, #8]
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	0018      	movs	r0, r3
 8001916:	f000 f875 	bl	8001a04 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPiES3_EET0_T_S6_S5_>
 800191a:	0003      	movs	r3, r0
    }
 800191c:	0018      	movs	r0, r3
 800191e:	46bd      	mov	sp, r7
 8001920:	b006      	add	sp, #24
 8001922:	bd80      	pop	{r7, pc}

08001924 <_ZNK9__gnu_cxx13new_allocatorIcE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
      { return _M_max_size(); }
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	0018      	movs	r0, r3
 8001930:	f7ff ff24 	bl	800177c <_ZNK9__gnu_cxx13new_allocatorIcE11_M_max_sizeEv>
 8001934:	0003      	movs	r3, r0
 8001936:	0018      	movs	r0, r3
 8001938:	46bd      	mov	sp, r7
 800193a:	b002      	add	sp, #8
 800193c:	bd80      	pop	{r7, pc}

0800193e <_ZSt4copyISt13move_iteratorIPcES1_ET0_T_S4_S3_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 800193e:	b590      	push	{r4, r7, lr}
 8001940:	b085      	sub	sp, #20
 8001942:	af00      	add	r7, sp, #0
 8001944:	60f8      	str	r0, [r7, #12]
 8001946:	60b9      	str	r1, [r7, #8]
 8001948:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	0018      	movs	r0, r3
 800194e:	f000 f86a 	bl	8001a26 <_ZSt12__miter_baseIPcEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8001952:	0004      	movs	r4, r0
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	0018      	movs	r0, r3
 8001958:	f000 f865 	bl	8001a26 <_ZSt12__miter_baseIPcEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 800195c:	0001      	movs	r1, r0
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	001a      	movs	r2, r3
 8001962:	0020      	movs	r0, r4
 8001964:	f000 f870 	bl	8001a48 <_ZSt13__copy_move_aILb1EPcS0_ET1_T0_S2_S1_>
 8001968:	0003      	movs	r3, r0
    }
 800196a:	0018      	movs	r0, r3
 800196c:	46bd      	mov	sp, r7
 800196e:	b005      	add	sp, #20
 8001970:	bd90      	pop	{r4, r7, pc}

08001972 <_ZNSt16allocator_traitsISaIiEE8max_sizeERKS0_>:
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 8001972:	b580      	push	{r7, lr}
 8001974:	b082      	sub	sp, #8
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
	return __a.max_size();
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	0018      	movs	r0, r3
 800197e:	f000 f888 	bl	8001a92 <_ZNK9__gnu_cxx13new_allocatorIiE8max_sizeEv>
 8001982:	0003      	movs	r3, r0
      }
 8001984:	0018      	movs	r0, r3
 8001986:	46bd      	mov	sp, r7
 8001988:	b002      	add	sp, #8
 800198a:	bd80      	pop	{r7, pc}

0800198c <_ZNK9__gnu_cxx13new_allocatorIiE11_M_max_sizeEv>:
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8001994:	4b02      	ldr	r3, [pc, #8]	; (80019a0 <_ZNK9__gnu_cxx13new_allocatorIiE11_M_max_sizeEv+0x14>)
      }
 8001996:	0018      	movs	r0, r3
 8001998:	46bd      	mov	sp, r7
 800199a:	b002      	add	sp, #8
 800199c:	bd80      	pop	{r7, pc}
 800199e:	46c0      	nop			; (mov r8, r8)
 80019a0:	1fffffff 	.word	0x1fffffff

080019a4 <_ZSt12__niter_baseIPiET_S1_>:
    __niter_base(_Iterator __it)
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
    { return __it; }
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	0018      	movs	r0, r3
 80019b0:	46bd      	mov	sp, r7
 80019b2:	b002      	add	sp, #8
 80019b4:	bd80      	pop	{r7, pc}

080019b6 <_ZSt14__relocate_a_1IiiENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 80019b6:	b580      	push	{r7, lr}
 80019b8:	b086      	sub	sp, #24
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	60f8      	str	r0, [r7, #12]
 80019be:	60b9      	str	r1, [r7, #8]
 80019c0:	607a      	str	r2, [r7, #4]
 80019c2:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 80019c4:	68ba      	ldr	r2, [r7, #8]
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	109b      	asrs	r3, r3, #2
 80019cc:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	dd06      	ble.n	80019e2 <_ZSt14__relocate_a_1IiiENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E+0x2c>
	__builtin_memmove(__result, __first, __count * sizeof(_Tp));
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	009a      	lsls	r2, r3, #2
 80019d8:	68f9      	ldr	r1, [r7, #12]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	0018      	movs	r0, r3
 80019de:	f005 fe3e 	bl	800765e <memmove>
      return __result + __count;
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	687a      	ldr	r2, [r7, #4]
 80019e8:	18d3      	adds	r3, r2, r3
    }
 80019ea:	0018      	movs	r0, r3
 80019ec:	46bd      	mov	sp, r7
 80019ee:	b006      	add	sp, #24
 80019f0:	bd80      	pop	{r7, pc}

080019f2 <_ZSt4moveIRPiEONSt16remove_referenceIT_E4typeEOS3_>:
    move(_Tp&& __t) noexcept
 80019f2:	b580      	push	{r7, lr}
 80019f4:	b082      	sub	sp, #8
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	0018      	movs	r0, r3
 80019fe:	46bd      	mov	sp, r7
 8001a00:	b002      	add	sp, #8
 8001a02:	bd80      	pop	{r7, pc}

08001a04 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPiES3_EET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	60f8      	str	r0, [r7, #12]
 8001a0c:	60b9      	str	r1, [r7, #8]
 8001a0e:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	68b9      	ldr	r1, [r7, #8]
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	0018      	movs	r0, r3
 8001a18:	f000 f848 	bl	8001aac <_ZSt4copyISt13move_iteratorIPiES1_ET0_T_S4_S3_>
 8001a1c:	0003      	movs	r3, r0
 8001a1e:	0018      	movs	r0, r3
 8001a20:	46bd      	mov	sp, r7
 8001a22:	b004      	add	sp, #16
 8001a24:	bd80      	pop	{r7, pc}

08001a26 <_ZSt12__miter_baseIPcEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
      typedef __true_type __type;
    };

  template<typename _Iterator>
    auto
    __miter_base(move_iterator<_Iterator> __it)
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b082      	sub	sp, #8
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
    -> decltype(__miter_base(__it.base()))
    { return __miter_base(__it.base()); }
 8001a2e:	1d3b      	adds	r3, r7, #4
 8001a30:	0018      	movs	r0, r3
 8001a32:	f000 f855 	bl	8001ae0 <_ZNKSt13move_iteratorIPcE4baseEv>
 8001a36:	0003      	movs	r3, r0
 8001a38:	0018      	movs	r0, r3
 8001a3a:	f000 f85b 	bl	8001af4 <_ZSt12__miter_baseIPcET_S1_>
 8001a3e:	0003      	movs	r3, r0
 8001a40:	0018      	movs	r0, r3
 8001a42:	46bd      	mov	sp, r7
 8001a44:	b002      	add	sp, #8
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <_ZSt13__copy_move_aILb1EPcS0_ET1_T0_S2_S1_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8001a48:	b5b0      	push	{r4, r5, r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	0018      	movs	r0, r3
 8001a58:	f7ff fe9c 	bl	8001794 <_ZSt12__niter_baseIPcET_S1_>
 8001a5c:	0004      	movs	r4, r0
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	0018      	movs	r0, r3
 8001a62:	f7ff fe97 	bl	8001794 <_ZSt12__niter_baseIPcET_S1_>
 8001a66:	0005      	movs	r5, r0
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	0018      	movs	r0, r3
 8001a6c:	f7ff fe92 	bl	8001794 <_ZSt12__niter_baseIPcET_S1_>
 8001a70:	0003      	movs	r3, r0
 8001a72:	001a      	movs	r2, r3
 8001a74:	0029      	movs	r1, r5
 8001a76:	0020      	movs	r0, r4
 8001a78:	f000 f845 	bl	8001b06 <_ZSt14__copy_move_a1ILb1EPcS0_ET1_T0_S2_S1_>
 8001a7c:	0002      	movs	r2, r0
 8001a7e:	1d3b      	adds	r3, r7, #4
 8001a80:	0011      	movs	r1, r2
 8001a82:	0018      	movs	r0, r3
 8001a84:	f000 f850 	bl	8001b28 <_ZSt12__niter_wrapIPcET_RKS1_S1_>
 8001a88:	0003      	movs	r3, r0
    }
 8001a8a:	0018      	movs	r0, r3
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	b004      	add	sp, #16
 8001a90:	bdb0      	pop	{r4, r5, r7, pc}

08001a92 <_ZNK9__gnu_cxx13new_allocatorIiE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b082      	sub	sp, #8
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
      { return _M_max_size(); }
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	0018      	movs	r0, r3
 8001a9e:	f7ff ff75 	bl	800198c <_ZNK9__gnu_cxx13new_allocatorIiE11_M_max_sizeEv>
 8001aa2:	0003      	movs	r3, r0
 8001aa4:	0018      	movs	r0, r3
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	b002      	add	sp, #8
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <_ZSt4copyISt13move_iteratorIPiES1_ET0_T_S4_S3_>:
    copy(_II __first, _II __last, _OI __result)
 8001aac:	b590      	push	{r4, r7, lr}
 8001aae:	b085      	sub	sp, #20
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	60f8      	str	r0, [r7, #12]
 8001ab4:	60b9      	str	r1, [r7, #8]
 8001ab6:	607a      	str	r2, [r7, #4]
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	0018      	movs	r0, r3
 8001abc:	f000 f83e 	bl	8001b3c <_ZSt12__miter_baseIPiEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8001ac0:	0004      	movs	r4, r0
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	0018      	movs	r0, r3
 8001ac6:	f000 f839 	bl	8001b3c <_ZSt12__miter_baseIPiEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8001aca:	0001      	movs	r1, r0
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	001a      	movs	r2, r3
 8001ad0:	0020      	movs	r0, r4
 8001ad2:	f000 f844 	bl	8001b5e <_ZSt13__copy_move_aILb1EPiS0_ET1_T0_S2_S1_>
 8001ad6:	0003      	movs	r3, r0
    }
 8001ad8:	0018      	movs	r0, r3
 8001ada:	46bd      	mov	sp, r7
 8001adc:	b005      	add	sp, #20
 8001ade:	bd90      	pop	{r4, r7, pc}

08001ae0 <_ZNKSt13move_iteratorIPcE4baseEv>:
      base() const
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	0018      	movs	r0, r3
 8001aee:	46bd      	mov	sp, r7
 8001af0:	b002      	add	sp, #8
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <_ZSt12__miter_baseIPcET_S1_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
    { return __it; }
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	0018      	movs	r0, r3
 8001b00:	46bd      	mov	sp, r7
 8001b02:	b002      	add	sp, #8
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <_ZSt14__copy_move_a1ILb1EPcS0_ET1_T0_S2_S1_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8001b06:	b580      	push	{r7, lr}
 8001b08:	b084      	sub	sp, #16
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	60f8      	str	r0, [r7, #12]
 8001b0e:	60b9      	str	r1, [r7, #8]
 8001b10:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 8001b12:	687a      	ldr	r2, [r7, #4]
 8001b14:	68b9      	ldr	r1, [r7, #8]
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	0018      	movs	r0, r3
 8001b1a:	f000 f845 	bl	8001ba8 <_ZSt14__copy_move_a2ILb1EPcS0_ET1_T0_S2_S1_>
 8001b1e:	0003      	movs	r3, r0
 8001b20:	0018      	movs	r0, r3
 8001b22:	46bd      	mov	sp, r7
 8001b24:	b004      	add	sp, #16
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <_ZSt12__niter_wrapIPcET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
    { return __res; }
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	0018      	movs	r0, r3
 8001b36:	46bd      	mov	sp, r7
 8001b38:	b002      	add	sp, #8
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <_ZSt12__miter_baseIPiEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
    __miter_base(move_iterator<_Iterator> __it)
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
    { return __miter_base(__it.base()); }
 8001b44:	1d3b      	adds	r3, r7, #4
 8001b46:	0018      	movs	r0, r3
 8001b48:	f000 f83f 	bl	8001bca <_ZNKSt13move_iteratorIPiE4baseEv>
 8001b4c:	0003      	movs	r3, r0
 8001b4e:	0018      	movs	r0, r3
 8001b50:	f000 f845 	bl	8001bde <_ZSt12__miter_baseIPiET_S1_>
 8001b54:	0003      	movs	r3, r0
 8001b56:	0018      	movs	r0, r3
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	b002      	add	sp, #8
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <_ZSt13__copy_move_aILb1EPiS0_ET1_T0_S2_S1_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8001b5e:	b5b0      	push	{r4, r5, r7, lr}
 8001b60:	b084      	sub	sp, #16
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	60f8      	str	r0, [r7, #12]
 8001b66:	60b9      	str	r1, [r7, #8]
 8001b68:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	0018      	movs	r0, r3
 8001b6e:	f7ff ff19 	bl	80019a4 <_ZSt12__niter_baseIPiET_S1_>
 8001b72:	0004      	movs	r4, r0
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	0018      	movs	r0, r3
 8001b78:	f7ff ff14 	bl	80019a4 <_ZSt12__niter_baseIPiET_S1_>
 8001b7c:	0005      	movs	r5, r0
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	0018      	movs	r0, r3
 8001b82:	f7ff ff0f 	bl	80019a4 <_ZSt12__niter_baseIPiET_S1_>
 8001b86:	0003      	movs	r3, r0
 8001b88:	001a      	movs	r2, r3
 8001b8a:	0029      	movs	r1, r5
 8001b8c:	0020      	movs	r0, r4
 8001b8e:	f000 f82f 	bl	8001bf0 <_ZSt14__copy_move_a1ILb1EPiS0_ET1_T0_S2_S1_>
 8001b92:	0002      	movs	r2, r0
 8001b94:	1d3b      	adds	r3, r7, #4
 8001b96:	0011      	movs	r1, r2
 8001b98:	0018      	movs	r0, r3
 8001b9a:	f000 f83a 	bl	8001c12 <_ZSt12__niter_wrapIPiET_RKS1_S1_>
 8001b9e:	0003      	movs	r3, r0
    }
 8001ba0:	0018      	movs	r0, r3
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	b004      	add	sp, #16
 8001ba6:	bdb0      	pop	{r4, r5, r7, pc}

08001ba8 <_ZSt14__copy_move_a2ILb1EPcS0_ET1_T0_S2_S1_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	60f8      	str	r0, [r7, #12]
 8001bb0:	60b9      	str	r1, [r7, #8]
 8001bb2:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 8001bb4:	687a      	ldr	r2, [r7, #4]
 8001bb6:	68b9      	ldr	r1, [r7, #8]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	0018      	movs	r0, r3
 8001bbc:	f000 f833 	bl	8001c26 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIcEEPT_PKS3_S6_S4_>
 8001bc0:	0003      	movs	r3, r0
    }
 8001bc2:	0018      	movs	r0, r3
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	b004      	add	sp, #16
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <_ZNKSt13move_iteratorIPiE4baseEv>:
      base() const
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b082      	sub	sp, #8
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	0018      	movs	r0, r3
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	b002      	add	sp, #8
 8001bdc:	bd80      	pop	{r7, pc}

08001bde <_ZSt12__miter_baseIPiET_S1_>:
    __miter_base(_Iterator __it)
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b082      	sub	sp, #8
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
    { return __it; }
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	0018      	movs	r0, r3
 8001bea:	46bd      	mov	sp, r7
 8001bec:	b002      	add	sp, #8
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <_ZSt14__copy_move_a1ILb1EPiS0_ET1_T0_S2_S1_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	60f8      	str	r0, [r7, #12]
 8001bf8:	60b9      	str	r1, [r7, #8]
 8001bfa:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	68b9      	ldr	r1, [r7, #8]
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	0018      	movs	r0, r3
 8001c04:	f000 f829 	bl	8001c5a <_ZSt14__copy_move_a2ILb1EPiS0_ET1_T0_S2_S1_>
 8001c08:	0003      	movs	r3, r0
 8001c0a:	0018      	movs	r0, r3
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	b004      	add	sp, #16
 8001c10:	bd80      	pop	{r7, pc}

08001c12 <_ZSt12__niter_wrapIPiET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8001c12:	b580      	push	{r7, lr}
 8001c14:	b082      	sub	sp, #8
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	6078      	str	r0, [r7, #4]
 8001c1a:	6039      	str	r1, [r7, #0]
    { return __res; }
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	0018      	movs	r0, r3
 8001c20:	46bd      	mov	sp, r7
 8001c22:	b002      	add	sp, #8
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIcEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b086      	sub	sp, #24
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	60f8      	str	r0, [r7, #12]
 8001c2e:	60b9      	str	r1, [r7, #8]
 8001c30:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8001c32:	68ba      	ldr	r2, [r7, #8]
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d005      	beq.n	8001c4c <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIcEEPT_PKS3_S6_S4_+0x26>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8001c40:	697a      	ldr	r2, [r7, #20]
 8001c42:	68f9      	ldr	r1, [r7, #12]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	0018      	movs	r0, r3
 8001c48:	f005 fd09 	bl	800765e <memmove>
	  return __result + _Num;
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	18d3      	adds	r3, r2, r3
	}
 8001c52:	0018      	movs	r0, r3
 8001c54:	46bd      	mov	sp, r7
 8001c56:	b006      	add	sp, #24
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <_ZSt14__copy_move_a2ILb1EPiS0_ET1_T0_S2_S1_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b084      	sub	sp, #16
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	60f8      	str	r0, [r7, #12]
 8001c62:	60b9      	str	r1, [r7, #8]
 8001c64:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	68b9      	ldr	r1, [r7, #8]
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	0018      	movs	r0, r3
 8001c6e:	f000 f805 	bl	8001c7c <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIiEEPT_PKS3_S6_S4_>
 8001c72:	0003      	movs	r3, r0
    }
 8001c74:	0018      	movs	r0, r3
 8001c76:	46bd      	mov	sp, r7
 8001c78:	b004      	add	sp, #16
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIiEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b086      	sub	sp, #24
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	60f8      	str	r0, [r7, #12]
 8001c84:	60b9      	str	r1, [r7, #8]
 8001c86:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8001c88:	68ba      	ldr	r2, [r7, #8]
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	109b      	asrs	r3, r3, #2
 8001c90:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d006      	beq.n	8001ca6 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIiEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	009a      	lsls	r2, r3, #2
 8001c9c:	68f9      	ldr	r1, [r7, #12]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	0018      	movs	r0, r3
 8001ca2:	f005 fcdc 	bl	800765e <memmove>
	  return __result + _Num;
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	687a      	ldr	r2, [r7, #4]
 8001cac:	18d3      	adds	r3, r2, r3
	}
 8001cae:	0018      	movs	r0, r3
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	b006      	add	sp, #24
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <_Z9recodeCyrPc>:
#include "lcd_i2c_lib.hpp"

uint8_t i2cLcdState { };

char *recodeCyr(char *charCyr) {
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b082      	sub	sp, #8
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]
	if (*charCyr == 'А') {
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	2bc0      	cmp	r3, #192	; 0xc0
 8001cc4:	d103      	bne.n	8001cce <_Z9recodeCyrPc+0x18>
		*charCyr = 'A';
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2241      	movs	r2, #65	; 0x41
 8001cca:	701a      	strb	r2, [r3, #0]
 8001ccc:	e1de      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'а') {
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	2be0      	cmp	r3, #224	; 0xe0
 8001cd4:	d103      	bne.n	8001cde <_Z9recodeCyrPc+0x28>
		*charCyr = 'a';
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2261      	movs	r2, #97	; 0x61
 8001cda:	701a      	strb	r2, [r3, #0]
 8001cdc:	e1d6      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Б') {
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	2bc1      	cmp	r3, #193	; 0xc1
 8001ce4:	d103      	bne.n	8001cee <_Z9recodeCyrPc+0x38>
		*charCyr = 0b10100000;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	22a0      	movs	r2, #160	; 0xa0
 8001cea:	701a      	strb	r2, [r3, #0]
 8001cec:	e1ce      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'б') {
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	2be1      	cmp	r3, #225	; 0xe1
 8001cf4:	d103      	bne.n	8001cfe <_Z9recodeCyrPc+0x48>
		*charCyr = 0b10110010;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	22b2      	movs	r2, #178	; 0xb2
 8001cfa:	701a      	strb	r2, [r3, #0]
 8001cfc:	e1c6      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'В') {
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	2bc2      	cmp	r3, #194	; 0xc2
 8001d04:	d103      	bne.n	8001d0e <_Z9recodeCyrPc+0x58>
		*charCyr = 'B';
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2242      	movs	r2, #66	; 0x42
 8001d0a:	701a      	strb	r2, [r3, #0]
 8001d0c:	e1be      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'в') {
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	2be2      	cmp	r3, #226	; 0xe2
 8001d14:	d103      	bne.n	8001d1e <_Z9recodeCyrPc+0x68>
		*charCyr = 0b10110011;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	22b3      	movs	r2, #179	; 0xb3
 8001d1a:	701a      	strb	r2, [r3, #0]
 8001d1c:	e1b6      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Г') {
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	2bc3      	cmp	r3, #195	; 0xc3
 8001d24:	d103      	bne.n	8001d2e <_Z9recodeCyrPc+0x78>
		*charCyr = 0b10100001;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	22a1      	movs	r2, #161	; 0xa1
 8001d2a:	701a      	strb	r2, [r3, #0]
 8001d2c:	e1ae      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'г') {
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	2be3      	cmp	r3, #227	; 0xe3
 8001d34:	d103      	bne.n	8001d3e <_Z9recodeCyrPc+0x88>
		*charCyr = 0b10110100;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	22b4      	movs	r2, #180	; 0xb4
 8001d3a:	701a      	strb	r2, [r3, #0]
 8001d3c:	e1a6      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Д') {
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	2bc4      	cmp	r3, #196	; 0xc4
 8001d44:	d103      	bne.n	8001d4e <_Z9recodeCyrPc+0x98>
		*charCyr = 0b11100000;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	22e0      	movs	r2, #224	; 0xe0
 8001d4a:	701a      	strb	r2, [r3, #0]
 8001d4c:	e19e      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'д') {
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	2be4      	cmp	r3, #228	; 0xe4
 8001d54:	d103      	bne.n	8001d5e <_Z9recodeCyrPc+0xa8>
		*charCyr = 0b11100011;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	22e3      	movs	r2, #227	; 0xe3
 8001d5a:	701a      	strb	r2, [r3, #0]
 8001d5c:	e196      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Е') {
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	2bc5      	cmp	r3, #197	; 0xc5
 8001d64:	d103      	bne.n	8001d6e <_Z9recodeCyrPc+0xb8>
		*charCyr = 'E';
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2245      	movs	r2, #69	; 0x45
 8001d6a:	701a      	strb	r2, [r3, #0]
 8001d6c:	e18e      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'е') {
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	2be5      	cmp	r3, #229	; 0xe5
 8001d74:	d103      	bne.n	8001d7e <_Z9recodeCyrPc+0xc8>
		*charCyr = 'e';
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2265      	movs	r2, #101	; 0x65
 8001d7a:	701a      	strb	r2, [r3, #0]
 8001d7c:	e186      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Ж') {
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	2bc6      	cmp	r3, #198	; 0xc6
 8001d84:	d103      	bne.n	8001d8e <_Z9recodeCyrPc+0xd8>
		*charCyr = 0b10100011;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	22a3      	movs	r2, #163	; 0xa3
 8001d8a:	701a      	strb	r2, [r3, #0]
 8001d8c:	e17e      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'ж') {
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	2be6      	cmp	r3, #230	; 0xe6
 8001d94:	d103      	bne.n	8001d9e <_Z9recodeCyrPc+0xe8>
		*charCyr = 0b10110110;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	22b6      	movs	r2, #182	; 0xb6
 8001d9a:	701a      	strb	r2, [r3, #0]
 8001d9c:	e176      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'З') {
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	2bc7      	cmp	r3, #199	; 0xc7
 8001da4:	d103      	bne.n	8001dae <_Z9recodeCyrPc+0xf8>
		*charCyr = 0b10100100;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	22a4      	movs	r2, #164	; 0xa4
 8001daa:	701a      	strb	r2, [r3, #0]
 8001dac:	e16e      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'з') {
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	2be7      	cmp	r3, #231	; 0xe7
 8001db4:	d103      	bne.n	8001dbe <_Z9recodeCyrPc+0x108>
		*charCyr = 0b10110111;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	22b7      	movs	r2, #183	; 0xb7
 8001dba:	701a      	strb	r2, [r3, #0]
 8001dbc:	e166      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'И') {
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	2bc8      	cmp	r3, #200	; 0xc8
 8001dc4:	d103      	bne.n	8001dce <_Z9recodeCyrPc+0x118>
		*charCyr = 0b10100101;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	22a5      	movs	r2, #165	; 0xa5
 8001dca:	701a      	strb	r2, [r3, #0]
 8001dcc:	e15e      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'и') {
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	2be8      	cmp	r3, #232	; 0xe8
 8001dd4:	d103      	bne.n	8001dde <_Z9recodeCyrPc+0x128>
		*charCyr = 0b10111000;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	22b8      	movs	r2, #184	; 0xb8
 8001dda:	701a      	strb	r2, [r3, #0]
 8001ddc:	e156      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Й') {
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	2bc9      	cmp	r3, #201	; 0xc9
 8001de4:	d103      	bne.n	8001dee <_Z9recodeCyrPc+0x138>
		*charCyr = 0b10100110;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	22a6      	movs	r2, #166	; 0xa6
 8001dea:	701a      	strb	r2, [r3, #0]
 8001dec:	e14e      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'й') {
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	2be9      	cmp	r3, #233	; 0xe9
 8001df4:	d103      	bne.n	8001dfe <_Z9recodeCyrPc+0x148>
		*charCyr = 0b10111001;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	22b9      	movs	r2, #185	; 0xb9
 8001dfa:	701a      	strb	r2, [r3, #0]
 8001dfc:	e146      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'К') {
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	2bca      	cmp	r3, #202	; 0xca
 8001e04:	d103      	bne.n	8001e0e <_Z9recodeCyrPc+0x158>
		*charCyr = 'K';
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	224b      	movs	r2, #75	; 0x4b
 8001e0a:	701a      	strb	r2, [r3, #0]
 8001e0c:	e13e      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'к') {
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	2bea      	cmp	r3, #234	; 0xea
 8001e14:	d103      	bne.n	8001e1e <_Z9recodeCyrPc+0x168>
		*charCyr = 0b10111010;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	22ba      	movs	r2, #186	; 0xba
 8001e1a:	701a      	strb	r2, [r3, #0]
 8001e1c:	e136      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Л') {
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	2bcb      	cmp	r3, #203	; 0xcb
 8001e24:	d103      	bne.n	8001e2e <_Z9recodeCyrPc+0x178>
		*charCyr = 0b10100111;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	22a7      	movs	r2, #167	; 0xa7
 8001e2a:	701a      	strb	r2, [r3, #0]
 8001e2c:	e12e      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'л') {
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	2beb      	cmp	r3, #235	; 0xeb
 8001e34:	d103      	bne.n	8001e3e <_Z9recodeCyrPc+0x188>
		*charCyr = 0b10111011;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	22bb      	movs	r2, #187	; 0xbb
 8001e3a:	701a      	strb	r2, [r3, #0]
 8001e3c:	e126      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'М') {
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	2bcc      	cmp	r3, #204	; 0xcc
 8001e44:	d103      	bne.n	8001e4e <_Z9recodeCyrPc+0x198>
		*charCyr = 'M';
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	224d      	movs	r2, #77	; 0x4d
 8001e4a:	701a      	strb	r2, [r3, #0]
 8001e4c:	e11e      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'м') {
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	2bec      	cmp	r3, #236	; 0xec
 8001e54:	d103      	bne.n	8001e5e <_Z9recodeCyrPc+0x1a8>
		*charCyr = 0b10111100;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	22bc      	movs	r2, #188	; 0xbc
 8001e5a:	701a      	strb	r2, [r3, #0]
 8001e5c:	e116      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Н') {
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	2bcd      	cmp	r3, #205	; 0xcd
 8001e64:	d103      	bne.n	8001e6e <_Z9recodeCyrPc+0x1b8>
		*charCyr = 'H';
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2248      	movs	r2, #72	; 0x48
 8001e6a:	701a      	strb	r2, [r3, #0]
 8001e6c:	e10e      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'н') {
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	2bed      	cmp	r3, #237	; 0xed
 8001e74:	d103      	bne.n	8001e7e <_Z9recodeCyrPc+0x1c8>
		*charCyr = 0b10111101;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	22bd      	movs	r2, #189	; 0xbd
 8001e7a:	701a      	strb	r2, [r3, #0]
 8001e7c:	e106      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'О') {
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	2bce      	cmp	r3, #206	; 0xce
 8001e84:	d103      	bne.n	8001e8e <_Z9recodeCyrPc+0x1d8>
		*charCyr = 'O';
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	224f      	movs	r2, #79	; 0x4f
 8001e8a:	701a      	strb	r2, [r3, #0]
 8001e8c:	e0fe      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'о') {
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	2bee      	cmp	r3, #238	; 0xee
 8001e94:	d103      	bne.n	8001e9e <_Z9recodeCyrPc+0x1e8>
		*charCyr = 'o';
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	226f      	movs	r2, #111	; 0x6f
 8001e9a:	701a      	strb	r2, [r3, #0]
 8001e9c:	e0f6      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'П') {
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	2bcf      	cmp	r3, #207	; 0xcf
 8001ea4:	d103      	bne.n	8001eae <_Z9recodeCyrPc+0x1f8>
		*charCyr = 0b10101000;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	22a8      	movs	r2, #168	; 0xa8
 8001eaa:	701a      	strb	r2, [r3, #0]
 8001eac:	e0ee      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'п') {
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	2bef      	cmp	r3, #239	; 0xef
 8001eb4:	d103      	bne.n	8001ebe <_Z9recodeCyrPc+0x208>
		*charCyr = 0b10111110;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	22be      	movs	r2, #190	; 0xbe
 8001eba:	701a      	strb	r2, [r3, #0]
 8001ebc:	e0e6      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Р') {
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	2bd0      	cmp	r3, #208	; 0xd0
 8001ec4:	d103      	bne.n	8001ece <_Z9recodeCyrPc+0x218>
		*charCyr = 'P';
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2250      	movs	r2, #80	; 0x50
 8001eca:	701a      	strb	r2, [r3, #0]
 8001ecc:	e0de      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'р') {
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	2bf0      	cmp	r3, #240	; 0xf0
 8001ed4:	d103      	bne.n	8001ede <_Z9recodeCyrPc+0x228>
		*charCyr = 'p';
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2270      	movs	r2, #112	; 0x70
 8001eda:	701a      	strb	r2, [r3, #0]
 8001edc:	e0d6      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'С') {
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	2bd1      	cmp	r3, #209	; 0xd1
 8001ee4:	d103      	bne.n	8001eee <_Z9recodeCyrPc+0x238>
		*charCyr = 'C';
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2243      	movs	r2, #67	; 0x43
 8001eea:	701a      	strb	r2, [r3, #0]
 8001eec:	e0ce      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'с') {
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	2bf1      	cmp	r3, #241	; 0xf1
 8001ef4:	d103      	bne.n	8001efe <_Z9recodeCyrPc+0x248>
		*charCyr = 'c';
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2263      	movs	r2, #99	; 0x63
 8001efa:	701a      	strb	r2, [r3, #0]
 8001efc:	e0c6      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Т') {
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	2bd2      	cmp	r3, #210	; 0xd2
 8001f04:	d103      	bne.n	8001f0e <_Z9recodeCyrPc+0x258>
		*charCyr = 'T';
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2254      	movs	r2, #84	; 0x54
 8001f0a:	701a      	strb	r2, [r3, #0]
 8001f0c:	e0be      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'т') {
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	781b      	ldrb	r3, [r3, #0]
 8001f12:	2bf2      	cmp	r3, #242	; 0xf2
 8001f14:	d103      	bne.n	8001f1e <_Z9recodeCyrPc+0x268>
		*charCyr = 0b10111111;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	22bf      	movs	r2, #191	; 0xbf
 8001f1a:	701a      	strb	r2, [r3, #0]
 8001f1c:	e0b6      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'У') {
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	2bd3      	cmp	r3, #211	; 0xd3
 8001f24:	d103      	bne.n	8001f2e <_Z9recodeCyrPc+0x278>
		*charCyr = 0b10101001;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	22a9      	movs	r2, #169	; 0xa9
 8001f2a:	701a      	strb	r2, [r3, #0]
 8001f2c:	e0ae      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'у') {
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	2bf3      	cmp	r3, #243	; 0xf3
 8001f34:	d103      	bne.n	8001f3e <_Z9recodeCyrPc+0x288>
		*charCyr = 'y';
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2279      	movs	r2, #121	; 0x79
 8001f3a:	701a      	strb	r2, [r3, #0]
 8001f3c:	e0a6      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Ф') {
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	2bd4      	cmp	r3, #212	; 0xd4
 8001f44:	d103      	bne.n	8001f4e <_Z9recodeCyrPc+0x298>
		*charCyr = 0b10101010;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	22aa      	movs	r2, #170	; 0xaa
 8001f4a:	701a      	strb	r2, [r3, #0]
 8001f4c:	e09e      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'ф') {
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	2bf4      	cmp	r3, #244	; 0xf4
 8001f54:	d103      	bne.n	8001f5e <_Z9recodeCyrPc+0x2a8>
		*charCyr = 0b11100100;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	22e4      	movs	r2, #228	; 0xe4
 8001f5a:	701a      	strb	r2, [r3, #0]
 8001f5c:	e096      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Х') {
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	2bd5      	cmp	r3, #213	; 0xd5
 8001f64:	d103      	bne.n	8001f6e <_Z9recodeCyrPc+0x2b8>
		*charCyr = 'X';
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2258      	movs	r2, #88	; 0x58
 8001f6a:	701a      	strb	r2, [r3, #0]
 8001f6c:	e08e      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'х') {
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	2bf5      	cmp	r3, #245	; 0xf5
 8001f74:	d103      	bne.n	8001f7e <_Z9recodeCyrPc+0x2c8>
		*charCyr = 'x';
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2278      	movs	r2, #120	; 0x78
 8001f7a:	701a      	strb	r2, [r3, #0]
 8001f7c:	e086      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Ц') {
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	2bd6      	cmp	r3, #214	; 0xd6
 8001f84:	d103      	bne.n	8001f8e <_Z9recodeCyrPc+0x2d8>
		*charCyr = 0b11100001;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	22e1      	movs	r2, #225	; 0xe1
 8001f8a:	701a      	strb	r2, [r3, #0]
 8001f8c:	e07e      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'ц') {
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	2bf6      	cmp	r3, #246	; 0xf6
 8001f94:	d103      	bne.n	8001f9e <_Z9recodeCyrPc+0x2e8>
		*charCyr = 0b11100101;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	22e5      	movs	r2, #229	; 0xe5
 8001f9a:	701a      	strb	r2, [r3, #0]
 8001f9c:	e076      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Ч') {
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	2bd7      	cmp	r3, #215	; 0xd7
 8001fa4:	d103      	bne.n	8001fae <_Z9recodeCyrPc+0x2f8>
		*charCyr = 0b10101011;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	22ab      	movs	r2, #171	; 0xab
 8001faa:	701a      	strb	r2, [r3, #0]
 8001fac:	e06e      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'ч') {
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	2bf7      	cmp	r3, #247	; 0xf7
 8001fb4:	d103      	bne.n	8001fbe <_Z9recodeCyrPc+0x308>
		*charCyr = 0b11000000;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	22c0      	movs	r2, #192	; 0xc0
 8001fba:	701a      	strb	r2, [r3, #0]
 8001fbc:	e066      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Ш') {
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	2bd8      	cmp	r3, #216	; 0xd8
 8001fc4:	d103      	bne.n	8001fce <_Z9recodeCyrPc+0x318>
		*charCyr = 0b10101100;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	22ac      	movs	r2, #172	; 0xac
 8001fca:	701a      	strb	r2, [r3, #0]
 8001fcc:	e05e      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'ш') {
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	2bf8      	cmp	r3, #248	; 0xf8
 8001fd4:	d103      	bne.n	8001fde <_Z9recodeCyrPc+0x328>
		*charCyr = 0b11000001;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	22c1      	movs	r2, #193	; 0xc1
 8001fda:	701a      	strb	r2, [r3, #0]
 8001fdc:	e056      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Щ') {
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	781b      	ldrb	r3, [r3, #0]
 8001fe2:	2bd9      	cmp	r3, #217	; 0xd9
 8001fe4:	d103      	bne.n	8001fee <_Z9recodeCyrPc+0x338>
		*charCyr = 0b11100010;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	22e2      	movs	r2, #226	; 0xe2
 8001fea:	701a      	strb	r2, [r3, #0]
 8001fec:	e04e      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'щ') {
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	2bf9      	cmp	r3, #249	; 0xf9
 8001ff4:	d103      	bne.n	8001ffe <_Z9recodeCyrPc+0x348>
		*charCyr = 0b11100110;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	22e6      	movs	r2, #230	; 0xe6
 8001ffa:	701a      	strb	r2, [r3, #0]
 8001ffc:	e046      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'ъ') {
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	2bfa      	cmp	r3, #250	; 0xfa
 8002004:	d103      	bne.n	800200e <_Z9recodeCyrPc+0x358>
		*charCyr = 0b11000010;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	22c2      	movs	r2, #194	; 0xc2
 800200a:	701a      	strb	r2, [r3, #0]
 800200c:	e03e      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'ы') {
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	2bfb      	cmp	r3, #251	; 0xfb
 8002014:	d103      	bne.n	800201e <_Z9recodeCyrPc+0x368>
		*charCyr = 0b11000011;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	22c3      	movs	r2, #195	; 0xc3
 800201a:	701a      	strb	r2, [r3, #0]
 800201c:	e036      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'ь') {
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	2bfc      	cmp	r3, #252	; 0xfc
 8002024:	d103      	bne.n	800202e <_Z9recodeCyrPc+0x378>
		*charCyr = 0b11000100;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	22c4      	movs	r2, #196	; 0xc4
 800202a:	701a      	strb	r2, [r3, #0]
 800202c:	e02e      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Э') {
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	2bdd      	cmp	r3, #221	; 0xdd
 8002034:	d103      	bne.n	800203e <_Z9recodeCyrPc+0x388>
		*charCyr = 0b10101111;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	22af      	movs	r2, #175	; 0xaf
 800203a:	701a      	strb	r2, [r3, #0]
 800203c:	e026      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'э') {
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	2bfd      	cmp	r3, #253	; 0xfd
 8002044:	d103      	bne.n	800204e <_Z9recodeCyrPc+0x398>
		*charCyr = 0b11000101;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	22c5      	movs	r2, #197	; 0xc5
 800204a:	701a      	strb	r2, [r3, #0]
 800204c:	e01e      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Ю') {
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	2bde      	cmp	r3, #222	; 0xde
 8002054:	d103      	bne.n	800205e <_Z9recodeCyrPc+0x3a8>
		*charCyr = 0b10110000;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	22b0      	movs	r2, #176	; 0xb0
 800205a:	701a      	strb	r2, [r3, #0]
 800205c:	e016      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'ю') {
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	2bfe      	cmp	r3, #254	; 0xfe
 8002064:	d103      	bne.n	800206e <_Z9recodeCyrPc+0x3b8>
		*charCyr = 0b11000110;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	22c6      	movs	r2, #198	; 0xc6
 800206a:	701a      	strb	r2, [r3, #0]
 800206c:	e00e      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Я') {
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	2bdf      	cmp	r3, #223	; 0xdf
 8002074:	d103      	bne.n	800207e <_Z9recodeCyrPc+0x3c8>
		*charCyr = 0b10110001;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	22b1      	movs	r2, #177	; 0xb1
 800207a:	701a      	strb	r2, [r3, #0]
 800207c:	e006      	b.n	800208c <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'я') {
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	2bff      	cmp	r3, #255	; 0xff
 8002084:	d102      	bne.n	800208c <_Z9recodeCyrPc+0x3d6>
		*charCyr = 0b11000111;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	22c7      	movs	r2, #199	; 0xc7
 800208a:	701a      	strb	r2, [r3, #0]
	}

	return charCyr;
 800208c:	687b      	ldr	r3, [r7, #4]
}
 800208e:	0018      	movs	r0, r3
 8002090:	46bd      	mov	sp, r7
 8002092:	b002      	add	sp, #8
 8002094:	bd80      	pop	{r7, pc}
	...

08002098 <_Z11sendLcdBytehh11I2CSettings>:
		}
	}
}
*/

void sendLcdByte(uint8_t bite, uint8_t rs, I2CSettings settings) {
 8002098:	b5b0      	push	{r4, r5, r7, lr}
 800209a:	b086      	sub	sp, #24
 800209c:	af00      	add	r7, sp, #0
 800209e:	0004      	movs	r4, r0
 80020a0:	0008      	movs	r0, r1
 80020a2:	1d39      	adds	r1, r7, #4
 80020a4:	600a      	str	r2, [r1, #0]
 80020a6:	604b      	str	r3, [r1, #4]
 80020a8:	210f      	movs	r1, #15
 80020aa:	187b      	adds	r3, r7, r1
 80020ac:	1c22      	adds	r2, r4, #0
 80020ae:	701a      	strb	r2, [r3, #0]
 80020b0:	240e      	movs	r4, #14
 80020b2:	193b      	adds	r3, r7, r4
 80020b4:	1c02      	adds	r2, r0, #0
 80020b6:	701a      	strb	r2, [r3, #0]
	uint8_t upperBite = bite & 0xF0;
 80020b8:	2517      	movs	r5, #23
 80020ba:	197b      	adds	r3, r7, r5
 80020bc:	0008      	movs	r0, r1
 80020be:	187a      	adds	r2, r7, r1
 80020c0:	7812      	ldrb	r2, [r2, #0]
 80020c2:	210f      	movs	r1, #15
 80020c4:	438a      	bics	r2, r1
 80020c6:	701a      	strb	r2, [r3, #0]
	uint8_t lowerBite = (bite << 4) & 0xF0;
 80020c8:	183b      	adds	r3, r7, r0
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	011a      	lsls	r2, r3, #4
 80020ce:	2016      	movs	r0, #22
 80020d0:	183b      	adds	r3, r7, r0
 80020d2:	701a      	strb	r2, [r3, #0]

	uint8_t ByteArr[4] {};
 80020d4:	2110      	movs	r1, #16
 80020d6:	187b      	adds	r3, r7, r1
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]

	ByteArr[0] = upperBite | rs | LED | EN;
 80020dc:	197a      	adds	r2, r7, r5
 80020de:	193b      	adds	r3, r7, r4
 80020e0:	7812      	ldrb	r2, [r2, #0]
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	220c      	movs	r2, #12
 80020ea:	4313      	orrs	r3, r2
 80020ec:	b2da      	uxtb	r2, r3
 80020ee:	187b      	adds	r3, r7, r1
 80020f0:	701a      	strb	r2, [r3, #0]
	ByteArr[1] = 0;
 80020f2:	187b      	adds	r3, r7, r1
 80020f4:	2200      	movs	r2, #0
 80020f6:	705a      	strb	r2, [r3, #1]
	ByteArr[2] = lowerBite | rs | LED | EN;
 80020f8:	183a      	adds	r2, r7, r0
 80020fa:	193b      	adds	r3, r7, r4
 80020fc:	7812      	ldrb	r2, [r2, #0]
 80020fe:	781b      	ldrb	r3, [r3, #0]
 8002100:	4313      	orrs	r3, r2
 8002102:	b2db      	uxtb	r3, r3
 8002104:	220c      	movs	r2, #12
 8002106:	4313      	orrs	r3, r2
 8002108:	b2da      	uxtb	r2, r3
 800210a:	187b      	adds	r3, r7, r1
 800210c:	709a      	strb	r2, [r3, #2]
	ByteArr[3] = 0;
 800210e:	000c      	movs	r4, r1
 8002110:	187b      	adds	r3, r7, r1
 8002112:	2200      	movs	r2, #0
 8002114:	70da      	strb	r2, [r3, #3]

	i2cLcdState = 1;
 8002116:	4b0a      	ldr	r3, [pc, #40]	; (8002140 <_Z11sendLcdBytehh11I2CSettings+0xa8>)
 8002118:	2201      	movs	r2, #1
 800211a:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(settings.hi2c, settings.i2cAddr, ByteArr, 4);
 800211c:	1d3b      	adds	r3, r7, #4
 800211e:	6818      	ldr	r0, [r3, #0]
 8002120:	1d3b      	adds	r3, r7, #4
 8002122:	791b      	ldrb	r3, [r3, #4]
 8002124:	b299      	uxth	r1, r3
 8002126:	193a      	adds	r2, r7, r4
 8002128:	2304      	movs	r3, #4
 800212a:	f001 fd0b 	bl	8003b44 <HAL_I2C_Master_Transmit_DMA>
	while (i2cLcdState == 1) {
 800212e:	4b04      	ldr	r3, [pc, #16]	; (8002140 <_Z11sendLcdBytehh11I2CSettings+0xa8>)
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	2b01      	cmp	r3, #1
 8002134:	d100      	bne.n	8002138 <_Z11sendLcdBytehh11I2CSettings+0xa0>
 8002136:	e7fa      	b.n	800212e <_Z11sendLcdBytehh11I2CSettings+0x96>
	}
}
 8002138:	46c0      	nop			; (mov r8, r8)
 800213a:	46bd      	mov	sp, r7
 800213c:	b006      	add	sp, #24
 800213e:	bdb0      	pop	{r4, r5, r7, pc}
 8002140:	2000008c 	.word	0x2000008c

08002144 <_Z10sendLcdStrPc11I2CSettings>:

void sendLcdStr(char *string, I2CSettings settings) {
 8002144:	b590      	push	{r4, r7, lr}
 8002146:	b087      	sub	sp, #28
 8002148:	af00      	add	r7, sp, #0
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	1d3b      	adds	r3, r7, #4
 800214e:	6019      	str	r1, [r3, #0]
 8002150:	605a      	str	r2, [r3, #4]
	while (*string) {
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d018      	beq.n	800218c <_Z10sendLcdStrPc11I2CSettings+0x48>
		char stringCopy = *string;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	781a      	ldrb	r2, [r3, #0]
 800215e:	2417      	movs	r4, #23
 8002160:	193b      	adds	r3, r7, r4
 8002162:	701a      	strb	r2, [r3, #0]
		stringCopy = *recodeCyr(&stringCopy);
 8002164:	193b      	adds	r3, r7, r4
 8002166:	0018      	movs	r0, r3
 8002168:	f7ff fda5 	bl	8001cb6 <_Z9recodeCyrPc>
 800216c:	0003      	movs	r3, r0
 800216e:	781a      	ldrb	r2, [r3, #0]
 8002170:	193b      	adds	r3, r7, r4
 8002172:	701a      	strb	r2, [r3, #0]
		sendLcdByte(uint8_t(stringCopy), 1, settings);
 8002174:	193b      	adds	r3, r7, r4
 8002176:	7818      	ldrb	r0, [r3, #0]
 8002178:	1d3b      	adds	r3, r7, #4
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	2101      	movs	r1, #1
 8002180:	f7ff ff8a 	bl	8002098 <_Z11sendLcdBytehh11I2CSettings>
		++string;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	3301      	adds	r3, #1
 8002188:	60fb      	str	r3, [r7, #12]
	while (*string) {
 800218a:	e7e2      	b.n	8002152 <_Z10sendLcdStrPc11I2CSettings+0xe>
	}
}
 800218c:	46c0      	nop			; (mov r8, r8)
 800218e:	46bd      	mov	sp, r7
 8002190:	b007      	add	sp, #28
 8002192:	bd90      	pop	{r4, r7, pc}

08002194 <_Z12sendLcdStrABPc11I2CSettingshh>:


void sendLcdStrAB(char *string, I2CSettings settings, uint8_t a, uint8_t b) {
 8002194:	b5b0      	push	{r4, r5, r7, lr}
 8002196:	b086      	sub	sp, #24
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	1d38      	adds	r0, r7, #4
 800219e:	6001      	str	r1, [r0, #0]
 80021a0:	6042      	str	r2, [r0, #4]
 80021a2:	001a      	movs	r2, r3
 80021a4:	1cfb      	adds	r3, r7, #3
 80021a6:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = a; i < b; ++i) {
 80021a8:	2317      	movs	r3, #23
 80021aa:	18fb      	adds	r3, r7, r3
 80021ac:	1cfa      	adds	r2, r7, #3
 80021ae:	7812      	ldrb	r2, [r2, #0]
 80021b0:	701a      	strb	r2, [r3, #0]
 80021b2:	2517      	movs	r5, #23
 80021b4:	197a      	adds	r2, r7, r5
 80021b6:	2320      	movs	r3, #32
 80021b8:	2108      	movs	r1, #8
 80021ba:	185b      	adds	r3, r3, r1
 80021bc:	19db      	adds	r3, r3, r7
 80021be:	7812      	ldrb	r2, [r2, #0]
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d21d      	bcs.n	8002202 <_Z12sendLcdStrABPc11I2CSettingshh+0x6e>
		char stringCopy = *string;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	781a      	ldrb	r2, [r3, #0]
 80021ca:	2416      	movs	r4, #22
 80021cc:	193b      	adds	r3, r7, r4
 80021ce:	701a      	strb	r2, [r3, #0]
		stringCopy = *recodeCyr(&stringCopy);
 80021d0:	193b      	adds	r3, r7, r4
 80021d2:	0018      	movs	r0, r3
 80021d4:	f7ff fd6f 	bl	8001cb6 <_Z9recodeCyrPc>
 80021d8:	0003      	movs	r3, r0
 80021da:	781a      	ldrb	r2, [r3, #0]
 80021dc:	193b      	adds	r3, r7, r4
 80021de:	701a      	strb	r2, [r3, #0]
		sendLcdByte(uint8_t(stringCopy), 1, settings);
 80021e0:	193b      	adds	r3, r7, r4
 80021e2:	7818      	ldrb	r0, [r3, #0]
 80021e4:	1d3b      	adds	r3, r7, #4
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	2101      	movs	r1, #1
 80021ec:	f7ff ff54 	bl	8002098 <_Z11sendLcdBytehh11I2CSettings>
		++string;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	3301      	adds	r3, #1
 80021f4:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = a; i < b; ++i) {
 80021f6:	197b      	adds	r3, r7, r5
 80021f8:	197a      	adds	r2, r7, r5
 80021fa:	7812      	ldrb	r2, [r2, #0]
 80021fc:	3201      	adds	r2, #1
 80021fe:	701a      	strb	r2, [r3, #0]
 8002200:	e7d7      	b.n	80021b2 <_Z12sendLcdStrABPc11I2CSettingshh+0x1e>
	}
}
 8002202:	46c0      	nop			; (mov r8, r8)
 8002204:	46bd      	mov	sp, r7
 8002206:	b006      	add	sp, #24
 8002208:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800220c <_Z8clearLcd11I2CSettings>:

void clearLcd(I2CSettings settings) {
 800220c:	b590      	push	{r4, r7, lr}
 800220e:	b085      	sub	sp, #20
 8002210:	af00      	add	r7, sp, #0
 8002212:	003b      	movs	r3, r7
 8002214:	6018      	str	r0, [r3, #0]
 8002216:	6059      	str	r1, [r3, #4]
	uint8_t ByteArr[4] { 4, 0, 20, 0 };
 8002218:	240c      	movs	r4, #12
 800221a:	193b      	adds	r3, r7, r4
 800221c:	4a0b      	ldr	r2, [pc, #44]	; (800224c <_Z8clearLcd11I2CSettings+0x40>)
 800221e:	601a      	str	r2, [r3, #0]

	i2cLcdState = 1;
 8002220:	4b0b      	ldr	r3, [pc, #44]	; (8002250 <_Z8clearLcd11I2CSettings+0x44>)
 8002222:	2201      	movs	r2, #1
 8002224:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(settings.hi2c, settings.i2cAddr, ByteArr, 4);
 8002226:	003b      	movs	r3, r7
 8002228:	6818      	ldr	r0, [r3, #0]
 800222a:	003b      	movs	r3, r7
 800222c:	791b      	ldrb	r3, [r3, #4]
 800222e:	b299      	uxth	r1, r3
 8002230:	193a      	adds	r2, r7, r4
 8002232:	2304      	movs	r3, #4
 8002234:	f001 fc86 	bl	8003b44 <HAL_I2C_Master_Transmit_DMA>
	while (i2cLcdState == 1) {
 8002238:	4b05      	ldr	r3, [pc, #20]	; (8002250 <_Z8clearLcd11I2CSettings+0x44>)
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	2b01      	cmp	r3, #1
 800223e:	d100      	bne.n	8002242 <_Z8clearLcd11I2CSettings+0x36>
 8002240:	e7fa      	b.n	8002238 <_Z8clearLcd11I2CSettings+0x2c>
	}
}
 8002242:	46c0      	nop			; (mov r8, r8)
 8002244:	46bd      	mov	sp, r7
 8002246:	b005      	add	sp, #20
 8002248:	bd90      	pop	{r4, r7, pc}
 800224a:	46c0      	nop			; (mov r8, r8)
 800224c:	00140004 	.word	0x00140004
 8002250:	2000008c 	.word	0x2000008c

08002254 <_Z12setDdramAddrh11I2CSettings>:

void setDdramAddr(uint8_t ddramAddr, I2CSettings settings) {
 8002254:	b5b0      	push	{r4, r5, r7, lr}
 8002256:	b086      	sub	sp, #24
 8002258:	af00      	add	r7, sp, #0
 800225a:	1d3b      	adds	r3, r7, #4
 800225c:	6019      	str	r1, [r3, #0]
 800225e:	605a      	str	r2, [r3, #4]
 8002260:	210f      	movs	r1, #15
 8002262:	187b      	adds	r3, r7, r1
 8002264:	1c02      	adds	r2, r0, #0
 8002266:	701a      	strb	r2, [r3, #0]
	uint8_t upperBite = (ddramAddr | 0x80) & 0xF0;
 8002268:	0008      	movs	r0, r1
 800226a:	187b      	adds	r3, r7, r1
 800226c:	781b      	ldrb	r3, [r3, #0]
 800226e:	2270      	movs	r2, #112	; 0x70
 8002270:	4013      	ands	r3, r2
 8002272:	b2da      	uxtb	r2, r3
 8002274:	2517      	movs	r5, #23
 8002276:	197b      	adds	r3, r7, r5
 8002278:	2180      	movs	r1, #128	; 0x80
 800227a:	4249      	negs	r1, r1
 800227c:	430a      	orrs	r2, r1
 800227e:	701a      	strb	r2, [r3, #0]
	uint8_t lowerBite = (ddramAddr << 4) & 0xF0;
 8002280:	183b      	adds	r3, r7, r0
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	011a      	lsls	r2, r3, #4
 8002286:	2116      	movs	r1, #22
 8002288:	187b      	adds	r3, r7, r1
 800228a:	701a      	strb	r2, [r3, #0]

	uint8_t ByteArr[4]{};
 800228c:	2410      	movs	r4, #16
 800228e:	193b      	adds	r3, r7, r4
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]

	ByteArr[0] = upperBite | EN;
 8002294:	197b      	adds	r3, r7, r5
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	2204      	movs	r2, #4
 800229a:	4313      	orrs	r3, r2
 800229c:	b2da      	uxtb	r2, r3
 800229e:	193b      	adds	r3, r7, r4
 80022a0:	701a      	strb	r2, [r3, #0]
	ByteArr[1] = 0;
 80022a2:	193b      	adds	r3, r7, r4
 80022a4:	2200      	movs	r2, #0
 80022a6:	705a      	strb	r2, [r3, #1]
	ByteArr[2] = lowerBite | EN;
 80022a8:	187b      	adds	r3, r7, r1
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	2204      	movs	r2, #4
 80022ae:	4313      	orrs	r3, r2
 80022b0:	b2da      	uxtb	r2, r3
 80022b2:	193b      	adds	r3, r7, r4
 80022b4:	709a      	strb	r2, [r3, #2]
	ByteArr[3] = 0;
 80022b6:	193b      	adds	r3, r7, r4
 80022b8:	2200      	movs	r2, #0
 80022ba:	70da      	strb	r2, [r3, #3]

	i2cLcdState = 1;
 80022bc:	4b0a      	ldr	r3, [pc, #40]	; (80022e8 <_Z12setDdramAddrh11I2CSettings+0x94>)
 80022be:	2201      	movs	r2, #1
 80022c0:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(settings.hi2c, settings.i2cAddr, ByteArr, 4);
 80022c2:	1d3b      	adds	r3, r7, #4
 80022c4:	6818      	ldr	r0, [r3, #0]
 80022c6:	1d3b      	adds	r3, r7, #4
 80022c8:	791b      	ldrb	r3, [r3, #4]
 80022ca:	b299      	uxth	r1, r3
 80022cc:	193a      	adds	r2, r7, r4
 80022ce:	2304      	movs	r3, #4
 80022d0:	f001 fc38 	bl	8003b44 <HAL_I2C_Master_Transmit_DMA>
	while (i2cLcdState == 1) {
 80022d4:	4b04      	ldr	r3, [pc, #16]	; (80022e8 <_Z12setDdramAddrh11I2CSettings+0x94>)
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d100      	bne.n	80022de <_Z12setDdramAddrh11I2CSettings+0x8a>
 80022dc:	e7fa      	b.n	80022d4 <_Z12setDdramAddrh11I2CSettings+0x80>
	}
}
 80022de:	46c0      	nop			; (mov r8, r8)
 80022e0:	46bd      	mov	sp, r7
 80022e2:	b006      	add	sp, #24
 80022e4:	bdb0      	pop	{r4, r5, r7, pc}
 80022e6:	46c0      	nop			; (mov r8, r8)
 80022e8:	2000008c 	.word	0x2000008c

080022ec <_Z7initLcd11I2CSettings>:

void initLcd(I2CSettings settings) {
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	003b      	movs	r3, r7
 80022f4:	6018      	str	r0, [r3, #0]
 80022f6:	6059      	str	r1, [r3, #4]
	HAL_Delay(50);
 80022f8:	2032      	movs	r0, #50	; 0x32
 80022fa:	f000 fedb 	bl	80030b4 <HAL_Delay>

	sendLcdByte(0b00110000, 0, settings);   // 8ми битный интерфейс
 80022fe:	003b      	movs	r3, r7
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	2100      	movs	r1, #0
 8002306:	2030      	movs	r0, #48	; 0x30
 8002308:	f7ff fec6 	bl	8002098 <_Z11sendLcdBytehh11I2CSettings>
	HAL_Delay(40);
 800230c:	2028      	movs	r0, #40	; 0x28
 800230e:	f000 fed1 	bl	80030b4 <HAL_Delay>

	sendLcdByte(0b00000010, 0, settings);   // установка курсора в начале строки
 8002312:	003b      	movs	r3, r7
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	2100      	movs	r1, #0
 800231a:	2002      	movs	r0, #2
 800231c:	f7ff febc 	bl	8002098 <_Z11sendLcdBytehh11I2CSettings>
	HAL_Delay(40);
 8002320:	2028      	movs	r0, #40	; 0x28
 8002322:	f000 fec7 	bl	80030b4 <HAL_Delay>

	sendLcdByte(0b00001100, 0, settings);   // нормальный режим работы, выкл курсор
 8002326:	003b      	movs	r3, r7
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	2100      	movs	r1, #0
 800232e:	200c      	movs	r0, #12
 8002330:	f7ff feb2 	bl	8002098 <_Z11sendLcdBytehh11I2CSettings>
	HAL_Delay(40);
 8002334:	2028      	movs	r0, #40	; 0x28
 8002336:	f000 febd 	bl	80030b4 <HAL_Delay>

	sendLcdByte(0b00000100, 0, settings);
 800233a:	003b      	movs	r3, r7
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	2100      	movs	r1, #0
 8002342:	2004      	movs	r0, #4
 8002344:	f7ff fea8 	bl	8002098 <_Z11sendLcdBytehh11I2CSettings>
	HAL_Delay(40);
 8002348:	2028      	movs	r0, #40	; 0x28
 800234a:	f000 feb3 	bl	80030b4 <HAL_Delay>

	sendLcdByte(0b00000001, 0, settings);   // очистка дисплея
 800234e:	003b      	movs	r3, r7
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	2100      	movs	r1, #0
 8002356:	2001      	movs	r0, #1
 8002358:	f7ff fe9e 	bl	8002098 <_Z11sendLcdBytehh11I2CSettings>
	HAL_Delay(2);
 800235c:	2002      	movs	r0, #2
 800235e:	f000 fea9 	bl	80030b4 <HAL_Delay>
}
 8002362:	46c0      	nop			; (mov r8, r8)
 8002364:	46bd      	mov	sp, r7
 8002366:	b002      	add	sp, #8
 8002368:	bd80      	pop	{r7, pc}
	...

0800236c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800236c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800236e:	b08b      	sub	sp, #44	; 0x2c
 8002370:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002372:	f000 fe3b 	bl	8002fec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002376:	f000 f899 	bl	80024ac <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800237a:	f000 f9d1 	bl	8002720 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 800237e:	f000 f9a9 	bl	80026d4 <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 8002382:	f000 f901 	bl	8002588 <_ZL12MX_I2C1_Initv>
  MX_TIM6_Init();
 8002386:	f000 f94b 	bl	8002620 <_ZL12MX_TIM6_Initv>
  MX_USART2_UART_Init();
 800238a:	f000 f96f 	bl	800266c <_ZL19MX_USART2_UART_Initv>
  /* USER CODE BEGIN 2 */
  I2CSettings i2cSettings { &hi2c1, 0x4E };
 800238e:	2120      	movs	r1, #32
 8002390:	187b      	adds	r3, r7, r1
 8002392:	4a3e      	ldr	r2, [pc, #248]	; (800248c <main+0x120>)
 8002394:	ca11      	ldmia	r2!, {r0, r4}
 8002396:	c311      	stmia	r3!, {r0, r4}
  initLcd(i2cSettings);
 8002398:	187b      	adds	r3, r7, r1
 800239a:	6818      	ldr	r0, [r3, #0]
 800239c:	6859      	ldr	r1, [r3, #4]
 800239e:	f7ff ffa5 	bl	80022ec <_Z7initLcd11I2CSettings>
  char line1[4] = "123";
 80023a2:	201c      	movs	r0, #28
 80023a4:	183b      	adds	r3, r7, r0
 80023a6:	4a3a      	ldr	r2, [pc, #232]	; (8002490 <main+0x124>)
 80023a8:	601a      	str	r2, [r3, #0]
  char line2[4] = "456";
 80023aa:	2418      	movs	r4, #24
 80023ac:	193b      	adds	r3, r7, r4
 80023ae:	4a39      	ldr	r2, [pc, #228]	; (8002494 <main+0x128>)
 80023b0:	601a      	str	r2, [r3, #0]
  char line3[4] = "789";
 80023b2:	2514      	movs	r5, #20
 80023b4:	197b      	adds	r3, r7, r5
 80023b6:	4a38      	ldr	r2, [pc, #224]	; (8002498 <main+0x12c>)
 80023b8:	601a      	str	r2, [r3, #0]
  char line4[7] = "101112";
 80023ba:	260c      	movs	r6, #12
 80023bc:	19bb      	adds	r3, r7, r6
 80023be:	4a37      	ldr	r2, [pc, #220]	; (800249c <main+0x130>)
 80023c0:	6811      	ldr	r1, [r2, #0]
 80023c2:	6019      	str	r1, [r3, #0]
 80023c4:	8891      	ldrh	r1, [r2, #4]
 80023c6:	8099      	strh	r1, [r3, #4]
 80023c8:	7992      	ldrb	r2, [r2, #6]
 80023ca:	719a      	strb	r2, [r3, #6]
  char line5[7] = "131415";
 80023cc:	1d3b      	adds	r3, r7, #4
 80023ce:	4a34      	ldr	r2, [pc, #208]	; (80024a0 <main+0x134>)
 80023d0:	6811      	ldr	r1, [r2, #0]
 80023d2:	6019      	str	r1, [r3, #0]
 80023d4:	8891      	ldrh	r1, [r2, #4]
 80023d6:	8099      	strh	r1, [r3, #4]
 80023d8:	7992      	ldrb	r2, [r2, #6]
 80023da:	719a      	strb	r2, [r3, #6]
  main_screen.setLine(line1);
 80023dc:	183a      	adds	r2, r7, r0
 80023de:	4b31      	ldr	r3, [pc, #196]	; (80024a4 <main+0x138>)
 80023e0:	0011      	movs	r1, r2
 80023e2:	0018      	movs	r0, r3
 80023e4:	f7fe fa8c 	bl	8000900 <_ZN6Screen7setLineEPc>
  main_screen.setLine(line2);
 80023e8:	193a      	adds	r2, r7, r4
 80023ea:	4b2e      	ldr	r3, [pc, #184]	; (80024a4 <main+0x138>)
 80023ec:	0011      	movs	r1, r2
 80023ee:	0018      	movs	r0, r3
 80023f0:	f7fe fa86 	bl	8000900 <_ZN6Screen7setLineEPc>
  main_screen.setLine(line3);
 80023f4:	197a      	adds	r2, r7, r5
 80023f6:	4b2b      	ldr	r3, [pc, #172]	; (80024a4 <main+0x138>)
 80023f8:	0011      	movs	r1, r2
 80023fa:	0018      	movs	r0, r3
 80023fc:	f7fe fa80 	bl	8000900 <_ZN6Screen7setLineEPc>
  main_screen.setLine(line4);
 8002400:	19ba      	adds	r2, r7, r6
 8002402:	4b28      	ldr	r3, [pc, #160]	; (80024a4 <main+0x138>)
 8002404:	0011      	movs	r1, r2
 8002406:	0018      	movs	r0, r3
 8002408:	f7fe fa7a 	bl	8000900 <_ZN6Screen7setLineEPc>
  main_screen.setLine(line5);
 800240c:	1d3a      	adds	r2, r7, #4
 800240e:	4b25      	ldr	r3, [pc, #148]	; (80024a4 <main+0x138>)
 8002410:	0011      	movs	r1, r2
 8002412:	0018      	movs	r0, r3
 8002414:	f7fe fa74 	bl	8000900 <_ZN6Screen7setLineEPc>
  main_screen.display();
 8002418:	4b22      	ldr	r3, [pc, #136]	; (80024a4 <main+0x138>)
 800241a:	0018      	movs	r0, r3
 800241c:	f7fe f956 	bl	80006cc <_ZN6Screen7displayEv>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		if (button_down.clicked() && button_down.getPrevSt() == 0) {
 8002420:	4b21      	ldr	r3, [pc, #132]	; (80024a8 <main+0x13c>)
 8002422:	0018      	movs	r0, r3
 8002424:	f7fd ff2e 	bl	8000284 <_ZN6Button7clickedEv>
 8002428:	1e03      	subs	r3, r0, #0
 800242a:	d007      	beq.n	800243c <main+0xd0>
 800242c:	4b1e      	ldr	r3, [pc, #120]	; (80024a8 <main+0x13c>)
 800242e:	0018      	movs	r0, r3
 8002430:	f7fd ff0f 	bl	8000252 <_ZN6Button9getPrevStEv>
 8002434:	1e03      	subs	r3, r0, #0
 8002436:	d101      	bne.n	800243c <main+0xd0>
 8002438:	2301      	movs	r3, #1
 800243a:	e000      	b.n	800243e <main+0xd2>
 800243c:	2300      	movs	r3, #0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d008      	beq.n	8002454 <main+0xe8>
			button_down.setPrevSt(1);
 8002442:	4b19      	ldr	r3, [pc, #100]	; (80024a8 <main+0x13c>)
 8002444:	2101      	movs	r1, #1
 8002446:	0018      	movs	r0, r3
 8002448:	f7fd ff0d 	bl	8000266 <_ZN6Button9setPrevStEh>
			main_screen.cursorDown();
 800244c:	4b15      	ldr	r3, [pc, #84]	; (80024a4 <main+0x138>)
 800244e:	0018      	movs	r0, r3
 8002450:	f7fe f854 	bl	80004fc <_ZN6Screen10cursorDownEv>
		}

		if (button_down.getPrevSt() == 1) {
 8002454:	4b14      	ldr	r3, [pc, #80]	; (80024a8 <main+0x13c>)
 8002456:	0018      	movs	r0, r3
 8002458:	f7fd fefb 	bl	8000252 <_ZN6Button9getPrevStEv>
 800245c:	0003      	movs	r3, r0
 800245e:	3b01      	subs	r3, #1
 8002460:	425a      	negs	r2, r3
 8002462:	4153      	adcs	r3, r2
 8002464:	b2db      	uxtb	r3, r3
 8002466:	2b00      	cmp	r3, #0
 8002468:	d0da      	beq.n	8002420 <main+0xb4>
			if (button_down.unclicked()) {
 800246a:	4b0f      	ldr	r3, [pc, #60]	; (80024a8 <main+0x13c>)
 800246c:	0018      	movs	r0, r3
 800246e:	f7fd ff4d 	bl	800030c <_ZN6Button9unclickedEv>
 8002472:	0003      	movs	r3, r0
 8002474:	1e5a      	subs	r2, r3, #1
 8002476:	4193      	sbcs	r3, r2
 8002478:	b2db      	uxtb	r3, r3
 800247a:	2b00      	cmp	r3, #0
 800247c:	d0d0      	beq.n	8002420 <main+0xb4>
				button_down.setPrevSt(0);
 800247e:	4b0a      	ldr	r3, [pc, #40]	; (80024a8 <main+0x13c>)
 8002480:	2100      	movs	r1, #0
 8002482:	0018      	movs	r0, r3
 8002484:	f7fd feef 	bl	8000266 <_ZN6Button9setPrevStEh>
		if (button_down.clicked() && button_down.getPrevSt() == 0) {
 8002488:	e7ca      	b.n	8002420 <main+0xb4>
 800248a:	46c0      	nop			; (mov r8, r8)
 800248c:	080079a8 	.word	0x080079a8
 8002490:	00333231 	.word	0x00333231
 8002494:	00363534 	.word	0x00363534
 8002498:	00393837 	.word	0x00393837
 800249c:	080079b0 	.word	0x080079b0
 80024a0:	080079b8 	.word	0x080079b8
 80024a4:	200002d0 	.word	0x200002d0
 80024a8:	200002c8 	.word	0x200002c8

080024ac <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024ac:	b590      	push	{r4, r7, lr}
 80024ae:	b095      	sub	sp, #84	; 0x54
 80024b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024b2:	2420      	movs	r4, #32
 80024b4:	193b      	adds	r3, r7, r4
 80024b6:	0018      	movs	r0, r3
 80024b8:	2330      	movs	r3, #48	; 0x30
 80024ba:	001a      	movs	r2, r3
 80024bc:	2100      	movs	r1, #0
 80024be:	f005 f8e1 	bl	8007684 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024c2:	2310      	movs	r3, #16
 80024c4:	18fb      	adds	r3, r7, r3
 80024c6:	0018      	movs	r0, r3
 80024c8:	2310      	movs	r3, #16
 80024ca:	001a      	movs	r2, r3
 80024cc:	2100      	movs	r1, #0
 80024ce:	f005 f8d9 	bl	8007684 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024d2:	003b      	movs	r3, r7
 80024d4:	0018      	movs	r0, r3
 80024d6:	2310      	movs	r3, #16
 80024d8:	001a      	movs	r2, r3
 80024da:	2100      	movs	r1, #0
 80024dc:	f005 f8d2 	bl	8007684 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80024e0:	0021      	movs	r1, r4
 80024e2:	187b      	adds	r3, r7, r1
 80024e4:	2202      	movs	r2, #2
 80024e6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024e8:	187b      	adds	r3, r7, r1
 80024ea:	2201      	movs	r2, #1
 80024ec:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80024ee:	187b      	adds	r3, r7, r1
 80024f0:	2210      	movs	r2, #16
 80024f2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024f4:	187b      	adds	r3, r7, r1
 80024f6:	2202      	movs	r2, #2
 80024f8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80024fa:	187b      	adds	r3, r7, r1
 80024fc:	2200      	movs	r2, #0
 80024fe:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8002500:	187b      	adds	r3, r7, r1
 8002502:	22a0      	movs	r2, #160	; 0xa0
 8002504:	0392      	lsls	r2, r2, #14
 8002506:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002508:	187b      	adds	r3, r7, r1
 800250a:	2200      	movs	r2, #0
 800250c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800250e:	187b      	adds	r3, r7, r1
 8002510:	0018      	movs	r0, r3
 8002512:	f003 f99f 	bl	8005854 <HAL_RCC_OscConfig>
 8002516:	0003      	movs	r3, r0
 8002518:	1e5a      	subs	r2, r3, #1
 800251a:	4193      	sbcs	r3, r2
 800251c:	b2db      	uxtb	r3, r3
 800251e:	2b00      	cmp	r3, #0
 8002520:	d001      	beq.n	8002526 <_Z18SystemClock_Configv+0x7a>
  {
    Error_Handler();
 8002522:	f000 f9d7 	bl	80028d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002526:	2110      	movs	r1, #16
 8002528:	187b      	adds	r3, r7, r1
 800252a:	2207      	movs	r2, #7
 800252c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800252e:	187b      	adds	r3, r7, r1
 8002530:	2202      	movs	r2, #2
 8002532:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002534:	187b      	adds	r3, r7, r1
 8002536:	2200      	movs	r2, #0
 8002538:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800253a:	187b      	adds	r3, r7, r1
 800253c:	2200      	movs	r2, #0
 800253e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002540:	187b      	adds	r3, r7, r1
 8002542:	2101      	movs	r1, #1
 8002544:	0018      	movs	r0, r3
 8002546:	f003 fc9f 	bl	8005e88 <HAL_RCC_ClockConfig>
 800254a:	0003      	movs	r3, r0
 800254c:	1e5a      	subs	r2, r3, #1
 800254e:	4193      	sbcs	r3, r2
 8002550:	b2db      	uxtb	r3, r3
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <_Z18SystemClock_Configv+0xae>
  {
    Error_Handler();
 8002556:	f000 f9bd 	bl	80028d4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800255a:	003b      	movs	r3, r7
 800255c:	2220      	movs	r2, #32
 800255e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8002560:	003b      	movs	r3, r7
 8002562:	2200      	movs	r2, #0
 8002564:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002566:	003b      	movs	r3, r7
 8002568:	0018      	movs	r0, r3
 800256a:	f003 fdd1 	bl	8006110 <HAL_RCCEx_PeriphCLKConfig>
 800256e:	0003      	movs	r3, r0
 8002570:	1e5a      	subs	r2, r3, #1
 8002572:	4193      	sbcs	r3, r2
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <_Z18SystemClock_Configv+0xd2>
  {
    Error_Handler();
 800257a:	f000 f9ab 	bl	80028d4 <Error_Handler>
  }
}
 800257e:	46c0      	nop			; (mov r8, r8)
 8002580:	46bd      	mov	sp, r7
 8002582:	b015      	add	sp, #84	; 0x54
 8002584:	bd90      	pop	{r4, r7, pc}
	...

08002588 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800258c:	4b21      	ldr	r3, [pc, #132]	; (8002614 <_ZL12MX_I2C1_Initv+0x8c>)
 800258e:	4a22      	ldr	r2, [pc, #136]	; (8002618 <_ZL12MX_I2C1_Initv+0x90>)
 8002590:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8002592:	4b20      	ldr	r3, [pc, #128]	; (8002614 <_ZL12MX_I2C1_Initv+0x8c>)
 8002594:	4a21      	ldr	r2, [pc, #132]	; (800261c <_ZL12MX_I2C1_Initv+0x94>)
 8002596:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002598:	4b1e      	ldr	r3, [pc, #120]	; (8002614 <_ZL12MX_I2C1_Initv+0x8c>)
 800259a:	2200      	movs	r2, #0
 800259c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800259e:	4b1d      	ldr	r3, [pc, #116]	; (8002614 <_ZL12MX_I2C1_Initv+0x8c>)
 80025a0:	2201      	movs	r2, #1
 80025a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80025a4:	4b1b      	ldr	r3, [pc, #108]	; (8002614 <_ZL12MX_I2C1_Initv+0x8c>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80025aa:	4b1a      	ldr	r3, [pc, #104]	; (8002614 <_ZL12MX_I2C1_Initv+0x8c>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80025b0:	4b18      	ldr	r3, [pc, #96]	; (8002614 <_ZL12MX_I2C1_Initv+0x8c>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80025b6:	4b17      	ldr	r3, [pc, #92]	; (8002614 <_ZL12MX_I2C1_Initv+0x8c>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80025bc:	4b15      	ldr	r3, [pc, #84]	; (8002614 <_ZL12MX_I2C1_Initv+0x8c>)
 80025be:	2200      	movs	r2, #0
 80025c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80025c2:	4b14      	ldr	r3, [pc, #80]	; (8002614 <_ZL12MX_I2C1_Initv+0x8c>)
 80025c4:	0018      	movs	r0, r3
 80025c6:	f001 fa27 	bl	8003a18 <HAL_I2C_Init>
 80025ca:	0003      	movs	r3, r0
 80025cc:	1e5a      	subs	r2, r3, #1
 80025ce:	4193      	sbcs	r3, r2
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <_ZL12MX_I2C1_Initv+0x52>
  {
    Error_Handler();
 80025d6:	f000 f97d 	bl	80028d4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80025da:	4b0e      	ldr	r3, [pc, #56]	; (8002614 <_ZL12MX_I2C1_Initv+0x8c>)
 80025dc:	2100      	movs	r1, #0
 80025de:	0018      	movs	r0, r3
 80025e0:	f003 f8a0 	bl	8005724 <HAL_I2CEx_ConfigAnalogFilter>
 80025e4:	0003      	movs	r3, r0
 80025e6:	1e5a      	subs	r2, r3, #1
 80025e8:	4193      	sbcs	r3, r2
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d001      	beq.n	80025f4 <_ZL12MX_I2C1_Initv+0x6c>
  {
    Error_Handler();
 80025f0:	f000 f970 	bl	80028d4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80025f4:	4b07      	ldr	r3, [pc, #28]	; (8002614 <_ZL12MX_I2C1_Initv+0x8c>)
 80025f6:	2100      	movs	r1, #0
 80025f8:	0018      	movs	r0, r3
 80025fa:	f003 f8df 	bl	80057bc <HAL_I2CEx_ConfigDigitalFilter>
 80025fe:	0003      	movs	r3, r0
 8002600:	1e5a      	subs	r2, r3, #1
 8002602:	4193      	sbcs	r3, r2
 8002604:	b2db      	uxtb	r3, r3
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <_ZL12MX_I2C1_Initv+0x86>
  {
    Error_Handler();
 800260a:	f000 f963 	bl	80028d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800260e:	46c0      	nop			; (mov r8, r8)
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}
 8002614:	20000090 	.word	0x20000090
 8002618:	40005400 	.word	0x40005400
 800261c:	2000090e 	.word	0x2000090e

08002620 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0
  /* USER CODE END TIM6_Init 0 */

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002624:	4b0e      	ldr	r3, [pc, #56]	; (8002660 <_ZL12MX_TIM6_Initv+0x40>)
 8002626:	4a0f      	ldr	r2, [pc, #60]	; (8002664 <_ZL12MX_TIM6_Initv+0x44>)
 8002628:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 23999;
 800262a:	4b0d      	ldr	r3, [pc, #52]	; (8002660 <_ZL12MX_TIM6_Initv+0x40>)
 800262c:	4a0e      	ldr	r2, [pc, #56]	; (8002668 <_ZL12MX_TIM6_Initv+0x48>)
 800262e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002630:	4b0b      	ldr	r3, [pc, #44]	; (8002660 <_ZL12MX_TIM6_Initv+0x40>)
 8002632:	2200      	movs	r2, #0
 8002634:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1;
 8002636:	4b0a      	ldr	r3, [pc, #40]	; (8002660 <_ZL12MX_TIM6_Initv+0x40>)
 8002638:	2201      	movs	r2, #1
 800263a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800263c:	4b08      	ldr	r3, [pc, #32]	; (8002660 <_ZL12MX_TIM6_Initv+0x40>)
 800263e:	2200      	movs	r2, #0
 8002640:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002642:	4b07      	ldr	r3, [pc, #28]	; (8002660 <_ZL12MX_TIM6_Initv+0x40>)
 8002644:	0018      	movs	r0, r3
 8002646:	f003 fe31 	bl	80062ac <HAL_TIM_Base_Init>
 800264a:	0003      	movs	r3, r0
 800264c:	1e5a      	subs	r2, r3, #1
 800264e:	4193      	sbcs	r3, r2
 8002650:	b2db      	uxtb	r3, r3
 8002652:	2b00      	cmp	r3, #0
 8002654:	d001      	beq.n	800265a <_ZL12MX_TIM6_Initv+0x3a>
  {
    Error_Handler();
 8002656:	f000 f93d 	bl	80028d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800265a:	46c0      	nop			; (mov r8, r8)
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	2000016c 	.word	0x2000016c
 8002664:	40001000 	.word	0x40001000
 8002668:	00005dbf 	.word	0x00005dbf

0800266c <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002670:	4b16      	ldr	r3, [pc, #88]	; (80026cc <_ZL19MX_USART2_UART_Initv+0x60>)
 8002672:	4a17      	ldr	r2, [pc, #92]	; (80026d0 <_ZL19MX_USART2_UART_Initv+0x64>)
 8002674:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8002676:	4b15      	ldr	r3, [pc, #84]	; (80026cc <_ZL19MX_USART2_UART_Initv+0x60>)
 8002678:	2296      	movs	r2, #150	; 0x96
 800267a:	0212      	lsls	r2, r2, #8
 800267c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800267e:	4b13      	ldr	r3, [pc, #76]	; (80026cc <_ZL19MX_USART2_UART_Initv+0x60>)
 8002680:	2200      	movs	r2, #0
 8002682:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002684:	4b11      	ldr	r3, [pc, #68]	; (80026cc <_ZL19MX_USART2_UART_Initv+0x60>)
 8002686:	2200      	movs	r2, #0
 8002688:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800268a:	4b10      	ldr	r3, [pc, #64]	; (80026cc <_ZL19MX_USART2_UART_Initv+0x60>)
 800268c:	2200      	movs	r2, #0
 800268e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002690:	4b0e      	ldr	r3, [pc, #56]	; (80026cc <_ZL19MX_USART2_UART_Initv+0x60>)
 8002692:	220c      	movs	r2, #12
 8002694:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002696:	4b0d      	ldr	r3, [pc, #52]	; (80026cc <_ZL19MX_USART2_UART_Initv+0x60>)
 8002698:	2200      	movs	r2, #0
 800269a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800269c:	4b0b      	ldr	r3, [pc, #44]	; (80026cc <_ZL19MX_USART2_UART_Initv+0x60>)
 800269e:	2200      	movs	r2, #0
 80026a0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80026a2:	4b0a      	ldr	r3, [pc, #40]	; (80026cc <_ZL19MX_USART2_UART_Initv+0x60>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80026a8:	4b08      	ldr	r3, [pc, #32]	; (80026cc <_ZL19MX_USART2_UART_Initv+0x60>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80026ae:	4b07      	ldr	r3, [pc, #28]	; (80026cc <_ZL19MX_USART2_UART_Initv+0x60>)
 80026b0:	0018      	movs	r0, r3
 80026b2:	f004 f881 	bl	80067b8 <HAL_UART_Init>
 80026b6:	0003      	movs	r3, r0
 80026b8:	1e5a      	subs	r2, r3, #1
 80026ba:	4193      	sbcs	r3, r2
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d001      	beq.n	80026c6 <_ZL19MX_USART2_UART_Initv+0x5a>
  {
    Error_Handler();
 80026c2:	f000 f907 	bl	80028d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80026c6:	46c0      	nop			; (mov r8, r8)
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	200001b4 	.word	0x200001b4
 80026d0:	40004400 	.word	0x40004400

080026d4 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80026da:	4b10      	ldr	r3, [pc, #64]	; (800271c <_ZL11MX_DMA_Initv+0x48>)
 80026dc:	695a      	ldr	r2, [r3, #20]
 80026de:	4b0f      	ldr	r3, [pc, #60]	; (800271c <_ZL11MX_DMA_Initv+0x48>)
 80026e0:	2101      	movs	r1, #1
 80026e2:	430a      	orrs	r2, r1
 80026e4:	615a      	str	r2, [r3, #20]
 80026e6:	4b0d      	ldr	r3, [pc, #52]	; (800271c <_ZL11MX_DMA_Initv+0x48>)
 80026e8:	695b      	ldr	r3, [r3, #20]
 80026ea:	2201      	movs	r2, #1
 80026ec:	4013      	ands	r3, r2
 80026ee:	607b      	str	r3, [r7, #4]
 80026f0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80026f2:	2200      	movs	r2, #0
 80026f4:	2100      	movs	r1, #0
 80026f6:	200a      	movs	r0, #10
 80026f8:	f000 fdac 	bl	8003254 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80026fc:	200a      	movs	r0, #10
 80026fe:	f000 fdbe 	bl	800327e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8002702:	2200      	movs	r2, #0
 8002704:	2100      	movs	r1, #0
 8002706:	200b      	movs	r0, #11
 8002708:	f000 fda4 	bl	8003254 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 800270c:	200b      	movs	r0, #11
 800270e:	f000 fdb6 	bl	800327e <HAL_NVIC_EnableIRQ>

}
 8002712:	46c0      	nop			; (mov r8, r8)
 8002714:	46bd      	mov	sp, r7
 8002716:	b002      	add	sp, #8
 8002718:	bd80      	pop	{r7, pc}
 800271a:	46c0      	nop			; (mov r8, r8)
 800271c:	40021000 	.word	0x40021000

08002720 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002720:	b590      	push	{r4, r7, lr}
 8002722:	b089      	sub	sp, #36	; 0x24
 8002724:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002726:	240c      	movs	r4, #12
 8002728:	193b      	adds	r3, r7, r4
 800272a:	0018      	movs	r0, r3
 800272c:	2314      	movs	r3, #20
 800272e:	001a      	movs	r2, r3
 8002730:	2100      	movs	r1, #0
 8002732:	f004 ffa7 	bl	8007684 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002736:	4b49      	ldr	r3, [pc, #292]	; (800285c <_ZL12MX_GPIO_Initv+0x13c>)
 8002738:	695a      	ldr	r2, [r3, #20]
 800273a:	4b48      	ldr	r3, [pc, #288]	; (800285c <_ZL12MX_GPIO_Initv+0x13c>)
 800273c:	2180      	movs	r1, #128	; 0x80
 800273e:	0289      	lsls	r1, r1, #10
 8002740:	430a      	orrs	r2, r1
 8002742:	615a      	str	r2, [r3, #20]
 8002744:	4b45      	ldr	r3, [pc, #276]	; (800285c <_ZL12MX_GPIO_Initv+0x13c>)
 8002746:	695a      	ldr	r2, [r3, #20]
 8002748:	2380      	movs	r3, #128	; 0x80
 800274a:	029b      	lsls	r3, r3, #10
 800274c:	4013      	ands	r3, r2
 800274e:	60bb      	str	r3, [r7, #8]
 8002750:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002752:	4b42      	ldr	r3, [pc, #264]	; (800285c <_ZL12MX_GPIO_Initv+0x13c>)
 8002754:	695a      	ldr	r2, [r3, #20]
 8002756:	4b41      	ldr	r3, [pc, #260]	; (800285c <_ZL12MX_GPIO_Initv+0x13c>)
 8002758:	2180      	movs	r1, #128	; 0x80
 800275a:	02c9      	lsls	r1, r1, #11
 800275c:	430a      	orrs	r2, r1
 800275e:	615a      	str	r2, [r3, #20]
 8002760:	4b3e      	ldr	r3, [pc, #248]	; (800285c <_ZL12MX_GPIO_Initv+0x13c>)
 8002762:	695a      	ldr	r2, [r3, #20]
 8002764:	2380      	movs	r3, #128	; 0x80
 8002766:	02db      	lsls	r3, r3, #11
 8002768:	4013      	ands	r3, r2
 800276a:	607b      	str	r3, [r7, #4]
 800276c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800276e:	4b3b      	ldr	r3, [pc, #236]	; (800285c <_ZL12MX_GPIO_Initv+0x13c>)
 8002770:	695a      	ldr	r2, [r3, #20]
 8002772:	4b3a      	ldr	r3, [pc, #232]	; (800285c <_ZL12MX_GPIO_Initv+0x13c>)
 8002774:	2180      	movs	r1, #128	; 0x80
 8002776:	0309      	lsls	r1, r1, #12
 8002778:	430a      	orrs	r2, r1
 800277a:	615a      	str	r2, [r3, #20]
 800277c:	4b37      	ldr	r3, [pc, #220]	; (800285c <_ZL12MX_GPIO_Initv+0x13c>)
 800277e:	695a      	ldr	r2, [r3, #20]
 8002780:	2380      	movs	r3, #128	; 0x80
 8002782:	031b      	lsls	r3, r3, #12
 8002784:	4013      	ands	r3, r2
 8002786:	603b      	str	r3, [r7, #0]
 8002788:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800278a:	23f0      	movs	r3, #240	; 0xf0
 800278c:	021b      	lsls	r3, r3, #8
 800278e:	4834      	ldr	r0, [pc, #208]	; (8002860 <_ZL12MX_GPIO_Initv+0x140>)
 8002790:	2200      	movs	r2, #0
 8002792:	0019      	movs	r1, r3
 8002794:	f001 f922 	bl	80039dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8002798:	23f0      	movs	r3, #240	; 0xf0
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	4831      	ldr	r0, [pc, #196]	; (8002864 <_ZL12MX_GPIO_Initv+0x144>)
 800279e:	2200      	movs	r2, #0
 80027a0:	0019      	movs	r1, r3
 80027a2:	f001 f91b 	bl	80039dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 80027a6:	23d8      	movs	r3, #216	; 0xd8
 80027a8:	0159      	lsls	r1, r3, #5
 80027aa:	2390      	movs	r3, #144	; 0x90
 80027ac:	05db      	lsls	r3, r3, #23
 80027ae:	2200      	movs	r2, #0
 80027b0:	0018      	movs	r0, r3
 80027b2:	f001 f913 	bl	80039dc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10;
 80027b6:	193b      	adds	r3, r7, r4
 80027b8:	4a2b      	ldr	r2, [pc, #172]	; (8002868 <_ZL12MX_GPIO_Initv+0x148>)
 80027ba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027bc:	193b      	adds	r3, r7, r4
 80027be:	2200      	movs	r2, #0
 80027c0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c2:	193b      	adds	r3, r7, r4
 80027c4:	2200      	movs	r2, #0
 80027c6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027c8:	193a      	adds	r2, r7, r4
 80027ca:	2390      	movs	r3, #144	; 0x90
 80027cc:	05db      	lsls	r3, r3, #23
 80027ce:	0011      	movs	r1, r2
 80027d0:	0018      	movs	r0, r3
 80027d2:	f000 ff93 	bl	80036fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80027d6:	0021      	movs	r1, r4
 80027d8:	187b      	adds	r3, r7, r1
 80027da:	22f0      	movs	r2, #240	; 0xf0
 80027dc:	0212      	lsls	r2, r2, #8
 80027de:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027e0:	000c      	movs	r4, r1
 80027e2:	193b      	adds	r3, r7, r4
 80027e4:	2201      	movs	r2, #1
 80027e6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e8:	193b      	adds	r3, r7, r4
 80027ea:	2200      	movs	r2, #0
 80027ec:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ee:	193b      	adds	r3, r7, r4
 80027f0:	2200      	movs	r2, #0
 80027f2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027f4:	193b      	adds	r3, r7, r4
 80027f6:	4a1a      	ldr	r2, [pc, #104]	; (8002860 <_ZL12MX_GPIO_Initv+0x140>)
 80027f8:	0019      	movs	r1, r3
 80027fa:	0010      	movs	r0, r2
 80027fc:	f000 ff7e 	bl	80036fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002800:	0021      	movs	r1, r4
 8002802:	187b      	adds	r3, r7, r1
 8002804:	22f0      	movs	r2, #240	; 0xf0
 8002806:	0092      	lsls	r2, r2, #2
 8002808:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800280a:	000c      	movs	r4, r1
 800280c:	193b      	adds	r3, r7, r4
 800280e:	2201      	movs	r2, #1
 8002810:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002812:	193b      	adds	r3, r7, r4
 8002814:	2200      	movs	r2, #0
 8002816:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002818:	193b      	adds	r3, r7, r4
 800281a:	2200      	movs	r2, #0
 800281c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800281e:	193b      	adds	r3, r7, r4
 8002820:	4a10      	ldr	r2, [pc, #64]	; (8002864 <_ZL12MX_GPIO_Initv+0x144>)
 8002822:	0019      	movs	r1, r3
 8002824:	0010      	movs	r0, r2
 8002826:	f000 ff69 	bl	80036fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 800282a:	0021      	movs	r1, r4
 800282c:	187b      	adds	r3, r7, r1
 800282e:	22d8      	movs	r2, #216	; 0xd8
 8002830:	0152      	lsls	r2, r2, #5
 8002832:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002834:	187b      	adds	r3, r7, r1
 8002836:	2201      	movs	r2, #1
 8002838:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283a:	187b      	adds	r3, r7, r1
 800283c:	2200      	movs	r2, #0
 800283e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002840:	187b      	adds	r3, r7, r1
 8002842:	2200      	movs	r2, #0
 8002844:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002846:	187a      	adds	r2, r7, r1
 8002848:	2390      	movs	r3, #144	; 0x90
 800284a:	05db      	lsls	r3, r3, #23
 800284c:	0011      	movs	r1, r2
 800284e:	0018      	movs	r0, r3
 8002850:	f000 ff54 	bl	80036fc <HAL_GPIO_Init>

}
 8002854:	46c0      	nop			; (mov r8, r8)
 8002856:	46bd      	mov	sp, r7
 8002858:	b009      	add	sp, #36	; 0x24
 800285a:	bd90      	pop	{r4, r7, pc}
 800285c:	40021000 	.word	0x40021000
 8002860:	48000400 	.word	0x48000400
 8002864:	48000800 	.word	0x48000800
 8002868:	00000401 	.word	0x00000401

0800286c <HAL_I2C_MasterTxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 800286c:	b580      	push	{r7, lr}
 800286e:	b082      	sub	sp, #8
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
	i2cLcdState = 0;
 8002874:	4b03      	ldr	r3, [pc, #12]	; (8002884 <HAL_I2C_MasterTxCpltCallback+0x18>)
 8002876:	2200      	movs	r2, #0
 8002878:	701a      	strb	r2, [r3, #0]
}
 800287a:	46c0      	nop			; (mov r8, r8)
 800287c:	46bd      	mov	sp, r7
 800287e:	b002      	add	sp, #8
 8002880:	bd80      	pop	{r7, pc}
 8002882:	46c0      	nop			; (mov r8, r8)
 8002884:	2000008c 	.word	0x2000008c

08002888 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]

}
 8002890:	46c0      	nop			; (mov r8, r8)
 8002892:	46bd      	mov	sp, r7
 8002894:	b002      	add	sp, #8
 8002896:	bd80      	pop	{r7, pc}

08002898 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]

}
 80028a0:	46c0      	nop			; (mov r8, r8)
 80028a2:	46bd      	mov	sp, r7
 80028a4:	b002      	add	sp, #8
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
	button_down.interrupt();
 80028b0:	4b06      	ldr	r3, [pc, #24]	; (80028cc <HAL_TIM_PeriodElapsedCallback+0x24>)
 80028b2:	0018      	movs	r0, r3
 80028b4:	f7fd fd6c 	bl	8000390 <_ZN6Button9interruptEv>
	++flag;
 80028b8:	4b05      	ldr	r3, [pc, #20]	; (80028d0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	3301      	adds	r3, #1
 80028be:	b2da      	uxtb	r2, r3
 80028c0:	4b03      	ldr	r3, [pc, #12]	; (80028d0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80028c2:	701a      	strb	r2, [r3, #0]
}
 80028c4:	46c0      	nop			; (mov r8, r8)
 80028c6:	46bd      	mov	sp, r7
 80028c8:	b002      	add	sp, #8
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	200002c8 	.word	0x200002c8
 80028d0:	200002c4 	.word	0x200002c4

080028d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028d8:	b672      	cpsid	i
}
 80028da:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80028dc:	e7fe      	b.n	80028dc <Error_Handler+0x8>

080028de <_ZN6ScreenD1Ev>:
#ifndef SRC_SCREEN_HPP_
#define SRC_SCREEN_HPP_

extern I2C_HandleTypeDef hi2c1;

class Screen {
 80028de:	b580      	push	{r7, lr}
 80028e0:	b082      	sub	sp, #8
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	6078      	str	r0, [r7, #4]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	331c      	adds	r3, #28
 80028ea:	0018      	movs	r0, r3
 80028ec:	f000 f855 	bl	800299a <_ZNSt6vectorIiSaIiEED1Ev>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	3310      	adds	r3, #16
 80028f4:	0018      	movs	r0, r3
 80028f6:	f000 f835 	bl	8002964 <_ZNSt6vectorIcSaIcEED1Ev>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	0018      	movs	r0, r3
 80028fe:	46bd      	mov	sp, r7
 8002900:	b002      	add	sp, #8
 8002902:	bd80      	pop	{r7, pc}

08002904 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	6039      	str	r1, [r7, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2b01      	cmp	r3, #1
 8002912:	d110      	bne.n	8002936 <_Z41__static_initialization_and_destruction_0ii+0x32>
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	4a0f      	ldr	r2, [pc, #60]	; (8002954 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d10c      	bne.n	8002936 <_Z41__static_initialization_and_destruction_0ii+0x32>
Button button_down(GPIOA, 0);
 800291c:	2390      	movs	r3, #144	; 0x90
 800291e:	05d9      	lsls	r1, r3, #23
 8002920:	4b0d      	ldr	r3, [pc, #52]	; (8002958 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8002922:	2200      	movs	r2, #0
 8002924:	0018      	movs	r0, r3
 8002926:	f7fd fc7b 	bl	8000220 <_ZN6ButtonC1EP12GPIO_TypeDefh>
Screen main_screen(&hi2c1, 0x4E);
 800292a:	490c      	ldr	r1, [pc, #48]	; (800295c <_Z41__static_initialization_and_destruction_0ii+0x58>)
 800292c:	4b0c      	ldr	r3, [pc, #48]	; (8002960 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 800292e:	224e      	movs	r2, #78	; 0x4e
 8002930:	0018      	movs	r0, r3
 8002932:	f7fd fd81 	bl	8000438 <_ZN6ScreenC1EP19__I2C_HandleTypeDefh>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d107      	bne.n	800294c <_Z41__static_initialization_and_destruction_0ii+0x48>
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	4a05      	ldr	r2, [pc, #20]	; (8002954 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d103      	bne.n	800294c <_Z41__static_initialization_and_destruction_0ii+0x48>
 8002944:	4b06      	ldr	r3, [pc, #24]	; (8002960 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8002946:	0018      	movs	r0, r3
 8002948:	f7ff ffc9 	bl	80028de <_ZN6ScreenD1Ev>
}
 800294c:	46c0      	nop			; (mov r8, r8)
 800294e:	46bd      	mov	sp, r7
 8002950:	b002      	add	sp, #8
 8002952:	bd80      	pop	{r7, pc}
 8002954:	0000ffff 	.word	0x0000ffff
 8002958:	200002c8 	.word	0x200002c8
 800295c:	20000090 	.word	0x20000090
 8002960:	200002d0 	.word	0x200002d0

08002964 <_ZNSt6vectorIcSaIcEED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8002964:	b5b0      	push	{r4, r5, r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681c      	ldr	r4, [r3, #0]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	0018      	movs	r0, r3
 8002978:	f7fe f88c 	bl	8000a94 <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 800297c:	0003      	movs	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 800297e:	001a      	movs	r2, r3
 8002980:	0029      	movs	r1, r5
 8002982:	0020      	movs	r0, r4
 8002984:	f7fe f88f 	bl	8000aa6 <_ZSt8_DestroyIPccEvT_S1_RSaIT0_E>
      }
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	0018      	movs	r0, r3
 800298c:	f000 f82d 	bl	80029ea <_ZNSt12_Vector_baseIcSaIcEED1Ev>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	0018      	movs	r0, r3
 8002994:	46bd      	mov	sp, r7
 8002996:	b002      	add	sp, #8
 8002998:	bdb0      	pop	{r4, r5, r7, pc}

0800299a <_ZNSt6vectorIiSaIiEED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 800299a:	b5b0      	push	{r4, r5, r7, lr}
 800299c:	b082      	sub	sp, #8
 800299e:	af00      	add	r7, sp, #0
 80029a0:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681c      	ldr	r4, [r3, #0]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	0018      	movs	r0, r3
 80029ae:	f7fe f8bc 	bl	8000b2a <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 80029b2:	0003      	movs	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80029b4:	001a      	movs	r2, r3
 80029b6:	0029      	movs	r1, r5
 80029b8:	0020      	movs	r0, r4
 80029ba:	f7fe f8bf 	bl	8000b3c <_ZSt8_DestroyIPiiEvT_S1_RSaIT0_E>
      }
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	0018      	movs	r0, r3
 80029c2:	f000 f838 	bl	8002a36 <_ZNSt12_Vector_baseIiSaIiEED1Ev>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	0018      	movs	r0, r3
 80029ca:	46bd      	mov	sp, r7
 80029cc:	b002      	add	sp, #8
 80029ce:	bdb0      	pop	{r4, r5, r7, pc}

080029d0 <_ZNSt12_Vector_baseIcSaIcEE12_Vector_implD1Ev>:
      struct _Vector_impl
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	0018      	movs	r0, r3
 80029dc:	f004 fddf 	bl	800759e <_ZNSaIcED1Ev>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	0018      	movs	r0, r3
 80029e4:	46bd      	mov	sp, r7
 80029e6:	b002      	add	sp, #8
 80029e8:	bd80      	pop	{r7, pc}

080029ea <_ZNSt12_Vector_baseIcSaIcEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b082      	sub	sp, #8
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	689a      	ldr	r2, [r3, #8]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	1ad3      	subs	r3, r2, r3
	_M_deallocate(_M_impl._M_start,
 8002a00:	001a      	movs	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	0018      	movs	r0, r3
 8002a06:	f7fe f832 	bl	8000a6e <_ZNSt12_Vector_baseIcSaIcEE13_M_deallocateEPcj>
      }
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	0018      	movs	r0, r3
 8002a0e:	f7ff ffdf 	bl	80029d0 <_ZNSt12_Vector_baseIcSaIcEE12_Vector_implD1Ev>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	0018      	movs	r0, r3
 8002a16:	46bd      	mov	sp, r7
 8002a18:	b002      	add	sp, #8
 8002a1a:	bd80      	pop	{r7, pc}

08002a1c <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implD1Ev>:
      struct _Vector_impl
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	0018      	movs	r0, r3
 8002a28:	f000 f81f 	bl	8002a6a <_ZNSaIiED1Ev>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	0018      	movs	r0, r3
 8002a30:	46bd      	mov	sp, r7
 8002a32:	b002      	add	sp, #8
 8002a34:	bd80      	pop	{r7, pc}

08002a36 <_ZNSt12_Vector_baseIiSaIiEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8002a36:	b580      	push	{r7, lr}
 8002a38:	b082      	sub	sp, #8
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	689a      	ldr	r2, [r3, #8]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8002a4e:	001a      	movs	r2, r3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	0018      	movs	r0, r3
 8002a54:	f7fe f856 	bl	8000b04 <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij>
      }
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	0018      	movs	r0, r3
 8002a5c:	f7ff ffde 	bl	8002a1c <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implD1Ev>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	0018      	movs	r0, r3
 8002a64:	46bd      	mov	sp, r7
 8002a66:	b002      	add	sp, #8
 8002a68:	bd80      	pop	{r7, pc}

08002a6a <_ZNSaIiED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8002a6a:	b580      	push	{r7, lr}
 8002a6c:	b082      	sub	sp, #8
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	6078      	str	r0, [r7, #4]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	0018      	movs	r0, r3
 8002a76:	f000 f805 	bl	8002a84 <_ZN9__gnu_cxx13new_allocatorIiED1Ev>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	b002      	add	sp, #8
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <_ZN9__gnu_cxx13new_allocatorIiED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	0018      	movs	r0, r3
 8002a90:	46bd      	mov	sp, r7
 8002a92:	b002      	add	sp, #8
 8002a94:	bd80      	pop	{r7, pc}
	...

08002a98 <_GLOBAL__sub_I_hi2c1>:
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	4b03      	ldr	r3, [pc, #12]	; (8002aac <_GLOBAL__sub_I_hi2c1+0x14>)
 8002a9e:	0019      	movs	r1, r3
 8002aa0:	2001      	movs	r0, #1
 8002aa2:	f7ff ff2f 	bl	8002904 <_Z41__static_initialization_and_destruction_0ii>
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	46c0      	nop			; (mov r8, r8)
 8002aac:	0000ffff 	.word	0x0000ffff

08002ab0 <_GLOBAL__sub_D_hi2c1>:
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	4b03      	ldr	r3, [pc, #12]	; (8002ac4 <_GLOBAL__sub_D_hi2c1+0x14>)
 8002ab6:	0019      	movs	r1, r3
 8002ab8:	2000      	movs	r0, #0
 8002aba:	f7ff ff23 	bl	8002904 <_Z41__static_initialization_and_destruction_0ii>
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	46c0      	nop			; (mov r8, r8)
 8002ac4:	0000ffff 	.word	0x0000ffff

08002ac8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ace:	4b0f      	ldr	r3, [pc, #60]	; (8002b0c <HAL_MspInit+0x44>)
 8002ad0:	699a      	ldr	r2, [r3, #24]
 8002ad2:	4b0e      	ldr	r3, [pc, #56]	; (8002b0c <HAL_MspInit+0x44>)
 8002ad4:	2101      	movs	r1, #1
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	619a      	str	r2, [r3, #24]
 8002ada:	4b0c      	ldr	r3, [pc, #48]	; (8002b0c <HAL_MspInit+0x44>)
 8002adc:	699b      	ldr	r3, [r3, #24]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	607b      	str	r3, [r7, #4]
 8002ae4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ae6:	4b09      	ldr	r3, [pc, #36]	; (8002b0c <HAL_MspInit+0x44>)
 8002ae8:	69da      	ldr	r2, [r3, #28]
 8002aea:	4b08      	ldr	r3, [pc, #32]	; (8002b0c <HAL_MspInit+0x44>)
 8002aec:	2180      	movs	r1, #128	; 0x80
 8002aee:	0549      	lsls	r1, r1, #21
 8002af0:	430a      	orrs	r2, r1
 8002af2:	61da      	str	r2, [r3, #28]
 8002af4:	4b05      	ldr	r3, [pc, #20]	; (8002b0c <HAL_MspInit+0x44>)
 8002af6:	69da      	ldr	r2, [r3, #28]
 8002af8:	2380      	movs	r3, #128	; 0x80
 8002afa:	055b      	lsls	r3, r3, #21
 8002afc:	4013      	ands	r3, r2
 8002afe:	603b      	str	r3, [r7, #0]
 8002b00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b02:	46c0      	nop			; (mov r8, r8)
 8002b04:	46bd      	mov	sp, r7
 8002b06:	b002      	add	sp, #8
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	46c0      	nop			; (mov r8, r8)
 8002b0c:	40021000 	.word	0x40021000

08002b10 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002b10:	b590      	push	{r4, r7, lr}
 8002b12:	b08b      	sub	sp, #44	; 0x2c
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b18:	2414      	movs	r4, #20
 8002b1a:	193b      	adds	r3, r7, r4
 8002b1c:	0018      	movs	r0, r3
 8002b1e:	2314      	movs	r3, #20
 8002b20:	001a      	movs	r2, r3
 8002b22:	2100      	movs	r1, #0
 8002b24:	f004 fdae 	bl	8007684 <memset>
  if(hi2c->Instance==I2C1)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a46      	ldr	r2, [pc, #280]	; (8002c48 <HAL_I2C_MspInit+0x138>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d000      	beq.n	8002b34 <HAL_I2C_MspInit+0x24>
 8002b32:	e085      	b.n	8002c40 <HAL_I2C_MspInit+0x130>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b34:	4b45      	ldr	r3, [pc, #276]	; (8002c4c <HAL_I2C_MspInit+0x13c>)
 8002b36:	695a      	ldr	r2, [r3, #20]
 8002b38:	4b44      	ldr	r3, [pc, #272]	; (8002c4c <HAL_I2C_MspInit+0x13c>)
 8002b3a:	2180      	movs	r1, #128	; 0x80
 8002b3c:	02c9      	lsls	r1, r1, #11
 8002b3e:	430a      	orrs	r2, r1
 8002b40:	615a      	str	r2, [r3, #20]
 8002b42:	4b42      	ldr	r3, [pc, #264]	; (8002c4c <HAL_I2C_MspInit+0x13c>)
 8002b44:	695a      	ldr	r2, [r3, #20]
 8002b46:	2380      	movs	r3, #128	; 0x80
 8002b48:	02db      	lsls	r3, r3, #11
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	613b      	str	r3, [r7, #16]
 8002b4e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b50:	0021      	movs	r1, r4
 8002b52:	187b      	adds	r3, r7, r1
 8002b54:	22c0      	movs	r2, #192	; 0xc0
 8002b56:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b58:	187b      	adds	r3, r7, r1
 8002b5a:	2212      	movs	r2, #18
 8002b5c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5e:	187b      	adds	r3, r7, r1
 8002b60:	2200      	movs	r2, #0
 8002b62:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b64:	187b      	adds	r3, r7, r1
 8002b66:	2203      	movs	r2, #3
 8002b68:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002b6a:	187b      	adds	r3, r7, r1
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b70:	187b      	adds	r3, r7, r1
 8002b72:	4a37      	ldr	r2, [pc, #220]	; (8002c50 <HAL_I2C_MspInit+0x140>)
 8002b74:	0019      	movs	r1, r3
 8002b76:	0010      	movs	r0, r2
 8002b78:	f000 fdc0 	bl	80036fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b7c:	4b33      	ldr	r3, [pc, #204]	; (8002c4c <HAL_I2C_MspInit+0x13c>)
 8002b7e:	69da      	ldr	r2, [r3, #28]
 8002b80:	4b32      	ldr	r3, [pc, #200]	; (8002c4c <HAL_I2C_MspInit+0x13c>)
 8002b82:	2180      	movs	r1, #128	; 0x80
 8002b84:	0389      	lsls	r1, r1, #14
 8002b86:	430a      	orrs	r2, r1
 8002b88:	61da      	str	r2, [r3, #28]
 8002b8a:	4b30      	ldr	r3, [pc, #192]	; (8002c4c <HAL_I2C_MspInit+0x13c>)
 8002b8c:	69da      	ldr	r2, [r3, #28]
 8002b8e:	2380      	movs	r3, #128	; 0x80
 8002b90:	039b      	lsls	r3, r3, #14
 8002b92:	4013      	ands	r3, r2
 8002b94:	60fb      	str	r3, [r7, #12]
 8002b96:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 8002b98:	4b2e      	ldr	r3, [pc, #184]	; (8002c54 <HAL_I2C_MspInit+0x144>)
 8002b9a:	4a2f      	ldr	r2, [pc, #188]	; (8002c58 <HAL_I2C_MspInit+0x148>)
 8002b9c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b9e:	4b2d      	ldr	r3, [pc, #180]	; (8002c54 <HAL_I2C_MspInit+0x144>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ba4:	4b2b      	ldr	r3, [pc, #172]	; (8002c54 <HAL_I2C_MspInit+0x144>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002baa:	4b2a      	ldr	r3, [pc, #168]	; (8002c54 <HAL_I2C_MspInit+0x144>)
 8002bac:	2280      	movs	r2, #128	; 0x80
 8002bae:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002bb0:	4b28      	ldr	r3, [pc, #160]	; (8002c54 <HAL_I2C_MspInit+0x144>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002bb6:	4b27      	ldr	r3, [pc, #156]	; (8002c54 <HAL_I2C_MspInit+0x144>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002bbc:	4b25      	ldr	r3, [pc, #148]	; (8002c54 <HAL_I2C_MspInit+0x144>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002bc2:	4b24      	ldr	r3, [pc, #144]	; (8002c54 <HAL_I2C_MspInit+0x144>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002bc8:	4b22      	ldr	r3, [pc, #136]	; (8002c54 <HAL_I2C_MspInit+0x144>)
 8002bca:	0018      	movs	r0, r3
 8002bcc:	f000 fb74 	bl	80032b8 <HAL_DMA_Init>
 8002bd0:	1e03      	subs	r3, r0, #0
 8002bd2:	d001      	beq.n	8002bd8 <HAL_I2C_MspInit+0xc8>
    {
      Error_Handler();
 8002bd4:	f7ff fe7e 	bl	80028d4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	4a1e      	ldr	r2, [pc, #120]	; (8002c54 <HAL_I2C_MspInit+0x144>)
 8002bdc:	63da      	str	r2, [r3, #60]	; 0x3c
 8002bde:	4b1d      	ldr	r3, [pc, #116]	; (8002c54 <HAL_I2C_MspInit+0x144>)
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8002be4:	4b1d      	ldr	r3, [pc, #116]	; (8002c5c <HAL_I2C_MspInit+0x14c>)
 8002be6:	4a1e      	ldr	r2, [pc, #120]	; (8002c60 <HAL_I2C_MspInit+0x150>)
 8002be8:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002bea:	4b1c      	ldr	r3, [pc, #112]	; (8002c5c <HAL_I2C_MspInit+0x14c>)
 8002bec:	2210      	movs	r2, #16
 8002bee:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bf0:	4b1a      	ldr	r3, [pc, #104]	; (8002c5c <HAL_I2C_MspInit+0x14c>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002bf6:	4b19      	ldr	r3, [pc, #100]	; (8002c5c <HAL_I2C_MspInit+0x14c>)
 8002bf8:	2280      	movs	r2, #128	; 0x80
 8002bfa:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002bfc:	4b17      	ldr	r3, [pc, #92]	; (8002c5c <HAL_I2C_MspInit+0x14c>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c02:	4b16      	ldr	r3, [pc, #88]	; (8002c5c <HAL_I2C_MspInit+0x14c>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002c08:	4b14      	ldr	r3, [pc, #80]	; (8002c5c <HAL_I2C_MspInit+0x14c>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002c0e:	4b13      	ldr	r3, [pc, #76]	; (8002c5c <HAL_I2C_MspInit+0x14c>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002c14:	4b11      	ldr	r3, [pc, #68]	; (8002c5c <HAL_I2C_MspInit+0x14c>)
 8002c16:	0018      	movs	r0, r3
 8002c18:	f000 fb4e 	bl	80032b8 <HAL_DMA_Init>
 8002c1c:	1e03      	subs	r3, r0, #0
 8002c1e:	d001      	beq.n	8002c24 <HAL_I2C_MspInit+0x114>
    {
      Error_Handler();
 8002c20:	f7ff fe58 	bl	80028d4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	4a0d      	ldr	r2, [pc, #52]	; (8002c5c <HAL_I2C_MspInit+0x14c>)
 8002c28:	639a      	str	r2, [r3, #56]	; 0x38
 8002c2a:	4b0c      	ldr	r3, [pc, #48]	; (8002c5c <HAL_I2C_MspInit+0x14c>)
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8002c30:	2200      	movs	r2, #0
 8002c32:	2100      	movs	r1, #0
 8002c34:	2017      	movs	r0, #23
 8002c36:	f000 fb0d 	bl	8003254 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8002c3a:	2017      	movs	r0, #23
 8002c3c:	f000 fb1f 	bl	800327e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002c40:	46c0      	nop			; (mov r8, r8)
 8002c42:	46bd      	mov	sp, r7
 8002c44:	b00b      	add	sp, #44	; 0x2c
 8002c46:	bd90      	pop	{r4, r7, pc}
 8002c48:	40005400 	.word	0x40005400
 8002c4c:	40021000 	.word	0x40021000
 8002c50:	48000400 	.word	0x48000400
 8002c54:	200000e4 	.word	0x200000e4
 8002c58:	40020030 	.word	0x40020030
 8002c5c:	20000128 	.word	0x20000128
 8002c60:	4002001c 	.word	0x4002001c

08002c64 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b084      	sub	sp, #16
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a0d      	ldr	r2, [pc, #52]	; (8002ca8 <HAL_TIM_Base_MspInit+0x44>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d113      	bne.n	8002c9e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002c76:	4b0d      	ldr	r3, [pc, #52]	; (8002cac <HAL_TIM_Base_MspInit+0x48>)
 8002c78:	69da      	ldr	r2, [r3, #28]
 8002c7a:	4b0c      	ldr	r3, [pc, #48]	; (8002cac <HAL_TIM_Base_MspInit+0x48>)
 8002c7c:	2110      	movs	r1, #16
 8002c7e:	430a      	orrs	r2, r1
 8002c80:	61da      	str	r2, [r3, #28]
 8002c82:	4b0a      	ldr	r3, [pc, #40]	; (8002cac <HAL_TIM_Base_MspInit+0x48>)
 8002c84:	69db      	ldr	r3, [r3, #28]
 8002c86:	2210      	movs	r2, #16
 8002c88:	4013      	ands	r3, r2
 8002c8a:	60fb      	str	r3, [r7, #12]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8002c8e:	2200      	movs	r2, #0
 8002c90:	2100      	movs	r1, #0
 8002c92:	2011      	movs	r0, #17
 8002c94:	f000 fade 	bl	8003254 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8002c98:	2011      	movs	r0, #17
 8002c9a:	f000 faf0 	bl	800327e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002c9e:	46c0      	nop			; (mov r8, r8)
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	b004      	add	sp, #16
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	46c0      	nop			; (mov r8, r8)
 8002ca8:	40001000 	.word	0x40001000
 8002cac:	40021000 	.word	0x40021000

08002cb0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002cb0:	b590      	push	{r4, r7, lr}
 8002cb2:	b08b      	sub	sp, #44	; 0x2c
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cb8:	2414      	movs	r4, #20
 8002cba:	193b      	adds	r3, r7, r4
 8002cbc:	0018      	movs	r0, r3
 8002cbe:	2314      	movs	r3, #20
 8002cc0:	001a      	movs	r2, r3
 8002cc2:	2100      	movs	r1, #0
 8002cc4:	f004 fcde 	bl	8007684 <memset>
  if(huart->Instance==USART2)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a47      	ldr	r2, [pc, #284]	; (8002dec <HAL_UART_MspInit+0x13c>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d000      	beq.n	8002cd4 <HAL_UART_MspInit+0x24>
 8002cd2:	e086      	b.n	8002de2 <HAL_UART_MspInit+0x132>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002cd4:	4b46      	ldr	r3, [pc, #280]	; (8002df0 <HAL_UART_MspInit+0x140>)
 8002cd6:	69da      	ldr	r2, [r3, #28]
 8002cd8:	4b45      	ldr	r3, [pc, #276]	; (8002df0 <HAL_UART_MspInit+0x140>)
 8002cda:	2180      	movs	r1, #128	; 0x80
 8002cdc:	0289      	lsls	r1, r1, #10
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	61da      	str	r2, [r3, #28]
 8002ce2:	4b43      	ldr	r3, [pc, #268]	; (8002df0 <HAL_UART_MspInit+0x140>)
 8002ce4:	69da      	ldr	r2, [r3, #28]
 8002ce6:	2380      	movs	r3, #128	; 0x80
 8002ce8:	029b      	lsls	r3, r3, #10
 8002cea:	4013      	ands	r3, r2
 8002cec:	613b      	str	r3, [r7, #16]
 8002cee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cf0:	4b3f      	ldr	r3, [pc, #252]	; (8002df0 <HAL_UART_MspInit+0x140>)
 8002cf2:	695a      	ldr	r2, [r3, #20]
 8002cf4:	4b3e      	ldr	r3, [pc, #248]	; (8002df0 <HAL_UART_MspInit+0x140>)
 8002cf6:	2180      	movs	r1, #128	; 0x80
 8002cf8:	0289      	lsls	r1, r1, #10
 8002cfa:	430a      	orrs	r2, r1
 8002cfc:	615a      	str	r2, [r3, #20]
 8002cfe:	4b3c      	ldr	r3, [pc, #240]	; (8002df0 <HAL_UART_MspInit+0x140>)
 8002d00:	695a      	ldr	r2, [r3, #20]
 8002d02:	2380      	movs	r3, #128	; 0x80
 8002d04:	029b      	lsls	r3, r3, #10
 8002d06:	4013      	ands	r3, r2
 8002d08:	60fb      	str	r3, [r7, #12]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002d0c:	0021      	movs	r1, r4
 8002d0e:	187b      	adds	r3, r7, r1
 8002d10:	220c      	movs	r2, #12
 8002d12:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d14:	187b      	adds	r3, r7, r1
 8002d16:	2202      	movs	r2, #2
 8002d18:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d1a:	187b      	adds	r3, r7, r1
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d20:	187b      	adds	r3, r7, r1
 8002d22:	2203      	movs	r2, #3
 8002d24:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002d26:	187b      	adds	r3, r7, r1
 8002d28:	2201      	movs	r2, #1
 8002d2a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d2c:	187a      	adds	r2, r7, r1
 8002d2e:	2390      	movs	r3, #144	; 0x90
 8002d30:	05db      	lsls	r3, r3, #23
 8002d32:	0011      	movs	r1, r2
 8002d34:	0018      	movs	r0, r3
 8002d36:	f000 fce1 	bl	80036fc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 8002d3a:	4b2e      	ldr	r3, [pc, #184]	; (8002df4 <HAL_UART_MspInit+0x144>)
 8002d3c:	4a2e      	ldr	r2, [pc, #184]	; (8002df8 <HAL_UART_MspInit+0x148>)
 8002d3e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d40:	4b2c      	ldr	r3, [pc, #176]	; (8002df4 <HAL_UART_MspInit+0x144>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d46:	4b2b      	ldr	r3, [pc, #172]	; (8002df4 <HAL_UART_MspInit+0x144>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002d4c:	4b29      	ldr	r3, [pc, #164]	; (8002df4 <HAL_UART_MspInit+0x144>)
 8002d4e:	2280      	movs	r2, #128	; 0x80
 8002d50:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d52:	4b28      	ldr	r3, [pc, #160]	; (8002df4 <HAL_UART_MspInit+0x144>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d58:	4b26      	ldr	r3, [pc, #152]	; (8002df4 <HAL_UART_MspInit+0x144>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002d5e:	4b25      	ldr	r3, [pc, #148]	; (8002df4 <HAL_UART_MspInit+0x144>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002d64:	4b23      	ldr	r3, [pc, #140]	; (8002df4 <HAL_UART_MspInit+0x144>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002d6a:	4b22      	ldr	r3, [pc, #136]	; (8002df4 <HAL_UART_MspInit+0x144>)
 8002d6c:	0018      	movs	r0, r3
 8002d6e:	f000 faa3 	bl	80032b8 <HAL_DMA_Init>
 8002d72:	1e03      	subs	r3, r0, #0
 8002d74:	d001      	beq.n	8002d7a <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8002d76:	f7ff fdad 	bl	80028d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4a1d      	ldr	r2, [pc, #116]	; (8002df4 <HAL_UART_MspInit+0x144>)
 8002d7e:	675a      	str	r2, [r3, #116]	; 0x74
 8002d80:	4b1c      	ldr	r3, [pc, #112]	; (8002df4 <HAL_UART_MspInit+0x144>)
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 8002d86:	4b1d      	ldr	r3, [pc, #116]	; (8002dfc <HAL_UART_MspInit+0x14c>)
 8002d88:	4a1d      	ldr	r2, [pc, #116]	; (8002e00 <HAL_UART_MspInit+0x150>)
 8002d8a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d8c:	4b1b      	ldr	r3, [pc, #108]	; (8002dfc <HAL_UART_MspInit+0x14c>)
 8002d8e:	2210      	movs	r2, #16
 8002d90:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d92:	4b1a      	ldr	r3, [pc, #104]	; (8002dfc <HAL_UART_MspInit+0x14c>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d98:	4b18      	ldr	r3, [pc, #96]	; (8002dfc <HAL_UART_MspInit+0x14c>)
 8002d9a:	2280      	movs	r2, #128	; 0x80
 8002d9c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d9e:	4b17      	ldr	r3, [pc, #92]	; (8002dfc <HAL_UART_MspInit+0x14c>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002da4:	4b15      	ldr	r3, [pc, #84]	; (8002dfc <HAL_UART_MspInit+0x14c>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002daa:	4b14      	ldr	r3, [pc, #80]	; (8002dfc <HAL_UART_MspInit+0x14c>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002db0:	4b12      	ldr	r3, [pc, #72]	; (8002dfc <HAL_UART_MspInit+0x14c>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002db6:	4b11      	ldr	r3, [pc, #68]	; (8002dfc <HAL_UART_MspInit+0x14c>)
 8002db8:	0018      	movs	r0, r3
 8002dba:	f000 fa7d 	bl	80032b8 <HAL_DMA_Init>
 8002dbe:	1e03      	subs	r3, r0, #0
 8002dc0:	d001      	beq.n	8002dc6 <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 8002dc2:	f7ff fd87 	bl	80028d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a0c      	ldr	r2, [pc, #48]	; (8002dfc <HAL_UART_MspInit+0x14c>)
 8002dca:	671a      	str	r2, [r3, #112]	; 0x70
 8002dcc:	4b0b      	ldr	r3, [pc, #44]	; (8002dfc <HAL_UART_MspInit+0x14c>)
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	2100      	movs	r1, #0
 8002dd6:	201c      	movs	r0, #28
 8002dd8:	f000 fa3c 	bl	8003254 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002ddc:	201c      	movs	r0, #28
 8002dde:	f000 fa4e 	bl	800327e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002de2:	46c0      	nop			; (mov r8, r8)
 8002de4:	46bd      	mov	sp, r7
 8002de6:	b00b      	add	sp, #44	; 0x2c
 8002de8:	bd90      	pop	{r4, r7, pc}
 8002dea:	46c0      	nop			; (mov r8, r8)
 8002dec:	40004400 	.word	0x40004400
 8002df0:	40021000 	.word	0x40021000
 8002df4:	2000023c 	.word	0x2000023c
 8002df8:	40020058 	.word	0x40020058
 8002dfc:	20000280 	.word	0x20000280
 8002e00:	40020044 	.word	0x40020044

08002e04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002e08:	e7fe      	b.n	8002e08 <NMI_Handler+0x4>

08002e0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e0a:	b580      	push	{r7, lr}
 8002e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e0e:	e7fe      	b.n	8002e0e <HardFault_Handler+0x4>

08002e10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002e14:	46c0      	nop			; (mov r8, r8)
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}

08002e1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e1a:	b580      	push	{r7, lr}
 8002e1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e1e:	46c0      	nop			; (mov r8, r8)
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e28:	f000 f928 	bl	800307c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e2c:	46c0      	nop			; (mov r8, r8)
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
	...

08002e34 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002e38:	4b05      	ldr	r3, [pc, #20]	; (8002e50 <DMA1_Channel2_3_IRQHandler+0x1c>)
 8002e3a:	0018      	movs	r0, r3
 8002e3c:	f000 fb67 	bl	800350e <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002e40:	4b04      	ldr	r3, [pc, #16]	; (8002e54 <DMA1_Channel2_3_IRQHandler+0x20>)
 8002e42:	0018      	movs	r0, r3
 8002e44:	f000 fb63 	bl	800350e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8002e48:	46c0      	nop			; (mov r8, r8)
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	46c0      	nop			; (mov r8, r8)
 8002e50:	20000128 	.word	0x20000128
 8002e54:	200000e4 	.word	0x200000e4

08002e58 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002e5c:	4b05      	ldr	r3, [pc, #20]	; (8002e74 <DMA1_Channel4_5_IRQHandler+0x1c>)
 8002e5e:	0018      	movs	r0, r3
 8002e60:	f000 fb55 	bl	800350e <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002e64:	4b04      	ldr	r3, [pc, #16]	; (8002e78 <DMA1_Channel4_5_IRQHandler+0x20>)
 8002e66:	0018      	movs	r0, r3
 8002e68:	f000 fb51 	bl	800350e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8002e6c:	46c0      	nop			; (mov r8, r8)
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	46c0      	nop			; (mov r8, r8)
 8002e74:	20000280 	.word	0x20000280
 8002e78:	2000023c 	.word	0x2000023c

08002e7c <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002e80:	4b03      	ldr	r3, [pc, #12]	; (8002e90 <TIM6_IRQHandler+0x14>)
 8002e82:	0018      	movs	r0, r3
 8002e84:	f003 fadc 	bl	8006440 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8002e88:	46c0      	nop			; (mov r8, r8)
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	46c0      	nop			; (mov r8, r8)
 8002e90:	2000016c 	.word	0x2000016c

08002e94 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 global interrupt.
  */
void I2C1_IRQHandler(void)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8002e98:	4b09      	ldr	r3, [pc, #36]	; (8002ec0 <I2C1_IRQHandler+0x2c>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	699a      	ldr	r2, [r3, #24]
 8002e9e:	23e0      	movs	r3, #224	; 0xe0
 8002ea0:	00db      	lsls	r3, r3, #3
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	d004      	beq.n	8002eb0 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8002ea6:	4b06      	ldr	r3, [pc, #24]	; (8002ec0 <I2C1_IRQHandler+0x2c>)
 8002ea8:	0018      	movs	r0, r3
 8002eaa:	f000 ff6b 	bl	8003d84 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8002eae:	e003      	b.n	8002eb8 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8002eb0:	4b03      	ldr	r3, [pc, #12]	; (8002ec0 <I2C1_IRQHandler+0x2c>)
 8002eb2:	0018      	movs	r0, r3
 8002eb4:	f000 ff4c 	bl	8003d50 <HAL_I2C_EV_IRQHandler>
}
 8002eb8:	46c0      	nop			; (mov r8, r8)
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	46c0      	nop			; (mov r8, r8)
 8002ec0:	20000090 	.word	0x20000090

08002ec4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002ec8:	4b03      	ldr	r3, [pc, #12]	; (8002ed8 <USART2_IRQHandler+0x14>)
 8002eca:	0018      	movs	r0, r3
 8002ecc:	f003 fcc8 	bl	8006860 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002ed0:	46c0      	nop			; (mov r8, r8)
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	46c0      	nop			; (mov r8, r8)
 8002ed8:	200001b4 	.word	0x200001b4

08002edc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
	return 1;
 8002ee0:	2301      	movs	r3, #1
}
 8002ee2:	0018      	movs	r0, r3
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <_kill>:

int _kill(int pid, int sig)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
 8002ef0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002ef2:	f004 fb6d 	bl	80075d0 <__errno>
 8002ef6:	0003      	movs	r3, r0
 8002ef8:	2216      	movs	r2, #22
 8002efa:	601a      	str	r2, [r3, #0]
	return -1;
 8002efc:	2301      	movs	r3, #1
 8002efe:	425b      	negs	r3, r3
}
 8002f00:	0018      	movs	r0, r3
 8002f02:	46bd      	mov	sp, r7
 8002f04:	b002      	add	sp, #8
 8002f06:	bd80      	pop	{r7, pc}

08002f08 <_exit>:

void _exit (int status)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b082      	sub	sp, #8
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002f10:	2301      	movs	r3, #1
 8002f12:	425a      	negs	r2, r3
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	0011      	movs	r1, r2
 8002f18:	0018      	movs	r0, r3
 8002f1a:	f7ff ffe5 	bl	8002ee8 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002f1e:	e7fe      	b.n	8002f1e <_exit+0x16>

08002f20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b086      	sub	sp, #24
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f28:	4a14      	ldr	r2, [pc, #80]	; (8002f7c <_sbrk+0x5c>)
 8002f2a:	4b15      	ldr	r3, [pc, #84]	; (8002f80 <_sbrk+0x60>)
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f34:	4b13      	ldr	r3, [pc, #76]	; (8002f84 <_sbrk+0x64>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d102      	bne.n	8002f42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f3c:	4b11      	ldr	r3, [pc, #68]	; (8002f84 <_sbrk+0x64>)
 8002f3e:	4a12      	ldr	r2, [pc, #72]	; (8002f88 <_sbrk+0x68>)
 8002f40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f42:	4b10      	ldr	r3, [pc, #64]	; (8002f84 <_sbrk+0x64>)
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	18d3      	adds	r3, r2, r3
 8002f4a:	693a      	ldr	r2, [r7, #16]
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d207      	bcs.n	8002f60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f50:	f004 fb3e 	bl	80075d0 <__errno>
 8002f54:	0003      	movs	r3, r0
 8002f56:	220c      	movs	r2, #12
 8002f58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	425b      	negs	r3, r3
 8002f5e:	e009      	b.n	8002f74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f60:	4b08      	ldr	r3, [pc, #32]	; (8002f84 <_sbrk+0x64>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f66:	4b07      	ldr	r3, [pc, #28]	; (8002f84 <_sbrk+0x64>)
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	18d2      	adds	r2, r2, r3
 8002f6e:	4b05      	ldr	r3, [pc, #20]	; (8002f84 <_sbrk+0x64>)
 8002f70:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002f72:	68fb      	ldr	r3, [r7, #12]
}
 8002f74:	0018      	movs	r0, r3
 8002f76:	46bd      	mov	sp, r7
 8002f78:	b006      	add	sp, #24
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	20002000 	.word	0x20002000
 8002f80:	00000400 	.word	0x00000400
 8002f84:	20000330 	.word	0x20000330
 8002f88:	20000350 	.word	0x20000350

08002f8c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002f90:	46c0      	nop			; (mov r8, r8)
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
	...

08002f98 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002f98:	480d      	ldr	r0, [pc, #52]	; (8002fd0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002f9a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002f9c:	f7ff fff6 	bl	8002f8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002fa0:	480c      	ldr	r0, [pc, #48]	; (8002fd4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002fa2:	490d      	ldr	r1, [pc, #52]	; (8002fd8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002fa4:	4a0d      	ldr	r2, [pc, #52]	; (8002fdc <LoopForever+0xe>)
  movs r3, #0
 8002fa6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fa8:	e002      	b.n	8002fb0 <LoopCopyDataInit>

08002faa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002faa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fae:	3304      	adds	r3, #4

08002fb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fb4:	d3f9      	bcc.n	8002faa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fb6:	4a0a      	ldr	r2, [pc, #40]	; (8002fe0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002fb8:	4c0a      	ldr	r4, [pc, #40]	; (8002fe4 <LoopForever+0x16>)
  movs r3, #0
 8002fba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fbc:	e001      	b.n	8002fc2 <LoopFillZerobss>

08002fbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fc0:	3204      	adds	r2, #4

08002fc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fc4:	d3fb      	bcc.n	8002fbe <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002fc6:	f004 fb09 	bl	80075dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002fca:	f7ff f9cf 	bl	800236c <main>

08002fce <LoopForever>:

LoopForever:
    b LoopForever
 8002fce:	e7fe      	b.n	8002fce <LoopForever>
  ldr   r0, =_estack
 8002fd0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002fd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fd8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002fdc:	08007a08 	.word	0x08007a08
  ldr r2, =_sbss
 8002fe0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002fe4:	2000034c 	.word	0x2000034c

08002fe8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002fe8:	e7fe      	b.n	8002fe8 <ADC1_IRQHandler>
	...

08002fec <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ff0:	4b07      	ldr	r3, [pc, #28]	; (8003010 <HAL_Init+0x24>)
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	4b06      	ldr	r3, [pc, #24]	; (8003010 <HAL_Init+0x24>)
 8002ff6:	2110      	movs	r1, #16
 8002ff8:	430a      	orrs	r2, r1
 8002ffa:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002ffc:	2000      	movs	r0, #0
 8002ffe:	f000 f809 	bl	8003014 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003002:	f7ff fd61 	bl	8002ac8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003006:	2300      	movs	r3, #0
}
 8003008:	0018      	movs	r0, r3
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	46c0      	nop			; (mov r8, r8)
 8003010:	40022000 	.word	0x40022000

08003014 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003014:	b590      	push	{r4, r7, lr}
 8003016:	b083      	sub	sp, #12
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800301c:	4b14      	ldr	r3, [pc, #80]	; (8003070 <HAL_InitTick+0x5c>)
 800301e:	681c      	ldr	r4, [r3, #0]
 8003020:	4b14      	ldr	r3, [pc, #80]	; (8003074 <HAL_InitTick+0x60>)
 8003022:	781b      	ldrb	r3, [r3, #0]
 8003024:	0019      	movs	r1, r3
 8003026:	23fa      	movs	r3, #250	; 0xfa
 8003028:	0098      	lsls	r0, r3, #2
 800302a:	f7fd f86d 	bl	8000108 <__udivsi3>
 800302e:	0003      	movs	r3, r0
 8003030:	0019      	movs	r1, r3
 8003032:	0020      	movs	r0, r4
 8003034:	f7fd f868 	bl	8000108 <__udivsi3>
 8003038:	0003      	movs	r3, r0
 800303a:	0018      	movs	r0, r3
 800303c:	f000 f92f 	bl	800329e <HAL_SYSTICK_Config>
 8003040:	1e03      	subs	r3, r0, #0
 8003042:	d001      	beq.n	8003048 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	e00f      	b.n	8003068 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2b03      	cmp	r3, #3
 800304c:	d80b      	bhi.n	8003066 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800304e:	6879      	ldr	r1, [r7, #4]
 8003050:	2301      	movs	r3, #1
 8003052:	425b      	negs	r3, r3
 8003054:	2200      	movs	r2, #0
 8003056:	0018      	movs	r0, r3
 8003058:	f000 f8fc 	bl	8003254 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800305c:	4b06      	ldr	r3, [pc, #24]	; (8003078 <HAL_InitTick+0x64>)
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8003062:	2300      	movs	r3, #0
 8003064:	e000      	b.n	8003068 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
}
 8003068:	0018      	movs	r0, r3
 800306a:	46bd      	mov	sp, r7
 800306c:	b003      	add	sp, #12
 800306e:	bd90      	pop	{r4, r7, pc}
 8003070:	20000000 	.word	0x20000000
 8003074:	20000008 	.word	0x20000008
 8003078:	20000004 	.word	0x20000004

0800307c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003080:	4b05      	ldr	r3, [pc, #20]	; (8003098 <HAL_IncTick+0x1c>)
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	001a      	movs	r2, r3
 8003086:	4b05      	ldr	r3, [pc, #20]	; (800309c <HAL_IncTick+0x20>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	18d2      	adds	r2, r2, r3
 800308c:	4b03      	ldr	r3, [pc, #12]	; (800309c <HAL_IncTick+0x20>)
 800308e:	601a      	str	r2, [r3, #0]
}
 8003090:	46c0      	nop			; (mov r8, r8)
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	46c0      	nop			; (mov r8, r8)
 8003098:	20000008 	.word	0x20000008
 800309c:	20000334 	.word	0x20000334

080030a0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  return uwTick;
 80030a4:	4b02      	ldr	r3, [pc, #8]	; (80030b0 <HAL_GetTick+0x10>)
 80030a6:	681b      	ldr	r3, [r3, #0]
}
 80030a8:	0018      	movs	r0, r3
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	46c0      	nop			; (mov r8, r8)
 80030b0:	20000334 	.word	0x20000334

080030b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030bc:	f7ff fff0 	bl	80030a0 <HAL_GetTick>
 80030c0:	0003      	movs	r3, r0
 80030c2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	3301      	adds	r3, #1
 80030cc:	d005      	beq.n	80030da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030ce:	4b0a      	ldr	r3, [pc, #40]	; (80030f8 <HAL_Delay+0x44>)
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	001a      	movs	r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	189b      	adds	r3, r3, r2
 80030d8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80030da:	46c0      	nop			; (mov r8, r8)
 80030dc:	f7ff ffe0 	bl	80030a0 <HAL_GetTick>
 80030e0:	0002      	movs	r2, r0
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	68fa      	ldr	r2, [r7, #12]
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d8f7      	bhi.n	80030dc <HAL_Delay+0x28>
  {
  }
}
 80030ec:	46c0      	nop			; (mov r8, r8)
 80030ee:	46c0      	nop			; (mov r8, r8)
 80030f0:	46bd      	mov	sp, r7
 80030f2:	b004      	add	sp, #16
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	46c0      	nop			; (mov r8, r8)
 80030f8:	20000008 	.word	0x20000008

080030fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
 8003102:	0002      	movs	r2, r0
 8003104:	1dfb      	adds	r3, r7, #7
 8003106:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003108:	1dfb      	adds	r3, r7, #7
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	2b7f      	cmp	r3, #127	; 0x7f
 800310e:	d809      	bhi.n	8003124 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003110:	1dfb      	adds	r3, r7, #7
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	001a      	movs	r2, r3
 8003116:	231f      	movs	r3, #31
 8003118:	401a      	ands	r2, r3
 800311a:	4b04      	ldr	r3, [pc, #16]	; (800312c <__NVIC_EnableIRQ+0x30>)
 800311c:	2101      	movs	r1, #1
 800311e:	4091      	lsls	r1, r2
 8003120:	000a      	movs	r2, r1
 8003122:	601a      	str	r2, [r3, #0]
  }
}
 8003124:	46c0      	nop			; (mov r8, r8)
 8003126:	46bd      	mov	sp, r7
 8003128:	b002      	add	sp, #8
 800312a:	bd80      	pop	{r7, pc}
 800312c:	e000e100 	.word	0xe000e100

08003130 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003130:	b590      	push	{r4, r7, lr}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
 8003136:	0002      	movs	r2, r0
 8003138:	6039      	str	r1, [r7, #0]
 800313a:	1dfb      	adds	r3, r7, #7
 800313c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800313e:	1dfb      	adds	r3, r7, #7
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	2b7f      	cmp	r3, #127	; 0x7f
 8003144:	d828      	bhi.n	8003198 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003146:	4a2f      	ldr	r2, [pc, #188]	; (8003204 <__NVIC_SetPriority+0xd4>)
 8003148:	1dfb      	adds	r3, r7, #7
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	b25b      	sxtb	r3, r3
 800314e:	089b      	lsrs	r3, r3, #2
 8003150:	33c0      	adds	r3, #192	; 0xc0
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	589b      	ldr	r3, [r3, r2]
 8003156:	1dfa      	adds	r2, r7, #7
 8003158:	7812      	ldrb	r2, [r2, #0]
 800315a:	0011      	movs	r1, r2
 800315c:	2203      	movs	r2, #3
 800315e:	400a      	ands	r2, r1
 8003160:	00d2      	lsls	r2, r2, #3
 8003162:	21ff      	movs	r1, #255	; 0xff
 8003164:	4091      	lsls	r1, r2
 8003166:	000a      	movs	r2, r1
 8003168:	43d2      	mvns	r2, r2
 800316a:	401a      	ands	r2, r3
 800316c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	019b      	lsls	r3, r3, #6
 8003172:	22ff      	movs	r2, #255	; 0xff
 8003174:	401a      	ands	r2, r3
 8003176:	1dfb      	adds	r3, r7, #7
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	0018      	movs	r0, r3
 800317c:	2303      	movs	r3, #3
 800317e:	4003      	ands	r3, r0
 8003180:	00db      	lsls	r3, r3, #3
 8003182:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003184:	481f      	ldr	r0, [pc, #124]	; (8003204 <__NVIC_SetPriority+0xd4>)
 8003186:	1dfb      	adds	r3, r7, #7
 8003188:	781b      	ldrb	r3, [r3, #0]
 800318a:	b25b      	sxtb	r3, r3
 800318c:	089b      	lsrs	r3, r3, #2
 800318e:	430a      	orrs	r2, r1
 8003190:	33c0      	adds	r3, #192	; 0xc0
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003196:	e031      	b.n	80031fc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003198:	4a1b      	ldr	r2, [pc, #108]	; (8003208 <__NVIC_SetPriority+0xd8>)
 800319a:	1dfb      	adds	r3, r7, #7
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	0019      	movs	r1, r3
 80031a0:	230f      	movs	r3, #15
 80031a2:	400b      	ands	r3, r1
 80031a4:	3b08      	subs	r3, #8
 80031a6:	089b      	lsrs	r3, r3, #2
 80031a8:	3306      	adds	r3, #6
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	18d3      	adds	r3, r2, r3
 80031ae:	3304      	adds	r3, #4
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	1dfa      	adds	r2, r7, #7
 80031b4:	7812      	ldrb	r2, [r2, #0]
 80031b6:	0011      	movs	r1, r2
 80031b8:	2203      	movs	r2, #3
 80031ba:	400a      	ands	r2, r1
 80031bc:	00d2      	lsls	r2, r2, #3
 80031be:	21ff      	movs	r1, #255	; 0xff
 80031c0:	4091      	lsls	r1, r2
 80031c2:	000a      	movs	r2, r1
 80031c4:	43d2      	mvns	r2, r2
 80031c6:	401a      	ands	r2, r3
 80031c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	019b      	lsls	r3, r3, #6
 80031ce:	22ff      	movs	r2, #255	; 0xff
 80031d0:	401a      	ands	r2, r3
 80031d2:	1dfb      	adds	r3, r7, #7
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	0018      	movs	r0, r3
 80031d8:	2303      	movs	r3, #3
 80031da:	4003      	ands	r3, r0
 80031dc:	00db      	lsls	r3, r3, #3
 80031de:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80031e0:	4809      	ldr	r0, [pc, #36]	; (8003208 <__NVIC_SetPriority+0xd8>)
 80031e2:	1dfb      	adds	r3, r7, #7
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	001c      	movs	r4, r3
 80031e8:	230f      	movs	r3, #15
 80031ea:	4023      	ands	r3, r4
 80031ec:	3b08      	subs	r3, #8
 80031ee:	089b      	lsrs	r3, r3, #2
 80031f0:	430a      	orrs	r2, r1
 80031f2:	3306      	adds	r3, #6
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	18c3      	adds	r3, r0, r3
 80031f8:	3304      	adds	r3, #4
 80031fa:	601a      	str	r2, [r3, #0]
}
 80031fc:	46c0      	nop			; (mov r8, r8)
 80031fe:	46bd      	mov	sp, r7
 8003200:	b003      	add	sp, #12
 8003202:	bd90      	pop	{r4, r7, pc}
 8003204:	e000e100 	.word	0xe000e100
 8003208:	e000ed00 	.word	0xe000ed00

0800320c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	1e5a      	subs	r2, r3, #1
 8003218:	2380      	movs	r3, #128	; 0x80
 800321a:	045b      	lsls	r3, r3, #17
 800321c:	429a      	cmp	r2, r3
 800321e:	d301      	bcc.n	8003224 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003220:	2301      	movs	r3, #1
 8003222:	e010      	b.n	8003246 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003224:	4b0a      	ldr	r3, [pc, #40]	; (8003250 <SysTick_Config+0x44>)
 8003226:	687a      	ldr	r2, [r7, #4]
 8003228:	3a01      	subs	r2, #1
 800322a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800322c:	2301      	movs	r3, #1
 800322e:	425b      	negs	r3, r3
 8003230:	2103      	movs	r1, #3
 8003232:	0018      	movs	r0, r3
 8003234:	f7ff ff7c 	bl	8003130 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003238:	4b05      	ldr	r3, [pc, #20]	; (8003250 <SysTick_Config+0x44>)
 800323a:	2200      	movs	r2, #0
 800323c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800323e:	4b04      	ldr	r3, [pc, #16]	; (8003250 <SysTick_Config+0x44>)
 8003240:	2207      	movs	r2, #7
 8003242:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003244:	2300      	movs	r3, #0
}
 8003246:	0018      	movs	r0, r3
 8003248:	46bd      	mov	sp, r7
 800324a:	b002      	add	sp, #8
 800324c:	bd80      	pop	{r7, pc}
 800324e:	46c0      	nop			; (mov r8, r8)
 8003250:	e000e010 	.word	0xe000e010

08003254 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	60b9      	str	r1, [r7, #8]
 800325c:	607a      	str	r2, [r7, #4]
 800325e:	210f      	movs	r1, #15
 8003260:	187b      	adds	r3, r7, r1
 8003262:	1c02      	adds	r2, r0, #0
 8003264:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003266:	68ba      	ldr	r2, [r7, #8]
 8003268:	187b      	adds	r3, r7, r1
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	b25b      	sxtb	r3, r3
 800326e:	0011      	movs	r1, r2
 8003270:	0018      	movs	r0, r3
 8003272:	f7ff ff5d 	bl	8003130 <__NVIC_SetPriority>
}
 8003276:	46c0      	nop			; (mov r8, r8)
 8003278:	46bd      	mov	sp, r7
 800327a:	b004      	add	sp, #16
 800327c:	bd80      	pop	{r7, pc}

0800327e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800327e:	b580      	push	{r7, lr}
 8003280:	b082      	sub	sp, #8
 8003282:	af00      	add	r7, sp, #0
 8003284:	0002      	movs	r2, r0
 8003286:	1dfb      	adds	r3, r7, #7
 8003288:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800328a:	1dfb      	adds	r3, r7, #7
 800328c:	781b      	ldrb	r3, [r3, #0]
 800328e:	b25b      	sxtb	r3, r3
 8003290:	0018      	movs	r0, r3
 8003292:	f7ff ff33 	bl	80030fc <__NVIC_EnableIRQ>
}
 8003296:	46c0      	nop			; (mov r8, r8)
 8003298:	46bd      	mov	sp, r7
 800329a:	b002      	add	sp, #8
 800329c:	bd80      	pop	{r7, pc}

0800329e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800329e:	b580      	push	{r7, lr}
 80032a0:	b082      	sub	sp, #8
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	0018      	movs	r0, r3
 80032aa:	f7ff ffaf 	bl	800320c <SysTick_Config>
 80032ae:	0003      	movs	r3, r0
}
 80032b0:	0018      	movs	r0, r3
 80032b2:	46bd      	mov	sp, r7
 80032b4:	b002      	add	sp, #8
 80032b6:	bd80      	pop	{r7, pc}

080032b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b084      	sub	sp, #16
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80032c0:	2300      	movs	r3, #0
 80032c2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e036      	b.n	800333c <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2221      	movs	r2, #33	; 0x21
 80032d2:	2102      	movs	r1, #2
 80032d4:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	4a18      	ldr	r2, [pc, #96]	; (8003344 <HAL_DMA_Init+0x8c>)
 80032e2:	4013      	ands	r3, r2
 80032e4:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80032ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	695b      	ldr	r3, [r3, #20]
 8003300:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003306:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	69db      	ldr	r3, [r3, #28]
 800330c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800330e:	68fa      	ldr	r2, [r7, #12]
 8003310:	4313      	orrs	r3, r2
 8003312:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	68fa      	ldr	r2, [r7, #12]
 800331a:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	0018      	movs	r0, r3
 8003320:	f000 f9d0 	bl	80036c4 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2200      	movs	r2, #0
 8003328:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2221      	movs	r2, #33	; 0x21
 800332e:	2101      	movs	r1, #1
 8003330:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2220      	movs	r2, #32
 8003336:	2100      	movs	r1, #0
 8003338:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800333a:	2300      	movs	r3, #0
}
 800333c:	0018      	movs	r0, r3
 800333e:	46bd      	mov	sp, r7
 8003340:	b004      	add	sp, #16
 8003342:	bd80      	pop	{r7, pc}
 8003344:	ffffc00f 	.word	0xffffc00f

08003348 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b086      	sub	sp, #24
 800334c:	af00      	add	r7, sp, #0
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	60b9      	str	r1, [r7, #8]
 8003352:	607a      	str	r2, [r7, #4]
 8003354:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003356:	2317      	movs	r3, #23
 8003358:	18fb      	adds	r3, r7, r3
 800335a:	2200      	movs	r2, #0
 800335c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2220      	movs	r2, #32
 8003362:	5c9b      	ldrb	r3, [r3, r2]
 8003364:	2b01      	cmp	r3, #1
 8003366:	d101      	bne.n	800336c <HAL_DMA_Start_IT+0x24>
 8003368:	2302      	movs	r3, #2
 800336a:	e04f      	b.n	800340c <HAL_DMA_Start_IT+0xc4>
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2220      	movs	r2, #32
 8003370:	2101      	movs	r1, #1
 8003372:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2221      	movs	r2, #33	; 0x21
 8003378:	5c9b      	ldrb	r3, [r3, r2]
 800337a:	b2db      	uxtb	r3, r3
 800337c:	2b01      	cmp	r3, #1
 800337e:	d13a      	bne.n	80033f6 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2221      	movs	r2, #33	; 0x21
 8003384:	2102      	movs	r1, #2
 8003386:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2200      	movs	r2, #0
 800338c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2101      	movs	r1, #1
 800339a:	438a      	bics	r2, r1
 800339c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	687a      	ldr	r2, [r7, #4]
 80033a2:	68b9      	ldr	r1, [r7, #8]
 80033a4:	68f8      	ldr	r0, [r7, #12]
 80033a6:	f000 f960 	bl	800366a <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d008      	beq.n	80033c4 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	210e      	movs	r1, #14
 80033be:	430a      	orrs	r2, r1
 80033c0:	601a      	str	r2, [r3, #0]
 80033c2:	e00f      	b.n	80033e4 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	210a      	movs	r1, #10
 80033d0:	430a      	orrs	r2, r1
 80033d2:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	2104      	movs	r1, #4
 80033e0:	438a      	bics	r2, r1
 80033e2:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	2101      	movs	r1, #1
 80033f0:	430a      	orrs	r2, r1
 80033f2:	601a      	str	r2, [r3, #0]
 80033f4:	e007      	b.n	8003406 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2220      	movs	r2, #32
 80033fa:	2100      	movs	r1, #0
 80033fc:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80033fe:	2317      	movs	r3, #23
 8003400:	18fb      	adds	r3, r7, r3
 8003402:	2202      	movs	r2, #2
 8003404:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8003406:	2317      	movs	r3, #23
 8003408:	18fb      	adds	r3, r7, r3
 800340a:	781b      	ldrb	r3, [r3, #0]
}
 800340c:	0018      	movs	r0, r3
 800340e:	46bd      	mov	sp, r7
 8003410:	b006      	add	sp, #24
 8003412:	bd80      	pop	{r7, pc}

08003414 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2221      	movs	r2, #33	; 0x21
 8003420:	5c9b      	ldrb	r3, [r3, r2]
 8003422:	b2db      	uxtb	r3, r3
 8003424:	2b02      	cmp	r3, #2
 8003426:	d008      	beq.n	800343a <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2204      	movs	r2, #4
 800342c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2220      	movs	r2, #32
 8003432:	2100      	movs	r1, #0
 8003434:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e020      	b.n	800347c <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	210e      	movs	r1, #14
 8003446:	438a      	bics	r2, r1
 8003448:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	2101      	movs	r1, #1
 8003456:	438a      	bics	r2, r1
 8003458:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003462:	2101      	movs	r1, #1
 8003464:	4091      	lsls	r1, r2
 8003466:	000a      	movs	r2, r1
 8003468:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2221      	movs	r2, #33	; 0x21
 800346e:	2101      	movs	r1, #1
 8003470:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2220      	movs	r2, #32
 8003476:	2100      	movs	r1, #0
 8003478:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800347a:	2300      	movs	r3, #0
}
 800347c:	0018      	movs	r0, r3
 800347e:	46bd      	mov	sp, r7
 8003480:	b002      	add	sp, #8
 8003482:	bd80      	pop	{r7, pc}

08003484 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800348c:	210f      	movs	r1, #15
 800348e:	187b      	adds	r3, r7, r1
 8003490:	2200      	movs	r2, #0
 8003492:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2221      	movs	r2, #33	; 0x21
 8003498:	5c9b      	ldrb	r3, [r3, r2]
 800349a:	b2db      	uxtb	r3, r3
 800349c:	2b02      	cmp	r3, #2
 800349e:	d006      	beq.n	80034ae <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2204      	movs	r2, #4
 80034a4:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 80034a6:	187b      	adds	r3, r7, r1
 80034a8:	2201      	movs	r2, #1
 80034aa:	701a      	strb	r2, [r3, #0]
 80034ac:	e028      	b.n	8003500 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	210e      	movs	r1, #14
 80034ba:	438a      	bics	r2, r1
 80034bc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	2101      	movs	r1, #1
 80034ca:	438a      	bics	r2, r1
 80034cc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034d6:	2101      	movs	r1, #1
 80034d8:	4091      	lsls	r1, r2
 80034da:	000a      	movs	r2, r1
 80034dc:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2221      	movs	r2, #33	; 0x21
 80034e2:	2101      	movs	r1, #1
 80034e4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2220      	movs	r2, #32
 80034ea:	2100      	movs	r1, #0
 80034ec:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d004      	beq.n	8003500 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	0010      	movs	r0, r2
 80034fe:	4798      	blx	r3
    }
  }
  return status;
 8003500:	230f      	movs	r3, #15
 8003502:	18fb      	adds	r3, r7, r3
 8003504:	781b      	ldrb	r3, [r3, #0]
}
 8003506:	0018      	movs	r0, r3
 8003508:	46bd      	mov	sp, r7
 800350a:	b004      	add	sp, #16
 800350c:	bd80      	pop	{r7, pc}

0800350e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800350e:	b580      	push	{r7, lr}
 8003510:	b084      	sub	sp, #16
 8003512:	af00      	add	r7, sp, #0
 8003514:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352a:	2204      	movs	r2, #4
 800352c:	409a      	lsls	r2, r3
 800352e:	0013      	movs	r3, r2
 8003530:	68fa      	ldr	r2, [r7, #12]
 8003532:	4013      	ands	r3, r2
 8003534:	d024      	beq.n	8003580 <HAL_DMA_IRQHandler+0x72>
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	2204      	movs	r2, #4
 800353a:	4013      	ands	r3, r2
 800353c:	d020      	beq.n	8003580 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	2220      	movs	r2, #32
 8003546:	4013      	ands	r3, r2
 8003548:	d107      	bne.n	800355a <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	2104      	movs	r1, #4
 8003556:	438a      	bics	r2, r1
 8003558:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003562:	2104      	movs	r1, #4
 8003564:	4091      	lsls	r1, r2
 8003566:	000a      	movs	r2, r1
 8003568:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800356e:	2b00      	cmp	r3, #0
 8003570:	d100      	bne.n	8003574 <HAL_DMA_IRQHandler+0x66>
 8003572:	e06a      	b.n	800364a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	0010      	movs	r0, r2
 800357c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800357e:	e064      	b.n	800364a <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003584:	2202      	movs	r2, #2
 8003586:	409a      	lsls	r2, r3
 8003588:	0013      	movs	r3, r2
 800358a:	68fa      	ldr	r2, [r7, #12]
 800358c:	4013      	ands	r3, r2
 800358e:	d02b      	beq.n	80035e8 <HAL_DMA_IRQHandler+0xda>
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	2202      	movs	r2, #2
 8003594:	4013      	ands	r3, r2
 8003596:	d027      	beq.n	80035e8 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	2220      	movs	r2, #32
 80035a0:	4013      	ands	r3, r2
 80035a2:	d10b      	bne.n	80035bc <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	210a      	movs	r1, #10
 80035b0:	438a      	bics	r2, r1
 80035b2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2221      	movs	r2, #33	; 0x21
 80035b8:	2101      	movs	r1, #1
 80035ba:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035c4:	2102      	movs	r1, #2
 80035c6:	4091      	lsls	r1, r2
 80035c8:	000a      	movs	r2, r1
 80035ca:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2220      	movs	r2, #32
 80035d0:	2100      	movs	r1, #0
 80035d2:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d036      	beq.n	800364a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	0010      	movs	r0, r2
 80035e4:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80035e6:	e030      	b.n	800364a <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ec:	2208      	movs	r2, #8
 80035ee:	409a      	lsls	r2, r3
 80035f0:	0013      	movs	r3, r2
 80035f2:	68fa      	ldr	r2, [r7, #12]
 80035f4:	4013      	ands	r3, r2
 80035f6:	d028      	beq.n	800364a <HAL_DMA_IRQHandler+0x13c>
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	2208      	movs	r2, #8
 80035fc:	4013      	ands	r3, r2
 80035fe:	d024      	beq.n	800364a <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	210e      	movs	r1, #14
 800360c:	438a      	bics	r2, r1
 800360e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003618:	2101      	movs	r1, #1
 800361a:	4091      	lsls	r1, r2
 800361c:	000a      	movs	r2, r1
 800361e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2201      	movs	r2, #1
 8003624:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2221      	movs	r2, #33	; 0x21
 800362a:	2101      	movs	r1, #1
 800362c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2220      	movs	r2, #32
 8003632:	2100      	movs	r1, #0
 8003634:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363a:	2b00      	cmp	r3, #0
 800363c:	d005      	beq.n	800364a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	0010      	movs	r0, r2
 8003646:	4798      	blx	r3
    }
  }
}
 8003648:	e7ff      	b.n	800364a <HAL_DMA_IRQHandler+0x13c>
 800364a:	46c0      	nop			; (mov r8, r8)
 800364c:	46bd      	mov	sp, r7
 800364e:	b004      	add	sp, #16
 8003650:	bd80      	pop	{r7, pc}

08003652 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003652:	b580      	push	{r7, lr}
 8003654:	b082      	sub	sp, #8
 8003656:	af00      	add	r7, sp, #0
 8003658:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2221      	movs	r2, #33	; 0x21
 800365e:	5c9b      	ldrb	r3, [r3, r2]
 8003660:	b2db      	uxtb	r3, r3
}
 8003662:	0018      	movs	r0, r3
 8003664:	46bd      	mov	sp, r7
 8003666:	b002      	add	sp, #8
 8003668:	bd80      	pop	{r7, pc}

0800366a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800366a:	b580      	push	{r7, lr}
 800366c:	b084      	sub	sp, #16
 800366e:	af00      	add	r7, sp, #0
 8003670:	60f8      	str	r0, [r7, #12]
 8003672:	60b9      	str	r1, [r7, #8]
 8003674:	607a      	str	r2, [r7, #4]
 8003676:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003680:	2101      	movs	r1, #1
 8003682:	4091      	lsls	r1, r2
 8003684:	000a      	movs	r2, r1
 8003686:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	683a      	ldr	r2, [r7, #0]
 800368e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	2b10      	cmp	r3, #16
 8003696:	d108      	bne.n	80036aa <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	687a      	ldr	r2, [r7, #4]
 800369e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	68ba      	ldr	r2, [r7, #8]
 80036a6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80036a8:	e007      	b.n	80036ba <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	68ba      	ldr	r2, [r7, #8]
 80036b0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	60da      	str	r2, [r3, #12]
}
 80036ba:	46c0      	nop			; (mov r8, r8)
 80036bc:	46bd      	mov	sp, r7
 80036be:	b004      	add	sp, #16
 80036c0:	bd80      	pop	{r7, pc}
	...

080036c4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a08      	ldr	r2, [pc, #32]	; (80036f4 <DMA_CalcBaseAndBitshift+0x30>)
 80036d2:	4694      	mov	ip, r2
 80036d4:	4463      	add	r3, ip
 80036d6:	2114      	movs	r1, #20
 80036d8:	0018      	movs	r0, r3
 80036da:	f7fc fd15 	bl	8000108 <__udivsi3>
 80036de:	0003      	movs	r3, r0
 80036e0:	009a      	lsls	r2, r3, #2
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a03      	ldr	r2, [pc, #12]	; (80036f8 <DMA_CalcBaseAndBitshift+0x34>)
 80036ea:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80036ec:	46c0      	nop			; (mov r8, r8)
 80036ee:	46bd      	mov	sp, r7
 80036f0:	b002      	add	sp, #8
 80036f2:	bd80      	pop	{r7, pc}
 80036f4:	bffdfff8 	.word	0xbffdfff8
 80036f8:	40020000 	.word	0x40020000

080036fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b086      	sub	sp, #24
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003706:	2300      	movs	r3, #0
 8003708:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800370a:	e14f      	b.n	80039ac <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2101      	movs	r1, #1
 8003712:	697a      	ldr	r2, [r7, #20]
 8003714:	4091      	lsls	r1, r2
 8003716:	000a      	movs	r2, r1
 8003718:	4013      	ands	r3, r2
 800371a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d100      	bne.n	8003724 <HAL_GPIO_Init+0x28>
 8003722:	e140      	b.n	80039a6 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	2203      	movs	r2, #3
 800372a:	4013      	ands	r3, r2
 800372c:	2b01      	cmp	r3, #1
 800372e:	d005      	beq.n	800373c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	2203      	movs	r2, #3
 8003736:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003738:	2b02      	cmp	r3, #2
 800373a:	d130      	bne.n	800379e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	005b      	lsls	r3, r3, #1
 8003746:	2203      	movs	r2, #3
 8003748:	409a      	lsls	r2, r3
 800374a:	0013      	movs	r3, r2
 800374c:	43da      	mvns	r2, r3
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	4013      	ands	r3, r2
 8003752:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	68da      	ldr	r2, [r3, #12]
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	005b      	lsls	r3, r3, #1
 800375c:	409a      	lsls	r2, r3
 800375e:	0013      	movs	r3, r2
 8003760:	693a      	ldr	r2, [r7, #16]
 8003762:	4313      	orrs	r3, r2
 8003764:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003772:	2201      	movs	r2, #1
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	409a      	lsls	r2, r3
 8003778:	0013      	movs	r3, r2
 800377a:	43da      	mvns	r2, r3
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	4013      	ands	r3, r2
 8003780:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	091b      	lsrs	r3, r3, #4
 8003788:	2201      	movs	r2, #1
 800378a:	401a      	ands	r2, r3
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	409a      	lsls	r2, r3
 8003790:	0013      	movs	r3, r2
 8003792:	693a      	ldr	r2, [r7, #16]
 8003794:	4313      	orrs	r3, r2
 8003796:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	693a      	ldr	r2, [r7, #16]
 800379c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	2203      	movs	r2, #3
 80037a4:	4013      	ands	r3, r2
 80037a6:	2b03      	cmp	r3, #3
 80037a8:	d017      	beq.n	80037da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	005b      	lsls	r3, r3, #1
 80037b4:	2203      	movs	r2, #3
 80037b6:	409a      	lsls	r2, r3
 80037b8:	0013      	movs	r3, r2
 80037ba:	43da      	mvns	r2, r3
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	4013      	ands	r3, r2
 80037c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	689a      	ldr	r2, [r3, #8]
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	005b      	lsls	r3, r3, #1
 80037ca:	409a      	lsls	r2, r3
 80037cc:	0013      	movs	r3, r2
 80037ce:	693a      	ldr	r2, [r7, #16]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	693a      	ldr	r2, [r7, #16]
 80037d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	2203      	movs	r2, #3
 80037e0:	4013      	ands	r3, r2
 80037e2:	2b02      	cmp	r3, #2
 80037e4:	d123      	bne.n	800382e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	08da      	lsrs	r2, r3, #3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	3208      	adds	r2, #8
 80037ee:	0092      	lsls	r2, r2, #2
 80037f0:	58d3      	ldr	r3, [r2, r3]
 80037f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	2207      	movs	r2, #7
 80037f8:	4013      	ands	r3, r2
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	220f      	movs	r2, #15
 80037fe:	409a      	lsls	r2, r3
 8003800:	0013      	movs	r3, r2
 8003802:	43da      	mvns	r2, r3
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	4013      	ands	r3, r2
 8003808:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	691a      	ldr	r2, [r3, #16]
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	2107      	movs	r1, #7
 8003812:	400b      	ands	r3, r1
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	409a      	lsls	r2, r3
 8003818:	0013      	movs	r3, r2
 800381a:	693a      	ldr	r2, [r7, #16]
 800381c:	4313      	orrs	r3, r2
 800381e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	08da      	lsrs	r2, r3, #3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	3208      	adds	r2, #8
 8003828:	0092      	lsls	r2, r2, #2
 800382a:	6939      	ldr	r1, [r7, #16]
 800382c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	005b      	lsls	r3, r3, #1
 8003838:	2203      	movs	r2, #3
 800383a:	409a      	lsls	r2, r3
 800383c:	0013      	movs	r3, r2
 800383e:	43da      	mvns	r2, r3
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	4013      	ands	r3, r2
 8003844:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	2203      	movs	r2, #3
 800384c:	401a      	ands	r2, r3
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	005b      	lsls	r3, r3, #1
 8003852:	409a      	lsls	r2, r3
 8003854:	0013      	movs	r3, r2
 8003856:	693a      	ldr	r2, [r7, #16]
 8003858:	4313      	orrs	r3, r2
 800385a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	693a      	ldr	r2, [r7, #16]
 8003860:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	685a      	ldr	r2, [r3, #4]
 8003866:	23c0      	movs	r3, #192	; 0xc0
 8003868:	029b      	lsls	r3, r3, #10
 800386a:	4013      	ands	r3, r2
 800386c:	d100      	bne.n	8003870 <HAL_GPIO_Init+0x174>
 800386e:	e09a      	b.n	80039a6 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003870:	4b54      	ldr	r3, [pc, #336]	; (80039c4 <HAL_GPIO_Init+0x2c8>)
 8003872:	699a      	ldr	r2, [r3, #24]
 8003874:	4b53      	ldr	r3, [pc, #332]	; (80039c4 <HAL_GPIO_Init+0x2c8>)
 8003876:	2101      	movs	r1, #1
 8003878:	430a      	orrs	r2, r1
 800387a:	619a      	str	r2, [r3, #24]
 800387c:	4b51      	ldr	r3, [pc, #324]	; (80039c4 <HAL_GPIO_Init+0x2c8>)
 800387e:	699b      	ldr	r3, [r3, #24]
 8003880:	2201      	movs	r2, #1
 8003882:	4013      	ands	r3, r2
 8003884:	60bb      	str	r3, [r7, #8]
 8003886:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003888:	4a4f      	ldr	r2, [pc, #316]	; (80039c8 <HAL_GPIO_Init+0x2cc>)
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	089b      	lsrs	r3, r3, #2
 800388e:	3302      	adds	r3, #2
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	589b      	ldr	r3, [r3, r2]
 8003894:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	2203      	movs	r2, #3
 800389a:	4013      	ands	r3, r2
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	220f      	movs	r2, #15
 80038a0:	409a      	lsls	r2, r3
 80038a2:	0013      	movs	r3, r2
 80038a4:	43da      	mvns	r2, r3
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	4013      	ands	r3, r2
 80038aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	2390      	movs	r3, #144	; 0x90
 80038b0:	05db      	lsls	r3, r3, #23
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d013      	beq.n	80038de <HAL_GPIO_Init+0x1e2>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	4a44      	ldr	r2, [pc, #272]	; (80039cc <HAL_GPIO_Init+0x2d0>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d00d      	beq.n	80038da <HAL_GPIO_Init+0x1de>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4a43      	ldr	r2, [pc, #268]	; (80039d0 <HAL_GPIO_Init+0x2d4>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d007      	beq.n	80038d6 <HAL_GPIO_Init+0x1da>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a42      	ldr	r2, [pc, #264]	; (80039d4 <HAL_GPIO_Init+0x2d8>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d101      	bne.n	80038d2 <HAL_GPIO_Init+0x1d6>
 80038ce:	2303      	movs	r3, #3
 80038d0:	e006      	b.n	80038e0 <HAL_GPIO_Init+0x1e4>
 80038d2:	2305      	movs	r3, #5
 80038d4:	e004      	b.n	80038e0 <HAL_GPIO_Init+0x1e4>
 80038d6:	2302      	movs	r3, #2
 80038d8:	e002      	b.n	80038e0 <HAL_GPIO_Init+0x1e4>
 80038da:	2301      	movs	r3, #1
 80038dc:	e000      	b.n	80038e0 <HAL_GPIO_Init+0x1e4>
 80038de:	2300      	movs	r3, #0
 80038e0:	697a      	ldr	r2, [r7, #20]
 80038e2:	2103      	movs	r1, #3
 80038e4:	400a      	ands	r2, r1
 80038e6:	0092      	lsls	r2, r2, #2
 80038e8:	4093      	lsls	r3, r2
 80038ea:	693a      	ldr	r2, [r7, #16]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80038f0:	4935      	ldr	r1, [pc, #212]	; (80039c8 <HAL_GPIO_Init+0x2cc>)
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	089b      	lsrs	r3, r3, #2
 80038f6:	3302      	adds	r3, #2
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	693a      	ldr	r2, [r7, #16]
 80038fc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038fe:	4b36      	ldr	r3, [pc, #216]	; (80039d8 <HAL_GPIO_Init+0x2dc>)
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	43da      	mvns	r2, r3
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	4013      	ands	r3, r2
 800390c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	685a      	ldr	r2, [r3, #4]
 8003912:	2380      	movs	r3, #128	; 0x80
 8003914:	035b      	lsls	r3, r3, #13
 8003916:	4013      	ands	r3, r2
 8003918:	d003      	beq.n	8003922 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800391a:	693a      	ldr	r2, [r7, #16]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	4313      	orrs	r3, r2
 8003920:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003922:	4b2d      	ldr	r3, [pc, #180]	; (80039d8 <HAL_GPIO_Init+0x2dc>)
 8003924:	693a      	ldr	r2, [r7, #16]
 8003926:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003928:	4b2b      	ldr	r3, [pc, #172]	; (80039d8 <HAL_GPIO_Init+0x2dc>)
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	43da      	mvns	r2, r3
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	4013      	ands	r3, r2
 8003936:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	685a      	ldr	r2, [r3, #4]
 800393c:	2380      	movs	r3, #128	; 0x80
 800393e:	039b      	lsls	r3, r3, #14
 8003940:	4013      	ands	r3, r2
 8003942:	d003      	beq.n	800394c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003944:	693a      	ldr	r2, [r7, #16]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	4313      	orrs	r3, r2
 800394a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800394c:	4b22      	ldr	r3, [pc, #136]	; (80039d8 <HAL_GPIO_Init+0x2dc>)
 800394e:	693a      	ldr	r2, [r7, #16]
 8003950:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8003952:	4b21      	ldr	r3, [pc, #132]	; (80039d8 <HAL_GPIO_Init+0x2dc>)
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	43da      	mvns	r2, r3
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	4013      	ands	r3, r2
 8003960:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	685a      	ldr	r2, [r3, #4]
 8003966:	2380      	movs	r3, #128	; 0x80
 8003968:	029b      	lsls	r3, r3, #10
 800396a:	4013      	ands	r3, r2
 800396c:	d003      	beq.n	8003976 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800396e:	693a      	ldr	r2, [r7, #16]
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	4313      	orrs	r3, r2
 8003974:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003976:	4b18      	ldr	r3, [pc, #96]	; (80039d8 <HAL_GPIO_Init+0x2dc>)
 8003978:	693a      	ldr	r2, [r7, #16]
 800397a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 800397c:	4b16      	ldr	r3, [pc, #88]	; (80039d8 <HAL_GPIO_Init+0x2dc>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	43da      	mvns	r2, r3
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	4013      	ands	r3, r2
 800398a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	685a      	ldr	r2, [r3, #4]
 8003990:	2380      	movs	r3, #128	; 0x80
 8003992:	025b      	lsls	r3, r3, #9
 8003994:	4013      	ands	r3, r2
 8003996:	d003      	beq.n	80039a0 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8003998:	693a      	ldr	r2, [r7, #16]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	4313      	orrs	r3, r2
 800399e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80039a0:	4b0d      	ldr	r3, [pc, #52]	; (80039d8 <HAL_GPIO_Init+0x2dc>)
 80039a2:	693a      	ldr	r2, [r7, #16]
 80039a4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	3301      	adds	r3, #1
 80039aa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	40da      	lsrs	r2, r3
 80039b4:	1e13      	subs	r3, r2, #0
 80039b6:	d000      	beq.n	80039ba <HAL_GPIO_Init+0x2be>
 80039b8:	e6a8      	b.n	800370c <HAL_GPIO_Init+0x10>
  } 
}
 80039ba:	46c0      	nop			; (mov r8, r8)
 80039bc:	46c0      	nop			; (mov r8, r8)
 80039be:	46bd      	mov	sp, r7
 80039c0:	b006      	add	sp, #24
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	40021000 	.word	0x40021000
 80039c8:	40010000 	.word	0x40010000
 80039cc:	48000400 	.word	0x48000400
 80039d0:	48000800 	.word	0x48000800
 80039d4:	48000c00 	.word	0x48000c00
 80039d8:	40010400 	.word	0x40010400

080039dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b082      	sub	sp, #8
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
 80039e4:	0008      	movs	r0, r1
 80039e6:	0011      	movs	r1, r2
 80039e8:	1cbb      	adds	r3, r7, #2
 80039ea:	1c02      	adds	r2, r0, #0
 80039ec:	801a      	strh	r2, [r3, #0]
 80039ee:	1c7b      	adds	r3, r7, #1
 80039f0:	1c0a      	adds	r2, r1, #0
 80039f2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80039f4:	1c7b      	adds	r3, r7, #1
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d004      	beq.n	8003a06 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80039fc:	1cbb      	adds	r3, r7, #2
 80039fe:	881a      	ldrh	r2, [r3, #0]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a04:	e003      	b.n	8003a0e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a06:	1cbb      	adds	r3, r7, #2
 8003a08:	881a      	ldrh	r2, [r3, #0]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a0e:	46c0      	nop			; (mov r8, r8)
 8003a10:	46bd      	mov	sp, r7
 8003a12:	b002      	add	sp, #8
 8003a14:	bd80      	pop	{r7, pc}
	...

08003a18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d101      	bne.n	8003a2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e082      	b.n	8003b30 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2241      	movs	r2, #65	; 0x41
 8003a2e:	5c9b      	ldrb	r3, [r3, r2]
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d107      	bne.n	8003a46 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2240      	movs	r2, #64	; 0x40
 8003a3a:	2100      	movs	r1, #0
 8003a3c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	0018      	movs	r0, r3
 8003a42:	f7ff f865 	bl	8002b10 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2241      	movs	r2, #65	; 0x41
 8003a4a:	2124      	movs	r1, #36	; 0x24
 8003a4c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2101      	movs	r1, #1
 8003a5a:	438a      	bics	r2, r1
 8003a5c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	685a      	ldr	r2, [r3, #4]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4934      	ldr	r1, [pc, #208]	; (8003b38 <HAL_I2C_Init+0x120>)
 8003a68:	400a      	ands	r2, r1
 8003a6a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	689a      	ldr	r2, [r3, #8]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4931      	ldr	r1, [pc, #196]	; (8003b3c <HAL_I2C_Init+0x124>)
 8003a78:	400a      	ands	r2, r1
 8003a7a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d108      	bne.n	8003a96 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	689a      	ldr	r2, [r3, #8]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2180      	movs	r1, #128	; 0x80
 8003a8e:	0209      	lsls	r1, r1, #8
 8003a90:	430a      	orrs	r2, r1
 8003a92:	609a      	str	r2, [r3, #8]
 8003a94:	e007      	b.n	8003aa6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	689a      	ldr	r2, [r3, #8]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	2184      	movs	r1, #132	; 0x84
 8003aa0:	0209      	lsls	r1, r1, #8
 8003aa2:	430a      	orrs	r2, r1
 8003aa4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	68db      	ldr	r3, [r3, #12]
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d104      	bne.n	8003ab8 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	2280      	movs	r2, #128	; 0x80
 8003ab4:	0112      	lsls	r2, r2, #4
 8003ab6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	685a      	ldr	r2, [r3, #4]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	491f      	ldr	r1, [pc, #124]	; (8003b40 <HAL_I2C_Init+0x128>)
 8003ac4:	430a      	orrs	r2, r1
 8003ac6:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	68da      	ldr	r2, [r3, #12]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	491a      	ldr	r1, [pc, #104]	; (8003b3c <HAL_I2C_Init+0x124>)
 8003ad4:	400a      	ands	r2, r1
 8003ad6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	691a      	ldr	r2, [r3, #16]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	695b      	ldr	r3, [r3, #20]
 8003ae0:	431a      	orrs	r2, r3
 8003ae2:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	699b      	ldr	r3, [r3, #24]
 8003ae8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	430a      	orrs	r2, r1
 8003af0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	69d9      	ldr	r1, [r3, #28]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6a1a      	ldr	r2, [r3, #32]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	430a      	orrs	r2, r1
 8003b00:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2101      	movs	r1, #1
 8003b0e:	430a      	orrs	r2, r1
 8003b10:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2200      	movs	r2, #0
 8003b16:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2241      	movs	r2, #65	; 0x41
 8003b1c:	2120      	movs	r1, #32
 8003b1e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2200      	movs	r2, #0
 8003b24:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2242      	movs	r2, #66	; 0x42
 8003b2a:	2100      	movs	r1, #0
 8003b2c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
}
 8003b30:	0018      	movs	r0, r3
 8003b32:	46bd      	mov	sp, r7
 8003b34:	b002      	add	sp, #8
 8003b36:	bd80      	pop	{r7, pc}
 8003b38:	f0ffffff 	.word	0xf0ffffff
 8003b3c:	ffff7fff 	.word	0xffff7fff
 8003b40:	02008000 	.word	0x02008000

08003b44 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8003b44:	b5b0      	push	{r4, r5, r7, lr}
 8003b46:	b088      	sub	sp, #32
 8003b48:	af02      	add	r7, sp, #8
 8003b4a:	60f8      	str	r0, [r7, #12]
 8003b4c:	0008      	movs	r0, r1
 8003b4e:	607a      	str	r2, [r7, #4]
 8003b50:	0019      	movs	r1, r3
 8003b52:	230a      	movs	r3, #10
 8003b54:	18fb      	adds	r3, r7, r3
 8003b56:	1c02      	adds	r2, r0, #0
 8003b58:	801a      	strh	r2, [r3, #0]
 8003b5a:	2308      	movs	r3, #8
 8003b5c:	18fb      	adds	r3, r7, r3
 8003b5e:	1c0a      	adds	r2, r1, #0
 8003b60:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2241      	movs	r2, #65	; 0x41
 8003b66:	5c9b      	ldrb	r3, [r3, r2]
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	2b20      	cmp	r3, #32
 8003b6c:	d000      	beq.n	8003b70 <HAL_I2C_Master_Transmit_DMA+0x2c>
 8003b6e:	e0dd      	b.n	8003d2c <HAL_I2C_Master_Transmit_DMA+0x1e8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	699a      	ldr	r2, [r3, #24]
 8003b76:	2380      	movs	r3, #128	; 0x80
 8003b78:	021b      	lsls	r3, r3, #8
 8003b7a:	401a      	ands	r2, r3
 8003b7c:	2380      	movs	r3, #128	; 0x80
 8003b7e:	021b      	lsls	r3, r3, #8
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d101      	bne.n	8003b88 <HAL_I2C_Master_Transmit_DMA+0x44>
    {
      return HAL_BUSY;
 8003b84:	2302      	movs	r3, #2
 8003b86:	e0d2      	b.n	8003d2e <HAL_I2C_Master_Transmit_DMA+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2240      	movs	r2, #64	; 0x40
 8003b8c:	5c9b      	ldrb	r3, [r3, r2]
 8003b8e:	2b01      	cmp	r3, #1
 8003b90:	d101      	bne.n	8003b96 <HAL_I2C_Master_Transmit_DMA+0x52>
 8003b92:	2302      	movs	r3, #2
 8003b94:	e0cb      	b.n	8003d2e <HAL_I2C_Master_Transmit_DMA+0x1ea>
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2240      	movs	r2, #64	; 0x40
 8003b9a:	2101      	movs	r1, #1
 8003b9c:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2241      	movs	r2, #65	; 0x41
 8003ba2:	2121      	movs	r1, #33	; 0x21
 8003ba4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2242      	movs	r2, #66	; 0x42
 8003baa:	2110      	movs	r1, #16
 8003bac:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2208      	movs	r2, #8
 8003bbe:	18ba      	adds	r2, r7, r2
 8003bc0:	8812      	ldrh	r2, [r2, #0]
 8003bc2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	4a5c      	ldr	r2, [pc, #368]	; (8003d38 <HAL_I2C_Master_Transmit_DMA+0x1f4>)
 8003bc8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	4a5b      	ldr	r2, [pc, #364]	; (8003d3c <HAL_I2C_Master_Transmit_DMA+0x1f8>)
 8003bce:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	2bff      	cmp	r3, #255	; 0xff
 8003bd8:	d906      	bls.n	8003be8 <HAL_I2C_Master_Transmit_DMA+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	22ff      	movs	r2, #255	; 0xff
 8003bde:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8003be0:	2380      	movs	r3, #128	; 0x80
 8003be2:	045b      	lsls	r3, r3, #17
 8003be4:	617b      	str	r3, [r7, #20]
 8003be6:	e007      	b.n	8003bf8 <HAL_I2C_Master_Transmit_DMA+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bec:	b29a      	uxth	r2, r3
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003bf2:	2380      	movs	r3, #128	; 0x80
 8003bf4:	049b      	lsls	r3, r3, #18
 8003bf6:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d100      	bne.n	8003c02 <HAL_I2C_Master_Transmit_DMA+0xbe>
 8003c00:	e078      	b.n	8003cf4 <HAL_I2C_Master_Transmit_DMA+0x1b0>
    {
      if (hi2c->hdmatx != NULL)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d023      	beq.n	8003c52 <HAL_I2C_Master_Transmit_DMA+0x10e>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c0e:	4a4c      	ldr	r2, [pc, #304]	; (8003d40 <HAL_I2C_Master_Transmit_DMA+0x1fc>)
 8003c10:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c16:	4a4b      	ldr	r2, [pc, #300]	; (8003d44 <HAL_I2C_Master_Transmit_DMA+0x200>)
 8003c18:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c1e:	2200      	movs	r2, #0
 8003c20:	62da      	str	r2, [r3, #44]	; 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c26:	2200      	movs	r2, #0
 8003c28:	635a      	str	r2, [r3, #52]	; 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003c2e:	6879      	ldr	r1, [r7, #4]
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	3328      	adds	r3, #40	; 0x28
 8003c36:	001a      	movs	r2, r3
                                         hi2c->XferSize);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8003c3c:	2513      	movs	r5, #19
 8003c3e:	197c      	adds	r4, r7, r5
 8003c40:	f7ff fb82 	bl	8003348 <HAL_DMA_Start_IT>
 8003c44:	0003      	movs	r3, r0
 8003c46:	7023      	strb	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003c48:	197b      	adds	r3, r7, r5
 8003c4a:	781b      	ldrb	r3, [r3, #0]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d13d      	bne.n	8003ccc <HAL_I2C_Master_Transmit_DMA+0x188>
 8003c50:	e013      	b.n	8003c7a <HAL_I2C_Master_Transmit_DMA+0x136>
        hi2c->State     = HAL_I2C_STATE_READY;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2241      	movs	r2, #65	; 0x41
 8003c56:	2120      	movs	r1, #32
 8003c58:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2242      	movs	r2, #66	; 0x42
 8003c5e:	2100      	movs	r1, #0
 8003c60:	5499      	strb	r1, [r3, r2]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c66:	2280      	movs	r2, #128	; 0x80
 8003c68:	431a      	orrs	r2, r3
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2240      	movs	r2, #64	; 0x40
 8003c72:	2100      	movs	r1, #0
 8003c74:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e059      	b.n	8003d2e <HAL_I2C_Master_Transmit_DMA+0x1ea>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c7e:	b2da      	uxtb	r2, r3
 8003c80:	697c      	ldr	r4, [r7, #20]
 8003c82:	230a      	movs	r3, #10
 8003c84:	18fb      	adds	r3, r7, r3
 8003c86:	8819      	ldrh	r1, [r3, #0]
 8003c88:	68f8      	ldr	r0, [r7, #12]
 8003c8a:	4b2f      	ldr	r3, [pc, #188]	; (8003d48 <HAL_I2C_Master_Transmit_DMA+0x204>)
 8003c8c:	9300      	str	r3, [sp, #0]
 8003c8e:	0023      	movs	r3, r4
 8003c90:	f001 fc1c 	bl	80054cc <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c98:	b29a      	uxth	r2, r3
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	b29a      	uxth	r2, r3
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2240      	movs	r2, #64	; 0x40
 8003caa:	2100      	movs	r1, #0
 8003cac:	5499      	strb	r1, [r3, r2]

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2110      	movs	r1, #16
 8003cb2:	0018      	movs	r0, r3
 8003cb4:	f001 fc44 	bl	8005540 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2180      	movs	r1, #128	; 0x80
 8003cc4:	01c9      	lsls	r1, r1, #7
 8003cc6:	430a      	orrs	r2, r1
 8003cc8:	601a      	str	r2, [r3, #0]
 8003cca:	e02d      	b.n	8003d28 <HAL_I2C_Master_Transmit_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2241      	movs	r2, #65	; 0x41
 8003cd0:	2120      	movs	r1, #32
 8003cd2:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2242      	movs	r2, #66	; 0x42
 8003cd8:	2100      	movs	r1, #0
 8003cda:	5499      	strb	r1, [r3, r2]

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ce0:	2210      	movs	r2, #16
 8003ce2:	431a      	orrs	r2, r3
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2240      	movs	r2, #64	; 0x40
 8003cec:	2100      	movs	r1, #0
 8003cee:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e01c      	b.n	8003d2e <HAL_I2C_Master_Transmit_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	4a15      	ldr	r2, [pc, #84]	; (8003d4c <HAL_I2C_Master_Transmit_DMA+0x208>)
 8003cf8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cfe:	b2da      	uxtb	r2, r3
 8003d00:	2380      	movs	r3, #128	; 0x80
 8003d02:	049c      	lsls	r4, r3, #18
 8003d04:	230a      	movs	r3, #10
 8003d06:	18fb      	adds	r3, r7, r3
 8003d08:	8819      	ldrh	r1, [r3, #0]
 8003d0a:	68f8      	ldr	r0, [r7, #12]
 8003d0c:	4b0e      	ldr	r3, [pc, #56]	; (8003d48 <HAL_I2C_Master_Transmit_DMA+0x204>)
 8003d0e:	9300      	str	r3, [sp, #0]
 8003d10:	0023      	movs	r3, r4
 8003d12:	f001 fbdb 	bl	80054cc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2240      	movs	r2, #64	; 0x40
 8003d1a:	2100      	movs	r1, #0
 8003d1c:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2101      	movs	r1, #1
 8003d22:	0018      	movs	r0, r3
 8003d24:	f001 fc0c 	bl	8005540 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	e000      	b.n	8003d2e <HAL_I2C_Master_Transmit_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003d2c:	2302      	movs	r3, #2
  }
}
 8003d2e:	0018      	movs	r0, r3
 8003d30:	46bd      	mov	sp, r7
 8003d32:	b006      	add	sp, #24
 8003d34:	bdb0      	pop	{r4, r5, r7, pc}
 8003d36:	46c0      	nop			; (mov r8, r8)
 8003d38:	ffff0000 	.word	0xffff0000
 8003d3c:	08004385 	.word	0x08004385
 8003d40:	080053bd 	.word	0x080053bd
 8003d44:	0800545d 	.word	0x0800545d
 8003d48:	80002000 	.word	0x80002000
 8003d4c:	08003ed9 	.word	0x08003ed9

08003d50 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d005      	beq.n	8003d7c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d74:	68ba      	ldr	r2, [r7, #8]
 8003d76:	68f9      	ldr	r1, [r7, #12]
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	4798      	blx	r3
  }
}
 8003d7c:	46c0      	nop			; (mov r8, r8)
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	b004      	add	sp, #16
 8003d82:	bd80      	pop	{r7, pc}

08003d84 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b086      	sub	sp, #24
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	699b      	ldr	r3, [r3, #24]
 8003d92:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	0a1b      	lsrs	r3, r3, #8
 8003da0:	001a      	movs	r2, r3
 8003da2:	2301      	movs	r3, #1
 8003da4:	4013      	ands	r3, r2
 8003da6:	d010      	beq.n	8003dca <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	09db      	lsrs	r3, r3, #7
 8003dac:	001a      	movs	r2, r3
 8003dae:	2301      	movs	r3, #1
 8003db0:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003db2:	d00a      	beq.n	8003dca <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003db8:	2201      	movs	r2, #1
 8003dba:	431a      	orrs	r2, r3
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	2280      	movs	r2, #128	; 0x80
 8003dc6:	0052      	lsls	r2, r2, #1
 8003dc8:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	0a9b      	lsrs	r3, r3, #10
 8003dce:	001a      	movs	r2, r3
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	d010      	beq.n	8003df8 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	09db      	lsrs	r3, r3, #7
 8003dda:	001a      	movs	r2, r3
 8003ddc:	2301      	movs	r3, #1
 8003dde:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003de0:	d00a      	beq.n	8003df8 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003de6:	2208      	movs	r2, #8
 8003de8:	431a      	orrs	r2, r3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	2280      	movs	r2, #128	; 0x80
 8003df4:	00d2      	lsls	r2, r2, #3
 8003df6:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	0a5b      	lsrs	r3, r3, #9
 8003dfc:	001a      	movs	r2, r3
 8003dfe:	2301      	movs	r3, #1
 8003e00:	4013      	ands	r3, r2
 8003e02:	d010      	beq.n	8003e26 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	09db      	lsrs	r3, r3, #7
 8003e08:	001a      	movs	r2, r3
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003e0e:	d00a      	beq.n	8003e26 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e14:	2202      	movs	r2, #2
 8003e16:	431a      	orrs	r2, r3
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2280      	movs	r2, #128	; 0x80
 8003e22:	0092      	lsls	r2, r2, #2
 8003e24:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e2a:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	220b      	movs	r2, #11
 8003e30:	4013      	ands	r3, r2
 8003e32:	d005      	beq.n	8003e40 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8003e34:	68fa      	ldr	r2, [r7, #12]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	0011      	movs	r1, r2
 8003e3a:	0018      	movs	r0, r3
 8003e3c:	f001 f970 	bl	8005120 <I2C_ITError>
  }
}
 8003e40:	46c0      	nop			; (mov r8, r8)
 8003e42:	46bd      	mov	sp, r7
 8003e44:	b006      	add	sp, #24
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b082      	sub	sp, #8
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003e50:	46c0      	nop			; (mov r8, r8)
 8003e52:	46bd      	mov	sp, r7
 8003e54:	b002      	add	sp, #8
 8003e56:	bd80      	pop	{r7, pc}

08003e58 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b082      	sub	sp, #8
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003e60:	46c0      	nop			; (mov r8, r8)
 8003e62:	46bd      	mov	sp, r7
 8003e64:	b002      	add	sp, #8
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b082      	sub	sp, #8
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003e70:	46c0      	nop			; (mov r8, r8)
 8003e72:	46bd      	mov	sp, r7
 8003e74:	b002      	add	sp, #8
 8003e76:	bd80      	pop	{r7, pc}

08003e78 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b082      	sub	sp, #8
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	0008      	movs	r0, r1
 8003e82:	0011      	movs	r1, r2
 8003e84:	1cfb      	adds	r3, r7, #3
 8003e86:	1c02      	adds	r2, r0, #0
 8003e88:	701a      	strb	r2, [r3, #0]
 8003e8a:	003b      	movs	r3, r7
 8003e8c:	1c0a      	adds	r2, r1, #0
 8003e8e:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003e90:	46c0      	nop			; (mov r8, r8)
 8003e92:	46bd      	mov	sp, r7
 8003e94:	b002      	add	sp, #8
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b082      	sub	sp, #8
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8003ea0:	46c0      	nop			; (mov r8, r8)
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	b002      	add	sp, #8
 8003ea6:	bd80      	pop	{r7, pc}

08003ea8 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b082      	sub	sp, #8
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003eb0:	46c0      	nop			; (mov r8, r8)
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	b002      	add	sp, #8
 8003eb6:	bd80      	pop	{r7, pc}

08003eb8 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b082      	sub	sp, #8
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003ec0:	46c0      	nop			; (mov r8, r8)
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	b002      	add	sp, #8
 8003ec6:	bd80      	pop	{r7, pc}

08003ec8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b082      	sub	sp, #8
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003ed0:	46c0      	nop			; (mov r8, r8)
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	b002      	add	sp, #8
 8003ed6:	bd80      	pop	{r7, pc}

08003ed8 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003ed8:	b590      	push	{r4, r7, lr}
 8003eda:	b089      	sub	sp, #36	; 0x24
 8003edc:	af02      	add	r7, sp, #8
 8003ede:	60f8      	str	r0, [r7, #12]
 8003ee0:	60b9      	str	r1, [r7, #8]
 8003ee2:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2240      	movs	r2, #64	; 0x40
 8003eec:	5c9b      	ldrb	r3, [r3, r2]
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d101      	bne.n	8003ef6 <I2C_Master_ISR_IT+0x1e>
 8003ef2:	2302      	movs	r3, #2
 8003ef4:	e12b      	b.n	800414e <I2C_Master_ISR_IT+0x276>
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2240      	movs	r2, #64	; 0x40
 8003efa:	2101      	movs	r1, #1
 8003efc:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	091b      	lsrs	r3, r3, #4
 8003f02:	001a      	movs	r2, r3
 8003f04:	2301      	movs	r3, #1
 8003f06:	4013      	ands	r3, r2
 8003f08:	d014      	beq.n	8003f34 <I2C_Master_ISR_IT+0x5c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	091b      	lsrs	r3, r3, #4
 8003f0e:	001a      	movs	r2, r3
 8003f10:	2301      	movs	r3, #1
 8003f12:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003f14:	d00e      	beq.n	8003f34 <I2C_Master_ISR_IT+0x5c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2210      	movs	r2, #16
 8003f1c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f22:	2204      	movs	r2, #4
 8003f24:	431a      	orrs	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	0018      	movs	r0, r3
 8003f2e:	f001 fa22 	bl	8005376 <I2C_Flush_TXDR>
 8003f32:	e0f5      	b.n	8004120 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	089b      	lsrs	r3, r3, #2
 8003f38:	001a      	movs	r2, r3
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	d023      	beq.n	8003f88 <I2C_Master_ISR_IT+0xb0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	089b      	lsrs	r3, r3, #2
 8003f44:	001a      	movs	r2, r3
 8003f46:	2301      	movs	r3, #1
 8003f48:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003f4a:	d01d      	beq.n	8003f88 <I2C_Master_ISR_IT+0xb0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	2204      	movs	r2, #4
 8003f50:	4393      	bics	r3, r2
 8003f52:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f5e:	b2d2      	uxtb	r2, r2
 8003f60:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f66:	1c5a      	adds	r2, r3, #1
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f70:	3b01      	subs	r3, #1
 8003f72:	b29a      	uxth	r2, r3
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	3b01      	subs	r3, #1
 8003f80:	b29a      	uxth	r2, r3
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003f86:	e0cb      	b.n	8004120 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	085b      	lsrs	r3, r3, #1
 8003f8c:	001a      	movs	r2, r3
 8003f8e:	2301      	movs	r3, #1
 8003f90:	4013      	ands	r3, r2
 8003f92:	d01e      	beq.n	8003fd2 <I2C_Master_ISR_IT+0xfa>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	085b      	lsrs	r3, r3, #1
 8003f98:	001a      	movs	r2, r3
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003f9e:	d018      	beq.n	8003fd2 <I2C_Master_ISR_IT+0xfa>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa4:	781a      	ldrb	r2, [r3, #0]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb0:	1c5a      	adds	r2, r3, #1
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fba:	3b01      	subs	r3, #1
 8003fbc:	b29a      	uxth	r2, r3
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fc6:	b29b      	uxth	r3, r3
 8003fc8:	3b01      	subs	r3, #1
 8003fca:	b29a      	uxth	r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003fd0:	e0a6      	b.n	8004120 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	09db      	lsrs	r3, r3, #7
 8003fd6:	001a      	movs	r2, r3
 8003fd8:	2301      	movs	r3, #1
 8003fda:	4013      	ands	r3, r2
 8003fdc:	d100      	bne.n	8003fe0 <I2C_Master_ISR_IT+0x108>
 8003fde:	e06b      	b.n	80040b8 <I2C_Master_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	099b      	lsrs	r3, r3, #6
 8003fe4:	001a      	movs	r2, r3
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8003fea:	d065      	beq.n	80040b8 <I2C_Master_ISR_IT+0x1e0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d04a      	beq.n	800408c <I2C_Master_ISR_IT+0x1b4>
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d146      	bne.n	800408c <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	b29a      	uxth	r2, r3
 8004006:	2112      	movs	r1, #18
 8004008:	187b      	adds	r3, r7, r1
 800400a:	0592      	lsls	r2, r2, #22
 800400c:	0d92      	lsrs	r2, r2, #22
 800400e:	801a      	strh	r2, [r3, #0]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004014:	b29b      	uxth	r3, r3
 8004016:	2bff      	cmp	r3, #255	; 0xff
 8004018:	d910      	bls.n	800403c <I2C_Master_ISR_IT+0x164>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	22ff      	movs	r2, #255	; 0xff
 800401e:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004024:	b2da      	uxtb	r2, r3
 8004026:	2380      	movs	r3, #128	; 0x80
 8004028:	045c      	lsls	r4, r3, #17
 800402a:	187b      	adds	r3, r7, r1
 800402c:	8819      	ldrh	r1, [r3, #0]
 800402e:	68f8      	ldr	r0, [r7, #12]
 8004030:	2300      	movs	r3, #0
 8004032:	9300      	str	r3, [sp, #0]
 8004034:	0023      	movs	r3, r4
 8004036:	f001 fa49 	bl	80054cc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800403a:	e03c      	b.n	80040b6 <I2C_Master_ISR_IT+0x1de>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004040:	b29a      	uxth	r2, r3
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800404a:	4a43      	ldr	r2, [pc, #268]	; (8004158 <I2C_Master_ISR_IT+0x280>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d00e      	beq.n	800406e <I2C_Master_ISR_IT+0x196>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004054:	b2da      	uxtb	r2, r3
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 800405a:	2312      	movs	r3, #18
 800405c:	18fb      	adds	r3, r7, r3
 800405e:	8819      	ldrh	r1, [r3, #0]
 8004060:	68f8      	ldr	r0, [r7, #12]
 8004062:	2300      	movs	r3, #0
 8004064:	9300      	str	r3, [sp, #0]
 8004066:	0023      	movs	r3, r4
 8004068:	f001 fa30 	bl	80054cc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800406c:	e023      	b.n	80040b6 <I2C_Master_ISR_IT+0x1de>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004072:	b2da      	uxtb	r2, r3
 8004074:	2380      	movs	r3, #128	; 0x80
 8004076:	049c      	lsls	r4, r3, #18
 8004078:	2312      	movs	r3, #18
 800407a:	18fb      	adds	r3, r7, r3
 800407c:	8819      	ldrh	r1, [r3, #0]
 800407e:	68f8      	ldr	r0, [r7, #12]
 8004080:	2300      	movs	r3, #0
 8004082:	9300      	str	r3, [sp, #0]
 8004084:	0023      	movs	r3, r4
 8004086:	f001 fa21 	bl	80054cc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800408a:	e014      	b.n	80040b6 <I2C_Master_ISR_IT+0x1de>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	685a      	ldr	r2, [r3, #4]
 8004092:	2380      	movs	r3, #128	; 0x80
 8004094:	049b      	lsls	r3, r3, #18
 8004096:	401a      	ands	r2, r3
 8004098:	2380      	movs	r3, #128	; 0x80
 800409a:	049b      	lsls	r3, r3, #18
 800409c:	429a      	cmp	r2, r3
 800409e:	d004      	beq.n	80040aa <I2C_Master_ISR_IT+0x1d2>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	0018      	movs	r0, r3
 80040a4:	f000 fd44 	bl	8004b30 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80040a8:	e03a      	b.n	8004120 <I2C_Master_ISR_IT+0x248>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2140      	movs	r1, #64	; 0x40
 80040ae:	0018      	movs	r0, r3
 80040b0:	f001 f836 	bl	8005120 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80040b4:	e034      	b.n	8004120 <I2C_Master_ISR_IT+0x248>
 80040b6:	e033      	b.n	8004120 <I2C_Master_ISR_IT+0x248>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	099b      	lsrs	r3, r3, #6
 80040bc:	001a      	movs	r2, r3
 80040be:	2301      	movs	r3, #1
 80040c0:	4013      	ands	r3, r2
 80040c2:	d02d      	beq.n	8004120 <I2C_Master_ISR_IT+0x248>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	099b      	lsrs	r3, r3, #6
 80040c8:	001a      	movs	r2, r3
 80040ca:	2301      	movs	r3, #1
 80040cc:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80040ce:	d027      	beq.n	8004120 <I2C_Master_ISR_IT+0x248>
  {
    if (hi2c->XferCount == 0U)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d11d      	bne.n	8004116 <I2C_Master_ISR_IT+0x23e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	685a      	ldr	r2, [r3, #4]
 80040e0:	2380      	movs	r3, #128	; 0x80
 80040e2:	049b      	lsls	r3, r3, #18
 80040e4:	401a      	ands	r2, r3
 80040e6:	2380      	movs	r3, #128	; 0x80
 80040e8:	049b      	lsls	r3, r3, #18
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d018      	beq.n	8004120 <I2C_Master_ISR_IT+0x248>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040f2:	4a19      	ldr	r2, [pc, #100]	; (8004158 <I2C_Master_ISR_IT+0x280>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d109      	bne.n	800410c <I2C_Master_ISR_IT+0x234>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	685a      	ldr	r2, [r3, #4]
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	2180      	movs	r1, #128	; 0x80
 8004104:	01c9      	lsls	r1, r1, #7
 8004106:	430a      	orrs	r2, r1
 8004108:	605a      	str	r2, [r3, #4]
 800410a:	e009      	b.n	8004120 <I2C_Master_ISR_IT+0x248>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	0018      	movs	r0, r3
 8004110:	f000 fd0e 	bl	8004b30 <I2C_ITMasterSeqCplt>
 8004114:	e004      	b.n	8004120 <I2C_Master_ISR_IT+0x248>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2140      	movs	r1, #64	; 0x40
 800411a:	0018      	movs	r0, r3
 800411c:	f001 f800 	bl	8005120 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	095b      	lsrs	r3, r3, #5
 8004124:	001a      	movs	r2, r3
 8004126:	2301      	movs	r3, #1
 8004128:	4013      	ands	r3, r2
 800412a:	d00b      	beq.n	8004144 <I2C_Master_ISR_IT+0x26c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	095b      	lsrs	r3, r3, #5
 8004130:	001a      	movs	r2, r3
 8004132:	2301      	movs	r3, #1
 8004134:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004136:	d005      	beq.n	8004144 <I2C_Master_ISR_IT+0x26c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8004138:	697a      	ldr	r2, [r7, #20]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	0011      	movs	r1, r2
 800413e:	0018      	movs	r0, r3
 8004140:	f000 fd9e 	bl	8004c80 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2240      	movs	r2, #64	; 0x40
 8004148:	2100      	movs	r1, #0
 800414a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800414c:	2300      	movs	r3, #0
}
 800414e:	0018      	movs	r0, r3
 8004150:	46bd      	mov	sp, r7
 8004152:	b007      	add	sp, #28
 8004154:	bd90      	pop	{r4, r7, pc}
 8004156:	46c0      	nop			; (mov r8, r8)
 8004158:	ffff0000 	.word	0xffff0000

0800415c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b086      	sub	sp, #24
 8004160:	af00      	add	r7, sp, #0
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	60b9      	str	r1, [r7, #8]
 8004166:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800416c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2240      	movs	r2, #64	; 0x40
 8004176:	5c9b      	ldrb	r3, [r3, r2]
 8004178:	2b01      	cmp	r3, #1
 800417a:	d101      	bne.n	8004180 <I2C_Slave_ISR_IT+0x24>
 800417c:	2302      	movs	r3, #2
 800417e:	e0fa      	b.n	8004376 <I2C_Slave_ISR_IT+0x21a>
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2240      	movs	r2, #64	; 0x40
 8004184:	2101      	movs	r1, #1
 8004186:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	095b      	lsrs	r3, r3, #5
 800418c:	001a      	movs	r2, r3
 800418e:	2301      	movs	r3, #1
 8004190:	4013      	ands	r3, r2
 8004192:	d00b      	beq.n	80041ac <I2C_Slave_ISR_IT+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	095b      	lsrs	r3, r3, #5
 8004198:	001a      	movs	r2, r3
 800419a:	2301      	movs	r3, #1
 800419c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800419e:	d005      	beq.n	80041ac <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80041a0:	693a      	ldr	r2, [r7, #16]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	0011      	movs	r1, r2
 80041a6:	0018      	movs	r0, r3
 80041a8:	f000 fe3c 	bl	8004e24 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	091b      	lsrs	r3, r3, #4
 80041b0:	001a      	movs	r2, r3
 80041b2:	2301      	movs	r3, #1
 80041b4:	4013      	ands	r3, r2
 80041b6:	d054      	beq.n	8004262 <I2C_Slave_ISR_IT+0x106>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	091b      	lsrs	r3, r3, #4
 80041bc:	001a      	movs	r2, r3
 80041be:	2301      	movs	r3, #1
 80041c0:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80041c2:	d04e      	beq.n	8004262 <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041c8:	b29b      	uxth	r3, r3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d12d      	bne.n	800422a <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2241      	movs	r2, #65	; 0x41
 80041d2:	5c9b      	ldrb	r3, [r3, r2]
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	2b28      	cmp	r3, #40	; 0x28
 80041d8:	d10b      	bne.n	80041f2 <I2C_Slave_ISR_IT+0x96>
 80041da:	697a      	ldr	r2, [r7, #20]
 80041dc:	2380      	movs	r3, #128	; 0x80
 80041de:	049b      	lsls	r3, r3, #18
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d106      	bne.n	80041f2 <I2C_Slave_ISR_IT+0x96>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80041e4:	693a      	ldr	r2, [r7, #16]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	0011      	movs	r1, r2
 80041ea:	0018      	movs	r0, r3
 80041ec:	f000 ff3e 	bl	800506c <I2C_ITListenCplt>
 80041f0:	e036      	b.n	8004260 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2241      	movs	r2, #65	; 0x41
 80041f6:	5c9b      	ldrb	r3, [r3, r2]
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	2b29      	cmp	r3, #41	; 0x29
 80041fc:	d110      	bne.n	8004220 <I2C_Slave_ISR_IT+0xc4>
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	4a5f      	ldr	r2, [pc, #380]	; (8004380 <I2C_Slave_ISR_IT+0x224>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d00c      	beq.n	8004220 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	2210      	movs	r2, #16
 800420c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	0018      	movs	r0, r3
 8004212:	f001 f8b0 	bl	8005376 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	0018      	movs	r0, r3
 800421a:	f000 fccb 	bl	8004bb4 <I2C_ITSlaveSeqCplt>
 800421e:	e01f      	b.n	8004260 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2210      	movs	r2, #16
 8004226:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8004228:	e09d      	b.n	8004366 <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2210      	movs	r2, #16
 8004230:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004236:	2204      	movs	r2, #4
 8004238:	431a      	orrs	r2, r3
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d005      	beq.n	8004250 <I2C_Slave_ISR_IT+0xf4>
 8004244:	697a      	ldr	r2, [r7, #20]
 8004246:	2380      	movs	r3, #128	; 0x80
 8004248:	045b      	lsls	r3, r3, #17
 800424a:	429a      	cmp	r2, r3
 800424c:	d000      	beq.n	8004250 <I2C_Slave_ISR_IT+0xf4>
 800424e:	e08a      	b.n	8004366 <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	0011      	movs	r1, r2
 8004258:	0018      	movs	r0, r3
 800425a:	f000 ff61 	bl	8005120 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800425e:	e082      	b.n	8004366 <I2C_Slave_ISR_IT+0x20a>
 8004260:	e081      	b.n	8004366 <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	089b      	lsrs	r3, r3, #2
 8004266:	001a      	movs	r2, r3
 8004268:	2301      	movs	r3, #1
 800426a:	4013      	ands	r3, r2
 800426c:	d031      	beq.n	80042d2 <I2C_Slave_ISR_IT+0x176>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	089b      	lsrs	r3, r3, #2
 8004272:	001a      	movs	r2, r3
 8004274:	2301      	movs	r3, #1
 8004276:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004278:	d02b      	beq.n	80042d2 <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800427e:	b29b      	uxth	r3, r3
 8004280:	2b00      	cmp	r3, #0
 8004282:	d018      	beq.n	80042b6 <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800428e:	b2d2      	uxtb	r2, r2
 8004290:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004296:	1c5a      	adds	r2, r3, #1
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042a0:	3b01      	subs	r3, #1
 80042a2:	b29a      	uxth	r2, r3
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	3b01      	subs	r3, #1
 80042b0:	b29a      	uxth	r2, r3
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042ba:	b29b      	uxth	r3, r3
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d154      	bne.n	800436a <I2C_Slave_ISR_IT+0x20e>
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	4a2f      	ldr	r2, [pc, #188]	; (8004380 <I2C_Slave_ISR_IT+0x224>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d050      	beq.n	800436a <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	0018      	movs	r0, r3
 80042cc:	f000 fc72 	bl	8004bb4 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80042d0:	e04b      	b.n	800436a <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	08db      	lsrs	r3, r3, #3
 80042d6:	001a      	movs	r2, r3
 80042d8:	2301      	movs	r3, #1
 80042da:	4013      	ands	r3, r2
 80042dc:	d00c      	beq.n	80042f8 <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	08db      	lsrs	r3, r3, #3
 80042e2:	001a      	movs	r2, r3
 80042e4:	2301      	movs	r3, #1
 80042e6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80042e8:	d006      	beq.n	80042f8 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80042ea:	693a      	ldr	r2, [r7, #16]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	0011      	movs	r1, r2
 80042f0:	0018      	movs	r0, r3
 80042f2:	f000 fb79 	bl	80049e8 <I2C_ITAddrCplt>
 80042f6:	e039      	b.n	800436c <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	085b      	lsrs	r3, r3, #1
 80042fc:	001a      	movs	r2, r3
 80042fe:	2301      	movs	r3, #1
 8004300:	4013      	ands	r3, r2
 8004302:	d033      	beq.n	800436c <I2C_Slave_ISR_IT+0x210>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	085b      	lsrs	r3, r3, #1
 8004308:	001a      	movs	r2, r3
 800430a:	2301      	movs	r3, #1
 800430c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800430e:	d02d      	beq.n	800436c <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004314:	b29b      	uxth	r3, r3
 8004316:	2b00      	cmp	r3, #0
 8004318:	d018      	beq.n	800434c <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800431e:	781a      	ldrb	r2, [r3, #0]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432a:	1c5a      	adds	r2, r3, #1
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004334:	b29b      	uxth	r3, r3
 8004336:	3b01      	subs	r3, #1
 8004338:	b29a      	uxth	r2, r3
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004342:	3b01      	subs	r3, #1
 8004344:	b29a      	uxth	r2, r3
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	851a      	strh	r2, [r3, #40]	; 0x28
 800434a:	e00f      	b.n	800436c <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800434c:	697a      	ldr	r2, [r7, #20]
 800434e:	2380      	movs	r3, #128	; 0x80
 8004350:	045b      	lsls	r3, r3, #17
 8004352:	429a      	cmp	r2, r3
 8004354:	d002      	beq.n	800435c <I2C_Slave_ISR_IT+0x200>
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d107      	bne.n	800436c <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	0018      	movs	r0, r3
 8004360:	f000 fc28 	bl	8004bb4 <I2C_ITSlaveSeqCplt>
 8004364:	e002      	b.n	800436c <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 8004366:	46c0      	nop			; (mov r8, r8)
 8004368:	e000      	b.n	800436c <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 800436a:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2240      	movs	r2, #64	; 0x40
 8004370:	2100      	movs	r1, #0
 8004372:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	0018      	movs	r0, r3
 8004378:	46bd      	mov	sp, r7
 800437a:	b006      	add	sp, #24
 800437c:	bd80      	pop	{r7, pc}
 800437e:	46c0      	nop			; (mov r8, r8)
 8004380:	ffff0000 	.word	0xffff0000

08004384 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8004384:	b590      	push	{r4, r7, lr}
 8004386:	b089      	sub	sp, #36	; 0x24
 8004388:	af02      	add	r7, sp, #8
 800438a:	60f8      	str	r0, [r7, #12]
 800438c:	60b9      	str	r1, [r7, #8]
 800438e:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2240      	movs	r2, #64	; 0x40
 8004394:	5c9b      	ldrb	r3, [r3, r2]
 8004396:	2b01      	cmp	r3, #1
 8004398:	d101      	bne.n	800439e <I2C_Master_ISR_DMA+0x1a>
 800439a:	2302      	movs	r3, #2
 800439c:	e0f7      	b.n	800458e <I2C_Master_ISR_DMA+0x20a>
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2240      	movs	r2, #64	; 0x40
 80043a2:	2101      	movs	r1, #1
 80043a4:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	091b      	lsrs	r3, r3, #4
 80043aa:	001a      	movs	r2, r3
 80043ac:	2301      	movs	r3, #1
 80043ae:	4013      	ands	r3, r2
 80043b0:	d019      	beq.n	80043e6 <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	091b      	lsrs	r3, r3, #4
 80043b6:	001a      	movs	r2, r3
 80043b8:	2301      	movs	r3, #1
 80043ba:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80043bc:	d013      	beq.n	80043e6 <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2210      	movs	r2, #16
 80043c4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ca:	2204      	movs	r2, #4
 80043cc:	431a      	orrs	r2, r3
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2120      	movs	r1, #32
 80043d6:	0018      	movs	r0, r3
 80043d8:	f001 f8b2 	bl	8005540 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	0018      	movs	r0, r3
 80043e0:	f000 ffc9 	bl	8005376 <I2C_Flush_TXDR>
 80043e4:	e0ce      	b.n	8004584 <I2C_Master_ISR_DMA+0x200>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	09db      	lsrs	r3, r3, #7
 80043ea:	001a      	movs	r2, r3
 80043ec:	2301      	movs	r3, #1
 80043ee:	4013      	ands	r3, r2
 80043f0:	d100      	bne.n	80043f4 <I2C_Master_ISR_DMA+0x70>
 80043f2:	e07e      	b.n	80044f2 <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	099b      	lsrs	r3, r3, #6
 80043f8:	001a      	movs	r2, r3
 80043fa:	2301      	movs	r3, #1
 80043fc:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80043fe:	d100      	bne.n	8004402 <I2C_Master_ISR_DMA+0x7e>
 8004400:	e077      	b.n	80044f2 <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	2140      	movs	r1, #64	; 0x40
 800440e:	438a      	bics	r2, r1
 8004410:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004416:	b29b      	uxth	r3, r3
 8004418:	2b00      	cmp	r3, #0
 800441a:	d055      	beq.n	80044c8 <I2C_Master_ISR_DMA+0x144>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	b29a      	uxth	r2, r3
 8004424:	2312      	movs	r3, #18
 8004426:	18fb      	adds	r3, r7, r3
 8004428:	0592      	lsls	r2, r2, #22
 800442a:	0d92      	lsrs	r2, r2, #22
 800442c:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004432:	b29b      	uxth	r3, r3
 8004434:	2bff      	cmp	r3, #255	; 0xff
 8004436:	d906      	bls.n	8004446 <I2C_Master_ISR_DMA+0xc2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	22ff      	movs	r2, #255	; 0xff
 800443c:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 800443e:	2380      	movs	r3, #128	; 0x80
 8004440:	045b      	lsls	r3, r3, #17
 8004442:	617b      	str	r3, [r7, #20]
 8004444:	e010      	b.n	8004468 <I2C_Master_ISR_DMA+0xe4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800444a:	b29a      	uxth	r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004454:	4a50      	ldr	r2, [pc, #320]	; (8004598 <I2C_Master_ISR_DMA+0x214>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d003      	beq.n	8004462 <I2C_Master_ISR_DMA+0xde>
        {
          xfermode = hi2c->XferOptions;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800445e:	617b      	str	r3, [r7, #20]
 8004460:	e002      	b.n	8004468 <I2C_Master_ISR_DMA+0xe4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8004462:	2380      	movs	r3, #128	; 0x80
 8004464:	049b      	lsls	r3, r3, #18
 8004466:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800446c:	b2da      	uxtb	r2, r3
 800446e:	697c      	ldr	r4, [r7, #20]
 8004470:	2312      	movs	r3, #18
 8004472:	18fb      	adds	r3, r7, r3
 8004474:	8819      	ldrh	r1, [r3, #0]
 8004476:	68f8      	ldr	r0, [r7, #12]
 8004478:	2300      	movs	r3, #0
 800447a:	9300      	str	r3, [sp, #0]
 800447c:	0023      	movs	r3, r4
 800447e:	f001 f825 	bl	80054cc <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004486:	b29a      	uxth	r2, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	b29a      	uxth	r2, r3
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2241      	movs	r2, #65	; 0x41
 8004498:	5c9b      	ldrb	r3, [r3, r2]
 800449a:	b2db      	uxtb	r3, r3
 800449c:	2b22      	cmp	r3, #34	; 0x22
 800449e:	d109      	bne.n	80044b4 <I2C_Master_ISR_DMA+0x130>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	2180      	movs	r1, #128	; 0x80
 80044ac:	0209      	lsls	r1, r1, #8
 80044ae:	430a      	orrs	r2, r1
 80044b0:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80044b2:	e067      	b.n	8004584 <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	2180      	movs	r1, #128	; 0x80
 80044c0:	01c9      	lsls	r1, r1, #7
 80044c2:	430a      	orrs	r2, r1
 80044c4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80044c6:	e05d      	b.n	8004584 <I2C_Master_ISR_DMA+0x200>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	685a      	ldr	r2, [r3, #4]
 80044ce:	2380      	movs	r3, #128	; 0x80
 80044d0:	049b      	lsls	r3, r3, #18
 80044d2:	401a      	ands	r2, r3
 80044d4:	2380      	movs	r3, #128	; 0x80
 80044d6:	049b      	lsls	r3, r3, #18
 80044d8:	429a      	cmp	r2, r3
 80044da:	d004      	beq.n	80044e6 <I2C_Master_ISR_DMA+0x162>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	0018      	movs	r0, r3
 80044e0:	f000 fb26 	bl	8004b30 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80044e4:	e04e      	b.n	8004584 <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2140      	movs	r1, #64	; 0x40
 80044ea:	0018      	movs	r0, r3
 80044ec:	f000 fe18 	bl	8005120 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80044f0:	e048      	b.n	8004584 <I2C_Master_ISR_DMA+0x200>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	099b      	lsrs	r3, r3, #6
 80044f6:	001a      	movs	r2, r3
 80044f8:	2301      	movs	r3, #1
 80044fa:	4013      	ands	r3, r2
 80044fc:	d02e      	beq.n	800455c <I2C_Master_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	099b      	lsrs	r3, r3, #6
 8004502:	001a      	movs	r2, r3
 8004504:	2301      	movs	r3, #1
 8004506:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004508:	d028      	beq.n	800455c <I2C_Master_ISR_DMA+0x1d8>
  {
    if (hi2c->XferCount == 0U)
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800450e:	b29b      	uxth	r3, r3
 8004510:	2b00      	cmp	r3, #0
 8004512:	d11d      	bne.n	8004550 <I2C_Master_ISR_DMA+0x1cc>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	685a      	ldr	r2, [r3, #4]
 800451a:	2380      	movs	r3, #128	; 0x80
 800451c:	049b      	lsls	r3, r3, #18
 800451e:	401a      	ands	r2, r3
 8004520:	2380      	movs	r3, #128	; 0x80
 8004522:	049b      	lsls	r3, r3, #18
 8004524:	429a      	cmp	r2, r3
 8004526:	d02c      	beq.n	8004582 <I2C_Master_ISR_DMA+0x1fe>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800452c:	4a1a      	ldr	r2, [pc, #104]	; (8004598 <I2C_Master_ISR_DMA+0x214>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d109      	bne.n	8004546 <I2C_Master_ISR_DMA+0x1c2>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	685a      	ldr	r2, [r3, #4]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	2180      	movs	r1, #128	; 0x80
 800453e:	01c9      	lsls	r1, r1, #7
 8004540:	430a      	orrs	r2, r1
 8004542:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8004544:	e01d      	b.n	8004582 <I2C_Master_ISR_DMA+0x1fe>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	0018      	movs	r0, r3
 800454a:	f000 faf1 	bl	8004b30 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800454e:	e018      	b.n	8004582 <I2C_Master_ISR_DMA+0x1fe>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2140      	movs	r1, #64	; 0x40
 8004554:	0018      	movs	r0, r3
 8004556:	f000 fde3 	bl	8005120 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800455a:	e012      	b.n	8004582 <I2C_Master_ISR_DMA+0x1fe>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	095b      	lsrs	r3, r3, #5
 8004560:	001a      	movs	r2, r3
 8004562:	2301      	movs	r3, #1
 8004564:	4013      	ands	r3, r2
 8004566:	d00d      	beq.n	8004584 <I2C_Master_ISR_DMA+0x200>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	095b      	lsrs	r3, r3, #5
 800456c:	001a      	movs	r2, r3
 800456e:	2301      	movs	r3, #1
 8004570:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004572:	d007      	beq.n	8004584 <I2C_Master_ISR_DMA+0x200>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8004574:	68ba      	ldr	r2, [r7, #8]
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	0011      	movs	r1, r2
 800457a:	0018      	movs	r0, r3
 800457c:	f000 fb80 	bl	8004c80 <I2C_ITMasterCplt>
 8004580:	e000      	b.n	8004584 <I2C_Master_ISR_DMA+0x200>
    if (hi2c->XferCount == 0U)
 8004582:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2240      	movs	r2, #64	; 0x40
 8004588:	2100      	movs	r1, #0
 800458a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800458c:	2300      	movs	r3, #0
}
 800458e:	0018      	movs	r0, r3
 8004590:	46bd      	mov	sp, r7
 8004592:	b007      	add	sp, #28
 8004594:	bd90      	pop	{r4, r7, pc}
 8004596:	46c0      	nop			; (mov r8, r8)
 8004598:	ffff0000 	.word	0xffff0000

0800459c <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800459c:	b590      	push	{r4, r7, lr}
 800459e:	b089      	sub	sp, #36	; 0x24
 80045a0:	af02      	add	r7, sp, #8
 80045a2:	60f8      	str	r0, [r7, #12]
 80045a4:	60b9      	str	r1, [r7, #8]
 80045a6:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 80045a8:	4b92      	ldr	r3, [pc, #584]	; (80047f4 <I2C_Mem_ISR_DMA+0x258>)
 80045aa:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2240      	movs	r2, #64	; 0x40
 80045b0:	5c9b      	ldrb	r3, [r3, r2]
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d101      	bne.n	80045ba <I2C_Mem_ISR_DMA+0x1e>
 80045b6:	2302      	movs	r3, #2
 80045b8:	e118      	b.n	80047ec <I2C_Mem_ISR_DMA+0x250>
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2240      	movs	r2, #64	; 0x40
 80045be:	2101      	movs	r1, #1
 80045c0:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	091b      	lsrs	r3, r3, #4
 80045c6:	001a      	movs	r2, r3
 80045c8:	2301      	movs	r3, #1
 80045ca:	4013      	ands	r3, r2
 80045cc:	d019      	beq.n	8004602 <I2C_Mem_ISR_DMA+0x66>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	091b      	lsrs	r3, r3, #4
 80045d2:	001a      	movs	r2, r3
 80045d4:	2301      	movs	r3, #1
 80045d6:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80045d8:	d013      	beq.n	8004602 <I2C_Mem_ISR_DMA+0x66>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	2210      	movs	r2, #16
 80045e0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045e6:	2204      	movs	r2, #4
 80045e8:	431a      	orrs	r2, r3
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2120      	movs	r1, #32
 80045f2:	0018      	movs	r0, r3
 80045f4:	f000 ffa4 	bl	8005540 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	0018      	movs	r0, r3
 80045fc:	f000 febb 	bl	8005376 <I2C_Flush_TXDR>
 8004600:	e0ef      	b.n	80047e2 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	085b      	lsrs	r3, r3, #1
 8004606:	001a      	movs	r2, r3
 8004608:	2301      	movs	r3, #1
 800460a:	4013      	ands	r3, r2
 800460c:	d00f      	beq.n	800462e <I2C_Mem_ISR_DMA+0x92>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	085b      	lsrs	r3, r3, #1
 8004612:	001a      	movs	r2, r3
 8004614:	2301      	movs	r3, #1
 8004616:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004618:	d009      	beq.n	800462e <I2C_Mem_ISR_DMA+0x92>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68fa      	ldr	r2, [r7, #12]
 8004620:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004622:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2201      	movs	r2, #1
 8004628:	4252      	negs	r2, r2
 800462a:	651a      	str	r2, [r3, #80]	; 0x50
 800462c:	e0d9      	b.n	80047e2 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	09db      	lsrs	r3, r3, #7
 8004632:	001a      	movs	r2, r3
 8004634:	2301      	movs	r3, #1
 8004636:	4013      	ands	r3, r2
 8004638:	d060      	beq.n	80046fc <I2C_Mem_ISR_DMA+0x160>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	099b      	lsrs	r3, r3, #6
 800463e:	001a      	movs	r2, r3
 8004640:	2301      	movs	r3, #1
 8004642:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004644:	d05a      	beq.n	80046fc <I2C_Mem_ISR_DMA+0x160>
  {
    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2110      	movs	r1, #16
 800464a:	0018      	movs	r0, r3
 800464c:	f000 ff78 	bl	8005540 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004654:	b29b      	uxth	r3, r3
 8004656:	2b00      	cmp	r3, #0
 8004658:	d04a      	beq.n	80046f0 <I2C_Mem_ISR_DMA+0x154>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800465e:	b29b      	uxth	r3, r3
 8004660:	2bff      	cmp	r3, #255	; 0xff
 8004662:	d910      	bls.n	8004686 <I2C_Mem_ISR_DMA+0xea>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	22ff      	movs	r2, #255	; 0xff
 8004668:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800466e:	b299      	uxth	r1, r3
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004674:	b2da      	uxtb	r2, r3
 8004676:	2380      	movs	r3, #128	; 0x80
 8004678:	045b      	lsls	r3, r3, #17
 800467a:	68f8      	ldr	r0, [r7, #12]
 800467c:	2400      	movs	r4, #0
 800467e:	9400      	str	r4, [sp, #0]
 8004680:	f000 ff24 	bl	80054cc <I2C_TransferConfig>
 8004684:	e011      	b.n	80046aa <I2C_Mem_ISR_DMA+0x10e>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800468a:	b29a      	uxth	r2, r3
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004694:	b299      	uxth	r1, r3
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800469a:	b2da      	uxtb	r2, r3
 800469c:	2380      	movs	r3, #128	; 0x80
 800469e:	049b      	lsls	r3, r3, #18
 80046a0:	68f8      	ldr	r0, [r7, #12]
 80046a2:	2400      	movs	r4, #0
 80046a4:	9400      	str	r4, [sp, #0]
 80046a6:	f000 ff11 	bl	80054cc <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046ae:	b29a      	uxth	r2, r3
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	b29a      	uxth	r2, r3
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2241      	movs	r2, #65	; 0x41
 80046c0:	5c9b      	ldrb	r3, [r3, r2]
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	2b22      	cmp	r3, #34	; 0x22
 80046c6:	d109      	bne.n	80046dc <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	2180      	movs	r1, #128	; 0x80
 80046d4:	0209      	lsls	r1, r1, #8
 80046d6:	430a      	orrs	r2, r1
 80046d8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80046da:	e082      	b.n	80047e2 <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	2180      	movs	r1, #128	; 0x80
 80046e8:	01c9      	lsls	r1, r1, #7
 80046ea:	430a      	orrs	r2, r1
 80046ec:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80046ee:	e078      	b.n	80047e2 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2140      	movs	r1, #64	; 0x40
 80046f4:	0018      	movs	r0, r3
 80046f6:	f000 fd13 	bl	8005120 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80046fa:	e072      	b.n	80047e2 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	099b      	lsrs	r3, r3, #6
 8004700:	001a      	movs	r2, r3
 8004702:	2301      	movs	r3, #1
 8004704:	4013      	ands	r3, r2
 8004706:	d05a      	beq.n	80047be <I2C_Mem_ISR_DMA+0x222>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	099b      	lsrs	r3, r3, #6
 800470c:	001a      	movs	r2, r3
 800470e:	2301      	movs	r3, #1
 8004710:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004712:	d054      	beq.n	80047be <I2C_Mem_ISR_DMA+0x222>
  {
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2241      	movs	r2, #65	; 0x41
 8004718:	5c9b      	ldrb	r3, [r3, r2]
 800471a:	b2db      	uxtb	r3, r3
 800471c:	2b22      	cmp	r3, #34	; 0x22
 800471e:	d101      	bne.n	8004724 <I2C_Mem_ISR_DMA+0x188>
    {
      direction = I2C_GENERATE_START_READ;
 8004720:	4b35      	ldr	r3, [pc, #212]	; (80047f8 <I2C_Mem_ISR_DMA+0x25c>)
 8004722:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004728:	b29b      	uxth	r3, r3
 800472a:	2bff      	cmp	r3, #255	; 0xff
 800472c:	d911      	bls.n	8004752 <I2C_Mem_ISR_DMA+0x1b6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	22ff      	movs	r2, #255	; 0xff
 8004732:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004738:	b299      	uxth	r1, r3
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800473e:	b2da      	uxtb	r2, r3
 8004740:	2380      	movs	r3, #128	; 0x80
 8004742:	045c      	lsls	r4, r3, #17
 8004744:	68f8      	ldr	r0, [r7, #12]
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	9300      	str	r3, [sp, #0]
 800474a:	0023      	movs	r3, r4
 800474c:	f000 febe 	bl	80054cc <I2C_TransferConfig>
 8004750:	e012      	b.n	8004778 <I2C_Mem_ISR_DMA+0x1dc>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004756:	b29a      	uxth	r2, r3
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004760:	b299      	uxth	r1, r3
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004766:	b2da      	uxtb	r2, r3
 8004768:	2380      	movs	r3, #128	; 0x80
 800476a:	049c      	lsls	r4, r3, #18
 800476c:	68f8      	ldr	r0, [r7, #12]
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	9300      	str	r3, [sp, #0]
 8004772:	0023      	movs	r3, r4
 8004774:	f000 feaa 	bl	80054cc <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800477c:	b29a      	uxth	r2, r3
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004782:	1ad3      	subs	r3, r2, r3
 8004784:	b29a      	uxth	r2, r3
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2241      	movs	r2, #65	; 0x41
 800478e:	5c9b      	ldrb	r3, [r3, r2]
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b22      	cmp	r3, #34	; 0x22
 8004794:	d109      	bne.n	80047aa <I2C_Mem_ISR_DMA+0x20e>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	2180      	movs	r1, #128	; 0x80
 80047a2:	0209      	lsls	r1, r1, #8
 80047a4:	430a      	orrs	r2, r1
 80047a6:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80047a8:	e01b      	b.n	80047e2 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	2180      	movs	r1, #128	; 0x80
 80047b6:	01c9      	lsls	r1, r1, #7
 80047b8:	430a      	orrs	r2, r1
 80047ba:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80047bc:	e011      	b.n	80047e2 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	095b      	lsrs	r3, r3, #5
 80047c2:	001a      	movs	r2, r3
 80047c4:	2301      	movs	r3, #1
 80047c6:	4013      	ands	r3, r2
 80047c8:	d00b      	beq.n	80047e2 <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	095b      	lsrs	r3, r3, #5
 80047ce:	001a      	movs	r2, r3
 80047d0:	2301      	movs	r3, #1
 80047d2:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80047d4:	d005      	beq.n	80047e2 <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80047d6:	68ba      	ldr	r2, [r7, #8]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	0011      	movs	r1, r2
 80047dc:	0018      	movs	r0, r3
 80047de:	f000 fa4f 	bl	8004c80 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2240      	movs	r2, #64	; 0x40
 80047e6:	2100      	movs	r1, #0
 80047e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80047ea:	2300      	movs	r3, #0
}
 80047ec:	0018      	movs	r0, r3
 80047ee:	46bd      	mov	sp, r7
 80047f0:	b007      	add	sp, #28
 80047f2:	bd90      	pop	{r4, r7, pc}
 80047f4:	80002000 	.word	0x80002000
 80047f8:	80002400 	.word	0x80002400

080047fc <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b088      	sub	sp, #32
 8004800:	af00      	add	r7, sp, #0
 8004802:	60f8      	str	r0, [r7, #12]
 8004804:	60b9      	str	r1, [r7, #8]
 8004806:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800480c:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800480e:	2300      	movs	r3, #0
 8004810:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2240      	movs	r2, #64	; 0x40
 8004816:	5c9b      	ldrb	r3, [r3, r2]
 8004818:	2b01      	cmp	r3, #1
 800481a:	d101      	bne.n	8004820 <I2C_Slave_ISR_DMA+0x24>
 800481c:	2302      	movs	r3, #2
 800481e:	e0dd      	b.n	80049dc <I2C_Slave_ISR_DMA+0x1e0>
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2240      	movs	r2, #64	; 0x40
 8004824:	2101      	movs	r1, #1
 8004826:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	095b      	lsrs	r3, r3, #5
 800482c:	001a      	movs	r2, r3
 800482e:	2301      	movs	r3, #1
 8004830:	4013      	ands	r3, r2
 8004832:	d00b      	beq.n	800484c <I2C_Slave_ISR_DMA+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	095b      	lsrs	r3, r3, #5
 8004838:	001a      	movs	r2, r3
 800483a:	2301      	movs	r3, #1
 800483c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800483e:	d005      	beq.n	800484c <I2C_Slave_ISR_DMA+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8004840:	68ba      	ldr	r2, [r7, #8]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	0011      	movs	r1, r2
 8004846:	0018      	movs	r0, r3
 8004848:	f000 faec 	bl	8004e24 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	091b      	lsrs	r3, r3, #4
 8004850:	001a      	movs	r2, r3
 8004852:	2301      	movs	r3, #1
 8004854:	4013      	ands	r3, r2
 8004856:	d100      	bne.n	800485a <I2C_Slave_ISR_DMA+0x5e>
 8004858:	e0a9      	b.n	80049ae <I2C_Slave_ISR_DMA+0x1b2>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	091b      	lsrs	r3, r3, #4
 800485e:	001a      	movs	r2, r3
 8004860:	2301      	movs	r3, #1
 8004862:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004864:	d100      	bne.n	8004868 <I2C_Slave_ISR_DMA+0x6c>
 8004866:	e0a2      	b.n	80049ae <I2C_Slave_ISR_DMA+0x1b2>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	0b9b      	lsrs	r3, r3, #14
 800486c:	001a      	movs	r2, r3
 800486e:	2301      	movs	r3, #1
 8004870:	4013      	ands	r3, r2
 8004872:	d106      	bne.n	8004882 <I2C_Slave_ISR_DMA+0x86>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	0bdb      	lsrs	r3, r3, #15
 8004878:	001a      	movs	r2, r3
 800487a:	2301      	movs	r3, #1
 800487c:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800487e:	d100      	bne.n	8004882 <I2C_Slave_ISR_DMA+0x86>
 8004880:	e08e      	b.n	80049a0 <I2C_Slave_ISR_DMA+0x1a4>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004886:	2b00      	cmp	r3, #0
 8004888:	d00d      	beq.n	80048a6 <I2C_Slave_ISR_DMA+0xaa>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	0bdb      	lsrs	r3, r3, #15
 800488e:	001a      	movs	r2, r3
 8004890:	2301      	movs	r3, #1
 8004892:	4013      	ands	r3, r2
 8004894:	d007      	beq.n	80048a6 <I2C_Slave_ISR_DMA+0xaa>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d101      	bne.n	80048a6 <I2C_Slave_ISR_DMA+0xaa>
          {
            treatdmanack = 1U;
 80048a2:	2301      	movs	r3, #1
 80048a4:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d00d      	beq.n	80048ca <I2C_Slave_ISR_DMA+0xce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	0b9b      	lsrs	r3, r3, #14
 80048b2:	001a      	movs	r2, r3
 80048b4:	2301      	movs	r3, #1
 80048b6:	4013      	ands	r3, r2
 80048b8:	d007      	beq.n	80048ca <I2C_Slave_ISR_DMA+0xce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d101      	bne.n	80048ca <I2C_Slave_ISR_DMA+0xce>
          {
            treatdmanack = 1U;
 80048c6:	2301      	movs	r3, #1
 80048c8:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d12d      	bne.n	800492c <I2C_Slave_ISR_DMA+0x130>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2241      	movs	r2, #65	; 0x41
 80048d4:	5c9b      	ldrb	r3, [r3, r2]
 80048d6:	b2db      	uxtb	r3, r3
 80048d8:	2b28      	cmp	r3, #40	; 0x28
 80048da:	d10b      	bne.n	80048f4 <I2C_Slave_ISR_DMA+0xf8>
 80048dc:	69ba      	ldr	r2, [r7, #24]
 80048de:	2380      	movs	r3, #128	; 0x80
 80048e0:	049b      	lsls	r3, r3, #18
 80048e2:	429a      	cmp	r2, r3
 80048e4:	d106      	bne.n	80048f4 <I2C_Slave_ISR_DMA+0xf8>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80048e6:	68ba      	ldr	r2, [r7, #8]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	0011      	movs	r1, r2
 80048ec:	0018      	movs	r0, r3
 80048ee:	f000 fbbd 	bl	800506c <I2C_ITListenCplt>
 80048f2:	e054      	b.n	800499e <I2C_Slave_ISR_DMA+0x1a2>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2241      	movs	r2, #65	; 0x41
 80048f8:	5c9b      	ldrb	r3, [r3, r2]
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	2b29      	cmp	r3, #41	; 0x29
 80048fe:	d110      	bne.n	8004922 <I2C_Slave_ISR_DMA+0x126>
 8004900:	69bb      	ldr	r3, [r7, #24]
 8004902:	4a38      	ldr	r2, [pc, #224]	; (80049e4 <I2C_Slave_ISR_DMA+0x1e8>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d00c      	beq.n	8004922 <I2C_Slave_ISR_DMA+0x126>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2210      	movs	r2, #16
 800490e:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	0018      	movs	r0, r3
 8004914:	f000 fd2f 	bl	8005376 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	0018      	movs	r0, r3
 800491c:	f000 f94a 	bl	8004bb4 <I2C_ITSlaveSeqCplt>
 8004920:	e03d      	b.n	800499e <I2C_Slave_ISR_DMA+0x1a2>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	2210      	movs	r2, #16
 8004928:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800492a:	e03e      	b.n	80049aa <I2C_Slave_ISR_DMA+0x1ae>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	2210      	movs	r2, #16
 8004932:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004938:	2204      	movs	r2, #4
 800493a:	431a      	orrs	r2, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8004940:	2317      	movs	r3, #23
 8004942:	18fb      	adds	r3, r7, r3
 8004944:	68fa      	ldr	r2, [r7, #12]
 8004946:	2141      	movs	r1, #65	; 0x41
 8004948:	5c52      	ldrb	r2, [r2, r1]
 800494a:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800494c:	69bb      	ldr	r3, [r7, #24]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d004      	beq.n	800495c <I2C_Slave_ISR_DMA+0x160>
 8004952:	69ba      	ldr	r2, [r7, #24]
 8004954:	2380      	movs	r3, #128	; 0x80
 8004956:	045b      	lsls	r3, r3, #17
 8004958:	429a      	cmp	r2, r3
 800495a:	d126      	bne.n	80049aa <I2C_Slave_ISR_DMA+0x1ae>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800495c:	2217      	movs	r2, #23
 800495e:	18bb      	adds	r3, r7, r2
 8004960:	781b      	ldrb	r3, [r3, #0]
 8004962:	2b21      	cmp	r3, #33	; 0x21
 8004964:	d003      	beq.n	800496e <I2C_Slave_ISR_DMA+0x172>
 8004966:	18bb      	adds	r3, r7, r2
 8004968:	781b      	ldrb	r3, [r3, #0]
 800496a:	2b29      	cmp	r3, #41	; 0x29
 800496c:	d103      	bne.n	8004976 <I2C_Slave_ISR_DMA+0x17a>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2221      	movs	r2, #33	; 0x21
 8004972:	631a      	str	r2, [r3, #48]	; 0x30
 8004974:	e00b      	b.n	800498e <I2C_Slave_ISR_DMA+0x192>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004976:	2217      	movs	r2, #23
 8004978:	18bb      	adds	r3, r7, r2
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	2b22      	cmp	r3, #34	; 0x22
 800497e:	d003      	beq.n	8004988 <I2C_Slave_ISR_DMA+0x18c>
 8004980:	18bb      	adds	r3, r7, r2
 8004982:	781b      	ldrb	r3, [r3, #0]
 8004984:	2b2a      	cmp	r3, #42	; 0x2a
 8004986:	d102      	bne.n	800498e <I2C_Slave_ISR_DMA+0x192>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2222      	movs	r2, #34	; 0x22
 800498c:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	0011      	movs	r1, r2
 8004996:	0018      	movs	r0, r3
 8004998:	f000 fbc2 	bl	8005120 <I2C_ITError>
      if (treatdmanack == 1U)
 800499c:	e005      	b.n	80049aa <I2C_Slave_ISR_DMA+0x1ae>
 800499e:	e004      	b.n	80049aa <I2C_Slave_ISR_DMA+0x1ae>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	2210      	movs	r2, #16
 80049a6:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80049a8:	e013      	b.n	80049d2 <I2C_Slave_ISR_DMA+0x1d6>
      if (treatdmanack == 1U)
 80049aa:	46c0      	nop			; (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80049ac:	e011      	b.n	80049d2 <I2C_Slave_ISR_DMA+0x1d6>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	08db      	lsrs	r3, r3, #3
 80049b2:	001a      	movs	r2, r3
 80049b4:	2301      	movs	r3, #1
 80049b6:	4013      	ands	r3, r2
 80049b8:	d00b      	beq.n	80049d2 <I2C_Slave_ISR_DMA+0x1d6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	08db      	lsrs	r3, r3, #3
 80049be:	001a      	movs	r2, r3
 80049c0:	2301      	movs	r3, #1
 80049c2:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80049c4:	d005      	beq.n	80049d2 <I2C_Slave_ISR_DMA+0x1d6>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80049c6:	68ba      	ldr	r2, [r7, #8]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	0011      	movs	r1, r2
 80049cc:	0018      	movs	r0, r3
 80049ce:	f000 f80b 	bl	80049e8 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2240      	movs	r2, #64	; 0x40
 80049d6:	2100      	movs	r1, #0
 80049d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	0018      	movs	r0, r3
 80049de:	46bd      	mov	sp, r7
 80049e0:	b008      	add	sp, #32
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	ffff0000 	.word	0xffff0000

080049e8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80049e8:	b5b0      	push	{r4, r5, r7, lr}
 80049ea:	b084      	sub	sp, #16
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2241      	movs	r2, #65	; 0x41
 80049f6:	5c9b      	ldrb	r3, [r3, r2]
 80049f8:	b2db      	uxtb	r3, r3
 80049fa:	001a      	movs	r2, r3
 80049fc:	2328      	movs	r3, #40	; 0x28
 80049fe:	4013      	ands	r3, r2
 8004a00:	2b28      	cmp	r3, #40	; 0x28
 8004a02:	d000      	beq.n	8004a06 <I2C_ITAddrCplt+0x1e>
 8004a04:	e088      	b.n	8004b18 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	699b      	ldr	r3, [r3, #24]
 8004a0c:	0c1b      	lsrs	r3, r3, #16
 8004a0e:	b2da      	uxtb	r2, r3
 8004a10:	250f      	movs	r5, #15
 8004a12:	197b      	adds	r3, r7, r5
 8004a14:	2101      	movs	r1, #1
 8004a16:	400a      	ands	r2, r1
 8004a18:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	699b      	ldr	r3, [r3, #24]
 8004a20:	0c1b      	lsrs	r3, r3, #16
 8004a22:	b29a      	uxth	r2, r3
 8004a24:	200c      	movs	r0, #12
 8004a26:	183b      	adds	r3, r7, r0
 8004a28:	21fe      	movs	r1, #254	; 0xfe
 8004a2a:	400a      	ands	r2, r1
 8004a2c:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	b29a      	uxth	r2, r3
 8004a36:	240a      	movs	r4, #10
 8004a38:	193b      	adds	r3, r7, r4
 8004a3a:	0592      	lsls	r2, r2, #22
 8004a3c:	0d92      	lsrs	r2, r2, #22
 8004a3e:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	68db      	ldr	r3, [r3, #12]
 8004a46:	b29a      	uxth	r2, r3
 8004a48:	2308      	movs	r3, #8
 8004a4a:	18fb      	adds	r3, r7, r3
 8004a4c:	21fe      	movs	r1, #254	; 0xfe
 8004a4e:	400a      	ands	r2, r1
 8004a50:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	68db      	ldr	r3, [r3, #12]
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d148      	bne.n	8004aec <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004a5a:	0021      	movs	r1, r4
 8004a5c:	187b      	adds	r3, r7, r1
 8004a5e:	881b      	ldrh	r3, [r3, #0]
 8004a60:	09db      	lsrs	r3, r3, #7
 8004a62:	b29a      	uxth	r2, r3
 8004a64:	183b      	adds	r3, r7, r0
 8004a66:	881b      	ldrh	r3, [r3, #0]
 8004a68:	4053      	eors	r3, r2
 8004a6a:	b29b      	uxth	r3, r3
 8004a6c:	001a      	movs	r2, r3
 8004a6e:	2306      	movs	r3, #6
 8004a70:	4013      	ands	r3, r2
 8004a72:	d120      	bne.n	8004ab6 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8004a74:	183b      	adds	r3, r7, r0
 8004a76:	187a      	adds	r2, r7, r1
 8004a78:	8812      	ldrh	r2, [r2, #0]
 8004a7a:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a80:	1c5a      	adds	r2, r3, #1
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a8a:	2b02      	cmp	r3, #2
 8004a8c:	d14c      	bne.n	8004b28 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	2208      	movs	r2, #8
 8004a9a:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2240      	movs	r2, #64	; 0x40
 8004aa0:	2100      	movs	r1, #0
 8004aa2:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004aa4:	183b      	adds	r3, r7, r0
 8004aa6:	881a      	ldrh	r2, [r3, #0]
 8004aa8:	197b      	adds	r3, r7, r5
 8004aaa:	7819      	ldrb	r1, [r3, #0]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	0018      	movs	r0, r3
 8004ab0:	f7ff f9e2 	bl	8003e78 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004ab4:	e038      	b.n	8004b28 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8004ab6:	240c      	movs	r4, #12
 8004ab8:	193b      	adds	r3, r7, r4
 8004aba:	2208      	movs	r2, #8
 8004abc:	18ba      	adds	r2, r7, r2
 8004abe:	8812      	ldrh	r2, [r2, #0]
 8004ac0:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004ac2:	2380      	movs	r3, #128	; 0x80
 8004ac4:	021a      	lsls	r2, r3, #8
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	0011      	movs	r1, r2
 8004aca:	0018      	movs	r0, r3
 8004acc:	f000 fdc6 	bl	800565c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2240      	movs	r2, #64	; 0x40
 8004ad4:	2100      	movs	r1, #0
 8004ad6:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004ad8:	193b      	adds	r3, r7, r4
 8004ada:	881a      	ldrh	r2, [r3, #0]
 8004adc:	230f      	movs	r3, #15
 8004ade:	18fb      	adds	r3, r7, r3
 8004ae0:	7819      	ldrb	r1, [r3, #0]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	0018      	movs	r0, r3
 8004ae6:	f7ff f9c7 	bl	8003e78 <HAL_I2C_AddrCallback>
}
 8004aea:	e01d      	b.n	8004b28 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004aec:	2380      	movs	r3, #128	; 0x80
 8004aee:	021a      	lsls	r2, r3, #8
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	0011      	movs	r1, r2
 8004af4:	0018      	movs	r0, r3
 8004af6:	f000 fdb1 	bl	800565c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2240      	movs	r2, #64	; 0x40
 8004afe:	2100      	movs	r1, #0
 8004b00:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004b02:	230c      	movs	r3, #12
 8004b04:	18fb      	adds	r3, r7, r3
 8004b06:	881a      	ldrh	r2, [r3, #0]
 8004b08:	230f      	movs	r3, #15
 8004b0a:	18fb      	adds	r3, r7, r3
 8004b0c:	7819      	ldrb	r1, [r3, #0]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	0018      	movs	r0, r3
 8004b12:	f7ff f9b1 	bl	8003e78 <HAL_I2C_AddrCallback>
}
 8004b16:	e007      	b.n	8004b28 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	2208      	movs	r2, #8
 8004b1e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2240      	movs	r2, #64	; 0x40
 8004b24:	2100      	movs	r1, #0
 8004b26:	5499      	strb	r1, [r3, r2]
}
 8004b28:	46c0      	nop			; (mov r8, r8)
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	b004      	add	sp, #16
 8004b2e:	bdb0      	pop	{r4, r5, r7, pc}

08004b30 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b082      	sub	sp, #8
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2242      	movs	r2, #66	; 0x42
 8004b3c:	2100      	movs	r1, #0
 8004b3e:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2241      	movs	r2, #65	; 0x41
 8004b44:	5c9b      	ldrb	r3, [r3, r2]
 8004b46:	b2db      	uxtb	r3, r3
 8004b48:	2b21      	cmp	r3, #33	; 0x21
 8004b4a:	d117      	bne.n	8004b7c <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2241      	movs	r2, #65	; 0x41
 8004b50:	2120      	movs	r1, #32
 8004b52:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2211      	movs	r2, #17
 8004b58:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2101      	movs	r1, #1
 8004b64:	0018      	movs	r0, r3
 8004b66:	f000 fd79 	bl	800565c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2240      	movs	r2, #64	; 0x40
 8004b6e:	2100      	movs	r1, #0
 8004b70:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	0018      	movs	r0, r3
 8004b76:	f7fd fe79 	bl	800286c <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004b7a:	e016      	b.n	8004baa <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2241      	movs	r2, #65	; 0x41
 8004b80:	2120      	movs	r1, #32
 8004b82:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2212      	movs	r2, #18
 8004b88:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2102      	movs	r1, #2
 8004b94:	0018      	movs	r0, r3
 8004b96:	f000 fd61 	bl	800565c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2240      	movs	r2, #64	; 0x40
 8004b9e:	2100      	movs	r1, #0
 8004ba0:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	0018      	movs	r0, r3
 8004ba6:	f7ff f94f 	bl	8003e48 <HAL_I2C_MasterRxCpltCallback>
}
 8004baa:	46c0      	nop			; (mov r8, r8)
 8004bac:	46bd      	mov	sp, r7
 8004bae:	b002      	add	sp, #8
 8004bb0:	bd80      	pop	{r7, pc}
	...

08004bb4 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b084      	sub	sp, #16
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2242      	movs	r2, #66	; 0x42
 8004bc8:	2100      	movs	r1, #0
 8004bca:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	0b9b      	lsrs	r3, r3, #14
 8004bd0:	001a      	movs	r2, r3
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	4013      	ands	r3, r2
 8004bd6:	d008      	beq.n	8004bea <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4925      	ldr	r1, [pc, #148]	; (8004c78 <I2C_ITSlaveSeqCplt+0xc4>)
 8004be4:	400a      	ands	r2, r1
 8004be6:	601a      	str	r2, [r3, #0]
 8004be8:	e00d      	b.n	8004c06 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	0bdb      	lsrs	r3, r3, #15
 8004bee:	001a      	movs	r2, r3
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	d007      	beq.n	8004c06 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	491e      	ldr	r1, [pc, #120]	; (8004c7c <I2C_ITSlaveSeqCplt+0xc8>)
 8004c02:	400a      	ands	r2, r1
 8004c04:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2241      	movs	r2, #65	; 0x41
 8004c0a:	5c9b      	ldrb	r3, [r3, r2]
 8004c0c:	b2db      	uxtb	r3, r3
 8004c0e:	2b29      	cmp	r3, #41	; 0x29
 8004c10:	d114      	bne.n	8004c3c <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2241      	movs	r2, #65	; 0x41
 8004c16:	2128      	movs	r1, #40	; 0x28
 8004c18:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2221      	movs	r2, #33	; 0x21
 8004c1e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2101      	movs	r1, #1
 8004c24:	0018      	movs	r0, r3
 8004c26:	f000 fd19 	bl	800565c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2240      	movs	r2, #64	; 0x40
 8004c2e:	2100      	movs	r1, #0
 8004c30:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	0018      	movs	r0, r3
 8004c36:	f7ff f90f 	bl	8003e58 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004c3a:	e019      	b.n	8004c70 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2241      	movs	r2, #65	; 0x41
 8004c40:	5c9b      	ldrb	r3, [r3, r2]
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	2b2a      	cmp	r3, #42	; 0x2a
 8004c46:	d113      	bne.n	8004c70 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2241      	movs	r2, #65	; 0x41
 8004c4c:	2128      	movs	r1, #40	; 0x28
 8004c4e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2222      	movs	r2, #34	; 0x22
 8004c54:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2102      	movs	r1, #2
 8004c5a:	0018      	movs	r0, r3
 8004c5c:	f000 fcfe 	bl	800565c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2240      	movs	r2, #64	; 0x40
 8004c64:	2100      	movs	r1, #0
 8004c66:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	0018      	movs	r0, r3
 8004c6c:	f7ff f8fc 	bl	8003e68 <HAL_I2C_SlaveRxCpltCallback>
}
 8004c70:	46c0      	nop			; (mov r8, r8)
 8004c72:	46bd      	mov	sp, r7
 8004c74:	b004      	add	sp, #16
 8004c76:	bd80      	pop	{r7, pc}
 8004c78:	ffffbfff 	.word	0xffffbfff
 8004c7c:	ffff7fff 	.word	0xffff7fff

08004c80 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b086      	sub	sp, #24
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
 8004c88:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	2220      	movs	r2, #32
 8004c94:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2241      	movs	r2, #65	; 0x41
 8004c9a:	5c9b      	ldrb	r3, [r3, r2]
 8004c9c:	b2db      	uxtb	r3, r3
 8004c9e:	2b21      	cmp	r3, #33	; 0x21
 8004ca0:	d108      	bne.n	8004cb4 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2101      	movs	r1, #1
 8004ca6:	0018      	movs	r0, r3
 8004ca8:	f000 fcd8 	bl	800565c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2211      	movs	r2, #17
 8004cb0:	631a      	str	r2, [r3, #48]	; 0x30
 8004cb2:	e00d      	b.n	8004cd0 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2241      	movs	r2, #65	; 0x41
 8004cb8:	5c9b      	ldrb	r3, [r3, r2]
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	2b22      	cmp	r3, #34	; 0x22
 8004cbe:	d107      	bne.n	8004cd0 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2102      	movs	r1, #2
 8004cc4:	0018      	movs	r0, r3
 8004cc6:	f000 fcc9 	bl	800565c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2212      	movs	r2, #18
 8004cce:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	685a      	ldr	r2, [r3, #4]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4950      	ldr	r1, [pc, #320]	; (8004e1c <I2C_ITMasterCplt+0x19c>)
 8004cdc:	400a      	ands	r2, r1
 8004cde:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	4a4d      	ldr	r2, [pc, #308]	; (8004e20 <I2C_ITMasterCplt+0x1a0>)
 8004cea:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	091b      	lsrs	r3, r3, #4
 8004cf0:	001a      	movs	r2, r3
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	d009      	beq.n	8004d0c <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	2210      	movs	r2, #16
 8004cfe:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d04:	2204      	movs	r2, #4
 8004d06:	431a      	orrs	r2, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2241      	movs	r2, #65	; 0x41
 8004d10:	5c9b      	ldrb	r3, [r3, r2]
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	2b60      	cmp	r3, #96	; 0x60
 8004d16:	d10b      	bne.n	8004d30 <I2C_ITMasterCplt+0xb0>
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	089b      	lsrs	r3, r3, #2
 8004d1c:	001a      	movs	r2, r3
 8004d1e:	2301      	movs	r3, #1
 8004d20:	4013      	ands	r3, r2
 8004d22:	d005      	beq.n	8004d30 <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	0018      	movs	r0, r3
 8004d34:	f000 fb1f 	bl	8005376 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d3c:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2241      	movs	r2, #65	; 0x41
 8004d42:	5c9b      	ldrb	r3, [r3, r2]
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	2b60      	cmp	r3, #96	; 0x60
 8004d48:	d002      	beq.n	8004d50 <I2C_ITMasterCplt+0xd0>
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d007      	beq.n	8004d60 <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	0011      	movs	r1, r2
 8004d58:	0018      	movs	r0, r3
 8004d5a:	f000 f9e1 	bl	8005120 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004d5e:	e058      	b.n	8004e12 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2241      	movs	r2, #65	; 0x41
 8004d64:	5c9b      	ldrb	r3, [r3, r2]
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	2b21      	cmp	r3, #33	; 0x21
 8004d6a:	d126      	bne.n	8004dba <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2241      	movs	r2, #65	; 0x41
 8004d70:	2120      	movs	r1, #32
 8004d72:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2200      	movs	r2, #0
 8004d78:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2242      	movs	r2, #66	; 0x42
 8004d7e:	5c9b      	ldrb	r3, [r3, r2]
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	2b40      	cmp	r3, #64	; 0x40
 8004d84:	d10c      	bne.n	8004da0 <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2242      	movs	r2, #66	; 0x42
 8004d8a:	2100      	movs	r1, #0
 8004d8c:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2240      	movs	r2, #64	; 0x40
 8004d92:	2100      	movs	r1, #0
 8004d94:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	0018      	movs	r0, r3
 8004d9a:	f7ff f885 	bl	8003ea8 <HAL_I2C_MemTxCpltCallback>
}
 8004d9e:	e038      	b.n	8004e12 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2242      	movs	r2, #66	; 0x42
 8004da4:	2100      	movs	r1, #0
 8004da6:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2240      	movs	r2, #64	; 0x40
 8004dac:	2100      	movs	r1, #0
 8004dae:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	0018      	movs	r0, r3
 8004db4:	f7fd fd5a 	bl	800286c <HAL_I2C_MasterTxCpltCallback>
}
 8004db8:	e02b      	b.n	8004e12 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2241      	movs	r2, #65	; 0x41
 8004dbe:	5c9b      	ldrb	r3, [r3, r2]
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	2b22      	cmp	r3, #34	; 0x22
 8004dc4:	d125      	bne.n	8004e12 <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2241      	movs	r2, #65	; 0x41
 8004dca:	2120      	movs	r1, #32
 8004dcc:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2242      	movs	r2, #66	; 0x42
 8004dd8:	5c9b      	ldrb	r3, [r3, r2]
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	2b40      	cmp	r3, #64	; 0x40
 8004dde:	d10c      	bne.n	8004dfa <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2242      	movs	r2, #66	; 0x42
 8004de4:	2100      	movs	r1, #0
 8004de6:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2240      	movs	r2, #64	; 0x40
 8004dec:	2100      	movs	r1, #0
 8004dee:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	0018      	movs	r0, r3
 8004df4:	f7ff f860 	bl	8003eb8 <HAL_I2C_MemRxCpltCallback>
}
 8004df8:	e00b      	b.n	8004e12 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2242      	movs	r2, #66	; 0x42
 8004dfe:	2100      	movs	r1, #0
 8004e00:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2240      	movs	r2, #64	; 0x40
 8004e06:	2100      	movs	r1, #0
 8004e08:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	0018      	movs	r0, r3
 8004e0e:	f7ff f81b 	bl	8003e48 <HAL_I2C_MasterRxCpltCallback>
}
 8004e12:	46c0      	nop			; (mov r8, r8)
 8004e14:	46bd      	mov	sp, r7
 8004e16:	b006      	add	sp, #24
 8004e18:	bd80      	pop	{r7, pc}
 8004e1a:	46c0      	nop			; (mov r8, r8)
 8004e1c:	fe00e800 	.word	0xfe00e800
 8004e20:	ffff0000 	.word	0xffff0000

08004e24 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b086      	sub	sp, #24
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004e3a:	200f      	movs	r0, #15
 8004e3c:	183b      	adds	r3, r7, r0
 8004e3e:	687a      	ldr	r2, [r7, #4]
 8004e40:	2141      	movs	r1, #65	; 0x41
 8004e42:	5c52      	ldrb	r2, [r2, r1]
 8004e44:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	2220      	movs	r2, #32
 8004e4c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004e4e:	183b      	adds	r3, r7, r0
 8004e50:	781b      	ldrb	r3, [r3, #0]
 8004e52:	2b21      	cmp	r3, #33	; 0x21
 8004e54:	d003      	beq.n	8004e5e <I2C_ITSlaveCplt+0x3a>
 8004e56:	183b      	adds	r3, r7, r0
 8004e58:	781b      	ldrb	r3, [r3, #0]
 8004e5a:	2b29      	cmp	r3, #41	; 0x29
 8004e5c:	d109      	bne.n	8004e72 <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004e5e:	4a7d      	ldr	r2, [pc, #500]	; (8005054 <I2C_ITSlaveCplt+0x230>)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	0011      	movs	r1, r2
 8004e64:	0018      	movs	r0, r3
 8004e66:	f000 fbf9 	bl	800565c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2221      	movs	r2, #33	; 0x21
 8004e6e:	631a      	str	r2, [r3, #48]	; 0x30
 8004e70:	e011      	b.n	8004e96 <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004e72:	220f      	movs	r2, #15
 8004e74:	18bb      	adds	r3, r7, r2
 8004e76:	781b      	ldrb	r3, [r3, #0]
 8004e78:	2b22      	cmp	r3, #34	; 0x22
 8004e7a:	d003      	beq.n	8004e84 <I2C_ITSlaveCplt+0x60>
 8004e7c:	18bb      	adds	r3, r7, r2
 8004e7e:	781b      	ldrb	r3, [r3, #0]
 8004e80:	2b2a      	cmp	r3, #42	; 0x2a
 8004e82:	d108      	bne.n	8004e96 <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004e84:	4a74      	ldr	r2, [pc, #464]	; (8005058 <I2C_ITSlaveCplt+0x234>)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	0011      	movs	r1, r2
 8004e8a:	0018      	movs	r0, r3
 8004e8c:	f000 fbe6 	bl	800565c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2222      	movs	r2, #34	; 0x22
 8004e94:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	685a      	ldr	r2, [r3, #4]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	2180      	movs	r1, #128	; 0x80
 8004ea2:	0209      	lsls	r1, r1, #8
 8004ea4:	430a      	orrs	r2, r1
 8004ea6:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	685a      	ldr	r2, [r3, #4]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	496a      	ldr	r1, [pc, #424]	; (800505c <I2C_ITSlaveCplt+0x238>)
 8004eb4:	400a      	ands	r2, r1
 8004eb6:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	0018      	movs	r0, r3
 8004ebc:	f000 fa5b 	bl	8005376 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	0b9b      	lsrs	r3, r3, #14
 8004ec4:	001a      	movs	r2, r3
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	4013      	ands	r3, r2
 8004eca:	d013      	beq.n	8004ef4 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4962      	ldr	r1, [pc, #392]	; (8005060 <I2C_ITSlaveCplt+0x23c>)
 8004ed8:	400a      	ands	r2, r1
 8004eda:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d020      	beq.n	8004f26 <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	b29a      	uxth	r2, r3
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004ef2:	e018      	b.n	8004f26 <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004ef4:	693b      	ldr	r3, [r7, #16]
 8004ef6:	0bdb      	lsrs	r3, r3, #15
 8004ef8:	001a      	movs	r2, r3
 8004efa:	2301      	movs	r3, #1
 8004efc:	4013      	ands	r3, r2
 8004efe:	d012      	beq.n	8004f26 <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	681a      	ldr	r2, [r3, #0]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4956      	ldr	r1, [pc, #344]	; (8005064 <I2C_ITSlaveCplt+0x240>)
 8004f0c:	400a      	ands	r2, r1
 8004f0e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d006      	beq.n	8004f26 <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	b29a      	uxth	r2, r3
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	089b      	lsrs	r3, r3, #2
 8004f2a:	001a      	movs	r2, r3
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	4013      	ands	r3, r2
 8004f30:	d020      	beq.n	8004f74 <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	2204      	movs	r2, #4
 8004f36:	4393      	bics	r3, r2
 8004f38:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f44:	b2d2      	uxtb	r2, r2
 8004f46:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4c:	1c5a      	adds	r2, r3, #1
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d00c      	beq.n	8004f74 <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f5e:	3b01      	subs	r3, #1
 8004f60:	b29a      	uxth	r2, r3
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f6a:	b29b      	uxth	r3, r3
 8004f6c:	3b01      	subs	r3, #1
 8004f6e:	b29a      	uxth	r2, r3
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f78:	b29b      	uxth	r3, r3
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d005      	beq.n	8004f8a <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f82:	2204      	movs	r2, #4
 8004f84:	431a      	orrs	r2, r3
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2242      	movs	r2, #66	; 0x42
 8004f8e:	2100      	movs	r1, #0
 8004f90:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d013      	beq.n	8004fc8 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	0011      	movs	r1, r2
 8004fa8:	0018      	movs	r0, r3
 8004faa:	f000 f8b9 	bl	8005120 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2241      	movs	r2, #65	; 0x41
 8004fb2:	5c9b      	ldrb	r3, [r3, r2]
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	2b28      	cmp	r3, #40	; 0x28
 8004fb8:	d147      	bne.n	800504a <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004fba:	697a      	ldr	r2, [r7, #20]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	0011      	movs	r1, r2
 8004fc0:	0018      	movs	r0, r3
 8004fc2:	f000 f853 	bl	800506c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004fc6:	e040      	b.n	800504a <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fcc:	4a26      	ldr	r2, [pc, #152]	; (8005068 <I2C_ITSlaveCplt+0x244>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d016      	beq.n	8005000 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	0018      	movs	r0, r3
 8004fd6:	f7ff fded 	bl	8004bb4 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a22      	ldr	r2, [pc, #136]	; (8005068 <I2C_ITSlaveCplt+0x244>)
 8004fde:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2241      	movs	r2, #65	; 0x41
 8004fe4:	2120      	movs	r1, #32
 8004fe6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2200      	movs	r2, #0
 8004fec:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2240      	movs	r2, #64	; 0x40
 8004ff2:	2100      	movs	r1, #0
 8004ff4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	0018      	movs	r0, r3
 8004ffa:	f7fe ff4d 	bl	8003e98 <HAL_I2C_ListenCpltCallback>
}
 8004ffe:	e024      	b.n	800504a <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2241      	movs	r2, #65	; 0x41
 8005004:	5c9b      	ldrb	r3, [r3, r2]
 8005006:	b2db      	uxtb	r3, r3
 8005008:	2b22      	cmp	r3, #34	; 0x22
 800500a:	d10f      	bne.n	800502c <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2241      	movs	r2, #65	; 0x41
 8005010:	2120      	movs	r1, #32
 8005012:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2240      	movs	r2, #64	; 0x40
 800501e:	2100      	movs	r1, #0
 8005020:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	0018      	movs	r0, r3
 8005026:	f7fe ff1f 	bl	8003e68 <HAL_I2C_SlaveRxCpltCallback>
}
 800502a:	e00e      	b.n	800504a <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2241      	movs	r2, #65	; 0x41
 8005030:	2120      	movs	r1, #32
 8005032:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2240      	movs	r2, #64	; 0x40
 800503e:	2100      	movs	r1, #0
 8005040:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	0018      	movs	r0, r3
 8005046:	f7fe ff07 	bl	8003e58 <HAL_I2C_SlaveTxCpltCallback>
}
 800504a:	46c0      	nop			; (mov r8, r8)
 800504c:	46bd      	mov	sp, r7
 800504e:	b006      	add	sp, #24
 8005050:	bd80      	pop	{r7, pc}
 8005052:	46c0      	nop			; (mov r8, r8)
 8005054:	00008001 	.word	0x00008001
 8005058:	00008002 	.word	0x00008002
 800505c:	fe00e800 	.word	0xfe00e800
 8005060:	ffffbfff 	.word	0xffffbfff
 8005064:	ffff7fff 	.word	0xffff7fff
 8005068:	ffff0000 	.word	0xffff0000

0800506c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b082      	sub	sp, #8
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	4a27      	ldr	r2, [pc, #156]	; (8005118 <I2C_ITListenCplt+0xac>)
 800507a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2241      	movs	r2, #65	; 0x41
 8005086:	2120      	movs	r1, #32
 8005088:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2242      	movs	r2, #66	; 0x42
 800508e:	2100      	movs	r1, #0
 8005090:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	089b      	lsrs	r3, r3, #2
 800509c:	001a      	movs	r2, r3
 800509e:	2301      	movs	r3, #1
 80050a0:	4013      	ands	r3, r2
 80050a2:	d022      	beq.n	80050ea <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ae:	b2d2      	uxtb	r2, r2
 80050b0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b6:	1c5a      	adds	r2, r3, #1
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d012      	beq.n	80050ea <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050c8:	3b01      	subs	r3, #1
 80050ca:	b29a      	uxth	r2, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	3b01      	subs	r3, #1
 80050d8:	b29a      	uxth	r2, r3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050e2:	2204      	movs	r2, #4
 80050e4:	431a      	orrs	r2, r3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80050ea:	4a0c      	ldr	r2, [pc, #48]	; (800511c <I2C_ITListenCplt+0xb0>)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	0011      	movs	r1, r2
 80050f0:	0018      	movs	r0, r3
 80050f2:	f000 fab3 	bl	800565c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	2210      	movs	r2, #16
 80050fc:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2240      	movs	r2, #64	; 0x40
 8005102:	2100      	movs	r1, #0
 8005104:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	0018      	movs	r0, r3
 800510a:	f7fe fec5 	bl	8003e98 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800510e:	46c0      	nop			; (mov r8, r8)
 8005110:	46bd      	mov	sp, r7
 8005112:	b002      	add	sp, #8
 8005114:	bd80      	pop	{r7, pc}
 8005116:	46c0      	nop			; (mov r8, r8)
 8005118:	ffff0000 	.word	0xffff0000
 800511c:	00008003 	.word	0x00008003

08005120 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b084      	sub	sp, #16
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800512a:	200f      	movs	r0, #15
 800512c:	183b      	adds	r3, r7, r0
 800512e:	687a      	ldr	r2, [r7, #4]
 8005130:	2141      	movs	r1, #65	; 0x41
 8005132:	5c52      	ldrb	r2, [r2, r1]
 8005134:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2242      	movs	r2, #66	; 0x42
 800513a:	2100      	movs	r1, #0
 800513c:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a72      	ldr	r2, [pc, #456]	; (800530c <I2C_ITError+0x1ec>)
 8005142:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2200      	movs	r2, #0
 8005148:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	431a      	orrs	r2, r3
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8005156:	183b      	adds	r3, r7, r0
 8005158:	781b      	ldrb	r3, [r3, #0]
 800515a:	2b28      	cmp	r3, #40	; 0x28
 800515c:	d007      	beq.n	800516e <I2C_ITError+0x4e>
 800515e:	183b      	adds	r3, r7, r0
 8005160:	781b      	ldrb	r3, [r3, #0]
 8005162:	2b29      	cmp	r3, #41	; 0x29
 8005164:	d003      	beq.n	800516e <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8005166:	183b      	adds	r3, r7, r0
 8005168:	781b      	ldrb	r3, [r3, #0]
 800516a:	2b2a      	cmp	r3, #42	; 0x2a
 800516c:	d10c      	bne.n	8005188 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2103      	movs	r1, #3
 8005172:	0018      	movs	r0, r3
 8005174:	f000 fa72 	bl	800565c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2241      	movs	r2, #65	; 0x41
 800517c:	2128      	movs	r1, #40	; 0x28
 800517e:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	4a63      	ldr	r2, [pc, #396]	; (8005310 <I2C_ITError+0x1f0>)
 8005184:	635a      	str	r2, [r3, #52]	; 0x34
 8005186:	e032      	b.n	80051ee <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005188:	4a62      	ldr	r2, [pc, #392]	; (8005314 <I2C_ITError+0x1f4>)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	0011      	movs	r1, r2
 800518e:	0018      	movs	r0, r3
 8005190:	f000 fa64 	bl	800565c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	0018      	movs	r0, r3
 8005198:	f000 f8ed 	bl	8005376 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2241      	movs	r2, #65	; 0x41
 80051a0:	5c9b      	ldrb	r3, [r3, r2]
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	2b60      	cmp	r3, #96	; 0x60
 80051a6:	d01f      	beq.n	80051e8 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2241      	movs	r2, #65	; 0x41
 80051ac:	2120      	movs	r1, #32
 80051ae:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	699b      	ldr	r3, [r3, #24]
 80051b6:	2220      	movs	r2, #32
 80051b8:	4013      	ands	r3, r2
 80051ba:	2b20      	cmp	r3, #32
 80051bc:	d114      	bne.n	80051e8 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	699b      	ldr	r3, [r3, #24]
 80051c4:	2210      	movs	r2, #16
 80051c6:	4013      	ands	r3, r2
 80051c8:	2b10      	cmp	r3, #16
 80051ca:	d109      	bne.n	80051e0 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	2210      	movs	r2, #16
 80051d2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051d8:	2204      	movs	r2, #4
 80051da:	431a      	orrs	r2, r3
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	2220      	movs	r2, #32
 80051e6:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051f2:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d03b      	beq.n	8005274 <I2C_ITError+0x154>
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	2b11      	cmp	r3, #17
 8005200:	d002      	beq.n	8005208 <I2C_ITError+0xe8>
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	2b21      	cmp	r3, #33	; 0x21
 8005206:	d135      	bne.n	8005274 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	2380      	movs	r3, #128	; 0x80
 8005210:	01db      	lsls	r3, r3, #7
 8005212:	401a      	ands	r2, r3
 8005214:	2380      	movs	r3, #128	; 0x80
 8005216:	01db      	lsls	r3, r3, #7
 8005218:	429a      	cmp	r2, r3
 800521a:	d107      	bne.n	800522c <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	493c      	ldr	r1, [pc, #240]	; (8005318 <I2C_ITError+0x1f8>)
 8005228:	400a      	ands	r2, r1
 800522a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005230:	0018      	movs	r0, r3
 8005232:	f7fe fa0e 	bl	8003652 <HAL_DMA_GetState>
 8005236:	0003      	movs	r3, r0
 8005238:	2b01      	cmp	r3, #1
 800523a:	d016      	beq.n	800526a <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005240:	4a36      	ldr	r2, [pc, #216]	; (800531c <I2C_ITError+0x1fc>)
 8005242:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2240      	movs	r2, #64	; 0x40
 8005248:	2100      	movs	r1, #0
 800524a:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005250:	0018      	movs	r0, r3
 8005252:	f7fe f917 	bl	8003484 <HAL_DMA_Abort_IT>
 8005256:	1e03      	subs	r3, r0, #0
 8005258:	d051      	beq.n	80052fe <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800525e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005264:	0018      	movs	r0, r3
 8005266:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005268:	e049      	b.n	80052fe <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	0018      	movs	r0, r3
 800526e:	f000 f859 	bl	8005324 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005272:	e044      	b.n	80052fe <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005278:	2b00      	cmp	r3, #0
 800527a:	d03b      	beq.n	80052f4 <I2C_ITError+0x1d4>
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	2b12      	cmp	r3, #18
 8005280:	d002      	beq.n	8005288 <I2C_ITError+0x168>
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	2b22      	cmp	r3, #34	; 0x22
 8005286:	d135      	bne.n	80052f4 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	2380      	movs	r3, #128	; 0x80
 8005290:	021b      	lsls	r3, r3, #8
 8005292:	401a      	ands	r2, r3
 8005294:	2380      	movs	r3, #128	; 0x80
 8005296:	021b      	lsls	r3, r3, #8
 8005298:	429a      	cmp	r2, r3
 800529a:	d107      	bne.n	80052ac <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	491e      	ldr	r1, [pc, #120]	; (8005320 <I2C_ITError+0x200>)
 80052a8:	400a      	ands	r2, r1
 80052aa:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052b0:	0018      	movs	r0, r3
 80052b2:	f7fe f9ce 	bl	8003652 <HAL_DMA_GetState>
 80052b6:	0003      	movs	r3, r0
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d016      	beq.n	80052ea <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052c0:	4a16      	ldr	r2, [pc, #88]	; (800531c <I2C_ITError+0x1fc>)
 80052c2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2240      	movs	r2, #64	; 0x40
 80052c8:	2100      	movs	r1, #0
 80052ca:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052d0:	0018      	movs	r0, r3
 80052d2:	f7fe f8d7 	bl	8003484 <HAL_DMA_Abort_IT>
 80052d6:	1e03      	subs	r3, r0, #0
 80052d8:	d013      	beq.n	8005302 <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052e4:	0018      	movs	r0, r3
 80052e6:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80052e8:	e00b      	b.n	8005302 <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	0018      	movs	r0, r3
 80052ee:	f000 f819 	bl	8005324 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80052f2:	e006      	b.n	8005302 <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	0018      	movs	r0, r3
 80052f8:	f000 f814 	bl	8005324 <I2C_TreatErrorCallback>
  }
}
 80052fc:	e002      	b.n	8005304 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80052fe:	46c0      	nop			; (mov r8, r8)
 8005300:	e000      	b.n	8005304 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005302:	46c0      	nop			; (mov r8, r8)
}
 8005304:	46c0      	nop			; (mov r8, r8)
 8005306:	46bd      	mov	sp, r7
 8005308:	b004      	add	sp, #16
 800530a:	bd80      	pop	{r7, pc}
 800530c:	ffff0000 	.word	0xffff0000
 8005310:	0800415d 	.word	0x0800415d
 8005314:	00008003 	.word	0x00008003
 8005318:	ffffbfff 	.word	0xffffbfff
 800531c:	0800548f 	.word	0x0800548f
 8005320:	ffff7fff 	.word	0xffff7fff

08005324 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b082      	sub	sp, #8
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2241      	movs	r2, #65	; 0x41
 8005330:	5c9b      	ldrb	r3, [r3, r2]
 8005332:	b2db      	uxtb	r3, r3
 8005334:	2b60      	cmp	r3, #96	; 0x60
 8005336:	d10f      	bne.n	8005358 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2241      	movs	r2, #65	; 0x41
 800533c:	2120      	movs	r1, #32
 800533e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2240      	movs	r2, #64	; 0x40
 800534a:	2100      	movs	r1, #0
 800534c:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	0018      	movs	r0, r3
 8005352:	f7fe fdb9 	bl	8003ec8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005356:	e00a      	b.n	800536e <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2240      	movs	r2, #64	; 0x40
 8005362:	2100      	movs	r1, #0
 8005364:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	0018      	movs	r0, r3
 800536a:	f7fd fa8d 	bl	8002888 <HAL_I2C_ErrorCallback>
}
 800536e:	46c0      	nop			; (mov r8, r8)
 8005370:	46bd      	mov	sp, r7
 8005372:	b002      	add	sp, #8
 8005374:	bd80      	pop	{r7, pc}

08005376 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005376:	b580      	push	{r7, lr}
 8005378:	b082      	sub	sp, #8
 800537a:	af00      	add	r7, sp, #0
 800537c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	699b      	ldr	r3, [r3, #24]
 8005384:	2202      	movs	r2, #2
 8005386:	4013      	ands	r3, r2
 8005388:	2b02      	cmp	r3, #2
 800538a:	d103      	bne.n	8005394 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	2200      	movs	r2, #0
 8005392:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	699b      	ldr	r3, [r3, #24]
 800539a:	2201      	movs	r2, #1
 800539c:	4013      	ands	r3, r2
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d007      	beq.n	80053b2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	699a      	ldr	r2, [r3, #24]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	2101      	movs	r1, #1
 80053ae:	430a      	orrs	r2, r1
 80053b0:	619a      	str	r2, [r3, #24]
  }
}
 80053b2:	46c0      	nop			; (mov r8, r8)
 80053b4:	46bd      	mov	sp, r7
 80053b6:	b002      	add	sp, #8
 80053b8:	bd80      	pop	{r7, pc}
	...

080053bc <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b084      	sub	sp, #16
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c8:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4920      	ldr	r1, [pc, #128]	; (8005458 <I2C_DMAMasterTransmitCplt+0x9c>)
 80053d6:	400a      	ands	r2, r1
 80053d8:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053de:	b29b      	uxth	r3, r3
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d105      	bne.n	80053f0 <I2C_DMAMasterTransmitCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2120      	movs	r1, #32
 80053e8:	0018      	movs	r0, r3
 80053ea:	f000 f8a9 	bl	8005540 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80053ee:	e02e      	b.n	800544e <I2C_DMAMasterTransmitCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 80053f8:	189a      	adds	r2, r3, r2
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005402:	b29b      	uxth	r3, r3
 8005404:	2bff      	cmp	r3, #255	; 0xff
 8005406:	d903      	bls.n	8005410 <I2C_DMAMasterTransmitCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	22ff      	movs	r2, #255	; 0xff
 800540c:	851a      	strh	r2, [r3, #40]	; 0x28
 800540e:	e004      	b.n	800541a <I2C_DMAMasterTransmitCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005414:	b29a      	uxth	r2, r3
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005422:	0019      	movs	r1, r3
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	3328      	adds	r3, #40	; 0x28
 800542a:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8005430:	f7fd ff8a 	bl	8003348 <HAL_DMA_Start_IT>
 8005434:	1e03      	subs	r3, r0, #0
 8005436:	d005      	beq.n	8005444 <I2C_DMAMasterTransmitCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2110      	movs	r1, #16
 800543c:	0018      	movs	r0, r3
 800543e:	f7ff fe6f 	bl	8005120 <I2C_ITError>
}
 8005442:	e004      	b.n	800544e <I2C_DMAMasterTransmitCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2140      	movs	r1, #64	; 0x40
 8005448:	0018      	movs	r0, r3
 800544a:	f000 f879 	bl	8005540 <I2C_Enable_IRQ>
}
 800544e:	46c0      	nop			; (mov r8, r8)
 8005450:	46bd      	mov	sp, r7
 8005452:	b004      	add	sp, #16
 8005454:	bd80      	pop	{r7, pc}
 8005456:	46c0      	nop			; (mov r8, r8)
 8005458:	ffffbfff 	.word	0xffffbfff

0800545c <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b084      	sub	sp, #16
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005468:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	685a      	ldr	r2, [r3, #4]
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	2180      	movs	r1, #128	; 0x80
 8005476:	0209      	lsls	r1, r1, #8
 8005478:	430a      	orrs	r2, r1
 800547a:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2110      	movs	r1, #16
 8005480:	0018      	movs	r0, r3
 8005482:	f7ff fe4d 	bl	8005120 <I2C_ITError>
}
 8005486:	46c0      	nop			; (mov r8, r8)
 8005488:	46bd      	mov	sp, r7
 800548a:	b004      	add	sp, #16
 800548c:	bd80      	pop	{r7, pc}

0800548e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800548e:	b580      	push	{r7, lr}
 8005490:	b084      	sub	sp, #16
 8005492:	af00      	add	r7, sp, #0
 8005494:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800549a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d003      	beq.n	80054ac <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a8:	2200      	movs	r2, #0
 80054aa:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d003      	beq.n	80054bc <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054b8:	2200      	movs	r2, #0
 80054ba:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	0018      	movs	r0, r3
 80054c0:	f7ff ff30 	bl	8005324 <I2C_TreatErrorCallback>
}
 80054c4:	46c0      	nop			; (mov r8, r8)
 80054c6:	46bd      	mov	sp, r7
 80054c8:	b004      	add	sp, #16
 80054ca:	bd80      	pop	{r7, pc}

080054cc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80054cc:	b590      	push	{r4, r7, lr}
 80054ce:	b087      	sub	sp, #28
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	0008      	movs	r0, r1
 80054d6:	0011      	movs	r1, r2
 80054d8:	607b      	str	r3, [r7, #4]
 80054da:	240a      	movs	r4, #10
 80054dc:	193b      	adds	r3, r7, r4
 80054de:	1c02      	adds	r2, r0, #0
 80054e0:	801a      	strh	r2, [r3, #0]
 80054e2:	2009      	movs	r0, #9
 80054e4:	183b      	adds	r3, r7, r0
 80054e6:	1c0a      	adds	r2, r1, #0
 80054e8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80054ea:	193b      	adds	r3, r7, r4
 80054ec:	881b      	ldrh	r3, [r3, #0]
 80054ee:	059b      	lsls	r3, r3, #22
 80054f0:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80054f2:	183b      	adds	r3, r7, r0
 80054f4:	781b      	ldrb	r3, [r3, #0]
 80054f6:	0419      	lsls	r1, r3, #16
 80054f8:	23ff      	movs	r3, #255	; 0xff
 80054fa:	041b      	lsls	r3, r3, #16
 80054fc:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80054fe:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005506:	4313      	orrs	r3, r2
 8005508:	005b      	lsls	r3, r3, #1
 800550a:	085b      	lsrs	r3, r3, #1
 800550c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005516:	0d51      	lsrs	r1, r2, #21
 8005518:	2280      	movs	r2, #128	; 0x80
 800551a:	00d2      	lsls	r2, r2, #3
 800551c:	400a      	ands	r2, r1
 800551e:	4907      	ldr	r1, [pc, #28]	; (800553c <I2C_TransferConfig+0x70>)
 8005520:	430a      	orrs	r2, r1
 8005522:	43d2      	mvns	r2, r2
 8005524:	401a      	ands	r2, r3
 8005526:	0011      	movs	r1, r2
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	697a      	ldr	r2, [r7, #20]
 800552e:	430a      	orrs	r2, r1
 8005530:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005532:	46c0      	nop			; (mov r8, r8)
 8005534:	46bd      	mov	sp, r7
 8005536:	b007      	add	sp, #28
 8005538:	bd90      	pop	{r4, r7, pc}
 800553a:	46c0      	nop			; (mov r8, r8)
 800553c:	03ff63ff 	.word	0x03ff63ff

08005540 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b084      	sub	sp, #16
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	000a      	movs	r2, r1
 800554a:	1cbb      	adds	r3, r7, #2
 800554c:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 800554e:	2300      	movs	r3, #0
 8005550:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005556:	4b3e      	ldr	r3, [pc, #248]	; (8005650 <I2C_Enable_IRQ+0x110>)
 8005558:	429a      	cmp	r2, r3
 800555a:	d035      	beq.n	80055c8 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8005560:	4b3c      	ldr	r3, [pc, #240]	; (8005654 <I2C_Enable_IRQ+0x114>)
 8005562:	429a      	cmp	r2, r3
 8005564:	d030      	beq.n	80055c8 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6b5a      	ldr	r2, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800556a:	4b3b      	ldr	r3, [pc, #236]	; (8005658 <I2C_Enable_IRQ+0x118>)
 800556c:	429a      	cmp	r2, r3
 800556e:	d02b      	beq.n	80055c8 <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005570:	1cbb      	adds	r3, r7, #2
 8005572:	2200      	movs	r2, #0
 8005574:	5e9b      	ldrsh	r3, [r3, r2]
 8005576:	2b00      	cmp	r3, #0
 8005578:	da03      	bge.n	8005582 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	22b8      	movs	r2, #184	; 0xb8
 800557e:	4313      	orrs	r3, r2
 8005580:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005582:	1cbb      	adds	r3, r7, #2
 8005584:	881b      	ldrh	r3, [r3, #0]
 8005586:	2201      	movs	r2, #1
 8005588:	4013      	ands	r3, r2
 800558a:	d003      	beq.n	8005594 <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	22f2      	movs	r2, #242	; 0xf2
 8005590:	4313      	orrs	r3, r2
 8005592:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005594:	1cbb      	adds	r3, r7, #2
 8005596:	881b      	ldrh	r3, [r3, #0]
 8005598:	2202      	movs	r2, #2
 800559a:	4013      	ands	r3, r2
 800559c:	d003      	beq.n	80055a6 <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	22f4      	movs	r2, #244	; 0xf4
 80055a2:	4313      	orrs	r3, r2
 80055a4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80055a6:	1cbb      	adds	r3, r7, #2
 80055a8:	881b      	ldrh	r3, [r3, #0]
 80055aa:	2b10      	cmp	r3, #16
 80055ac:	d103      	bne.n	80055b6 <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2290      	movs	r2, #144	; 0x90
 80055b2:	4313      	orrs	r3, r2
 80055b4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80055b6:	1cbb      	adds	r3, r7, #2
 80055b8:	881b      	ldrh	r3, [r3, #0]
 80055ba:	2b20      	cmp	r3, #32
 80055bc:	d13c      	bne.n	8005638 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2220      	movs	r2, #32
 80055c2:	4313      	orrs	r3, r2
 80055c4:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80055c6:	e037      	b.n	8005638 <I2C_Enable_IRQ+0xf8>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80055c8:	1cbb      	adds	r3, r7, #2
 80055ca:	2200      	movs	r2, #0
 80055cc:	5e9b      	ldrsh	r3, [r3, r2]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	da03      	bge.n	80055da <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	22b8      	movs	r2, #184	; 0xb8
 80055d6:	4313      	orrs	r3, r2
 80055d8:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80055da:	1cbb      	adds	r3, r7, #2
 80055dc:	881b      	ldrh	r3, [r3, #0]
 80055de:	2201      	movs	r2, #1
 80055e0:	4013      	ands	r3, r2
 80055e2:	d003      	beq.n	80055ec <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	22f2      	movs	r2, #242	; 0xf2
 80055e8:	4313      	orrs	r3, r2
 80055ea:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80055ec:	1cbb      	adds	r3, r7, #2
 80055ee:	881b      	ldrh	r3, [r3, #0]
 80055f0:	2202      	movs	r2, #2
 80055f2:	4013      	ands	r3, r2
 80055f4:	d003      	beq.n	80055fe <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	22f4      	movs	r2, #244	; 0xf4
 80055fa:	4313      	orrs	r3, r2
 80055fc:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80055fe:	1cbb      	adds	r3, r7, #2
 8005600:	881b      	ldrh	r3, [r3, #0]
 8005602:	2b10      	cmp	r3, #16
 8005604:	d103      	bne.n	800560e <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2290      	movs	r2, #144	; 0x90
 800560a:	4313      	orrs	r3, r2
 800560c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800560e:	1cbb      	adds	r3, r7, #2
 8005610:	881b      	ldrh	r3, [r3, #0]
 8005612:	2b20      	cmp	r3, #32
 8005614:	d103      	bne.n	800561e <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2260      	movs	r2, #96	; 0x60
 800561a:	4313      	orrs	r3, r2
 800561c:	60fb      	str	r3, [r7, #12]
    }

    if ((hi2c->XferISR != I2C_Mem_ISR_DMA) && (InterruptRequest == I2C_XFER_RELOAD_IT))
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005622:	4b0d      	ldr	r3, [pc, #52]	; (8005658 <I2C_Enable_IRQ+0x118>)
 8005624:	429a      	cmp	r2, r3
 8005626:	d007      	beq.n	8005638 <I2C_Enable_IRQ+0xf8>
 8005628:	1cbb      	adds	r3, r7, #2
 800562a:	881b      	ldrh	r3, [r3, #0]
 800562c:	2b40      	cmp	r3, #64	; 0x40
 800562e:	d103      	bne.n	8005638 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2240      	movs	r2, #64	; 0x40
 8005634:	4313      	orrs	r3, r2
 8005636:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	6819      	ldr	r1, [r3, #0]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	68fa      	ldr	r2, [r7, #12]
 8005644:	430a      	orrs	r2, r1
 8005646:	601a      	str	r2, [r3, #0]
}
 8005648:	46c0      	nop			; (mov r8, r8)
 800564a:	46bd      	mov	sp, r7
 800564c:	b004      	add	sp, #16
 800564e:	bd80      	pop	{r7, pc}
 8005650:	08004385 	.word	0x08004385
 8005654:	080047fd 	.word	0x080047fd
 8005658:	0800459d 	.word	0x0800459d

0800565c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b084      	sub	sp, #16
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	000a      	movs	r2, r1
 8005666:	1cbb      	adds	r3, r7, #2
 8005668:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 800566a:	2300      	movs	r3, #0
 800566c:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800566e:	1cbb      	adds	r3, r7, #2
 8005670:	881b      	ldrh	r3, [r3, #0]
 8005672:	2201      	movs	r2, #1
 8005674:	4013      	ands	r3, r2
 8005676:	d010      	beq.n	800569a <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2242      	movs	r2, #66	; 0x42
 800567c:	4313      	orrs	r3, r2
 800567e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2241      	movs	r2, #65	; 0x41
 8005684:	5c9b      	ldrb	r3, [r3, r2]
 8005686:	b2db      	uxtb	r3, r3
 8005688:	001a      	movs	r2, r3
 800568a:	2328      	movs	r3, #40	; 0x28
 800568c:	4013      	ands	r3, r2
 800568e:	2b28      	cmp	r3, #40	; 0x28
 8005690:	d003      	beq.n	800569a <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	22b0      	movs	r2, #176	; 0xb0
 8005696:	4313      	orrs	r3, r2
 8005698:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800569a:	1cbb      	adds	r3, r7, #2
 800569c:	881b      	ldrh	r3, [r3, #0]
 800569e:	2202      	movs	r2, #2
 80056a0:	4013      	ands	r3, r2
 80056a2:	d010      	beq.n	80056c6 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2244      	movs	r2, #68	; 0x44
 80056a8:	4313      	orrs	r3, r2
 80056aa:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2241      	movs	r2, #65	; 0x41
 80056b0:	5c9b      	ldrb	r3, [r3, r2]
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	001a      	movs	r2, r3
 80056b6:	2328      	movs	r3, #40	; 0x28
 80056b8:	4013      	ands	r3, r2
 80056ba:	2b28      	cmp	r3, #40	; 0x28
 80056bc:	d003      	beq.n	80056c6 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	22b0      	movs	r2, #176	; 0xb0
 80056c2:	4313      	orrs	r3, r2
 80056c4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80056c6:	1cbb      	adds	r3, r7, #2
 80056c8:	2200      	movs	r2, #0
 80056ca:	5e9b      	ldrsh	r3, [r3, r2]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	da03      	bge.n	80056d8 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	22b8      	movs	r2, #184	; 0xb8
 80056d4:	4313      	orrs	r3, r2
 80056d6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80056d8:	1cbb      	adds	r3, r7, #2
 80056da:	881b      	ldrh	r3, [r3, #0]
 80056dc:	2b10      	cmp	r3, #16
 80056de:	d103      	bne.n	80056e8 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2290      	movs	r2, #144	; 0x90
 80056e4:	4313      	orrs	r3, r2
 80056e6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80056e8:	1cbb      	adds	r3, r7, #2
 80056ea:	881b      	ldrh	r3, [r3, #0]
 80056ec:	2b20      	cmp	r3, #32
 80056ee:	d103      	bne.n	80056f8 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2220      	movs	r2, #32
 80056f4:	4313      	orrs	r3, r2
 80056f6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80056f8:	1cbb      	adds	r3, r7, #2
 80056fa:	881b      	ldrh	r3, [r3, #0]
 80056fc:	2b40      	cmp	r3, #64	; 0x40
 80056fe:	d103      	bne.n	8005708 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2240      	movs	r2, #64	; 0x40
 8005704:	4313      	orrs	r3, r2
 8005706:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	681a      	ldr	r2, [r3, #0]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	43d9      	mvns	r1, r3
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	400a      	ands	r2, r1
 8005718:	601a      	str	r2, [r3, #0]
}
 800571a:	46c0      	nop			; (mov r8, r8)
 800571c:	46bd      	mov	sp, r7
 800571e:	b004      	add	sp, #16
 8005720:	bd80      	pop	{r7, pc}
	...

08005724 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b082      	sub	sp, #8
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2241      	movs	r2, #65	; 0x41
 8005732:	5c9b      	ldrb	r3, [r3, r2]
 8005734:	b2db      	uxtb	r3, r3
 8005736:	2b20      	cmp	r3, #32
 8005738:	d138      	bne.n	80057ac <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2240      	movs	r2, #64	; 0x40
 800573e:	5c9b      	ldrb	r3, [r3, r2]
 8005740:	2b01      	cmp	r3, #1
 8005742:	d101      	bne.n	8005748 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005744:	2302      	movs	r3, #2
 8005746:	e032      	b.n	80057ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2240      	movs	r2, #64	; 0x40
 800574c:	2101      	movs	r1, #1
 800574e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2241      	movs	r2, #65	; 0x41
 8005754:	2124      	movs	r1, #36	; 0x24
 8005756:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	2101      	movs	r1, #1
 8005764:	438a      	bics	r2, r1
 8005766:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4911      	ldr	r1, [pc, #68]	; (80057b8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8005774:	400a      	ands	r2, r1
 8005776:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	6819      	ldr	r1, [r3, #0]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	683a      	ldr	r2, [r7, #0]
 8005784:	430a      	orrs	r2, r1
 8005786:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	681a      	ldr	r2, [r3, #0]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	2101      	movs	r1, #1
 8005794:	430a      	orrs	r2, r1
 8005796:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2241      	movs	r2, #65	; 0x41
 800579c:	2120      	movs	r1, #32
 800579e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2240      	movs	r2, #64	; 0x40
 80057a4:	2100      	movs	r1, #0
 80057a6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80057a8:	2300      	movs	r3, #0
 80057aa:	e000      	b.n	80057ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80057ac:	2302      	movs	r3, #2
  }
}
 80057ae:	0018      	movs	r0, r3
 80057b0:	46bd      	mov	sp, r7
 80057b2:	b002      	add	sp, #8
 80057b4:	bd80      	pop	{r7, pc}
 80057b6:	46c0      	nop			; (mov r8, r8)
 80057b8:	ffffefff 	.word	0xffffefff

080057bc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b084      	sub	sp, #16
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
 80057c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2241      	movs	r2, #65	; 0x41
 80057ca:	5c9b      	ldrb	r3, [r3, r2]
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	2b20      	cmp	r3, #32
 80057d0:	d139      	bne.n	8005846 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2240      	movs	r2, #64	; 0x40
 80057d6:	5c9b      	ldrb	r3, [r3, r2]
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d101      	bne.n	80057e0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80057dc:	2302      	movs	r3, #2
 80057de:	e033      	b.n	8005848 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2240      	movs	r2, #64	; 0x40
 80057e4:	2101      	movs	r1, #1
 80057e6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2241      	movs	r2, #65	; 0x41
 80057ec:	2124      	movs	r1, #36	; 0x24
 80057ee:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	2101      	movs	r1, #1
 80057fc:	438a      	bics	r2, r1
 80057fe:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	4a11      	ldr	r2, [pc, #68]	; (8005850 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800580c:	4013      	ands	r3, r2
 800580e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	021b      	lsls	r3, r3, #8
 8005814:	68fa      	ldr	r2, [r7, #12]
 8005816:	4313      	orrs	r3, r2
 8005818:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	2101      	movs	r1, #1
 800582e:	430a      	orrs	r2, r1
 8005830:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2241      	movs	r2, #65	; 0x41
 8005836:	2120      	movs	r1, #32
 8005838:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2240      	movs	r2, #64	; 0x40
 800583e:	2100      	movs	r1, #0
 8005840:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005842:	2300      	movs	r3, #0
 8005844:	e000      	b.n	8005848 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005846:	2302      	movs	r3, #2
  }
}
 8005848:	0018      	movs	r0, r3
 800584a:	46bd      	mov	sp, r7
 800584c:	b004      	add	sp, #16
 800584e:	bd80      	pop	{r7, pc}
 8005850:	fffff0ff 	.word	0xfffff0ff

08005854 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b088      	sub	sp, #32
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d101      	bne.n	8005866 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	e301      	b.n	8005e6a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	2201      	movs	r2, #1
 800586c:	4013      	ands	r3, r2
 800586e:	d100      	bne.n	8005872 <HAL_RCC_OscConfig+0x1e>
 8005870:	e08d      	b.n	800598e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005872:	4bc3      	ldr	r3, [pc, #780]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	220c      	movs	r2, #12
 8005878:	4013      	ands	r3, r2
 800587a:	2b04      	cmp	r3, #4
 800587c:	d00e      	beq.n	800589c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800587e:	4bc0      	ldr	r3, [pc, #768]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	220c      	movs	r2, #12
 8005884:	4013      	ands	r3, r2
 8005886:	2b08      	cmp	r3, #8
 8005888:	d116      	bne.n	80058b8 <HAL_RCC_OscConfig+0x64>
 800588a:	4bbd      	ldr	r3, [pc, #756]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 800588c:	685a      	ldr	r2, [r3, #4]
 800588e:	2380      	movs	r3, #128	; 0x80
 8005890:	025b      	lsls	r3, r3, #9
 8005892:	401a      	ands	r2, r3
 8005894:	2380      	movs	r3, #128	; 0x80
 8005896:	025b      	lsls	r3, r3, #9
 8005898:	429a      	cmp	r2, r3
 800589a:	d10d      	bne.n	80058b8 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800589c:	4bb8      	ldr	r3, [pc, #736]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 800589e:	681a      	ldr	r2, [r3, #0]
 80058a0:	2380      	movs	r3, #128	; 0x80
 80058a2:	029b      	lsls	r3, r3, #10
 80058a4:	4013      	ands	r3, r2
 80058a6:	d100      	bne.n	80058aa <HAL_RCC_OscConfig+0x56>
 80058a8:	e070      	b.n	800598c <HAL_RCC_OscConfig+0x138>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d000      	beq.n	80058b4 <HAL_RCC_OscConfig+0x60>
 80058b2:	e06b      	b.n	800598c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	e2d8      	b.n	8005e6a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d107      	bne.n	80058d0 <HAL_RCC_OscConfig+0x7c>
 80058c0:	4baf      	ldr	r3, [pc, #700]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	4bae      	ldr	r3, [pc, #696]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 80058c6:	2180      	movs	r1, #128	; 0x80
 80058c8:	0249      	lsls	r1, r1, #9
 80058ca:	430a      	orrs	r2, r1
 80058cc:	601a      	str	r2, [r3, #0]
 80058ce:	e02f      	b.n	8005930 <HAL_RCC_OscConfig+0xdc>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d10c      	bne.n	80058f2 <HAL_RCC_OscConfig+0x9e>
 80058d8:	4ba9      	ldr	r3, [pc, #676]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	4ba8      	ldr	r3, [pc, #672]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 80058de:	49a9      	ldr	r1, [pc, #676]	; (8005b84 <HAL_RCC_OscConfig+0x330>)
 80058e0:	400a      	ands	r2, r1
 80058e2:	601a      	str	r2, [r3, #0]
 80058e4:	4ba6      	ldr	r3, [pc, #664]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	4ba5      	ldr	r3, [pc, #660]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 80058ea:	49a7      	ldr	r1, [pc, #668]	; (8005b88 <HAL_RCC_OscConfig+0x334>)
 80058ec:	400a      	ands	r2, r1
 80058ee:	601a      	str	r2, [r3, #0]
 80058f0:	e01e      	b.n	8005930 <HAL_RCC_OscConfig+0xdc>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	2b05      	cmp	r3, #5
 80058f8:	d10e      	bne.n	8005918 <HAL_RCC_OscConfig+0xc4>
 80058fa:	4ba1      	ldr	r3, [pc, #644]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	4ba0      	ldr	r3, [pc, #640]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005900:	2180      	movs	r1, #128	; 0x80
 8005902:	02c9      	lsls	r1, r1, #11
 8005904:	430a      	orrs	r2, r1
 8005906:	601a      	str	r2, [r3, #0]
 8005908:	4b9d      	ldr	r3, [pc, #628]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	4b9c      	ldr	r3, [pc, #624]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 800590e:	2180      	movs	r1, #128	; 0x80
 8005910:	0249      	lsls	r1, r1, #9
 8005912:	430a      	orrs	r2, r1
 8005914:	601a      	str	r2, [r3, #0]
 8005916:	e00b      	b.n	8005930 <HAL_RCC_OscConfig+0xdc>
 8005918:	4b99      	ldr	r3, [pc, #612]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	4b98      	ldr	r3, [pc, #608]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 800591e:	4999      	ldr	r1, [pc, #612]	; (8005b84 <HAL_RCC_OscConfig+0x330>)
 8005920:	400a      	ands	r2, r1
 8005922:	601a      	str	r2, [r3, #0]
 8005924:	4b96      	ldr	r3, [pc, #600]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	4b95      	ldr	r3, [pc, #596]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 800592a:	4997      	ldr	r1, [pc, #604]	; (8005b88 <HAL_RCC_OscConfig+0x334>)
 800592c:	400a      	ands	r2, r1
 800592e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d014      	beq.n	8005962 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005938:	f7fd fbb2 	bl	80030a0 <HAL_GetTick>
 800593c:	0003      	movs	r3, r0
 800593e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005940:	e008      	b.n	8005954 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005942:	f7fd fbad 	bl	80030a0 <HAL_GetTick>
 8005946:	0002      	movs	r2, r0
 8005948:	69bb      	ldr	r3, [r7, #24]
 800594a:	1ad3      	subs	r3, r2, r3
 800594c:	2b64      	cmp	r3, #100	; 0x64
 800594e:	d901      	bls.n	8005954 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8005950:	2303      	movs	r3, #3
 8005952:	e28a      	b.n	8005e6a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005954:	4b8a      	ldr	r3, [pc, #552]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	2380      	movs	r3, #128	; 0x80
 800595a:	029b      	lsls	r3, r3, #10
 800595c:	4013      	ands	r3, r2
 800595e:	d0f0      	beq.n	8005942 <HAL_RCC_OscConfig+0xee>
 8005960:	e015      	b.n	800598e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005962:	f7fd fb9d 	bl	80030a0 <HAL_GetTick>
 8005966:	0003      	movs	r3, r0
 8005968:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800596a:	e008      	b.n	800597e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800596c:	f7fd fb98 	bl	80030a0 <HAL_GetTick>
 8005970:	0002      	movs	r2, r0
 8005972:	69bb      	ldr	r3, [r7, #24]
 8005974:	1ad3      	subs	r3, r2, r3
 8005976:	2b64      	cmp	r3, #100	; 0x64
 8005978:	d901      	bls.n	800597e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800597a:	2303      	movs	r3, #3
 800597c:	e275      	b.n	8005e6a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800597e:	4b80      	ldr	r3, [pc, #512]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	2380      	movs	r3, #128	; 0x80
 8005984:	029b      	lsls	r3, r3, #10
 8005986:	4013      	ands	r3, r2
 8005988:	d1f0      	bne.n	800596c <HAL_RCC_OscConfig+0x118>
 800598a:	e000      	b.n	800598e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800598c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	2202      	movs	r2, #2
 8005994:	4013      	ands	r3, r2
 8005996:	d100      	bne.n	800599a <HAL_RCC_OscConfig+0x146>
 8005998:	e069      	b.n	8005a6e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800599a:	4b79      	ldr	r3, [pc, #484]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	220c      	movs	r2, #12
 80059a0:	4013      	ands	r3, r2
 80059a2:	d00b      	beq.n	80059bc <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80059a4:	4b76      	ldr	r3, [pc, #472]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	220c      	movs	r2, #12
 80059aa:	4013      	ands	r3, r2
 80059ac:	2b08      	cmp	r3, #8
 80059ae:	d11c      	bne.n	80059ea <HAL_RCC_OscConfig+0x196>
 80059b0:	4b73      	ldr	r3, [pc, #460]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 80059b2:	685a      	ldr	r2, [r3, #4]
 80059b4:	2380      	movs	r3, #128	; 0x80
 80059b6:	025b      	lsls	r3, r3, #9
 80059b8:	4013      	ands	r3, r2
 80059ba:	d116      	bne.n	80059ea <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059bc:	4b70      	ldr	r3, [pc, #448]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	2202      	movs	r2, #2
 80059c2:	4013      	ands	r3, r2
 80059c4:	d005      	beq.n	80059d2 <HAL_RCC_OscConfig+0x17e>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	68db      	ldr	r3, [r3, #12]
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	d001      	beq.n	80059d2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80059ce:	2301      	movs	r3, #1
 80059d0:	e24b      	b.n	8005e6a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059d2:	4b6b      	ldr	r3, [pc, #428]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	22f8      	movs	r2, #248	; 0xf8
 80059d8:	4393      	bics	r3, r2
 80059da:	0019      	movs	r1, r3
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	691b      	ldr	r3, [r3, #16]
 80059e0:	00da      	lsls	r2, r3, #3
 80059e2:	4b67      	ldr	r3, [pc, #412]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 80059e4:	430a      	orrs	r2, r1
 80059e6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059e8:	e041      	b.n	8005a6e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	68db      	ldr	r3, [r3, #12]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d024      	beq.n	8005a3c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059f2:	4b63      	ldr	r3, [pc, #396]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	4b62      	ldr	r3, [pc, #392]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 80059f8:	2101      	movs	r1, #1
 80059fa:	430a      	orrs	r2, r1
 80059fc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059fe:	f7fd fb4f 	bl	80030a0 <HAL_GetTick>
 8005a02:	0003      	movs	r3, r0
 8005a04:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a06:	e008      	b.n	8005a1a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a08:	f7fd fb4a 	bl	80030a0 <HAL_GetTick>
 8005a0c:	0002      	movs	r2, r0
 8005a0e:	69bb      	ldr	r3, [r7, #24]
 8005a10:	1ad3      	subs	r3, r2, r3
 8005a12:	2b02      	cmp	r3, #2
 8005a14:	d901      	bls.n	8005a1a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8005a16:	2303      	movs	r3, #3
 8005a18:	e227      	b.n	8005e6a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a1a:	4b59      	ldr	r3, [pc, #356]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	2202      	movs	r2, #2
 8005a20:	4013      	ands	r3, r2
 8005a22:	d0f1      	beq.n	8005a08 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a24:	4b56      	ldr	r3, [pc, #344]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	22f8      	movs	r2, #248	; 0xf8
 8005a2a:	4393      	bics	r3, r2
 8005a2c:	0019      	movs	r1, r3
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	691b      	ldr	r3, [r3, #16]
 8005a32:	00da      	lsls	r2, r3, #3
 8005a34:	4b52      	ldr	r3, [pc, #328]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005a36:	430a      	orrs	r2, r1
 8005a38:	601a      	str	r2, [r3, #0]
 8005a3a:	e018      	b.n	8005a6e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a3c:	4b50      	ldr	r3, [pc, #320]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	4b4f      	ldr	r3, [pc, #316]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005a42:	2101      	movs	r1, #1
 8005a44:	438a      	bics	r2, r1
 8005a46:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a48:	f7fd fb2a 	bl	80030a0 <HAL_GetTick>
 8005a4c:	0003      	movs	r3, r0
 8005a4e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a50:	e008      	b.n	8005a64 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a52:	f7fd fb25 	bl	80030a0 <HAL_GetTick>
 8005a56:	0002      	movs	r2, r0
 8005a58:	69bb      	ldr	r3, [r7, #24]
 8005a5a:	1ad3      	subs	r3, r2, r3
 8005a5c:	2b02      	cmp	r3, #2
 8005a5e:	d901      	bls.n	8005a64 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8005a60:	2303      	movs	r3, #3
 8005a62:	e202      	b.n	8005e6a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a64:	4b46      	ldr	r3, [pc, #280]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	2202      	movs	r2, #2
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	d1f1      	bne.n	8005a52 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	2208      	movs	r2, #8
 8005a74:	4013      	ands	r3, r2
 8005a76:	d036      	beq.n	8005ae6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	69db      	ldr	r3, [r3, #28]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d019      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a80:	4b3f      	ldr	r3, [pc, #252]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005a82:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005a84:	4b3e      	ldr	r3, [pc, #248]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005a86:	2101      	movs	r1, #1
 8005a88:	430a      	orrs	r2, r1
 8005a8a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a8c:	f7fd fb08 	bl	80030a0 <HAL_GetTick>
 8005a90:	0003      	movs	r3, r0
 8005a92:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a94:	e008      	b.n	8005aa8 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a96:	f7fd fb03 	bl	80030a0 <HAL_GetTick>
 8005a9a:	0002      	movs	r2, r0
 8005a9c:	69bb      	ldr	r3, [r7, #24]
 8005a9e:	1ad3      	subs	r3, r2, r3
 8005aa0:	2b02      	cmp	r3, #2
 8005aa2:	d901      	bls.n	8005aa8 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8005aa4:	2303      	movs	r3, #3
 8005aa6:	e1e0      	b.n	8005e6a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005aa8:	4b35      	ldr	r3, [pc, #212]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aac:	2202      	movs	r2, #2
 8005aae:	4013      	ands	r3, r2
 8005ab0:	d0f1      	beq.n	8005a96 <HAL_RCC_OscConfig+0x242>
 8005ab2:	e018      	b.n	8005ae6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ab4:	4b32      	ldr	r3, [pc, #200]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005ab6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005ab8:	4b31      	ldr	r3, [pc, #196]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005aba:	2101      	movs	r1, #1
 8005abc:	438a      	bics	r2, r1
 8005abe:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ac0:	f7fd faee 	bl	80030a0 <HAL_GetTick>
 8005ac4:	0003      	movs	r3, r0
 8005ac6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ac8:	e008      	b.n	8005adc <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005aca:	f7fd fae9 	bl	80030a0 <HAL_GetTick>
 8005ace:	0002      	movs	r2, r0
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	1ad3      	subs	r3, r2, r3
 8005ad4:	2b02      	cmp	r3, #2
 8005ad6:	d901      	bls.n	8005adc <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8005ad8:	2303      	movs	r3, #3
 8005ada:	e1c6      	b.n	8005e6a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005adc:	4b28      	ldr	r3, [pc, #160]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ae0:	2202      	movs	r2, #2
 8005ae2:	4013      	ands	r3, r2
 8005ae4:	d1f1      	bne.n	8005aca <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	2204      	movs	r2, #4
 8005aec:	4013      	ands	r3, r2
 8005aee:	d100      	bne.n	8005af2 <HAL_RCC_OscConfig+0x29e>
 8005af0:	e0b4      	b.n	8005c5c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005af2:	201f      	movs	r0, #31
 8005af4:	183b      	adds	r3, r7, r0
 8005af6:	2200      	movs	r2, #0
 8005af8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005afa:	4b21      	ldr	r3, [pc, #132]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005afc:	69da      	ldr	r2, [r3, #28]
 8005afe:	2380      	movs	r3, #128	; 0x80
 8005b00:	055b      	lsls	r3, r3, #21
 8005b02:	4013      	ands	r3, r2
 8005b04:	d110      	bne.n	8005b28 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b06:	4b1e      	ldr	r3, [pc, #120]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005b08:	69da      	ldr	r2, [r3, #28]
 8005b0a:	4b1d      	ldr	r3, [pc, #116]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005b0c:	2180      	movs	r1, #128	; 0x80
 8005b0e:	0549      	lsls	r1, r1, #21
 8005b10:	430a      	orrs	r2, r1
 8005b12:	61da      	str	r2, [r3, #28]
 8005b14:	4b1a      	ldr	r3, [pc, #104]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005b16:	69da      	ldr	r2, [r3, #28]
 8005b18:	2380      	movs	r3, #128	; 0x80
 8005b1a:	055b      	lsls	r3, r3, #21
 8005b1c:	4013      	ands	r3, r2
 8005b1e:	60fb      	str	r3, [r7, #12]
 8005b20:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005b22:	183b      	adds	r3, r7, r0
 8005b24:	2201      	movs	r2, #1
 8005b26:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b28:	4b18      	ldr	r3, [pc, #96]	; (8005b8c <HAL_RCC_OscConfig+0x338>)
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	2380      	movs	r3, #128	; 0x80
 8005b2e:	005b      	lsls	r3, r3, #1
 8005b30:	4013      	ands	r3, r2
 8005b32:	d11a      	bne.n	8005b6a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b34:	4b15      	ldr	r3, [pc, #84]	; (8005b8c <HAL_RCC_OscConfig+0x338>)
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	4b14      	ldr	r3, [pc, #80]	; (8005b8c <HAL_RCC_OscConfig+0x338>)
 8005b3a:	2180      	movs	r1, #128	; 0x80
 8005b3c:	0049      	lsls	r1, r1, #1
 8005b3e:	430a      	orrs	r2, r1
 8005b40:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b42:	f7fd faad 	bl	80030a0 <HAL_GetTick>
 8005b46:	0003      	movs	r3, r0
 8005b48:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b4a:	e008      	b.n	8005b5e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b4c:	f7fd faa8 	bl	80030a0 <HAL_GetTick>
 8005b50:	0002      	movs	r2, r0
 8005b52:	69bb      	ldr	r3, [r7, #24]
 8005b54:	1ad3      	subs	r3, r2, r3
 8005b56:	2b64      	cmp	r3, #100	; 0x64
 8005b58:	d901      	bls.n	8005b5e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8005b5a:	2303      	movs	r3, #3
 8005b5c:	e185      	b.n	8005e6a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b5e:	4b0b      	ldr	r3, [pc, #44]	; (8005b8c <HAL_RCC_OscConfig+0x338>)
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	2380      	movs	r3, #128	; 0x80
 8005b64:	005b      	lsls	r3, r3, #1
 8005b66:	4013      	ands	r3, r2
 8005b68:	d0f0      	beq.n	8005b4c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d10e      	bne.n	8005b90 <HAL_RCC_OscConfig+0x33c>
 8005b72:	4b03      	ldr	r3, [pc, #12]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005b74:	6a1a      	ldr	r2, [r3, #32]
 8005b76:	4b02      	ldr	r3, [pc, #8]	; (8005b80 <HAL_RCC_OscConfig+0x32c>)
 8005b78:	2101      	movs	r1, #1
 8005b7a:	430a      	orrs	r2, r1
 8005b7c:	621a      	str	r2, [r3, #32]
 8005b7e:	e035      	b.n	8005bec <HAL_RCC_OscConfig+0x398>
 8005b80:	40021000 	.word	0x40021000
 8005b84:	fffeffff 	.word	0xfffeffff
 8005b88:	fffbffff 	.word	0xfffbffff
 8005b8c:	40007000 	.word	0x40007000
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d10c      	bne.n	8005bb2 <HAL_RCC_OscConfig+0x35e>
 8005b98:	4bb6      	ldr	r3, [pc, #728]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005b9a:	6a1a      	ldr	r2, [r3, #32]
 8005b9c:	4bb5      	ldr	r3, [pc, #724]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005b9e:	2101      	movs	r1, #1
 8005ba0:	438a      	bics	r2, r1
 8005ba2:	621a      	str	r2, [r3, #32]
 8005ba4:	4bb3      	ldr	r3, [pc, #716]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005ba6:	6a1a      	ldr	r2, [r3, #32]
 8005ba8:	4bb2      	ldr	r3, [pc, #712]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005baa:	2104      	movs	r1, #4
 8005bac:	438a      	bics	r2, r1
 8005bae:	621a      	str	r2, [r3, #32]
 8005bb0:	e01c      	b.n	8005bec <HAL_RCC_OscConfig+0x398>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	689b      	ldr	r3, [r3, #8]
 8005bb6:	2b05      	cmp	r3, #5
 8005bb8:	d10c      	bne.n	8005bd4 <HAL_RCC_OscConfig+0x380>
 8005bba:	4bae      	ldr	r3, [pc, #696]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005bbc:	6a1a      	ldr	r2, [r3, #32]
 8005bbe:	4bad      	ldr	r3, [pc, #692]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005bc0:	2104      	movs	r1, #4
 8005bc2:	430a      	orrs	r2, r1
 8005bc4:	621a      	str	r2, [r3, #32]
 8005bc6:	4bab      	ldr	r3, [pc, #684]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005bc8:	6a1a      	ldr	r2, [r3, #32]
 8005bca:	4baa      	ldr	r3, [pc, #680]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005bcc:	2101      	movs	r1, #1
 8005bce:	430a      	orrs	r2, r1
 8005bd0:	621a      	str	r2, [r3, #32]
 8005bd2:	e00b      	b.n	8005bec <HAL_RCC_OscConfig+0x398>
 8005bd4:	4ba7      	ldr	r3, [pc, #668]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005bd6:	6a1a      	ldr	r2, [r3, #32]
 8005bd8:	4ba6      	ldr	r3, [pc, #664]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005bda:	2101      	movs	r1, #1
 8005bdc:	438a      	bics	r2, r1
 8005bde:	621a      	str	r2, [r3, #32]
 8005be0:	4ba4      	ldr	r3, [pc, #656]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005be2:	6a1a      	ldr	r2, [r3, #32]
 8005be4:	4ba3      	ldr	r3, [pc, #652]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005be6:	2104      	movs	r1, #4
 8005be8:	438a      	bics	r2, r1
 8005bea:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d014      	beq.n	8005c1e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bf4:	f7fd fa54 	bl	80030a0 <HAL_GetTick>
 8005bf8:	0003      	movs	r3, r0
 8005bfa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bfc:	e009      	b.n	8005c12 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005bfe:	f7fd fa4f 	bl	80030a0 <HAL_GetTick>
 8005c02:	0002      	movs	r2, r0
 8005c04:	69bb      	ldr	r3, [r7, #24]
 8005c06:	1ad3      	subs	r3, r2, r3
 8005c08:	4a9b      	ldr	r2, [pc, #620]	; (8005e78 <HAL_RCC_OscConfig+0x624>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d901      	bls.n	8005c12 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8005c0e:	2303      	movs	r3, #3
 8005c10:	e12b      	b.n	8005e6a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c12:	4b98      	ldr	r3, [pc, #608]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005c14:	6a1b      	ldr	r3, [r3, #32]
 8005c16:	2202      	movs	r2, #2
 8005c18:	4013      	ands	r3, r2
 8005c1a:	d0f0      	beq.n	8005bfe <HAL_RCC_OscConfig+0x3aa>
 8005c1c:	e013      	b.n	8005c46 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c1e:	f7fd fa3f 	bl	80030a0 <HAL_GetTick>
 8005c22:	0003      	movs	r3, r0
 8005c24:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c26:	e009      	b.n	8005c3c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c28:	f7fd fa3a 	bl	80030a0 <HAL_GetTick>
 8005c2c:	0002      	movs	r2, r0
 8005c2e:	69bb      	ldr	r3, [r7, #24]
 8005c30:	1ad3      	subs	r3, r2, r3
 8005c32:	4a91      	ldr	r2, [pc, #580]	; (8005e78 <HAL_RCC_OscConfig+0x624>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d901      	bls.n	8005c3c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8005c38:	2303      	movs	r3, #3
 8005c3a:	e116      	b.n	8005e6a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c3c:	4b8d      	ldr	r3, [pc, #564]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005c3e:	6a1b      	ldr	r3, [r3, #32]
 8005c40:	2202      	movs	r2, #2
 8005c42:	4013      	ands	r3, r2
 8005c44:	d1f0      	bne.n	8005c28 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005c46:	231f      	movs	r3, #31
 8005c48:	18fb      	adds	r3, r7, r3
 8005c4a:	781b      	ldrb	r3, [r3, #0]
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d105      	bne.n	8005c5c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c50:	4b88      	ldr	r3, [pc, #544]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005c52:	69da      	ldr	r2, [r3, #28]
 8005c54:	4b87      	ldr	r3, [pc, #540]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005c56:	4989      	ldr	r1, [pc, #548]	; (8005e7c <HAL_RCC_OscConfig+0x628>)
 8005c58:	400a      	ands	r2, r1
 8005c5a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2210      	movs	r2, #16
 8005c62:	4013      	ands	r3, r2
 8005c64:	d063      	beq.n	8005d2e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	695b      	ldr	r3, [r3, #20]
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d12a      	bne.n	8005cc4 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005c6e:	4b81      	ldr	r3, [pc, #516]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005c70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c72:	4b80      	ldr	r3, [pc, #512]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005c74:	2104      	movs	r1, #4
 8005c76:	430a      	orrs	r2, r1
 8005c78:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8005c7a:	4b7e      	ldr	r3, [pc, #504]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005c7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c7e:	4b7d      	ldr	r3, [pc, #500]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005c80:	2101      	movs	r1, #1
 8005c82:	430a      	orrs	r2, r1
 8005c84:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c86:	f7fd fa0b 	bl	80030a0 <HAL_GetTick>
 8005c8a:	0003      	movs	r3, r0
 8005c8c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005c8e:	e008      	b.n	8005ca2 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005c90:	f7fd fa06 	bl	80030a0 <HAL_GetTick>
 8005c94:	0002      	movs	r2, r0
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	1ad3      	subs	r3, r2, r3
 8005c9a:	2b02      	cmp	r3, #2
 8005c9c:	d901      	bls.n	8005ca2 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8005c9e:	2303      	movs	r3, #3
 8005ca0:	e0e3      	b.n	8005e6a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005ca2:	4b74      	ldr	r3, [pc, #464]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005ca4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ca6:	2202      	movs	r2, #2
 8005ca8:	4013      	ands	r3, r2
 8005caa:	d0f1      	beq.n	8005c90 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005cac:	4b71      	ldr	r3, [pc, #452]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005cae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cb0:	22f8      	movs	r2, #248	; 0xf8
 8005cb2:	4393      	bics	r3, r2
 8005cb4:	0019      	movs	r1, r3
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	699b      	ldr	r3, [r3, #24]
 8005cba:	00da      	lsls	r2, r3, #3
 8005cbc:	4b6d      	ldr	r3, [pc, #436]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005cbe:	430a      	orrs	r2, r1
 8005cc0:	635a      	str	r2, [r3, #52]	; 0x34
 8005cc2:	e034      	b.n	8005d2e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	695b      	ldr	r3, [r3, #20]
 8005cc8:	3305      	adds	r3, #5
 8005cca:	d111      	bne.n	8005cf0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8005ccc:	4b69      	ldr	r3, [pc, #420]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005cce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005cd0:	4b68      	ldr	r3, [pc, #416]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005cd2:	2104      	movs	r1, #4
 8005cd4:	438a      	bics	r2, r1
 8005cd6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005cd8:	4b66      	ldr	r3, [pc, #408]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005cda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cdc:	22f8      	movs	r2, #248	; 0xf8
 8005cde:	4393      	bics	r3, r2
 8005ce0:	0019      	movs	r1, r3
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	699b      	ldr	r3, [r3, #24]
 8005ce6:	00da      	lsls	r2, r3, #3
 8005ce8:	4b62      	ldr	r3, [pc, #392]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005cea:	430a      	orrs	r2, r1
 8005cec:	635a      	str	r2, [r3, #52]	; 0x34
 8005cee:	e01e      	b.n	8005d2e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005cf0:	4b60      	ldr	r3, [pc, #384]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005cf2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005cf4:	4b5f      	ldr	r3, [pc, #380]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005cf6:	2104      	movs	r1, #4
 8005cf8:	430a      	orrs	r2, r1
 8005cfa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8005cfc:	4b5d      	ldr	r3, [pc, #372]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005cfe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d00:	4b5c      	ldr	r3, [pc, #368]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005d02:	2101      	movs	r1, #1
 8005d04:	438a      	bics	r2, r1
 8005d06:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d08:	f7fd f9ca 	bl	80030a0 <HAL_GetTick>
 8005d0c:	0003      	movs	r3, r0
 8005d0e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005d10:	e008      	b.n	8005d24 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005d12:	f7fd f9c5 	bl	80030a0 <HAL_GetTick>
 8005d16:	0002      	movs	r2, r0
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	1ad3      	subs	r3, r2, r3
 8005d1c:	2b02      	cmp	r3, #2
 8005d1e:	d901      	bls.n	8005d24 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8005d20:	2303      	movs	r3, #3
 8005d22:	e0a2      	b.n	8005e6a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005d24:	4b53      	ldr	r3, [pc, #332]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005d26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d28:	2202      	movs	r2, #2
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	d1f1      	bne.n	8005d12 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6a1b      	ldr	r3, [r3, #32]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d100      	bne.n	8005d38 <HAL_RCC_OscConfig+0x4e4>
 8005d36:	e097      	b.n	8005e68 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005d38:	4b4e      	ldr	r3, [pc, #312]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	220c      	movs	r2, #12
 8005d3e:	4013      	ands	r3, r2
 8005d40:	2b08      	cmp	r3, #8
 8005d42:	d100      	bne.n	8005d46 <HAL_RCC_OscConfig+0x4f2>
 8005d44:	e06b      	b.n	8005e1e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6a1b      	ldr	r3, [r3, #32]
 8005d4a:	2b02      	cmp	r3, #2
 8005d4c:	d14c      	bne.n	8005de8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d4e:	4b49      	ldr	r3, [pc, #292]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005d50:	681a      	ldr	r2, [r3, #0]
 8005d52:	4b48      	ldr	r3, [pc, #288]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005d54:	494a      	ldr	r1, [pc, #296]	; (8005e80 <HAL_RCC_OscConfig+0x62c>)
 8005d56:	400a      	ands	r2, r1
 8005d58:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d5a:	f7fd f9a1 	bl	80030a0 <HAL_GetTick>
 8005d5e:	0003      	movs	r3, r0
 8005d60:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005d62:	e008      	b.n	8005d76 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d64:	f7fd f99c 	bl	80030a0 <HAL_GetTick>
 8005d68:	0002      	movs	r2, r0
 8005d6a:	69bb      	ldr	r3, [r7, #24]
 8005d6c:	1ad3      	subs	r3, r2, r3
 8005d6e:	2b02      	cmp	r3, #2
 8005d70:	d901      	bls.n	8005d76 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8005d72:	2303      	movs	r3, #3
 8005d74:	e079      	b.n	8005e6a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005d76:	4b3f      	ldr	r3, [pc, #252]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	2380      	movs	r3, #128	; 0x80
 8005d7c:	049b      	lsls	r3, r3, #18
 8005d7e:	4013      	ands	r3, r2
 8005d80:	d1f0      	bne.n	8005d64 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d82:	4b3c      	ldr	r3, [pc, #240]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d86:	220f      	movs	r2, #15
 8005d88:	4393      	bics	r3, r2
 8005d8a:	0019      	movs	r1, r3
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d90:	4b38      	ldr	r3, [pc, #224]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005d92:	430a      	orrs	r2, r1
 8005d94:	62da      	str	r2, [r3, #44]	; 0x2c
 8005d96:	4b37      	ldr	r3, [pc, #220]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	4a3a      	ldr	r2, [pc, #232]	; (8005e84 <HAL_RCC_OscConfig+0x630>)
 8005d9c:	4013      	ands	r3, r2
 8005d9e:	0019      	movs	r1, r3
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da8:	431a      	orrs	r2, r3
 8005daa:	4b32      	ldr	r3, [pc, #200]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005dac:	430a      	orrs	r2, r1
 8005dae:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005db0:	4b30      	ldr	r3, [pc, #192]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	4b2f      	ldr	r3, [pc, #188]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005db6:	2180      	movs	r1, #128	; 0x80
 8005db8:	0449      	lsls	r1, r1, #17
 8005dba:	430a      	orrs	r2, r1
 8005dbc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dbe:	f7fd f96f 	bl	80030a0 <HAL_GetTick>
 8005dc2:	0003      	movs	r3, r0
 8005dc4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005dc6:	e008      	b.n	8005dda <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dc8:	f7fd f96a 	bl	80030a0 <HAL_GetTick>
 8005dcc:	0002      	movs	r2, r0
 8005dce:	69bb      	ldr	r3, [r7, #24]
 8005dd0:	1ad3      	subs	r3, r2, r3
 8005dd2:	2b02      	cmp	r3, #2
 8005dd4:	d901      	bls.n	8005dda <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8005dd6:	2303      	movs	r3, #3
 8005dd8:	e047      	b.n	8005e6a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005dda:	4b26      	ldr	r3, [pc, #152]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	2380      	movs	r3, #128	; 0x80
 8005de0:	049b      	lsls	r3, r3, #18
 8005de2:	4013      	ands	r3, r2
 8005de4:	d0f0      	beq.n	8005dc8 <HAL_RCC_OscConfig+0x574>
 8005de6:	e03f      	b.n	8005e68 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005de8:	4b22      	ldr	r3, [pc, #136]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	4b21      	ldr	r3, [pc, #132]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005dee:	4924      	ldr	r1, [pc, #144]	; (8005e80 <HAL_RCC_OscConfig+0x62c>)
 8005df0:	400a      	ands	r2, r1
 8005df2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005df4:	f7fd f954 	bl	80030a0 <HAL_GetTick>
 8005df8:	0003      	movs	r3, r0
 8005dfa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005dfc:	e008      	b.n	8005e10 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dfe:	f7fd f94f 	bl	80030a0 <HAL_GetTick>
 8005e02:	0002      	movs	r2, r0
 8005e04:	69bb      	ldr	r3, [r7, #24]
 8005e06:	1ad3      	subs	r3, r2, r3
 8005e08:	2b02      	cmp	r3, #2
 8005e0a:	d901      	bls.n	8005e10 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8005e0c:	2303      	movs	r3, #3
 8005e0e:	e02c      	b.n	8005e6a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e10:	4b18      	ldr	r3, [pc, #96]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	2380      	movs	r3, #128	; 0x80
 8005e16:	049b      	lsls	r3, r3, #18
 8005e18:	4013      	ands	r3, r2
 8005e1a:	d1f0      	bne.n	8005dfe <HAL_RCC_OscConfig+0x5aa>
 8005e1c:	e024      	b.n	8005e68 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6a1b      	ldr	r3, [r3, #32]
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	d101      	bne.n	8005e2a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8005e26:	2301      	movs	r3, #1
 8005e28:	e01f      	b.n	8005e6a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8005e2a:	4b12      	ldr	r3, [pc, #72]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8005e30:	4b10      	ldr	r3, [pc, #64]	; (8005e74 <HAL_RCC_OscConfig+0x620>)
 8005e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e34:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e36:	697a      	ldr	r2, [r7, #20]
 8005e38:	2380      	movs	r3, #128	; 0x80
 8005e3a:	025b      	lsls	r3, r3, #9
 8005e3c:	401a      	ands	r2, r3
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e42:	429a      	cmp	r2, r3
 8005e44:	d10e      	bne.n	8005e64 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	220f      	movs	r2, #15
 8005e4a:	401a      	ands	r2, r3
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d107      	bne.n	8005e64 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8005e54:	697a      	ldr	r2, [r7, #20]
 8005e56:	23f0      	movs	r3, #240	; 0xf0
 8005e58:	039b      	lsls	r3, r3, #14
 8005e5a:	401a      	ands	r2, r3
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d001      	beq.n	8005e68 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8005e64:	2301      	movs	r3, #1
 8005e66:	e000      	b.n	8005e6a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8005e68:	2300      	movs	r3, #0
}
 8005e6a:	0018      	movs	r0, r3
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	b008      	add	sp, #32
 8005e70:	bd80      	pop	{r7, pc}
 8005e72:	46c0      	nop			; (mov r8, r8)
 8005e74:	40021000 	.word	0x40021000
 8005e78:	00001388 	.word	0x00001388
 8005e7c:	efffffff 	.word	0xefffffff
 8005e80:	feffffff 	.word	0xfeffffff
 8005e84:	ffc2ffff 	.word	0xffc2ffff

08005e88 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b084      	sub	sp, #16
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d101      	bne.n	8005e9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e0b3      	b.n	8006004 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005e9c:	4b5b      	ldr	r3, [pc, #364]	; (800600c <HAL_RCC_ClockConfig+0x184>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	4013      	ands	r3, r2
 8005ea4:	683a      	ldr	r2, [r7, #0]
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	d911      	bls.n	8005ece <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eaa:	4b58      	ldr	r3, [pc, #352]	; (800600c <HAL_RCC_ClockConfig+0x184>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	4393      	bics	r3, r2
 8005eb2:	0019      	movs	r1, r3
 8005eb4:	4b55      	ldr	r3, [pc, #340]	; (800600c <HAL_RCC_ClockConfig+0x184>)
 8005eb6:	683a      	ldr	r2, [r7, #0]
 8005eb8:	430a      	orrs	r2, r1
 8005eba:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ebc:	4b53      	ldr	r3, [pc, #332]	; (800600c <HAL_RCC_ClockConfig+0x184>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	4013      	ands	r3, r2
 8005ec4:	683a      	ldr	r2, [r7, #0]
 8005ec6:	429a      	cmp	r2, r3
 8005ec8:	d001      	beq.n	8005ece <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	e09a      	b.n	8006004 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	2202      	movs	r2, #2
 8005ed4:	4013      	ands	r3, r2
 8005ed6:	d015      	beq.n	8005f04 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	2204      	movs	r2, #4
 8005ede:	4013      	ands	r3, r2
 8005ee0:	d006      	beq.n	8005ef0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005ee2:	4b4b      	ldr	r3, [pc, #300]	; (8006010 <HAL_RCC_ClockConfig+0x188>)
 8005ee4:	685a      	ldr	r2, [r3, #4]
 8005ee6:	4b4a      	ldr	r3, [pc, #296]	; (8006010 <HAL_RCC_ClockConfig+0x188>)
 8005ee8:	21e0      	movs	r1, #224	; 0xe0
 8005eea:	00c9      	lsls	r1, r1, #3
 8005eec:	430a      	orrs	r2, r1
 8005eee:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ef0:	4b47      	ldr	r3, [pc, #284]	; (8006010 <HAL_RCC_ClockConfig+0x188>)
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	22f0      	movs	r2, #240	; 0xf0
 8005ef6:	4393      	bics	r3, r2
 8005ef8:	0019      	movs	r1, r3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	689a      	ldr	r2, [r3, #8]
 8005efe:	4b44      	ldr	r3, [pc, #272]	; (8006010 <HAL_RCC_ClockConfig+0x188>)
 8005f00:	430a      	orrs	r2, r1
 8005f02:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	2201      	movs	r2, #1
 8005f0a:	4013      	ands	r3, r2
 8005f0c:	d040      	beq.n	8005f90 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	2b01      	cmp	r3, #1
 8005f14:	d107      	bne.n	8005f26 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f16:	4b3e      	ldr	r3, [pc, #248]	; (8006010 <HAL_RCC_ClockConfig+0x188>)
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	2380      	movs	r3, #128	; 0x80
 8005f1c:	029b      	lsls	r3, r3, #10
 8005f1e:	4013      	ands	r3, r2
 8005f20:	d114      	bne.n	8005f4c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005f22:	2301      	movs	r3, #1
 8005f24:	e06e      	b.n	8006004 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	2b02      	cmp	r3, #2
 8005f2c:	d107      	bne.n	8005f3e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f2e:	4b38      	ldr	r3, [pc, #224]	; (8006010 <HAL_RCC_ClockConfig+0x188>)
 8005f30:	681a      	ldr	r2, [r3, #0]
 8005f32:	2380      	movs	r3, #128	; 0x80
 8005f34:	049b      	lsls	r3, r3, #18
 8005f36:	4013      	ands	r3, r2
 8005f38:	d108      	bne.n	8005f4c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e062      	b.n	8006004 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f3e:	4b34      	ldr	r3, [pc, #208]	; (8006010 <HAL_RCC_ClockConfig+0x188>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	2202      	movs	r2, #2
 8005f44:	4013      	ands	r3, r2
 8005f46:	d101      	bne.n	8005f4c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e05b      	b.n	8006004 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f4c:	4b30      	ldr	r3, [pc, #192]	; (8006010 <HAL_RCC_ClockConfig+0x188>)
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	2203      	movs	r2, #3
 8005f52:	4393      	bics	r3, r2
 8005f54:	0019      	movs	r1, r3
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	685a      	ldr	r2, [r3, #4]
 8005f5a:	4b2d      	ldr	r3, [pc, #180]	; (8006010 <HAL_RCC_ClockConfig+0x188>)
 8005f5c:	430a      	orrs	r2, r1
 8005f5e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f60:	f7fd f89e 	bl	80030a0 <HAL_GetTick>
 8005f64:	0003      	movs	r3, r0
 8005f66:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f68:	e009      	b.n	8005f7e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f6a:	f7fd f899 	bl	80030a0 <HAL_GetTick>
 8005f6e:	0002      	movs	r2, r0
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	1ad3      	subs	r3, r2, r3
 8005f74:	4a27      	ldr	r2, [pc, #156]	; (8006014 <HAL_RCC_ClockConfig+0x18c>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d901      	bls.n	8005f7e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8005f7a:	2303      	movs	r3, #3
 8005f7c:	e042      	b.n	8006004 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f7e:	4b24      	ldr	r3, [pc, #144]	; (8006010 <HAL_RCC_ClockConfig+0x188>)
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	220c      	movs	r2, #12
 8005f84:	401a      	ands	r2, r3
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	009b      	lsls	r3, r3, #2
 8005f8c:	429a      	cmp	r2, r3
 8005f8e:	d1ec      	bne.n	8005f6a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005f90:	4b1e      	ldr	r3, [pc, #120]	; (800600c <HAL_RCC_ClockConfig+0x184>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	2201      	movs	r2, #1
 8005f96:	4013      	ands	r3, r2
 8005f98:	683a      	ldr	r2, [r7, #0]
 8005f9a:	429a      	cmp	r2, r3
 8005f9c:	d211      	bcs.n	8005fc2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f9e:	4b1b      	ldr	r3, [pc, #108]	; (800600c <HAL_RCC_ClockConfig+0x184>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	4393      	bics	r3, r2
 8005fa6:	0019      	movs	r1, r3
 8005fa8:	4b18      	ldr	r3, [pc, #96]	; (800600c <HAL_RCC_ClockConfig+0x184>)
 8005faa:	683a      	ldr	r2, [r7, #0]
 8005fac:	430a      	orrs	r2, r1
 8005fae:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fb0:	4b16      	ldr	r3, [pc, #88]	; (800600c <HAL_RCC_ClockConfig+0x184>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	2201      	movs	r2, #1
 8005fb6:	4013      	ands	r3, r2
 8005fb8:	683a      	ldr	r2, [r7, #0]
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d001      	beq.n	8005fc2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e020      	b.n	8006004 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	2204      	movs	r2, #4
 8005fc8:	4013      	ands	r3, r2
 8005fca:	d009      	beq.n	8005fe0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005fcc:	4b10      	ldr	r3, [pc, #64]	; (8006010 <HAL_RCC_ClockConfig+0x188>)
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	4a11      	ldr	r2, [pc, #68]	; (8006018 <HAL_RCC_ClockConfig+0x190>)
 8005fd2:	4013      	ands	r3, r2
 8005fd4:	0019      	movs	r1, r3
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	68da      	ldr	r2, [r3, #12]
 8005fda:	4b0d      	ldr	r3, [pc, #52]	; (8006010 <HAL_RCC_ClockConfig+0x188>)
 8005fdc:	430a      	orrs	r2, r1
 8005fde:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005fe0:	f000 f820 	bl	8006024 <HAL_RCC_GetSysClockFreq>
 8005fe4:	0001      	movs	r1, r0
 8005fe6:	4b0a      	ldr	r3, [pc, #40]	; (8006010 <HAL_RCC_ClockConfig+0x188>)
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	091b      	lsrs	r3, r3, #4
 8005fec:	220f      	movs	r2, #15
 8005fee:	4013      	ands	r3, r2
 8005ff0:	4a0a      	ldr	r2, [pc, #40]	; (800601c <HAL_RCC_ClockConfig+0x194>)
 8005ff2:	5cd3      	ldrb	r3, [r2, r3]
 8005ff4:	000a      	movs	r2, r1
 8005ff6:	40da      	lsrs	r2, r3
 8005ff8:	4b09      	ldr	r3, [pc, #36]	; (8006020 <HAL_RCC_ClockConfig+0x198>)
 8005ffa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005ffc:	2000      	movs	r0, #0
 8005ffe:	f7fd f809 	bl	8003014 <HAL_InitTick>
  
  return HAL_OK;
 8006002:	2300      	movs	r3, #0
}
 8006004:	0018      	movs	r0, r3
 8006006:	46bd      	mov	sp, r7
 8006008:	b004      	add	sp, #16
 800600a:	bd80      	pop	{r7, pc}
 800600c:	40022000 	.word	0x40022000
 8006010:	40021000 	.word	0x40021000
 8006014:	00001388 	.word	0x00001388
 8006018:	fffff8ff 	.word	0xfffff8ff
 800601c:	080079c0 	.word	0x080079c0
 8006020:	20000000 	.word	0x20000000

08006024 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b086      	sub	sp, #24
 8006028:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800602a:	2300      	movs	r3, #0
 800602c:	60fb      	str	r3, [r7, #12]
 800602e:	2300      	movs	r3, #0
 8006030:	60bb      	str	r3, [r7, #8]
 8006032:	2300      	movs	r3, #0
 8006034:	617b      	str	r3, [r7, #20]
 8006036:	2300      	movs	r3, #0
 8006038:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800603a:	2300      	movs	r3, #0
 800603c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800603e:	4b20      	ldr	r3, [pc, #128]	; (80060c0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	220c      	movs	r2, #12
 8006048:	4013      	ands	r3, r2
 800604a:	2b04      	cmp	r3, #4
 800604c:	d002      	beq.n	8006054 <HAL_RCC_GetSysClockFreq+0x30>
 800604e:	2b08      	cmp	r3, #8
 8006050:	d003      	beq.n	800605a <HAL_RCC_GetSysClockFreq+0x36>
 8006052:	e02c      	b.n	80060ae <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006054:	4b1b      	ldr	r3, [pc, #108]	; (80060c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8006056:	613b      	str	r3, [r7, #16]
      break;
 8006058:	e02c      	b.n	80060b4 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	0c9b      	lsrs	r3, r3, #18
 800605e:	220f      	movs	r2, #15
 8006060:	4013      	ands	r3, r2
 8006062:	4a19      	ldr	r2, [pc, #100]	; (80060c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8006064:	5cd3      	ldrb	r3, [r2, r3]
 8006066:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8006068:	4b15      	ldr	r3, [pc, #84]	; (80060c0 <HAL_RCC_GetSysClockFreq+0x9c>)
 800606a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800606c:	220f      	movs	r2, #15
 800606e:	4013      	ands	r3, r2
 8006070:	4a16      	ldr	r2, [pc, #88]	; (80060cc <HAL_RCC_GetSysClockFreq+0xa8>)
 8006072:	5cd3      	ldrb	r3, [r2, r3]
 8006074:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006076:	68fa      	ldr	r2, [r7, #12]
 8006078:	2380      	movs	r3, #128	; 0x80
 800607a:	025b      	lsls	r3, r3, #9
 800607c:	4013      	ands	r3, r2
 800607e:	d009      	beq.n	8006094 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006080:	68b9      	ldr	r1, [r7, #8]
 8006082:	4810      	ldr	r0, [pc, #64]	; (80060c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8006084:	f7fa f840 	bl	8000108 <__udivsi3>
 8006088:	0003      	movs	r3, r0
 800608a:	001a      	movs	r2, r3
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	4353      	muls	r3, r2
 8006090:	617b      	str	r3, [r7, #20]
 8006092:	e009      	b.n	80060a8 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8006094:	6879      	ldr	r1, [r7, #4]
 8006096:	000a      	movs	r2, r1
 8006098:	0152      	lsls	r2, r2, #5
 800609a:	1a52      	subs	r2, r2, r1
 800609c:	0193      	lsls	r3, r2, #6
 800609e:	1a9b      	subs	r3, r3, r2
 80060a0:	00db      	lsls	r3, r3, #3
 80060a2:	185b      	adds	r3, r3, r1
 80060a4:	021b      	lsls	r3, r3, #8
 80060a6:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	613b      	str	r3, [r7, #16]
      break;
 80060ac:	e002      	b.n	80060b4 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80060ae:	4b05      	ldr	r3, [pc, #20]	; (80060c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80060b0:	613b      	str	r3, [r7, #16]
      break;
 80060b2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80060b4:	693b      	ldr	r3, [r7, #16]
}
 80060b6:	0018      	movs	r0, r3
 80060b8:	46bd      	mov	sp, r7
 80060ba:	b006      	add	sp, #24
 80060bc:	bd80      	pop	{r7, pc}
 80060be:	46c0      	nop			; (mov r8, r8)
 80060c0:	40021000 	.word	0x40021000
 80060c4:	007a1200 	.word	0x007a1200
 80060c8:	080079d8 	.word	0x080079d8
 80060cc:	080079e8 	.word	0x080079e8

080060d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80060d4:	4b02      	ldr	r3, [pc, #8]	; (80060e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80060d6:	681b      	ldr	r3, [r3, #0]
}
 80060d8:	0018      	movs	r0, r3
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}
 80060de:	46c0      	nop			; (mov r8, r8)
 80060e0:	20000000 	.word	0x20000000

080060e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80060e8:	f7ff fff2 	bl	80060d0 <HAL_RCC_GetHCLKFreq>
 80060ec:	0001      	movs	r1, r0
 80060ee:	4b06      	ldr	r3, [pc, #24]	; (8006108 <HAL_RCC_GetPCLK1Freq+0x24>)
 80060f0:	685b      	ldr	r3, [r3, #4]
 80060f2:	0a1b      	lsrs	r3, r3, #8
 80060f4:	2207      	movs	r2, #7
 80060f6:	4013      	ands	r3, r2
 80060f8:	4a04      	ldr	r2, [pc, #16]	; (800610c <HAL_RCC_GetPCLK1Freq+0x28>)
 80060fa:	5cd3      	ldrb	r3, [r2, r3]
 80060fc:	40d9      	lsrs	r1, r3
 80060fe:	000b      	movs	r3, r1
}    
 8006100:	0018      	movs	r0, r3
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
 8006106:	46c0      	nop			; (mov r8, r8)
 8006108:	40021000 	.word	0x40021000
 800610c:	080079d0 	.word	0x080079d0

08006110 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b086      	sub	sp, #24
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006118:	2300      	movs	r3, #0
 800611a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800611c:	2300      	movs	r3, #0
 800611e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	2380      	movs	r3, #128	; 0x80
 8006126:	025b      	lsls	r3, r3, #9
 8006128:	4013      	ands	r3, r2
 800612a:	d100      	bne.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800612c:	e08e      	b.n	800624c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800612e:	2017      	movs	r0, #23
 8006130:	183b      	adds	r3, r7, r0
 8006132:	2200      	movs	r2, #0
 8006134:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006136:	4b57      	ldr	r3, [pc, #348]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006138:	69da      	ldr	r2, [r3, #28]
 800613a:	2380      	movs	r3, #128	; 0x80
 800613c:	055b      	lsls	r3, r3, #21
 800613e:	4013      	ands	r3, r2
 8006140:	d110      	bne.n	8006164 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006142:	4b54      	ldr	r3, [pc, #336]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006144:	69da      	ldr	r2, [r3, #28]
 8006146:	4b53      	ldr	r3, [pc, #332]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006148:	2180      	movs	r1, #128	; 0x80
 800614a:	0549      	lsls	r1, r1, #21
 800614c:	430a      	orrs	r2, r1
 800614e:	61da      	str	r2, [r3, #28]
 8006150:	4b50      	ldr	r3, [pc, #320]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006152:	69da      	ldr	r2, [r3, #28]
 8006154:	2380      	movs	r3, #128	; 0x80
 8006156:	055b      	lsls	r3, r3, #21
 8006158:	4013      	ands	r3, r2
 800615a:	60bb      	str	r3, [r7, #8]
 800615c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800615e:	183b      	adds	r3, r7, r0
 8006160:	2201      	movs	r2, #1
 8006162:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006164:	4b4c      	ldr	r3, [pc, #304]	; (8006298 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	2380      	movs	r3, #128	; 0x80
 800616a:	005b      	lsls	r3, r3, #1
 800616c:	4013      	ands	r3, r2
 800616e:	d11a      	bne.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006170:	4b49      	ldr	r3, [pc, #292]	; (8006298 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	4b48      	ldr	r3, [pc, #288]	; (8006298 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8006176:	2180      	movs	r1, #128	; 0x80
 8006178:	0049      	lsls	r1, r1, #1
 800617a:	430a      	orrs	r2, r1
 800617c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800617e:	f7fc ff8f 	bl	80030a0 <HAL_GetTick>
 8006182:	0003      	movs	r3, r0
 8006184:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006186:	e008      	b.n	800619a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006188:	f7fc ff8a 	bl	80030a0 <HAL_GetTick>
 800618c:	0002      	movs	r2, r0
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	1ad3      	subs	r3, r2, r3
 8006192:	2b64      	cmp	r3, #100	; 0x64
 8006194:	d901      	bls.n	800619a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8006196:	2303      	movs	r3, #3
 8006198:	e077      	b.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800619a:	4b3f      	ldr	r3, [pc, #252]	; (8006298 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800619c:	681a      	ldr	r2, [r3, #0]
 800619e:	2380      	movs	r3, #128	; 0x80
 80061a0:	005b      	lsls	r3, r3, #1
 80061a2:	4013      	ands	r3, r2
 80061a4:	d0f0      	beq.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80061a6:	4b3b      	ldr	r3, [pc, #236]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80061a8:	6a1a      	ldr	r2, [r3, #32]
 80061aa:	23c0      	movs	r3, #192	; 0xc0
 80061ac:	009b      	lsls	r3, r3, #2
 80061ae:	4013      	ands	r3, r2
 80061b0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d034      	beq.n	8006222 <HAL_RCCEx_PeriphCLKConfig+0x112>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	685a      	ldr	r2, [r3, #4]
 80061bc:	23c0      	movs	r3, #192	; 0xc0
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	4013      	ands	r3, r2
 80061c2:	68fa      	ldr	r2, [r7, #12]
 80061c4:	429a      	cmp	r2, r3
 80061c6:	d02c      	beq.n	8006222 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80061c8:	4b32      	ldr	r3, [pc, #200]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80061ca:	6a1b      	ldr	r3, [r3, #32]
 80061cc:	4a33      	ldr	r2, [pc, #204]	; (800629c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80061ce:	4013      	ands	r3, r2
 80061d0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80061d2:	4b30      	ldr	r3, [pc, #192]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80061d4:	6a1a      	ldr	r2, [r3, #32]
 80061d6:	4b2f      	ldr	r3, [pc, #188]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80061d8:	2180      	movs	r1, #128	; 0x80
 80061da:	0249      	lsls	r1, r1, #9
 80061dc:	430a      	orrs	r2, r1
 80061de:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80061e0:	4b2c      	ldr	r3, [pc, #176]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80061e2:	6a1a      	ldr	r2, [r3, #32]
 80061e4:	4b2b      	ldr	r3, [pc, #172]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80061e6:	492e      	ldr	r1, [pc, #184]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80061e8:	400a      	ands	r2, r1
 80061ea:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80061ec:	4b29      	ldr	r3, [pc, #164]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80061ee:	68fa      	ldr	r2, [r7, #12]
 80061f0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2201      	movs	r2, #1
 80061f6:	4013      	ands	r3, r2
 80061f8:	d013      	beq.n	8006222 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061fa:	f7fc ff51 	bl	80030a0 <HAL_GetTick>
 80061fe:	0003      	movs	r3, r0
 8006200:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006202:	e009      	b.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006204:	f7fc ff4c 	bl	80030a0 <HAL_GetTick>
 8006208:	0002      	movs	r2, r0
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	4a25      	ldr	r2, [pc, #148]	; (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d901      	bls.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8006214:	2303      	movs	r3, #3
 8006216:	e038      	b.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006218:	4b1e      	ldr	r3, [pc, #120]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800621a:	6a1b      	ldr	r3, [r3, #32]
 800621c:	2202      	movs	r2, #2
 800621e:	4013      	ands	r3, r2
 8006220:	d0f0      	beq.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006222:	4b1c      	ldr	r3, [pc, #112]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006224:	6a1b      	ldr	r3, [r3, #32]
 8006226:	4a1d      	ldr	r2, [pc, #116]	; (800629c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8006228:	4013      	ands	r3, r2
 800622a:	0019      	movs	r1, r3
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	685a      	ldr	r2, [r3, #4]
 8006230:	4b18      	ldr	r3, [pc, #96]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006232:	430a      	orrs	r2, r1
 8006234:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006236:	2317      	movs	r3, #23
 8006238:	18fb      	adds	r3, r7, r3
 800623a:	781b      	ldrb	r3, [r3, #0]
 800623c:	2b01      	cmp	r3, #1
 800623e:	d105      	bne.n	800624c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006240:	4b14      	ldr	r3, [pc, #80]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006242:	69da      	ldr	r2, [r3, #28]
 8006244:	4b13      	ldr	r3, [pc, #76]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006246:	4918      	ldr	r1, [pc, #96]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8006248:	400a      	ands	r2, r1
 800624a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	2201      	movs	r2, #1
 8006252:	4013      	ands	r3, r2
 8006254:	d009      	beq.n	800626a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006256:	4b0f      	ldr	r3, [pc, #60]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800625a:	2203      	movs	r2, #3
 800625c:	4393      	bics	r3, r2
 800625e:	0019      	movs	r1, r3
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	689a      	ldr	r2, [r3, #8]
 8006264:	4b0b      	ldr	r3, [pc, #44]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006266:	430a      	orrs	r2, r1
 8006268:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	2220      	movs	r2, #32
 8006270:	4013      	ands	r3, r2
 8006272:	d009      	beq.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006274:	4b07      	ldr	r3, [pc, #28]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006278:	2210      	movs	r2, #16
 800627a:	4393      	bics	r3, r2
 800627c:	0019      	movs	r1, r3
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	68da      	ldr	r2, [r3, #12]
 8006282:	4b04      	ldr	r3, [pc, #16]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006284:	430a      	orrs	r2, r1
 8006286:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8006288:	2300      	movs	r3, #0
}
 800628a:	0018      	movs	r0, r3
 800628c:	46bd      	mov	sp, r7
 800628e:	b006      	add	sp, #24
 8006290:	bd80      	pop	{r7, pc}
 8006292:	46c0      	nop			; (mov r8, r8)
 8006294:	40021000 	.word	0x40021000
 8006298:	40007000 	.word	0x40007000
 800629c:	fffffcff 	.word	0xfffffcff
 80062a0:	fffeffff 	.word	0xfffeffff
 80062a4:	00001388 	.word	0x00001388
 80062a8:	efffffff 	.word	0xefffffff

080062ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b082      	sub	sp, #8
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d101      	bne.n	80062be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	e042      	b.n	8006344 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	223d      	movs	r2, #61	; 0x3d
 80062c2:	5c9b      	ldrb	r3, [r3, r2]
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d107      	bne.n	80062da <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	223c      	movs	r2, #60	; 0x3c
 80062ce:	2100      	movs	r1, #0
 80062d0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	0018      	movs	r0, r3
 80062d6:	f7fc fcc5 	bl	8002c64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	223d      	movs	r2, #61	; 0x3d
 80062de:	2102      	movs	r1, #2
 80062e0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681a      	ldr	r2, [r3, #0]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	3304      	adds	r3, #4
 80062ea:	0019      	movs	r1, r3
 80062ec:	0010      	movs	r0, r2
 80062ee:	f000 f9dd 	bl	80066ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2246      	movs	r2, #70	; 0x46
 80062f6:	2101      	movs	r1, #1
 80062f8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	223e      	movs	r2, #62	; 0x3e
 80062fe:	2101      	movs	r1, #1
 8006300:	5499      	strb	r1, [r3, r2]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	223f      	movs	r2, #63	; 0x3f
 8006306:	2101      	movs	r1, #1
 8006308:	5499      	strb	r1, [r3, r2]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2240      	movs	r2, #64	; 0x40
 800630e:	2101      	movs	r1, #1
 8006310:	5499      	strb	r1, [r3, r2]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2241      	movs	r2, #65	; 0x41
 8006316:	2101      	movs	r1, #1
 8006318:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2242      	movs	r2, #66	; 0x42
 800631e:	2101      	movs	r1, #1
 8006320:	5499      	strb	r1, [r3, r2]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2243      	movs	r2, #67	; 0x43
 8006326:	2101      	movs	r1, #1
 8006328:	5499      	strb	r1, [r3, r2]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2244      	movs	r2, #68	; 0x44
 800632e:	2101      	movs	r1, #1
 8006330:	5499      	strb	r1, [r3, r2]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2245      	movs	r2, #69	; 0x45
 8006336:	2101      	movs	r1, #1
 8006338:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	223d      	movs	r2, #61	; 0x3d
 800633e:	2101      	movs	r1, #1
 8006340:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006342:	2300      	movs	r3, #0
}
 8006344:	0018      	movs	r0, r3
 8006346:	46bd      	mov	sp, r7
 8006348:	b002      	add	sp, #8
 800634a:	bd80      	pop	{r7, pc}

0800634c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b084      	sub	sp, #16
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	223d      	movs	r2, #61	; 0x3d
 8006358:	5c9b      	ldrb	r3, [r3, r2]
 800635a:	b2db      	uxtb	r3, r3
 800635c:	2b01      	cmp	r3, #1
 800635e:	d001      	beq.n	8006364 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006360:	2301      	movs	r3, #1
 8006362:	e035      	b.n	80063d0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	223d      	movs	r2, #61	; 0x3d
 8006368:	2102      	movs	r1, #2
 800636a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	68da      	ldr	r2, [r3, #12]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	2101      	movs	r1, #1
 8006378:	430a      	orrs	r2, r1
 800637a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a15      	ldr	r2, [pc, #84]	; (80063d8 <HAL_TIM_Base_Start_IT+0x8c>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d009      	beq.n	800639a <HAL_TIM_Base_Start_IT+0x4e>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a14      	ldr	r2, [pc, #80]	; (80063dc <HAL_TIM_Base_Start_IT+0x90>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d004      	beq.n	800639a <HAL_TIM_Base_Start_IT+0x4e>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4a12      	ldr	r2, [pc, #72]	; (80063e0 <HAL_TIM_Base_Start_IT+0x94>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d111      	bne.n	80063be <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	2207      	movs	r2, #7
 80063a2:	4013      	ands	r3, r2
 80063a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2b06      	cmp	r3, #6
 80063aa:	d010      	beq.n	80063ce <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	2101      	movs	r1, #1
 80063b8:	430a      	orrs	r2, r1
 80063ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063bc:	e007      	b.n	80063ce <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	681a      	ldr	r2, [r3, #0]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	2101      	movs	r1, #1
 80063ca:	430a      	orrs	r2, r1
 80063cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063ce:	2300      	movs	r3, #0
}
 80063d0:	0018      	movs	r0, r3
 80063d2:	46bd      	mov	sp, r7
 80063d4:	b004      	add	sp, #16
 80063d6:	bd80      	pop	{r7, pc}
 80063d8:	40012c00 	.word	0x40012c00
 80063dc:	40000400 	.word	0x40000400
 80063e0:	40014000 	.word	0x40014000

080063e4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b082      	sub	sp, #8
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	68da      	ldr	r2, [r3, #12]
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	2101      	movs	r1, #1
 80063f8:	438a      	bics	r2, r1
 80063fa:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	6a1b      	ldr	r3, [r3, #32]
 8006402:	4a0d      	ldr	r2, [pc, #52]	; (8006438 <HAL_TIM_Base_Stop_IT+0x54>)
 8006404:	4013      	ands	r3, r2
 8006406:	d10d      	bne.n	8006424 <HAL_TIM_Base_Stop_IT+0x40>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	6a1b      	ldr	r3, [r3, #32]
 800640e:	4a0b      	ldr	r2, [pc, #44]	; (800643c <HAL_TIM_Base_Stop_IT+0x58>)
 8006410:	4013      	ands	r3, r2
 8006412:	d107      	bne.n	8006424 <HAL_TIM_Base_Stop_IT+0x40>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	681a      	ldr	r2, [r3, #0]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	2101      	movs	r1, #1
 8006420:	438a      	bics	r2, r1
 8006422:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	223d      	movs	r2, #61	; 0x3d
 8006428:	2101      	movs	r1, #1
 800642a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800642c:	2300      	movs	r3, #0
}
 800642e:	0018      	movs	r0, r3
 8006430:	46bd      	mov	sp, r7
 8006432:	b002      	add	sp, #8
 8006434:	bd80      	pop	{r7, pc}
 8006436:	46c0      	nop			; (mov r8, r8)
 8006438:	00001111 	.word	0x00001111
 800643c:	00000444 	.word	0x00000444

08006440 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b082      	sub	sp, #8
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	691b      	ldr	r3, [r3, #16]
 800644e:	2202      	movs	r2, #2
 8006450:	4013      	ands	r3, r2
 8006452:	2b02      	cmp	r3, #2
 8006454:	d124      	bne.n	80064a0 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	68db      	ldr	r3, [r3, #12]
 800645c:	2202      	movs	r2, #2
 800645e:	4013      	ands	r3, r2
 8006460:	2b02      	cmp	r3, #2
 8006462:	d11d      	bne.n	80064a0 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	2203      	movs	r2, #3
 800646a:	4252      	negs	r2, r2
 800646c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2201      	movs	r2, #1
 8006472:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	699b      	ldr	r3, [r3, #24]
 800647a:	2203      	movs	r2, #3
 800647c:	4013      	ands	r3, r2
 800647e:	d004      	beq.n	800648a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	0018      	movs	r0, r3
 8006484:	f000 f8fa 	bl	800667c <HAL_TIM_IC_CaptureCallback>
 8006488:	e007      	b.n	800649a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	0018      	movs	r0, r3
 800648e:	f000 f8ed 	bl	800666c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	0018      	movs	r0, r3
 8006496:	f000 f8f9 	bl	800668c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	691b      	ldr	r3, [r3, #16]
 80064a6:	2204      	movs	r2, #4
 80064a8:	4013      	ands	r3, r2
 80064aa:	2b04      	cmp	r3, #4
 80064ac:	d125      	bne.n	80064fa <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	68db      	ldr	r3, [r3, #12]
 80064b4:	2204      	movs	r2, #4
 80064b6:	4013      	ands	r3, r2
 80064b8:	2b04      	cmp	r3, #4
 80064ba:	d11e      	bne.n	80064fa <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	2205      	movs	r2, #5
 80064c2:	4252      	negs	r2, r2
 80064c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2202      	movs	r2, #2
 80064ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	699a      	ldr	r2, [r3, #24]
 80064d2:	23c0      	movs	r3, #192	; 0xc0
 80064d4:	009b      	lsls	r3, r3, #2
 80064d6:	4013      	ands	r3, r2
 80064d8:	d004      	beq.n	80064e4 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	0018      	movs	r0, r3
 80064de:	f000 f8cd 	bl	800667c <HAL_TIM_IC_CaptureCallback>
 80064e2:	e007      	b.n	80064f4 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	0018      	movs	r0, r3
 80064e8:	f000 f8c0 	bl	800666c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	0018      	movs	r0, r3
 80064f0:	f000 f8cc 	bl	800668c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2200      	movs	r2, #0
 80064f8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	691b      	ldr	r3, [r3, #16]
 8006500:	2208      	movs	r2, #8
 8006502:	4013      	ands	r3, r2
 8006504:	2b08      	cmp	r3, #8
 8006506:	d124      	bne.n	8006552 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	68db      	ldr	r3, [r3, #12]
 800650e:	2208      	movs	r2, #8
 8006510:	4013      	ands	r3, r2
 8006512:	2b08      	cmp	r3, #8
 8006514:	d11d      	bne.n	8006552 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	2209      	movs	r2, #9
 800651c:	4252      	negs	r2, r2
 800651e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2204      	movs	r2, #4
 8006524:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	69db      	ldr	r3, [r3, #28]
 800652c:	2203      	movs	r2, #3
 800652e:	4013      	ands	r3, r2
 8006530:	d004      	beq.n	800653c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	0018      	movs	r0, r3
 8006536:	f000 f8a1 	bl	800667c <HAL_TIM_IC_CaptureCallback>
 800653a:	e007      	b.n	800654c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	0018      	movs	r0, r3
 8006540:	f000 f894 	bl	800666c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	0018      	movs	r0, r3
 8006548:	f000 f8a0 	bl	800668c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2200      	movs	r2, #0
 8006550:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	691b      	ldr	r3, [r3, #16]
 8006558:	2210      	movs	r2, #16
 800655a:	4013      	ands	r3, r2
 800655c:	2b10      	cmp	r3, #16
 800655e:	d125      	bne.n	80065ac <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	68db      	ldr	r3, [r3, #12]
 8006566:	2210      	movs	r2, #16
 8006568:	4013      	ands	r3, r2
 800656a:	2b10      	cmp	r3, #16
 800656c:	d11e      	bne.n	80065ac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	2211      	movs	r2, #17
 8006574:	4252      	negs	r2, r2
 8006576:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2208      	movs	r2, #8
 800657c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	69da      	ldr	r2, [r3, #28]
 8006584:	23c0      	movs	r3, #192	; 0xc0
 8006586:	009b      	lsls	r3, r3, #2
 8006588:	4013      	ands	r3, r2
 800658a:	d004      	beq.n	8006596 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	0018      	movs	r0, r3
 8006590:	f000 f874 	bl	800667c <HAL_TIM_IC_CaptureCallback>
 8006594:	e007      	b.n	80065a6 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	0018      	movs	r0, r3
 800659a:	f000 f867 	bl	800666c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	0018      	movs	r0, r3
 80065a2:	f000 f873 	bl	800668c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2200      	movs	r2, #0
 80065aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	691b      	ldr	r3, [r3, #16]
 80065b2:	2201      	movs	r2, #1
 80065b4:	4013      	ands	r3, r2
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d10f      	bne.n	80065da <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	68db      	ldr	r3, [r3, #12]
 80065c0:	2201      	movs	r2, #1
 80065c2:	4013      	ands	r3, r2
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	d108      	bne.n	80065da <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	2202      	movs	r2, #2
 80065ce:	4252      	negs	r2, r2
 80065d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	0018      	movs	r0, r3
 80065d6:	f7fc f967 	bl	80028a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	691b      	ldr	r3, [r3, #16]
 80065e0:	2280      	movs	r2, #128	; 0x80
 80065e2:	4013      	ands	r3, r2
 80065e4:	2b80      	cmp	r3, #128	; 0x80
 80065e6:	d10f      	bne.n	8006608 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	68db      	ldr	r3, [r3, #12]
 80065ee:	2280      	movs	r2, #128	; 0x80
 80065f0:	4013      	ands	r3, r2
 80065f2:	2b80      	cmp	r3, #128	; 0x80
 80065f4:	d108      	bne.n	8006608 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	2281      	movs	r2, #129	; 0x81
 80065fc:	4252      	negs	r2, r2
 80065fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	0018      	movs	r0, r3
 8006604:	f000 f8d0 	bl	80067a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	691b      	ldr	r3, [r3, #16]
 800660e:	2240      	movs	r2, #64	; 0x40
 8006610:	4013      	ands	r3, r2
 8006612:	2b40      	cmp	r3, #64	; 0x40
 8006614:	d10f      	bne.n	8006636 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68db      	ldr	r3, [r3, #12]
 800661c:	2240      	movs	r2, #64	; 0x40
 800661e:	4013      	ands	r3, r2
 8006620:	2b40      	cmp	r3, #64	; 0x40
 8006622:	d108      	bne.n	8006636 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	2241      	movs	r2, #65	; 0x41
 800662a:	4252      	negs	r2, r2
 800662c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	0018      	movs	r0, r3
 8006632:	f000 f833 	bl	800669c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	691b      	ldr	r3, [r3, #16]
 800663c:	2220      	movs	r2, #32
 800663e:	4013      	ands	r3, r2
 8006640:	2b20      	cmp	r3, #32
 8006642:	d10f      	bne.n	8006664 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	68db      	ldr	r3, [r3, #12]
 800664a:	2220      	movs	r2, #32
 800664c:	4013      	ands	r3, r2
 800664e:	2b20      	cmp	r3, #32
 8006650:	d108      	bne.n	8006664 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	2221      	movs	r2, #33	; 0x21
 8006658:	4252      	negs	r2, r2
 800665a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	0018      	movs	r0, r3
 8006660:	f000 f89a 	bl	8006798 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006664:	46c0      	nop			; (mov r8, r8)
 8006666:	46bd      	mov	sp, r7
 8006668:	b002      	add	sp, #8
 800666a:	bd80      	pop	{r7, pc}

0800666c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b082      	sub	sp, #8
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006674:	46c0      	nop			; (mov r8, r8)
 8006676:	46bd      	mov	sp, r7
 8006678:	b002      	add	sp, #8
 800667a:	bd80      	pop	{r7, pc}

0800667c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b082      	sub	sp, #8
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006684:	46c0      	nop			; (mov r8, r8)
 8006686:	46bd      	mov	sp, r7
 8006688:	b002      	add	sp, #8
 800668a:	bd80      	pop	{r7, pc}

0800668c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b082      	sub	sp, #8
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006694:	46c0      	nop			; (mov r8, r8)
 8006696:	46bd      	mov	sp, r7
 8006698:	b002      	add	sp, #8
 800669a:	bd80      	pop	{r7, pc}

0800669c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b082      	sub	sp, #8
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80066a4:	46c0      	nop			; (mov r8, r8)
 80066a6:	46bd      	mov	sp, r7
 80066a8:	b002      	add	sp, #8
 80066aa:	bd80      	pop	{r7, pc}

080066ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
 80066b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	4a2f      	ldr	r2, [pc, #188]	; (800677c <TIM_Base_SetConfig+0xd0>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d003      	beq.n	80066cc <TIM_Base_SetConfig+0x20>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	4a2e      	ldr	r2, [pc, #184]	; (8006780 <TIM_Base_SetConfig+0xd4>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d108      	bne.n	80066de <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2270      	movs	r2, #112	; 0x70
 80066d0:	4393      	bics	r3, r2
 80066d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	68fa      	ldr	r2, [r7, #12]
 80066da:	4313      	orrs	r3, r2
 80066dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	4a26      	ldr	r2, [pc, #152]	; (800677c <TIM_Base_SetConfig+0xd0>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d013      	beq.n	800670e <TIM_Base_SetConfig+0x62>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	4a25      	ldr	r2, [pc, #148]	; (8006780 <TIM_Base_SetConfig+0xd4>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d00f      	beq.n	800670e <TIM_Base_SetConfig+0x62>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	4a24      	ldr	r2, [pc, #144]	; (8006784 <TIM_Base_SetConfig+0xd8>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d00b      	beq.n	800670e <TIM_Base_SetConfig+0x62>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	4a23      	ldr	r2, [pc, #140]	; (8006788 <TIM_Base_SetConfig+0xdc>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d007      	beq.n	800670e <TIM_Base_SetConfig+0x62>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	4a22      	ldr	r2, [pc, #136]	; (800678c <TIM_Base_SetConfig+0xe0>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d003      	beq.n	800670e <TIM_Base_SetConfig+0x62>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	4a21      	ldr	r2, [pc, #132]	; (8006790 <TIM_Base_SetConfig+0xe4>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d108      	bne.n	8006720 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	4a20      	ldr	r2, [pc, #128]	; (8006794 <TIM_Base_SetConfig+0xe8>)
 8006712:	4013      	ands	r3, r2
 8006714:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	68db      	ldr	r3, [r3, #12]
 800671a:	68fa      	ldr	r2, [r7, #12]
 800671c:	4313      	orrs	r3, r2
 800671e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2280      	movs	r2, #128	; 0x80
 8006724:	4393      	bics	r3, r2
 8006726:	001a      	movs	r2, r3
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	695b      	ldr	r3, [r3, #20]
 800672c:	4313      	orrs	r3, r2
 800672e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	68fa      	ldr	r2, [r7, #12]
 8006734:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	689a      	ldr	r2, [r3, #8]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	4a0c      	ldr	r2, [pc, #48]	; (800677c <TIM_Base_SetConfig+0xd0>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d00b      	beq.n	8006766 <TIM_Base_SetConfig+0xba>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	4a0d      	ldr	r2, [pc, #52]	; (8006788 <TIM_Base_SetConfig+0xdc>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d007      	beq.n	8006766 <TIM_Base_SetConfig+0xba>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	4a0c      	ldr	r2, [pc, #48]	; (800678c <TIM_Base_SetConfig+0xe0>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d003      	beq.n	8006766 <TIM_Base_SetConfig+0xba>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	4a0b      	ldr	r2, [pc, #44]	; (8006790 <TIM_Base_SetConfig+0xe4>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d103      	bne.n	800676e <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	691a      	ldr	r2, [r3, #16]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2201      	movs	r2, #1
 8006772:	615a      	str	r2, [r3, #20]
}
 8006774:	46c0      	nop			; (mov r8, r8)
 8006776:	46bd      	mov	sp, r7
 8006778:	b004      	add	sp, #16
 800677a:	bd80      	pop	{r7, pc}
 800677c:	40012c00 	.word	0x40012c00
 8006780:	40000400 	.word	0x40000400
 8006784:	40002000 	.word	0x40002000
 8006788:	40014000 	.word	0x40014000
 800678c:	40014400 	.word	0x40014400
 8006790:	40014800 	.word	0x40014800
 8006794:	fffffcff 	.word	0xfffffcff

08006798 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b082      	sub	sp, #8
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80067a0:	46c0      	nop			; (mov r8, r8)
 80067a2:	46bd      	mov	sp, r7
 80067a4:	b002      	add	sp, #8
 80067a6:	bd80      	pop	{r7, pc}

080067a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b082      	sub	sp, #8
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80067b0:	46c0      	nop			; (mov r8, r8)
 80067b2:	46bd      	mov	sp, r7
 80067b4:	b002      	add	sp, #8
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b082      	sub	sp, #8
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d101      	bne.n	80067ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80067c6:	2301      	movs	r3, #1
 80067c8:	e044      	b.n	8006854 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d107      	bne.n	80067e2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2278      	movs	r2, #120	; 0x78
 80067d6:	2100      	movs	r1, #0
 80067d8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	0018      	movs	r0, r3
 80067de:	f7fc fa67 	bl	8002cb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2224      	movs	r2, #36	; 0x24
 80067e6:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	681a      	ldr	r2, [r3, #0]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	2101      	movs	r1, #1
 80067f4:	438a      	bics	r2, r1
 80067f6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	0018      	movs	r0, r3
 80067fc:	f000 fb0c 	bl	8006e18 <UART_SetConfig>
 8006800:	0003      	movs	r3, r0
 8006802:	2b01      	cmp	r3, #1
 8006804:	d101      	bne.n	800680a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006806:	2301      	movs	r3, #1
 8006808:	e024      	b.n	8006854 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800680e:	2b00      	cmp	r3, #0
 8006810:	d003      	beq.n	800681a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	0018      	movs	r0, r3
 8006816:	f000 fc3f 	bl	8007098 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	685a      	ldr	r2, [r3, #4]
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	490d      	ldr	r1, [pc, #52]	; (800685c <HAL_UART_Init+0xa4>)
 8006826:	400a      	ands	r2, r1
 8006828:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	689a      	ldr	r2, [r3, #8]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	2108      	movs	r1, #8
 8006836:	438a      	bics	r2, r1
 8006838:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	681a      	ldr	r2, [r3, #0]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	2101      	movs	r1, #1
 8006846:	430a      	orrs	r2, r1
 8006848:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	0018      	movs	r0, r3
 800684e:	f000 fcd7 	bl	8007200 <UART_CheckIdleState>
 8006852:	0003      	movs	r3, r0
}
 8006854:	0018      	movs	r0, r3
 8006856:	46bd      	mov	sp, r7
 8006858:	b002      	add	sp, #8
 800685a:	bd80      	pop	{r7, pc}
 800685c:	fffff7ff 	.word	0xfffff7ff

08006860 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006860:	b590      	push	{r4, r7, lr}
 8006862:	b0ab      	sub	sp, #172	; 0xac
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	69db      	ldr	r3, [r3, #28]
 800686e:	22a4      	movs	r2, #164	; 0xa4
 8006870:	18b9      	adds	r1, r7, r2
 8006872:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	20a0      	movs	r0, #160	; 0xa0
 800687c:	1839      	adds	r1, r7, r0
 800687e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	219c      	movs	r1, #156	; 0x9c
 8006888:	1879      	adds	r1, r7, r1
 800688a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800688c:	0011      	movs	r1, r2
 800688e:	18bb      	adds	r3, r7, r2
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4a99      	ldr	r2, [pc, #612]	; (8006af8 <HAL_UART_IRQHandler+0x298>)
 8006894:	4013      	ands	r3, r2
 8006896:	2298      	movs	r2, #152	; 0x98
 8006898:	18bc      	adds	r4, r7, r2
 800689a:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 800689c:	18bb      	adds	r3, r7, r2
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d114      	bne.n	80068ce <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80068a4:	187b      	adds	r3, r7, r1
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	2220      	movs	r2, #32
 80068aa:	4013      	ands	r3, r2
 80068ac:	d00f      	beq.n	80068ce <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80068ae:	183b      	adds	r3, r7, r0
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	2220      	movs	r2, #32
 80068b4:	4013      	ands	r3, r2
 80068b6:	d00a      	beq.n	80068ce <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d100      	bne.n	80068c2 <HAL_UART_IRQHandler+0x62>
 80068c0:	e286      	b.n	8006dd0 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80068c6:	687a      	ldr	r2, [r7, #4]
 80068c8:	0010      	movs	r0, r2
 80068ca:	4798      	blx	r3
      }
      return;
 80068cc:	e280      	b.n	8006dd0 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80068ce:	2398      	movs	r3, #152	; 0x98
 80068d0:	18fb      	adds	r3, r7, r3
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d100      	bne.n	80068da <HAL_UART_IRQHandler+0x7a>
 80068d8:	e114      	b.n	8006b04 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80068da:	239c      	movs	r3, #156	; 0x9c
 80068dc:	18fb      	adds	r3, r7, r3
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	2201      	movs	r2, #1
 80068e2:	4013      	ands	r3, r2
 80068e4:	d106      	bne.n	80068f4 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80068e6:	23a0      	movs	r3, #160	; 0xa0
 80068e8:	18fb      	adds	r3, r7, r3
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a83      	ldr	r2, [pc, #524]	; (8006afc <HAL_UART_IRQHandler+0x29c>)
 80068ee:	4013      	ands	r3, r2
 80068f0:	d100      	bne.n	80068f4 <HAL_UART_IRQHandler+0x94>
 80068f2:	e107      	b.n	8006b04 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80068f4:	23a4      	movs	r3, #164	; 0xa4
 80068f6:	18fb      	adds	r3, r7, r3
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	2201      	movs	r2, #1
 80068fc:	4013      	ands	r3, r2
 80068fe:	d012      	beq.n	8006926 <HAL_UART_IRQHandler+0xc6>
 8006900:	23a0      	movs	r3, #160	; 0xa0
 8006902:	18fb      	adds	r3, r7, r3
 8006904:	681a      	ldr	r2, [r3, #0]
 8006906:	2380      	movs	r3, #128	; 0x80
 8006908:	005b      	lsls	r3, r3, #1
 800690a:	4013      	ands	r3, r2
 800690c:	d00b      	beq.n	8006926 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	2201      	movs	r2, #1
 8006914:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2284      	movs	r2, #132	; 0x84
 800691a:	589b      	ldr	r3, [r3, r2]
 800691c:	2201      	movs	r2, #1
 800691e:	431a      	orrs	r2, r3
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2184      	movs	r1, #132	; 0x84
 8006924:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006926:	23a4      	movs	r3, #164	; 0xa4
 8006928:	18fb      	adds	r3, r7, r3
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	2202      	movs	r2, #2
 800692e:	4013      	ands	r3, r2
 8006930:	d011      	beq.n	8006956 <HAL_UART_IRQHandler+0xf6>
 8006932:	239c      	movs	r3, #156	; 0x9c
 8006934:	18fb      	adds	r3, r7, r3
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	2201      	movs	r2, #1
 800693a:	4013      	ands	r3, r2
 800693c:	d00b      	beq.n	8006956 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	2202      	movs	r2, #2
 8006944:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2284      	movs	r2, #132	; 0x84
 800694a:	589b      	ldr	r3, [r3, r2]
 800694c:	2204      	movs	r2, #4
 800694e:	431a      	orrs	r2, r3
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2184      	movs	r1, #132	; 0x84
 8006954:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006956:	23a4      	movs	r3, #164	; 0xa4
 8006958:	18fb      	adds	r3, r7, r3
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	2204      	movs	r2, #4
 800695e:	4013      	ands	r3, r2
 8006960:	d011      	beq.n	8006986 <HAL_UART_IRQHandler+0x126>
 8006962:	239c      	movs	r3, #156	; 0x9c
 8006964:	18fb      	adds	r3, r7, r3
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	2201      	movs	r2, #1
 800696a:	4013      	ands	r3, r2
 800696c:	d00b      	beq.n	8006986 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	2204      	movs	r2, #4
 8006974:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2284      	movs	r2, #132	; 0x84
 800697a:	589b      	ldr	r3, [r3, r2]
 800697c:	2202      	movs	r2, #2
 800697e:	431a      	orrs	r2, r3
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2184      	movs	r1, #132	; 0x84
 8006984:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006986:	23a4      	movs	r3, #164	; 0xa4
 8006988:	18fb      	adds	r3, r7, r3
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	2208      	movs	r2, #8
 800698e:	4013      	ands	r3, r2
 8006990:	d017      	beq.n	80069c2 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006992:	23a0      	movs	r3, #160	; 0xa0
 8006994:	18fb      	adds	r3, r7, r3
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	2220      	movs	r2, #32
 800699a:	4013      	ands	r3, r2
 800699c:	d105      	bne.n	80069aa <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800699e:	239c      	movs	r3, #156	; 0x9c
 80069a0:	18fb      	adds	r3, r7, r3
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	2201      	movs	r2, #1
 80069a6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80069a8:	d00b      	beq.n	80069c2 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	2208      	movs	r2, #8
 80069b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2284      	movs	r2, #132	; 0x84
 80069b6:	589b      	ldr	r3, [r3, r2]
 80069b8:	2208      	movs	r2, #8
 80069ba:	431a      	orrs	r2, r3
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2184      	movs	r1, #132	; 0x84
 80069c0:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80069c2:	23a4      	movs	r3, #164	; 0xa4
 80069c4:	18fb      	adds	r3, r7, r3
 80069c6:	681a      	ldr	r2, [r3, #0]
 80069c8:	2380      	movs	r3, #128	; 0x80
 80069ca:	011b      	lsls	r3, r3, #4
 80069cc:	4013      	ands	r3, r2
 80069ce:	d013      	beq.n	80069f8 <HAL_UART_IRQHandler+0x198>
 80069d0:	23a0      	movs	r3, #160	; 0xa0
 80069d2:	18fb      	adds	r3, r7, r3
 80069d4:	681a      	ldr	r2, [r3, #0]
 80069d6:	2380      	movs	r3, #128	; 0x80
 80069d8:	04db      	lsls	r3, r3, #19
 80069da:	4013      	ands	r3, r2
 80069dc:	d00c      	beq.n	80069f8 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	2280      	movs	r2, #128	; 0x80
 80069e4:	0112      	lsls	r2, r2, #4
 80069e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2284      	movs	r2, #132	; 0x84
 80069ec:	589b      	ldr	r3, [r3, r2]
 80069ee:	2220      	movs	r2, #32
 80069f0:	431a      	orrs	r2, r3
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2184      	movs	r1, #132	; 0x84
 80069f6:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2284      	movs	r2, #132	; 0x84
 80069fc:	589b      	ldr	r3, [r3, r2]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d100      	bne.n	8006a04 <HAL_UART_IRQHandler+0x1a4>
 8006a02:	e1e7      	b.n	8006dd4 <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006a04:	23a4      	movs	r3, #164	; 0xa4
 8006a06:	18fb      	adds	r3, r7, r3
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	2220      	movs	r2, #32
 8006a0c:	4013      	ands	r3, r2
 8006a0e:	d00e      	beq.n	8006a2e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006a10:	23a0      	movs	r3, #160	; 0xa0
 8006a12:	18fb      	adds	r3, r7, r3
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	2220      	movs	r2, #32
 8006a18:	4013      	ands	r3, r2
 8006a1a:	d008      	beq.n	8006a2e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d004      	beq.n	8006a2e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a28:	687a      	ldr	r2, [r7, #4]
 8006a2a:	0010      	movs	r0, r2
 8006a2c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2284      	movs	r2, #132	; 0x84
 8006a32:	589b      	ldr	r3, [r3, r2]
 8006a34:	2194      	movs	r1, #148	; 0x94
 8006a36:	187a      	adds	r2, r7, r1
 8006a38:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	2240      	movs	r2, #64	; 0x40
 8006a42:	4013      	ands	r3, r2
 8006a44:	2b40      	cmp	r3, #64	; 0x40
 8006a46:	d004      	beq.n	8006a52 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006a48:	187b      	adds	r3, r7, r1
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	2228      	movs	r2, #40	; 0x28
 8006a4e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006a50:	d047      	beq.n	8006ae2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	0018      	movs	r0, r3
 8006a56:	f000 fce5 	bl	8007424 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	689b      	ldr	r3, [r3, #8]
 8006a60:	2240      	movs	r2, #64	; 0x40
 8006a62:	4013      	ands	r3, r2
 8006a64:	2b40      	cmp	r3, #64	; 0x40
 8006a66:	d137      	bne.n	8006ad8 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a68:	f3ef 8310 	mrs	r3, PRIMASK
 8006a6c:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8006a6e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a70:	2090      	movs	r0, #144	; 0x90
 8006a72:	183a      	adds	r2, r7, r0
 8006a74:	6013      	str	r3, [r2, #0]
 8006a76:	2301      	movs	r3, #1
 8006a78:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a7a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006a7c:	f383 8810 	msr	PRIMASK, r3
}
 8006a80:	46c0      	nop			; (mov r8, r8)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	689a      	ldr	r2, [r3, #8]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	2140      	movs	r1, #64	; 0x40
 8006a8e:	438a      	bics	r2, r1
 8006a90:	609a      	str	r2, [r3, #8]
 8006a92:	183b      	adds	r3, r7, r0
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006a9a:	f383 8810 	msr	PRIMASK, r3
}
 8006a9e:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d012      	beq.n	8006ace <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006aac:	4a14      	ldr	r2, [pc, #80]	; (8006b00 <HAL_UART_IRQHandler+0x2a0>)
 8006aae:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ab4:	0018      	movs	r0, r3
 8006ab6:	f7fc fce5 	bl	8003484 <HAL_DMA_Abort_IT>
 8006aba:	1e03      	subs	r3, r0, #0
 8006abc:	d01a      	beq.n	8006af4 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ac2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ac8:	0018      	movs	r0, r3
 8006aca:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006acc:	e012      	b.n	8006af4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	0018      	movs	r0, r3
 8006ad2:	f000 f98d 	bl	8006df0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ad6:	e00d      	b.n	8006af4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	0018      	movs	r0, r3
 8006adc:	f000 f988 	bl	8006df0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ae0:	e008      	b.n	8006af4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	0018      	movs	r0, r3
 8006ae6:	f000 f983 	bl	8006df0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2284      	movs	r2, #132	; 0x84
 8006aee:	2100      	movs	r1, #0
 8006af0:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8006af2:	e16f      	b.n	8006dd4 <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006af4:	46c0      	nop			; (mov r8, r8)
    return;
 8006af6:	e16d      	b.n	8006dd4 <HAL_UART_IRQHandler+0x574>
 8006af8:	0000080f 	.word	0x0000080f
 8006afc:	04000120 	.word	0x04000120
 8006b00:	080074ed 	.word	0x080074ed

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	d000      	beq.n	8006b0e <HAL_UART_IRQHandler+0x2ae>
 8006b0c:	e139      	b.n	8006d82 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006b0e:	23a4      	movs	r3, #164	; 0xa4
 8006b10:	18fb      	adds	r3, r7, r3
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	2210      	movs	r2, #16
 8006b16:	4013      	ands	r3, r2
 8006b18:	d100      	bne.n	8006b1c <HAL_UART_IRQHandler+0x2bc>
 8006b1a:	e132      	b.n	8006d82 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006b1c:	23a0      	movs	r3, #160	; 0xa0
 8006b1e:	18fb      	adds	r3, r7, r3
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	2210      	movs	r2, #16
 8006b24:	4013      	ands	r3, r2
 8006b26:	d100      	bne.n	8006b2a <HAL_UART_IRQHandler+0x2ca>
 8006b28:	e12b      	b.n	8006d82 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	2210      	movs	r2, #16
 8006b30:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	689b      	ldr	r3, [r3, #8]
 8006b38:	2240      	movs	r2, #64	; 0x40
 8006b3a:	4013      	ands	r3, r2
 8006b3c:	2b40      	cmp	r3, #64	; 0x40
 8006b3e:	d000      	beq.n	8006b42 <HAL_UART_IRQHandler+0x2e2>
 8006b40:	e09f      	b.n	8006c82 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	685a      	ldr	r2, [r3, #4]
 8006b4a:	217e      	movs	r1, #126	; 0x7e
 8006b4c:	187b      	adds	r3, r7, r1
 8006b4e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8006b50:	187b      	adds	r3, r7, r1
 8006b52:	881b      	ldrh	r3, [r3, #0]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d100      	bne.n	8006b5a <HAL_UART_IRQHandler+0x2fa>
 8006b58:	e13e      	b.n	8006dd8 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2258      	movs	r2, #88	; 0x58
 8006b5e:	5a9b      	ldrh	r3, [r3, r2]
 8006b60:	187a      	adds	r2, r7, r1
 8006b62:	8812      	ldrh	r2, [r2, #0]
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d300      	bcc.n	8006b6a <HAL_UART_IRQHandler+0x30a>
 8006b68:	e136      	b.n	8006dd8 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	187a      	adds	r2, r7, r1
 8006b6e:	215a      	movs	r1, #90	; 0x5a
 8006b70:	8812      	ldrh	r2, [r2, #0]
 8006b72:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b78:	699b      	ldr	r3, [r3, #24]
 8006b7a:	2b20      	cmp	r3, #32
 8006b7c:	d06f      	beq.n	8006c5e <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b7e:	f3ef 8310 	mrs	r3, PRIMASK
 8006b82:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8006b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b86:	67bb      	str	r3, [r7, #120]	; 0x78
 8006b88:	2301      	movs	r3, #1
 8006b8a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b8e:	f383 8810 	msr	PRIMASK, r3
}
 8006b92:	46c0      	nop			; (mov r8, r8)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	681a      	ldr	r2, [r3, #0]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	4992      	ldr	r1, [pc, #584]	; (8006de8 <HAL_UART_IRQHandler+0x588>)
 8006ba0:	400a      	ands	r2, r1
 8006ba2:	601a      	str	r2, [r3, #0]
 8006ba4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006ba6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006baa:	f383 8810 	msr	PRIMASK, r3
}
 8006bae:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006bb0:	f3ef 8310 	mrs	r3, PRIMASK
 8006bb4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8006bb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bb8:	677b      	str	r3, [r7, #116]	; 0x74
 8006bba:	2301      	movs	r3, #1
 8006bbc:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bbe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006bc0:	f383 8810 	msr	PRIMASK, r3
}
 8006bc4:	46c0      	nop			; (mov r8, r8)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	689a      	ldr	r2, [r3, #8]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	2101      	movs	r1, #1
 8006bd2:	438a      	bics	r2, r1
 8006bd4:	609a      	str	r2, [r3, #8]
 8006bd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006bd8:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bdc:	f383 8810 	msr	PRIMASK, r3
}
 8006be0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006be2:	f3ef 8310 	mrs	r3, PRIMASK
 8006be6:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8006be8:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bea:	673b      	str	r3, [r7, #112]	; 0x70
 8006bec:	2301      	movs	r3, #1
 8006bee:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bf0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bf2:	f383 8810 	msr	PRIMASK, r3
}
 8006bf6:	46c0      	nop			; (mov r8, r8)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	689a      	ldr	r2, [r3, #8]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	2140      	movs	r1, #64	; 0x40
 8006c04:	438a      	bics	r2, r1
 8006c06:	609a      	str	r2, [r3, #8]
 8006c08:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006c0a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c0e:	f383 8810 	msr	PRIMASK, r3
}
 8006c12:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2280      	movs	r2, #128	; 0x80
 8006c18:	2120      	movs	r1, #32
 8006c1a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c22:	f3ef 8310 	mrs	r3, PRIMASK
 8006c26:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8006c28:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c2a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c30:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006c32:	f383 8810 	msr	PRIMASK, r3
}
 8006c36:	46c0      	nop			; (mov r8, r8)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	681a      	ldr	r2, [r3, #0]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	2110      	movs	r1, #16
 8006c44:	438a      	bics	r2, r1
 8006c46:	601a      	str	r2, [r3, #0]
 8006c48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c4a:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c4e:	f383 8810 	msr	PRIMASK, r3
}
 8006c52:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c58:	0018      	movs	r0, r3
 8006c5a:	f7fc fbdb 	bl	8003414 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2202      	movs	r2, #2
 8006c62:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2258      	movs	r2, #88	; 0x58
 8006c68:	5a9a      	ldrh	r2, [r3, r2]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	215a      	movs	r1, #90	; 0x5a
 8006c6e:	5a5b      	ldrh	r3, [r3, r1]
 8006c70:	b29b      	uxth	r3, r3
 8006c72:	1ad3      	subs	r3, r2, r3
 8006c74:	b29a      	uxth	r2, r3
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	0011      	movs	r1, r2
 8006c7a:	0018      	movs	r0, r3
 8006c7c:	f000 f8c0 	bl	8006e00 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006c80:	e0aa      	b.n	8006dd8 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2258      	movs	r2, #88	; 0x58
 8006c86:	5a99      	ldrh	r1, [r3, r2]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	225a      	movs	r2, #90	; 0x5a
 8006c8c:	5a9b      	ldrh	r3, [r3, r2]
 8006c8e:	b29a      	uxth	r2, r3
 8006c90:	208e      	movs	r0, #142	; 0x8e
 8006c92:	183b      	adds	r3, r7, r0
 8006c94:	1a8a      	subs	r2, r1, r2
 8006c96:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	225a      	movs	r2, #90	; 0x5a
 8006c9c:	5a9b      	ldrh	r3, [r3, r2]
 8006c9e:	b29b      	uxth	r3, r3
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d100      	bne.n	8006ca6 <HAL_UART_IRQHandler+0x446>
 8006ca4:	e09a      	b.n	8006ddc <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 8006ca6:	183b      	adds	r3, r7, r0
 8006ca8:	881b      	ldrh	r3, [r3, #0]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d100      	bne.n	8006cb0 <HAL_UART_IRQHandler+0x450>
 8006cae:	e095      	b.n	8006ddc <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006cb0:	f3ef 8310 	mrs	r3, PRIMASK
 8006cb4:	60fb      	str	r3, [r7, #12]
  return(result);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cb8:	2488      	movs	r4, #136	; 0x88
 8006cba:	193a      	adds	r2, r7, r4
 8006cbc:	6013      	str	r3, [r2, #0]
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cc2:	693b      	ldr	r3, [r7, #16]
 8006cc4:	f383 8810 	msr	PRIMASK, r3
}
 8006cc8:	46c0      	nop			; (mov r8, r8)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4945      	ldr	r1, [pc, #276]	; (8006dec <HAL_UART_IRQHandler+0x58c>)
 8006cd6:	400a      	ands	r2, r1
 8006cd8:	601a      	str	r2, [r3, #0]
 8006cda:	193b      	adds	r3, r7, r4
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ce0:	697b      	ldr	r3, [r7, #20]
 8006ce2:	f383 8810 	msr	PRIMASK, r3
}
 8006ce6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ce8:	f3ef 8310 	mrs	r3, PRIMASK
 8006cec:	61bb      	str	r3, [r7, #24]
  return(result);
 8006cee:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cf0:	2484      	movs	r4, #132	; 0x84
 8006cf2:	193a      	adds	r2, r7, r4
 8006cf4:	6013      	str	r3, [r2, #0]
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cfa:	69fb      	ldr	r3, [r7, #28]
 8006cfc:	f383 8810 	msr	PRIMASK, r3
}
 8006d00:	46c0      	nop			; (mov r8, r8)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	689a      	ldr	r2, [r3, #8]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	2101      	movs	r1, #1
 8006d0e:	438a      	bics	r2, r1
 8006d10:	609a      	str	r2, [r3, #8]
 8006d12:	193b      	adds	r3, r7, r4
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d18:	6a3b      	ldr	r3, [r7, #32]
 8006d1a:	f383 8810 	msr	PRIMASK, r3
}
 8006d1e:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2280      	movs	r2, #128	; 0x80
 8006d24:	2120      	movs	r1, #32
 8006d26:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2200      	movs	r2, #0
 8006d32:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d34:	f3ef 8310 	mrs	r3, PRIMASK
 8006d38:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d3c:	2480      	movs	r4, #128	; 0x80
 8006d3e:	193a      	adds	r2, r7, r4
 8006d40:	6013      	str	r3, [r2, #0]
 8006d42:	2301      	movs	r3, #1
 8006d44:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d48:	f383 8810 	msr	PRIMASK, r3
}
 8006d4c:	46c0      	nop			; (mov r8, r8)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	681a      	ldr	r2, [r3, #0]
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	2110      	movs	r1, #16
 8006d5a:	438a      	bics	r2, r1
 8006d5c:	601a      	str	r2, [r3, #0]
 8006d5e:	193b      	adds	r3, r7, r4
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d66:	f383 8810 	msr	PRIMASK, r3
}
 8006d6a:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2202      	movs	r2, #2
 8006d70:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006d72:	183b      	adds	r3, r7, r0
 8006d74:	881a      	ldrh	r2, [r3, #0]
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	0011      	movs	r1, r2
 8006d7a:	0018      	movs	r0, r3
 8006d7c:	f000 f840 	bl	8006e00 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006d80:	e02c      	b.n	8006ddc <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006d82:	23a4      	movs	r3, #164	; 0xa4
 8006d84:	18fb      	adds	r3, r7, r3
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	2280      	movs	r2, #128	; 0x80
 8006d8a:	4013      	ands	r3, r2
 8006d8c:	d00f      	beq.n	8006dae <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006d8e:	23a0      	movs	r3, #160	; 0xa0
 8006d90:	18fb      	adds	r3, r7, r3
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	2280      	movs	r2, #128	; 0x80
 8006d96:	4013      	ands	r3, r2
 8006d98:	d009      	beq.n	8006dae <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d01e      	beq.n	8006de0 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006da6:	687a      	ldr	r2, [r7, #4]
 8006da8:	0010      	movs	r0, r2
 8006daa:	4798      	blx	r3
    }
    return;
 8006dac:	e018      	b.n	8006de0 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006dae:	23a4      	movs	r3, #164	; 0xa4
 8006db0:	18fb      	adds	r3, r7, r3
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	2240      	movs	r2, #64	; 0x40
 8006db6:	4013      	ands	r3, r2
 8006db8:	d013      	beq.n	8006de2 <HAL_UART_IRQHandler+0x582>
 8006dba:	23a0      	movs	r3, #160	; 0xa0
 8006dbc:	18fb      	adds	r3, r7, r3
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	2240      	movs	r2, #64	; 0x40
 8006dc2:	4013      	ands	r3, r2
 8006dc4:	d00d      	beq.n	8006de2 <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	0018      	movs	r0, r3
 8006dca:	f000 fba6 	bl	800751a <UART_EndTransmit_IT>
    return;
 8006dce:	e008      	b.n	8006de2 <HAL_UART_IRQHandler+0x582>
      return;
 8006dd0:	46c0      	nop			; (mov r8, r8)
 8006dd2:	e006      	b.n	8006de2 <HAL_UART_IRQHandler+0x582>
    return;
 8006dd4:	46c0      	nop			; (mov r8, r8)
 8006dd6:	e004      	b.n	8006de2 <HAL_UART_IRQHandler+0x582>
      return;
 8006dd8:	46c0      	nop			; (mov r8, r8)
 8006dda:	e002      	b.n	8006de2 <HAL_UART_IRQHandler+0x582>
      return;
 8006ddc:	46c0      	nop			; (mov r8, r8)
 8006dde:	e000      	b.n	8006de2 <HAL_UART_IRQHandler+0x582>
    return;
 8006de0:	46c0      	nop			; (mov r8, r8)
  }

}
 8006de2:	46bd      	mov	sp, r7
 8006de4:	b02b      	add	sp, #172	; 0xac
 8006de6:	bd90      	pop	{r4, r7, pc}
 8006de8:	fffffeff 	.word	0xfffffeff
 8006dec:	fffffedf 	.word	0xfffffedf

08006df0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b082      	sub	sp, #8
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006df8:	46c0      	nop			; (mov r8, r8)
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	b002      	add	sp, #8
 8006dfe:	bd80      	pop	{r7, pc}

08006e00 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b082      	sub	sp, #8
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
 8006e08:	000a      	movs	r2, r1
 8006e0a:	1cbb      	adds	r3, r7, #2
 8006e0c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006e0e:	46c0      	nop			; (mov r8, r8)
 8006e10:	46bd      	mov	sp, r7
 8006e12:	b002      	add	sp, #8
 8006e14:	bd80      	pop	{r7, pc}
	...

08006e18 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b088      	sub	sp, #32
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006e20:	231e      	movs	r3, #30
 8006e22:	18fb      	adds	r3, r7, r3
 8006e24:	2200      	movs	r2, #0
 8006e26:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	689a      	ldr	r2, [r3, #8]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	691b      	ldr	r3, [r3, #16]
 8006e30:	431a      	orrs	r2, r3
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	695b      	ldr	r3, [r3, #20]
 8006e36:	431a      	orrs	r2, r3
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	69db      	ldr	r3, [r3, #28]
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4a8d      	ldr	r2, [pc, #564]	; (800707c <UART_SetConfig+0x264>)
 8006e48:	4013      	ands	r3, r2
 8006e4a:	0019      	movs	r1, r3
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	697a      	ldr	r2, [r7, #20]
 8006e52:	430a      	orrs	r2, r1
 8006e54:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	4a88      	ldr	r2, [pc, #544]	; (8007080 <UART_SetConfig+0x268>)
 8006e5e:	4013      	ands	r3, r2
 8006e60:	0019      	movs	r1, r3
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	68da      	ldr	r2, [r3, #12]
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	430a      	orrs	r2, r1
 8006e6c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	699b      	ldr	r3, [r3, #24]
 8006e72:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6a1b      	ldr	r3, [r3, #32]
 8006e78:	697a      	ldr	r2, [r7, #20]
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	689b      	ldr	r3, [r3, #8]
 8006e84:	4a7f      	ldr	r2, [pc, #508]	; (8007084 <UART_SetConfig+0x26c>)
 8006e86:	4013      	ands	r3, r2
 8006e88:	0019      	movs	r1, r3
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	697a      	ldr	r2, [r7, #20]
 8006e90:	430a      	orrs	r2, r1
 8006e92:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4a7b      	ldr	r2, [pc, #492]	; (8007088 <UART_SetConfig+0x270>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d127      	bne.n	8006eee <UART_SetConfig+0xd6>
 8006e9e:	4b7b      	ldr	r3, [pc, #492]	; (800708c <UART_SetConfig+0x274>)
 8006ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ea2:	2203      	movs	r2, #3
 8006ea4:	4013      	ands	r3, r2
 8006ea6:	2b03      	cmp	r3, #3
 8006ea8:	d00d      	beq.n	8006ec6 <UART_SetConfig+0xae>
 8006eaa:	d81b      	bhi.n	8006ee4 <UART_SetConfig+0xcc>
 8006eac:	2b02      	cmp	r3, #2
 8006eae:	d014      	beq.n	8006eda <UART_SetConfig+0xc2>
 8006eb0:	d818      	bhi.n	8006ee4 <UART_SetConfig+0xcc>
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d002      	beq.n	8006ebc <UART_SetConfig+0xa4>
 8006eb6:	2b01      	cmp	r3, #1
 8006eb8:	d00a      	beq.n	8006ed0 <UART_SetConfig+0xb8>
 8006eba:	e013      	b.n	8006ee4 <UART_SetConfig+0xcc>
 8006ebc:	231f      	movs	r3, #31
 8006ebe:	18fb      	adds	r3, r7, r3
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	701a      	strb	r2, [r3, #0]
 8006ec4:	e021      	b.n	8006f0a <UART_SetConfig+0xf2>
 8006ec6:	231f      	movs	r3, #31
 8006ec8:	18fb      	adds	r3, r7, r3
 8006eca:	2202      	movs	r2, #2
 8006ecc:	701a      	strb	r2, [r3, #0]
 8006ece:	e01c      	b.n	8006f0a <UART_SetConfig+0xf2>
 8006ed0:	231f      	movs	r3, #31
 8006ed2:	18fb      	adds	r3, r7, r3
 8006ed4:	2204      	movs	r2, #4
 8006ed6:	701a      	strb	r2, [r3, #0]
 8006ed8:	e017      	b.n	8006f0a <UART_SetConfig+0xf2>
 8006eda:	231f      	movs	r3, #31
 8006edc:	18fb      	adds	r3, r7, r3
 8006ede:	2208      	movs	r2, #8
 8006ee0:	701a      	strb	r2, [r3, #0]
 8006ee2:	e012      	b.n	8006f0a <UART_SetConfig+0xf2>
 8006ee4:	231f      	movs	r3, #31
 8006ee6:	18fb      	adds	r3, r7, r3
 8006ee8:	2210      	movs	r2, #16
 8006eea:	701a      	strb	r2, [r3, #0]
 8006eec:	e00d      	b.n	8006f0a <UART_SetConfig+0xf2>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4a67      	ldr	r2, [pc, #412]	; (8007090 <UART_SetConfig+0x278>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d104      	bne.n	8006f02 <UART_SetConfig+0xea>
 8006ef8:	231f      	movs	r3, #31
 8006efa:	18fb      	adds	r3, r7, r3
 8006efc:	2200      	movs	r2, #0
 8006efe:	701a      	strb	r2, [r3, #0]
 8006f00:	e003      	b.n	8006f0a <UART_SetConfig+0xf2>
 8006f02:	231f      	movs	r3, #31
 8006f04:	18fb      	adds	r3, r7, r3
 8006f06:	2210      	movs	r2, #16
 8006f08:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	69da      	ldr	r2, [r3, #28]
 8006f0e:	2380      	movs	r3, #128	; 0x80
 8006f10:	021b      	lsls	r3, r3, #8
 8006f12:	429a      	cmp	r2, r3
 8006f14:	d15c      	bne.n	8006fd0 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8006f16:	231f      	movs	r3, #31
 8006f18:	18fb      	adds	r3, r7, r3
 8006f1a:	781b      	ldrb	r3, [r3, #0]
 8006f1c:	2b08      	cmp	r3, #8
 8006f1e:	d015      	beq.n	8006f4c <UART_SetConfig+0x134>
 8006f20:	dc18      	bgt.n	8006f54 <UART_SetConfig+0x13c>
 8006f22:	2b04      	cmp	r3, #4
 8006f24:	d00d      	beq.n	8006f42 <UART_SetConfig+0x12a>
 8006f26:	dc15      	bgt.n	8006f54 <UART_SetConfig+0x13c>
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d002      	beq.n	8006f32 <UART_SetConfig+0x11a>
 8006f2c:	2b02      	cmp	r3, #2
 8006f2e:	d005      	beq.n	8006f3c <UART_SetConfig+0x124>
 8006f30:	e010      	b.n	8006f54 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f32:	f7ff f8d7 	bl	80060e4 <HAL_RCC_GetPCLK1Freq>
 8006f36:	0003      	movs	r3, r0
 8006f38:	61bb      	str	r3, [r7, #24]
        break;
 8006f3a:	e012      	b.n	8006f62 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f3c:	4b55      	ldr	r3, [pc, #340]	; (8007094 <UART_SetConfig+0x27c>)
 8006f3e:	61bb      	str	r3, [r7, #24]
        break;
 8006f40:	e00f      	b.n	8006f62 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f42:	f7ff f86f 	bl	8006024 <HAL_RCC_GetSysClockFreq>
 8006f46:	0003      	movs	r3, r0
 8006f48:	61bb      	str	r3, [r7, #24]
        break;
 8006f4a:	e00a      	b.n	8006f62 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f4c:	2380      	movs	r3, #128	; 0x80
 8006f4e:	021b      	lsls	r3, r3, #8
 8006f50:	61bb      	str	r3, [r7, #24]
        break;
 8006f52:	e006      	b.n	8006f62 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8006f54:	2300      	movs	r3, #0
 8006f56:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006f58:	231e      	movs	r3, #30
 8006f5a:	18fb      	adds	r3, r7, r3
 8006f5c:	2201      	movs	r2, #1
 8006f5e:	701a      	strb	r2, [r3, #0]
        break;
 8006f60:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006f62:	69bb      	ldr	r3, [r7, #24]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d100      	bne.n	8006f6a <UART_SetConfig+0x152>
 8006f68:	e07a      	b.n	8007060 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006f6a:	69bb      	ldr	r3, [r7, #24]
 8006f6c:	005a      	lsls	r2, r3, #1
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	685b      	ldr	r3, [r3, #4]
 8006f72:	085b      	lsrs	r3, r3, #1
 8006f74:	18d2      	adds	r2, r2, r3
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	0019      	movs	r1, r3
 8006f7c:	0010      	movs	r0, r2
 8006f7e:	f7f9 f8c3 	bl	8000108 <__udivsi3>
 8006f82:	0003      	movs	r3, r0
 8006f84:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	2b0f      	cmp	r3, #15
 8006f8a:	d91c      	bls.n	8006fc6 <UART_SetConfig+0x1ae>
 8006f8c:	693a      	ldr	r2, [r7, #16]
 8006f8e:	2380      	movs	r3, #128	; 0x80
 8006f90:	025b      	lsls	r3, r3, #9
 8006f92:	429a      	cmp	r2, r3
 8006f94:	d217      	bcs.n	8006fc6 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	b29a      	uxth	r2, r3
 8006f9a:	200e      	movs	r0, #14
 8006f9c:	183b      	adds	r3, r7, r0
 8006f9e:	210f      	movs	r1, #15
 8006fa0:	438a      	bics	r2, r1
 8006fa2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	085b      	lsrs	r3, r3, #1
 8006fa8:	b29b      	uxth	r3, r3
 8006faa:	2207      	movs	r2, #7
 8006fac:	4013      	ands	r3, r2
 8006fae:	b299      	uxth	r1, r3
 8006fb0:	183b      	adds	r3, r7, r0
 8006fb2:	183a      	adds	r2, r7, r0
 8006fb4:	8812      	ldrh	r2, [r2, #0]
 8006fb6:	430a      	orrs	r2, r1
 8006fb8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	183a      	adds	r2, r7, r0
 8006fc0:	8812      	ldrh	r2, [r2, #0]
 8006fc2:	60da      	str	r2, [r3, #12]
 8006fc4:	e04c      	b.n	8007060 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8006fc6:	231e      	movs	r3, #30
 8006fc8:	18fb      	adds	r3, r7, r3
 8006fca:	2201      	movs	r2, #1
 8006fcc:	701a      	strb	r2, [r3, #0]
 8006fce:	e047      	b.n	8007060 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006fd0:	231f      	movs	r3, #31
 8006fd2:	18fb      	adds	r3, r7, r3
 8006fd4:	781b      	ldrb	r3, [r3, #0]
 8006fd6:	2b08      	cmp	r3, #8
 8006fd8:	d015      	beq.n	8007006 <UART_SetConfig+0x1ee>
 8006fda:	dc18      	bgt.n	800700e <UART_SetConfig+0x1f6>
 8006fdc:	2b04      	cmp	r3, #4
 8006fde:	d00d      	beq.n	8006ffc <UART_SetConfig+0x1e4>
 8006fe0:	dc15      	bgt.n	800700e <UART_SetConfig+0x1f6>
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d002      	beq.n	8006fec <UART_SetConfig+0x1d4>
 8006fe6:	2b02      	cmp	r3, #2
 8006fe8:	d005      	beq.n	8006ff6 <UART_SetConfig+0x1de>
 8006fea:	e010      	b.n	800700e <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fec:	f7ff f87a 	bl	80060e4 <HAL_RCC_GetPCLK1Freq>
 8006ff0:	0003      	movs	r3, r0
 8006ff2:	61bb      	str	r3, [r7, #24]
        break;
 8006ff4:	e012      	b.n	800701c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ff6:	4b27      	ldr	r3, [pc, #156]	; (8007094 <UART_SetConfig+0x27c>)
 8006ff8:	61bb      	str	r3, [r7, #24]
        break;
 8006ffa:	e00f      	b.n	800701c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ffc:	f7ff f812 	bl	8006024 <HAL_RCC_GetSysClockFreq>
 8007000:	0003      	movs	r3, r0
 8007002:	61bb      	str	r3, [r7, #24]
        break;
 8007004:	e00a      	b.n	800701c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007006:	2380      	movs	r3, #128	; 0x80
 8007008:	021b      	lsls	r3, r3, #8
 800700a:	61bb      	str	r3, [r7, #24]
        break;
 800700c:	e006      	b.n	800701c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800700e:	2300      	movs	r3, #0
 8007010:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007012:	231e      	movs	r3, #30
 8007014:	18fb      	adds	r3, r7, r3
 8007016:	2201      	movs	r2, #1
 8007018:	701a      	strb	r2, [r3, #0]
        break;
 800701a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800701c:	69bb      	ldr	r3, [r7, #24]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d01e      	beq.n	8007060 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	085a      	lsrs	r2, r3, #1
 8007028:	69bb      	ldr	r3, [r7, #24]
 800702a:	18d2      	adds	r2, r2, r3
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	0019      	movs	r1, r3
 8007032:	0010      	movs	r0, r2
 8007034:	f7f9 f868 	bl	8000108 <__udivsi3>
 8007038:	0003      	movs	r3, r0
 800703a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800703c:	693b      	ldr	r3, [r7, #16]
 800703e:	2b0f      	cmp	r3, #15
 8007040:	d90a      	bls.n	8007058 <UART_SetConfig+0x240>
 8007042:	693a      	ldr	r2, [r7, #16]
 8007044:	2380      	movs	r3, #128	; 0x80
 8007046:	025b      	lsls	r3, r3, #9
 8007048:	429a      	cmp	r2, r3
 800704a:	d205      	bcs.n	8007058 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	b29a      	uxth	r2, r3
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	60da      	str	r2, [r3, #12]
 8007056:	e003      	b.n	8007060 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8007058:	231e      	movs	r3, #30
 800705a:	18fb      	adds	r3, r7, r3
 800705c:	2201      	movs	r2, #1
 800705e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2200      	movs	r2, #0
 8007064:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2200      	movs	r2, #0
 800706a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800706c:	231e      	movs	r3, #30
 800706e:	18fb      	adds	r3, r7, r3
 8007070:	781b      	ldrb	r3, [r3, #0]
}
 8007072:	0018      	movs	r0, r3
 8007074:	46bd      	mov	sp, r7
 8007076:	b008      	add	sp, #32
 8007078:	bd80      	pop	{r7, pc}
 800707a:	46c0      	nop			; (mov r8, r8)
 800707c:	ffff69f3 	.word	0xffff69f3
 8007080:	ffffcfff 	.word	0xffffcfff
 8007084:	fffff4ff 	.word	0xfffff4ff
 8007088:	40013800 	.word	0x40013800
 800708c:	40021000 	.word	0x40021000
 8007090:	40004400 	.word	0x40004400
 8007094:	007a1200 	.word	0x007a1200

08007098 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b082      	sub	sp, #8
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070a4:	2201      	movs	r2, #1
 80070a6:	4013      	ands	r3, r2
 80070a8:	d00b      	beq.n	80070c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	4a4a      	ldr	r2, [pc, #296]	; (80071dc <UART_AdvFeatureConfig+0x144>)
 80070b2:	4013      	ands	r3, r2
 80070b4:	0019      	movs	r1, r3
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	430a      	orrs	r2, r1
 80070c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070c6:	2202      	movs	r2, #2
 80070c8:	4013      	ands	r3, r2
 80070ca:	d00b      	beq.n	80070e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	4a43      	ldr	r2, [pc, #268]	; (80071e0 <UART_AdvFeatureConfig+0x148>)
 80070d4:	4013      	ands	r3, r2
 80070d6:	0019      	movs	r1, r3
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	430a      	orrs	r2, r1
 80070e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070e8:	2204      	movs	r2, #4
 80070ea:	4013      	ands	r3, r2
 80070ec:	d00b      	beq.n	8007106 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	4a3b      	ldr	r2, [pc, #236]	; (80071e4 <UART_AdvFeatureConfig+0x14c>)
 80070f6:	4013      	ands	r3, r2
 80070f8:	0019      	movs	r1, r3
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	430a      	orrs	r2, r1
 8007104:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800710a:	2208      	movs	r2, #8
 800710c:	4013      	ands	r3, r2
 800710e:	d00b      	beq.n	8007128 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	685b      	ldr	r3, [r3, #4]
 8007116:	4a34      	ldr	r2, [pc, #208]	; (80071e8 <UART_AdvFeatureConfig+0x150>)
 8007118:	4013      	ands	r3, r2
 800711a:	0019      	movs	r1, r3
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	430a      	orrs	r2, r1
 8007126:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800712c:	2210      	movs	r2, #16
 800712e:	4013      	ands	r3, r2
 8007130:	d00b      	beq.n	800714a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	4a2c      	ldr	r2, [pc, #176]	; (80071ec <UART_AdvFeatureConfig+0x154>)
 800713a:	4013      	ands	r3, r2
 800713c:	0019      	movs	r1, r3
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	430a      	orrs	r2, r1
 8007148:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800714e:	2220      	movs	r2, #32
 8007150:	4013      	ands	r3, r2
 8007152:	d00b      	beq.n	800716c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	689b      	ldr	r3, [r3, #8]
 800715a:	4a25      	ldr	r2, [pc, #148]	; (80071f0 <UART_AdvFeatureConfig+0x158>)
 800715c:	4013      	ands	r3, r2
 800715e:	0019      	movs	r1, r3
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	430a      	orrs	r2, r1
 800716a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007170:	2240      	movs	r2, #64	; 0x40
 8007172:	4013      	ands	r3, r2
 8007174:	d01d      	beq.n	80071b2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	685b      	ldr	r3, [r3, #4]
 800717c:	4a1d      	ldr	r2, [pc, #116]	; (80071f4 <UART_AdvFeatureConfig+0x15c>)
 800717e:	4013      	ands	r3, r2
 8007180:	0019      	movs	r1, r3
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	430a      	orrs	r2, r1
 800718c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007192:	2380      	movs	r3, #128	; 0x80
 8007194:	035b      	lsls	r3, r3, #13
 8007196:	429a      	cmp	r2, r3
 8007198:	d10b      	bne.n	80071b2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	4a15      	ldr	r2, [pc, #84]	; (80071f8 <UART_AdvFeatureConfig+0x160>)
 80071a2:	4013      	ands	r3, r2
 80071a4:	0019      	movs	r1, r3
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	430a      	orrs	r2, r1
 80071b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071b6:	2280      	movs	r2, #128	; 0x80
 80071b8:	4013      	ands	r3, r2
 80071ba:	d00b      	beq.n	80071d4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	685b      	ldr	r3, [r3, #4]
 80071c2:	4a0e      	ldr	r2, [pc, #56]	; (80071fc <UART_AdvFeatureConfig+0x164>)
 80071c4:	4013      	ands	r3, r2
 80071c6:	0019      	movs	r1, r3
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	430a      	orrs	r2, r1
 80071d2:	605a      	str	r2, [r3, #4]
  }
}
 80071d4:	46c0      	nop			; (mov r8, r8)
 80071d6:	46bd      	mov	sp, r7
 80071d8:	b002      	add	sp, #8
 80071da:	bd80      	pop	{r7, pc}
 80071dc:	fffdffff 	.word	0xfffdffff
 80071e0:	fffeffff 	.word	0xfffeffff
 80071e4:	fffbffff 	.word	0xfffbffff
 80071e8:	ffff7fff 	.word	0xffff7fff
 80071ec:	ffffefff 	.word	0xffffefff
 80071f0:	ffffdfff 	.word	0xffffdfff
 80071f4:	ffefffff 	.word	0xffefffff
 80071f8:	ff9fffff 	.word	0xff9fffff
 80071fc:	fff7ffff 	.word	0xfff7ffff

08007200 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b092      	sub	sp, #72	; 0x48
 8007204:	af02      	add	r7, sp, #8
 8007206:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2284      	movs	r2, #132	; 0x84
 800720c:	2100      	movs	r1, #0
 800720e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007210:	f7fb ff46 	bl	80030a0 <HAL_GetTick>
 8007214:	0003      	movs	r3, r0
 8007216:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	2208      	movs	r2, #8
 8007220:	4013      	ands	r3, r2
 8007222:	2b08      	cmp	r3, #8
 8007224:	d12c      	bne.n	8007280 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007226:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007228:	2280      	movs	r2, #128	; 0x80
 800722a:	0391      	lsls	r1, r2, #14
 800722c:	6878      	ldr	r0, [r7, #4]
 800722e:	4a46      	ldr	r2, [pc, #280]	; (8007348 <UART_CheckIdleState+0x148>)
 8007230:	9200      	str	r2, [sp, #0]
 8007232:	2200      	movs	r2, #0
 8007234:	f000 f88c 	bl	8007350 <UART_WaitOnFlagUntilTimeout>
 8007238:	1e03      	subs	r3, r0, #0
 800723a:	d021      	beq.n	8007280 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800723c:	f3ef 8310 	mrs	r3, PRIMASK
 8007240:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007244:	63bb      	str	r3, [r7, #56]	; 0x38
 8007246:	2301      	movs	r3, #1
 8007248:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800724a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800724c:	f383 8810 	msr	PRIMASK, r3
}
 8007250:	46c0      	nop			; (mov r8, r8)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	681a      	ldr	r2, [r3, #0]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	2180      	movs	r1, #128	; 0x80
 800725e:	438a      	bics	r2, r1
 8007260:	601a      	str	r2, [r3, #0]
 8007262:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007264:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007268:	f383 8810 	msr	PRIMASK, r3
}
 800726c:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2220      	movs	r2, #32
 8007272:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2278      	movs	r2, #120	; 0x78
 8007278:	2100      	movs	r1, #0
 800727a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800727c:	2303      	movs	r3, #3
 800727e:	e05f      	b.n	8007340 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	2204      	movs	r2, #4
 8007288:	4013      	ands	r3, r2
 800728a:	2b04      	cmp	r3, #4
 800728c:	d146      	bne.n	800731c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800728e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007290:	2280      	movs	r2, #128	; 0x80
 8007292:	03d1      	lsls	r1, r2, #15
 8007294:	6878      	ldr	r0, [r7, #4]
 8007296:	4a2c      	ldr	r2, [pc, #176]	; (8007348 <UART_CheckIdleState+0x148>)
 8007298:	9200      	str	r2, [sp, #0]
 800729a:	2200      	movs	r2, #0
 800729c:	f000 f858 	bl	8007350 <UART_WaitOnFlagUntilTimeout>
 80072a0:	1e03      	subs	r3, r0, #0
 80072a2:	d03b      	beq.n	800731c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072a4:	f3ef 8310 	mrs	r3, PRIMASK
 80072a8:	60fb      	str	r3, [r7, #12]
  return(result);
 80072aa:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80072ac:	637b      	str	r3, [r7, #52]	; 0x34
 80072ae:	2301      	movs	r3, #1
 80072b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	f383 8810 	msr	PRIMASK, r3
}
 80072b8:	46c0      	nop			; (mov r8, r8)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	681a      	ldr	r2, [r3, #0]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4921      	ldr	r1, [pc, #132]	; (800734c <UART_CheckIdleState+0x14c>)
 80072c6:	400a      	ands	r2, r1
 80072c8:	601a      	str	r2, [r3, #0]
 80072ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072cc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	f383 8810 	msr	PRIMASK, r3
}
 80072d4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072d6:	f3ef 8310 	mrs	r3, PRIMASK
 80072da:	61bb      	str	r3, [r7, #24]
  return(result);
 80072dc:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072de:	633b      	str	r3, [r7, #48]	; 0x30
 80072e0:	2301      	movs	r3, #1
 80072e2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072e4:	69fb      	ldr	r3, [r7, #28]
 80072e6:	f383 8810 	msr	PRIMASK, r3
}
 80072ea:	46c0      	nop			; (mov r8, r8)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	689a      	ldr	r2, [r3, #8]
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	2101      	movs	r1, #1
 80072f8:	438a      	bics	r2, r1
 80072fa:	609a      	str	r2, [r3, #8]
 80072fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072fe:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007300:	6a3b      	ldr	r3, [r7, #32]
 8007302:	f383 8810 	msr	PRIMASK, r3
}
 8007306:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2280      	movs	r2, #128	; 0x80
 800730c:	2120      	movs	r1, #32
 800730e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2278      	movs	r2, #120	; 0x78
 8007314:	2100      	movs	r1, #0
 8007316:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007318:	2303      	movs	r3, #3
 800731a:	e011      	b.n	8007340 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2220      	movs	r2, #32
 8007320:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2280      	movs	r2, #128	; 0x80
 8007326:	2120      	movs	r1, #32
 8007328:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2200      	movs	r2, #0
 800732e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2200      	movs	r2, #0
 8007334:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2278      	movs	r2, #120	; 0x78
 800733a:	2100      	movs	r1, #0
 800733c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800733e:	2300      	movs	r3, #0
}
 8007340:	0018      	movs	r0, r3
 8007342:	46bd      	mov	sp, r7
 8007344:	b010      	add	sp, #64	; 0x40
 8007346:	bd80      	pop	{r7, pc}
 8007348:	01ffffff 	.word	0x01ffffff
 800734c:	fffffedf 	.word	0xfffffedf

08007350 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b084      	sub	sp, #16
 8007354:	af00      	add	r7, sp, #0
 8007356:	60f8      	str	r0, [r7, #12]
 8007358:	60b9      	str	r1, [r7, #8]
 800735a:	603b      	str	r3, [r7, #0]
 800735c:	1dfb      	adds	r3, r7, #7
 800735e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007360:	e04b      	b.n	80073fa <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007362:	69bb      	ldr	r3, [r7, #24]
 8007364:	3301      	adds	r3, #1
 8007366:	d048      	beq.n	80073fa <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007368:	f7fb fe9a 	bl	80030a0 <HAL_GetTick>
 800736c:	0002      	movs	r2, r0
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	1ad3      	subs	r3, r2, r3
 8007372:	69ba      	ldr	r2, [r7, #24]
 8007374:	429a      	cmp	r2, r3
 8007376:	d302      	bcc.n	800737e <UART_WaitOnFlagUntilTimeout+0x2e>
 8007378:	69bb      	ldr	r3, [r7, #24]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d101      	bne.n	8007382 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800737e:	2303      	movs	r3, #3
 8007380:	e04b      	b.n	800741a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	2204      	movs	r2, #4
 800738a:	4013      	ands	r3, r2
 800738c:	d035      	beq.n	80073fa <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	69db      	ldr	r3, [r3, #28]
 8007394:	2208      	movs	r2, #8
 8007396:	4013      	ands	r3, r2
 8007398:	2b08      	cmp	r3, #8
 800739a:	d111      	bne.n	80073c0 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	2208      	movs	r2, #8
 80073a2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	0018      	movs	r0, r3
 80073a8:	f000 f83c 	bl	8007424 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2284      	movs	r2, #132	; 0x84
 80073b0:	2108      	movs	r1, #8
 80073b2:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2278      	movs	r2, #120	; 0x78
 80073b8:	2100      	movs	r1, #0
 80073ba:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80073bc:	2301      	movs	r3, #1
 80073be:	e02c      	b.n	800741a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	69da      	ldr	r2, [r3, #28]
 80073c6:	2380      	movs	r3, #128	; 0x80
 80073c8:	011b      	lsls	r3, r3, #4
 80073ca:	401a      	ands	r2, r3
 80073cc:	2380      	movs	r3, #128	; 0x80
 80073ce:	011b      	lsls	r3, r3, #4
 80073d0:	429a      	cmp	r2, r3
 80073d2:	d112      	bne.n	80073fa <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	2280      	movs	r2, #128	; 0x80
 80073da:	0112      	lsls	r2, r2, #4
 80073dc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	0018      	movs	r0, r3
 80073e2:	f000 f81f 	bl	8007424 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	2284      	movs	r2, #132	; 0x84
 80073ea:	2120      	movs	r1, #32
 80073ec:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	2278      	movs	r2, #120	; 0x78
 80073f2:	2100      	movs	r1, #0
 80073f4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80073f6:	2303      	movs	r3, #3
 80073f8:	e00f      	b.n	800741a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	69db      	ldr	r3, [r3, #28]
 8007400:	68ba      	ldr	r2, [r7, #8]
 8007402:	4013      	ands	r3, r2
 8007404:	68ba      	ldr	r2, [r7, #8]
 8007406:	1ad3      	subs	r3, r2, r3
 8007408:	425a      	negs	r2, r3
 800740a:	4153      	adcs	r3, r2
 800740c:	b2db      	uxtb	r3, r3
 800740e:	001a      	movs	r2, r3
 8007410:	1dfb      	adds	r3, r7, #7
 8007412:	781b      	ldrb	r3, [r3, #0]
 8007414:	429a      	cmp	r2, r3
 8007416:	d0a4      	beq.n	8007362 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007418:	2300      	movs	r3, #0
}
 800741a:	0018      	movs	r0, r3
 800741c:	46bd      	mov	sp, r7
 800741e:	b004      	add	sp, #16
 8007420:	bd80      	pop	{r7, pc}
	...

08007424 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b08e      	sub	sp, #56	; 0x38
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800742c:	f3ef 8310 	mrs	r3, PRIMASK
 8007430:	617b      	str	r3, [r7, #20]
  return(result);
 8007432:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007434:	637b      	str	r3, [r7, #52]	; 0x34
 8007436:	2301      	movs	r3, #1
 8007438:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800743a:	69bb      	ldr	r3, [r7, #24]
 800743c:	f383 8810 	msr	PRIMASK, r3
}
 8007440:	46c0      	nop			; (mov r8, r8)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	681a      	ldr	r2, [r3, #0]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4926      	ldr	r1, [pc, #152]	; (80074e8 <UART_EndRxTransfer+0xc4>)
 800744e:	400a      	ands	r2, r1
 8007450:	601a      	str	r2, [r3, #0]
 8007452:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007454:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007456:	69fb      	ldr	r3, [r7, #28]
 8007458:	f383 8810 	msr	PRIMASK, r3
}
 800745c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800745e:	f3ef 8310 	mrs	r3, PRIMASK
 8007462:	623b      	str	r3, [r7, #32]
  return(result);
 8007464:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007466:	633b      	str	r3, [r7, #48]	; 0x30
 8007468:	2301      	movs	r3, #1
 800746a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800746c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800746e:	f383 8810 	msr	PRIMASK, r3
}
 8007472:	46c0      	nop			; (mov r8, r8)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	689a      	ldr	r2, [r3, #8]
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	2101      	movs	r1, #1
 8007480:	438a      	bics	r2, r1
 8007482:	609a      	str	r2, [r3, #8]
 8007484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007486:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800748a:	f383 8810 	msr	PRIMASK, r3
}
 800748e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007494:	2b01      	cmp	r3, #1
 8007496:	d118      	bne.n	80074ca <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007498:	f3ef 8310 	mrs	r3, PRIMASK
 800749c:	60bb      	str	r3, [r7, #8]
  return(result);
 800749e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80074a2:	2301      	movs	r3, #1
 80074a4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	f383 8810 	msr	PRIMASK, r3
}
 80074ac:	46c0      	nop			; (mov r8, r8)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	681a      	ldr	r2, [r3, #0]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	2110      	movs	r1, #16
 80074ba:	438a      	bics	r2, r1
 80074bc:	601a      	str	r2, [r3, #0]
 80074be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074c0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	f383 8810 	msr	PRIMASK, r3
}
 80074c8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2280      	movs	r2, #128	; 0x80
 80074ce:	2120      	movs	r1, #32
 80074d0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2200      	movs	r2, #0
 80074d6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2200      	movs	r2, #0
 80074dc:	669a      	str	r2, [r3, #104]	; 0x68
}
 80074de:	46c0      	nop			; (mov r8, r8)
 80074e0:	46bd      	mov	sp, r7
 80074e2:	b00e      	add	sp, #56	; 0x38
 80074e4:	bd80      	pop	{r7, pc}
 80074e6:	46c0      	nop			; (mov r8, r8)
 80074e8:	fffffedf 	.word	0xfffffedf

080074ec <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b084      	sub	sp, #16
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	225a      	movs	r2, #90	; 0x5a
 80074fe:	2100      	movs	r1, #0
 8007500:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	2252      	movs	r2, #82	; 0x52
 8007506:	2100      	movs	r1, #0
 8007508:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	0018      	movs	r0, r3
 800750e:	f7ff fc6f 	bl	8006df0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007512:	46c0      	nop			; (mov r8, r8)
 8007514:	46bd      	mov	sp, r7
 8007516:	b004      	add	sp, #16
 8007518:	bd80      	pop	{r7, pc}

0800751a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800751a:	b580      	push	{r7, lr}
 800751c:	b086      	sub	sp, #24
 800751e:	af00      	add	r7, sp, #0
 8007520:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007522:	f3ef 8310 	mrs	r3, PRIMASK
 8007526:	60bb      	str	r3, [r7, #8]
  return(result);
 8007528:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800752a:	617b      	str	r3, [r7, #20]
 800752c:	2301      	movs	r3, #1
 800752e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	f383 8810 	msr	PRIMASK, r3
}
 8007536:	46c0      	nop			; (mov r8, r8)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	681a      	ldr	r2, [r3, #0]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	2140      	movs	r1, #64	; 0x40
 8007544:	438a      	bics	r2, r1
 8007546:	601a      	str	r2, [r3, #0]
 8007548:	697b      	ldr	r3, [r7, #20]
 800754a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	f383 8810 	msr	PRIMASK, r3
}
 8007552:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2220      	movs	r2, #32
 8007558:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2200      	movs	r2, #0
 800755e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	0018      	movs	r0, r3
 8007564:	f7fb f998 	bl	8002898 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007568:	46c0      	nop			; (mov r8, r8)
 800756a:	46bd      	mov	sp, r7
 800756c:	b006      	add	sp, #24
 800756e:	bd80      	pop	{r7, pc}

08007570 <_ZdlPvj>:
 8007570:	b510      	push	{r4, lr}
 8007572:	f000 f81b 	bl	80075ac <_ZdlPv>
 8007576:	bd10      	pop	{r4, pc}

08007578 <_Znwj>:
 8007578:	b510      	push	{r4, lr}
 800757a:	1e04      	subs	r4, r0, #0
 800757c:	d100      	bne.n	8007580 <_Znwj+0x8>
 800757e:	3401      	adds	r4, #1
 8007580:	0020      	movs	r0, r4
 8007582:	f000 f84f 	bl	8007624 <malloc>
 8007586:	2800      	cmp	r0, #0
 8007588:	d107      	bne.n	800759a <_Znwj+0x22>
 800758a:	f000 f813 	bl	80075b4 <_ZSt15get_new_handlerv>
 800758e:	2800      	cmp	r0, #0
 8007590:	d101      	bne.n	8007596 <_Znwj+0x1e>
 8007592:	f000 f815 	bl	80075c0 <abort>
 8007596:	4780      	blx	r0
 8007598:	e7f2      	b.n	8007580 <_Znwj+0x8>
 800759a:	bd10      	pop	{r4, pc}

0800759c <_ZNSaIcEC1Ev>:
 800759c:	4770      	bx	lr

0800759e <_ZNSaIcED1Ev>:
 800759e:	4770      	bx	lr

080075a0 <_ZSt17__throw_bad_allocv>:
 80075a0:	b510      	push	{r4, lr}
 80075a2:	f000 f80d 	bl	80075c0 <abort>

080075a6 <_ZSt20__throw_length_errorPKc>:
 80075a6:	b510      	push	{r4, lr}
 80075a8:	f000 f80a 	bl	80075c0 <abort>

080075ac <_ZdlPv>:
 80075ac:	b510      	push	{r4, lr}
 80075ae:	f000 f843 	bl	8007638 <free>
 80075b2:	bd10      	pop	{r4, pc}

080075b4 <_ZSt15get_new_handlerv>:
 80075b4:	4b01      	ldr	r3, [pc, #4]	; (80075bc <_ZSt15get_new_handlerv+0x8>)
 80075b6:	6818      	ldr	r0, [r3, #0]
 80075b8:	4770      	bx	lr
 80075ba:	46c0      	nop			; (mov r8, r8)
 80075bc:	20000338 	.word	0x20000338

080075c0 <abort>:
 80075c0:	2006      	movs	r0, #6
 80075c2:	b510      	push	{r4, lr}
 80075c4:	f000 f984 	bl	80078d0 <raise>
 80075c8:	2001      	movs	r0, #1
 80075ca:	f7fb fc9d 	bl	8002f08 <_exit>
	...

080075d0 <__errno>:
 80075d0:	4b01      	ldr	r3, [pc, #4]	; (80075d8 <__errno+0x8>)
 80075d2:	6818      	ldr	r0, [r3, #0]
 80075d4:	4770      	bx	lr
 80075d6:	46c0      	nop			; (mov r8, r8)
 80075d8:	2000000c 	.word	0x2000000c

080075dc <__libc_init_array>:
 80075dc:	b570      	push	{r4, r5, r6, lr}
 80075de:	2600      	movs	r6, #0
 80075e0:	4d0c      	ldr	r5, [pc, #48]	; (8007614 <__libc_init_array+0x38>)
 80075e2:	4c0d      	ldr	r4, [pc, #52]	; (8007618 <__libc_init_array+0x3c>)
 80075e4:	1b64      	subs	r4, r4, r5
 80075e6:	10a4      	asrs	r4, r4, #2
 80075e8:	42a6      	cmp	r6, r4
 80075ea:	d109      	bne.n	8007600 <__libc_init_array+0x24>
 80075ec:	2600      	movs	r6, #0
 80075ee:	f000 f9a1 	bl	8007934 <_init>
 80075f2:	4d0a      	ldr	r5, [pc, #40]	; (800761c <__libc_init_array+0x40>)
 80075f4:	4c0a      	ldr	r4, [pc, #40]	; (8007620 <__libc_init_array+0x44>)
 80075f6:	1b64      	subs	r4, r4, r5
 80075f8:	10a4      	asrs	r4, r4, #2
 80075fa:	42a6      	cmp	r6, r4
 80075fc:	d105      	bne.n	800760a <__libc_init_array+0x2e>
 80075fe:	bd70      	pop	{r4, r5, r6, pc}
 8007600:	00b3      	lsls	r3, r6, #2
 8007602:	58eb      	ldr	r3, [r5, r3]
 8007604:	4798      	blx	r3
 8007606:	3601      	adds	r6, #1
 8007608:	e7ee      	b.n	80075e8 <__libc_init_array+0xc>
 800760a:	00b3      	lsls	r3, r6, #2
 800760c:	58eb      	ldr	r3, [r5, r3]
 800760e:	4798      	blx	r3
 8007610:	3601      	adds	r6, #1
 8007612:	e7f2      	b.n	80075fa <__libc_init_array+0x1e>
 8007614:	080079f8 	.word	0x080079f8
 8007618:	080079f8 	.word	0x080079f8
 800761c:	080079f8 	.word	0x080079f8
 8007620:	08007a00 	.word	0x08007a00

08007624 <malloc>:
 8007624:	b510      	push	{r4, lr}
 8007626:	4b03      	ldr	r3, [pc, #12]	; (8007634 <malloc+0x10>)
 8007628:	0001      	movs	r1, r0
 800762a:	6818      	ldr	r0, [r3, #0]
 800762c:	f000 f89e 	bl	800776c <_malloc_r>
 8007630:	bd10      	pop	{r4, pc}
 8007632:	46c0      	nop			; (mov r8, r8)
 8007634:	2000000c 	.word	0x2000000c

08007638 <free>:
 8007638:	b510      	push	{r4, lr}
 800763a:	4b03      	ldr	r3, [pc, #12]	; (8007648 <free+0x10>)
 800763c:	0001      	movs	r1, r0
 800763e:	6818      	ldr	r0, [r3, #0]
 8007640:	f000 f828 	bl	8007694 <_free_r>
 8007644:	bd10      	pop	{r4, pc}
 8007646:	46c0      	nop			; (mov r8, r8)
 8007648:	2000000c 	.word	0x2000000c

0800764c <memcpy>:
 800764c:	2300      	movs	r3, #0
 800764e:	b510      	push	{r4, lr}
 8007650:	429a      	cmp	r2, r3
 8007652:	d100      	bne.n	8007656 <memcpy+0xa>
 8007654:	bd10      	pop	{r4, pc}
 8007656:	5ccc      	ldrb	r4, [r1, r3]
 8007658:	54c4      	strb	r4, [r0, r3]
 800765a:	3301      	adds	r3, #1
 800765c:	e7f8      	b.n	8007650 <memcpy+0x4>

0800765e <memmove>:
 800765e:	b510      	push	{r4, lr}
 8007660:	4288      	cmp	r0, r1
 8007662:	d902      	bls.n	800766a <memmove+0xc>
 8007664:	188b      	adds	r3, r1, r2
 8007666:	4298      	cmp	r0, r3
 8007668:	d303      	bcc.n	8007672 <memmove+0x14>
 800766a:	2300      	movs	r3, #0
 800766c:	e007      	b.n	800767e <memmove+0x20>
 800766e:	5c8b      	ldrb	r3, [r1, r2]
 8007670:	5483      	strb	r3, [r0, r2]
 8007672:	3a01      	subs	r2, #1
 8007674:	d2fb      	bcs.n	800766e <memmove+0x10>
 8007676:	bd10      	pop	{r4, pc}
 8007678:	5ccc      	ldrb	r4, [r1, r3]
 800767a:	54c4      	strb	r4, [r0, r3]
 800767c:	3301      	adds	r3, #1
 800767e:	429a      	cmp	r2, r3
 8007680:	d1fa      	bne.n	8007678 <memmove+0x1a>
 8007682:	e7f8      	b.n	8007676 <memmove+0x18>

08007684 <memset>:
 8007684:	0003      	movs	r3, r0
 8007686:	1882      	adds	r2, r0, r2
 8007688:	4293      	cmp	r3, r2
 800768a:	d100      	bne.n	800768e <memset+0xa>
 800768c:	4770      	bx	lr
 800768e:	7019      	strb	r1, [r3, #0]
 8007690:	3301      	adds	r3, #1
 8007692:	e7f9      	b.n	8007688 <memset+0x4>

08007694 <_free_r>:
 8007694:	b570      	push	{r4, r5, r6, lr}
 8007696:	0005      	movs	r5, r0
 8007698:	2900      	cmp	r1, #0
 800769a:	d010      	beq.n	80076be <_free_r+0x2a>
 800769c:	1f0c      	subs	r4, r1, #4
 800769e:	6823      	ldr	r3, [r4, #0]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	da00      	bge.n	80076a6 <_free_r+0x12>
 80076a4:	18e4      	adds	r4, r4, r3
 80076a6:	0028      	movs	r0, r5
 80076a8:	f000 f932 	bl	8007910 <__malloc_lock>
 80076ac:	4a1d      	ldr	r2, [pc, #116]	; (8007724 <_free_r+0x90>)
 80076ae:	6813      	ldr	r3, [r2, #0]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d105      	bne.n	80076c0 <_free_r+0x2c>
 80076b4:	6063      	str	r3, [r4, #4]
 80076b6:	6014      	str	r4, [r2, #0]
 80076b8:	0028      	movs	r0, r5
 80076ba:	f000 f931 	bl	8007920 <__malloc_unlock>
 80076be:	bd70      	pop	{r4, r5, r6, pc}
 80076c0:	42a3      	cmp	r3, r4
 80076c2:	d908      	bls.n	80076d6 <_free_r+0x42>
 80076c4:	6821      	ldr	r1, [r4, #0]
 80076c6:	1860      	adds	r0, r4, r1
 80076c8:	4283      	cmp	r3, r0
 80076ca:	d1f3      	bne.n	80076b4 <_free_r+0x20>
 80076cc:	6818      	ldr	r0, [r3, #0]
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	1841      	adds	r1, r0, r1
 80076d2:	6021      	str	r1, [r4, #0]
 80076d4:	e7ee      	b.n	80076b4 <_free_r+0x20>
 80076d6:	001a      	movs	r2, r3
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d001      	beq.n	80076e2 <_free_r+0x4e>
 80076de:	42a3      	cmp	r3, r4
 80076e0:	d9f9      	bls.n	80076d6 <_free_r+0x42>
 80076e2:	6811      	ldr	r1, [r2, #0]
 80076e4:	1850      	adds	r0, r2, r1
 80076e6:	42a0      	cmp	r0, r4
 80076e8:	d10b      	bne.n	8007702 <_free_r+0x6e>
 80076ea:	6820      	ldr	r0, [r4, #0]
 80076ec:	1809      	adds	r1, r1, r0
 80076ee:	1850      	adds	r0, r2, r1
 80076f0:	6011      	str	r1, [r2, #0]
 80076f2:	4283      	cmp	r3, r0
 80076f4:	d1e0      	bne.n	80076b8 <_free_r+0x24>
 80076f6:	6818      	ldr	r0, [r3, #0]
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	1841      	adds	r1, r0, r1
 80076fc:	6011      	str	r1, [r2, #0]
 80076fe:	6053      	str	r3, [r2, #4]
 8007700:	e7da      	b.n	80076b8 <_free_r+0x24>
 8007702:	42a0      	cmp	r0, r4
 8007704:	d902      	bls.n	800770c <_free_r+0x78>
 8007706:	230c      	movs	r3, #12
 8007708:	602b      	str	r3, [r5, #0]
 800770a:	e7d5      	b.n	80076b8 <_free_r+0x24>
 800770c:	6821      	ldr	r1, [r4, #0]
 800770e:	1860      	adds	r0, r4, r1
 8007710:	4283      	cmp	r3, r0
 8007712:	d103      	bne.n	800771c <_free_r+0x88>
 8007714:	6818      	ldr	r0, [r3, #0]
 8007716:	685b      	ldr	r3, [r3, #4]
 8007718:	1841      	adds	r1, r0, r1
 800771a:	6021      	str	r1, [r4, #0]
 800771c:	6063      	str	r3, [r4, #4]
 800771e:	6054      	str	r4, [r2, #4]
 8007720:	e7ca      	b.n	80076b8 <_free_r+0x24>
 8007722:	46c0      	nop			; (mov r8, r8)
 8007724:	2000033c 	.word	0x2000033c

08007728 <sbrk_aligned>:
 8007728:	b570      	push	{r4, r5, r6, lr}
 800772a:	4e0f      	ldr	r6, [pc, #60]	; (8007768 <sbrk_aligned+0x40>)
 800772c:	000d      	movs	r5, r1
 800772e:	6831      	ldr	r1, [r6, #0]
 8007730:	0004      	movs	r4, r0
 8007732:	2900      	cmp	r1, #0
 8007734:	d102      	bne.n	800773c <sbrk_aligned+0x14>
 8007736:	f000 f88f 	bl	8007858 <_sbrk_r>
 800773a:	6030      	str	r0, [r6, #0]
 800773c:	0029      	movs	r1, r5
 800773e:	0020      	movs	r0, r4
 8007740:	f000 f88a 	bl	8007858 <_sbrk_r>
 8007744:	1c43      	adds	r3, r0, #1
 8007746:	d00a      	beq.n	800775e <sbrk_aligned+0x36>
 8007748:	2303      	movs	r3, #3
 800774a:	1cc5      	adds	r5, r0, #3
 800774c:	439d      	bics	r5, r3
 800774e:	42a8      	cmp	r0, r5
 8007750:	d007      	beq.n	8007762 <sbrk_aligned+0x3a>
 8007752:	1a29      	subs	r1, r5, r0
 8007754:	0020      	movs	r0, r4
 8007756:	f000 f87f 	bl	8007858 <_sbrk_r>
 800775a:	1c43      	adds	r3, r0, #1
 800775c:	d101      	bne.n	8007762 <sbrk_aligned+0x3a>
 800775e:	2501      	movs	r5, #1
 8007760:	426d      	negs	r5, r5
 8007762:	0028      	movs	r0, r5
 8007764:	bd70      	pop	{r4, r5, r6, pc}
 8007766:	46c0      	nop			; (mov r8, r8)
 8007768:	20000340 	.word	0x20000340

0800776c <_malloc_r>:
 800776c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800776e:	2203      	movs	r2, #3
 8007770:	1ccb      	adds	r3, r1, #3
 8007772:	4393      	bics	r3, r2
 8007774:	3308      	adds	r3, #8
 8007776:	0006      	movs	r6, r0
 8007778:	001f      	movs	r7, r3
 800777a:	2b0c      	cmp	r3, #12
 800777c:	d232      	bcs.n	80077e4 <_malloc_r+0x78>
 800777e:	270c      	movs	r7, #12
 8007780:	42b9      	cmp	r1, r7
 8007782:	d831      	bhi.n	80077e8 <_malloc_r+0x7c>
 8007784:	0030      	movs	r0, r6
 8007786:	f000 f8c3 	bl	8007910 <__malloc_lock>
 800778a:	4d32      	ldr	r5, [pc, #200]	; (8007854 <_malloc_r+0xe8>)
 800778c:	682b      	ldr	r3, [r5, #0]
 800778e:	001c      	movs	r4, r3
 8007790:	2c00      	cmp	r4, #0
 8007792:	d12e      	bne.n	80077f2 <_malloc_r+0x86>
 8007794:	0039      	movs	r1, r7
 8007796:	0030      	movs	r0, r6
 8007798:	f7ff ffc6 	bl	8007728 <sbrk_aligned>
 800779c:	0004      	movs	r4, r0
 800779e:	1c43      	adds	r3, r0, #1
 80077a0:	d11e      	bne.n	80077e0 <_malloc_r+0x74>
 80077a2:	682c      	ldr	r4, [r5, #0]
 80077a4:	0025      	movs	r5, r4
 80077a6:	2d00      	cmp	r5, #0
 80077a8:	d14a      	bne.n	8007840 <_malloc_r+0xd4>
 80077aa:	6823      	ldr	r3, [r4, #0]
 80077ac:	0029      	movs	r1, r5
 80077ae:	18e3      	adds	r3, r4, r3
 80077b0:	0030      	movs	r0, r6
 80077b2:	9301      	str	r3, [sp, #4]
 80077b4:	f000 f850 	bl	8007858 <_sbrk_r>
 80077b8:	9b01      	ldr	r3, [sp, #4]
 80077ba:	4283      	cmp	r3, r0
 80077bc:	d143      	bne.n	8007846 <_malloc_r+0xda>
 80077be:	6823      	ldr	r3, [r4, #0]
 80077c0:	3703      	adds	r7, #3
 80077c2:	1aff      	subs	r7, r7, r3
 80077c4:	2303      	movs	r3, #3
 80077c6:	439f      	bics	r7, r3
 80077c8:	3708      	adds	r7, #8
 80077ca:	2f0c      	cmp	r7, #12
 80077cc:	d200      	bcs.n	80077d0 <_malloc_r+0x64>
 80077ce:	270c      	movs	r7, #12
 80077d0:	0039      	movs	r1, r7
 80077d2:	0030      	movs	r0, r6
 80077d4:	f7ff ffa8 	bl	8007728 <sbrk_aligned>
 80077d8:	1c43      	adds	r3, r0, #1
 80077da:	d034      	beq.n	8007846 <_malloc_r+0xda>
 80077dc:	6823      	ldr	r3, [r4, #0]
 80077de:	19df      	adds	r7, r3, r7
 80077e0:	6027      	str	r7, [r4, #0]
 80077e2:	e013      	b.n	800780c <_malloc_r+0xa0>
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	dacb      	bge.n	8007780 <_malloc_r+0x14>
 80077e8:	230c      	movs	r3, #12
 80077ea:	2500      	movs	r5, #0
 80077ec:	6033      	str	r3, [r6, #0]
 80077ee:	0028      	movs	r0, r5
 80077f0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80077f2:	6822      	ldr	r2, [r4, #0]
 80077f4:	1bd1      	subs	r1, r2, r7
 80077f6:	d420      	bmi.n	800783a <_malloc_r+0xce>
 80077f8:	290b      	cmp	r1, #11
 80077fa:	d917      	bls.n	800782c <_malloc_r+0xc0>
 80077fc:	19e2      	adds	r2, r4, r7
 80077fe:	6027      	str	r7, [r4, #0]
 8007800:	42a3      	cmp	r3, r4
 8007802:	d111      	bne.n	8007828 <_malloc_r+0xbc>
 8007804:	602a      	str	r2, [r5, #0]
 8007806:	6863      	ldr	r3, [r4, #4]
 8007808:	6011      	str	r1, [r2, #0]
 800780a:	6053      	str	r3, [r2, #4]
 800780c:	0030      	movs	r0, r6
 800780e:	0025      	movs	r5, r4
 8007810:	f000 f886 	bl	8007920 <__malloc_unlock>
 8007814:	2207      	movs	r2, #7
 8007816:	350b      	adds	r5, #11
 8007818:	1d23      	adds	r3, r4, #4
 800781a:	4395      	bics	r5, r2
 800781c:	1aea      	subs	r2, r5, r3
 800781e:	429d      	cmp	r5, r3
 8007820:	d0e5      	beq.n	80077ee <_malloc_r+0x82>
 8007822:	1b5b      	subs	r3, r3, r5
 8007824:	50a3      	str	r3, [r4, r2]
 8007826:	e7e2      	b.n	80077ee <_malloc_r+0x82>
 8007828:	605a      	str	r2, [r3, #4]
 800782a:	e7ec      	b.n	8007806 <_malloc_r+0x9a>
 800782c:	6862      	ldr	r2, [r4, #4]
 800782e:	42a3      	cmp	r3, r4
 8007830:	d101      	bne.n	8007836 <_malloc_r+0xca>
 8007832:	602a      	str	r2, [r5, #0]
 8007834:	e7ea      	b.n	800780c <_malloc_r+0xa0>
 8007836:	605a      	str	r2, [r3, #4]
 8007838:	e7e8      	b.n	800780c <_malloc_r+0xa0>
 800783a:	0023      	movs	r3, r4
 800783c:	6864      	ldr	r4, [r4, #4]
 800783e:	e7a7      	b.n	8007790 <_malloc_r+0x24>
 8007840:	002c      	movs	r4, r5
 8007842:	686d      	ldr	r5, [r5, #4]
 8007844:	e7af      	b.n	80077a6 <_malloc_r+0x3a>
 8007846:	230c      	movs	r3, #12
 8007848:	0030      	movs	r0, r6
 800784a:	6033      	str	r3, [r6, #0]
 800784c:	f000 f868 	bl	8007920 <__malloc_unlock>
 8007850:	e7cd      	b.n	80077ee <_malloc_r+0x82>
 8007852:	46c0      	nop			; (mov r8, r8)
 8007854:	2000033c 	.word	0x2000033c

08007858 <_sbrk_r>:
 8007858:	2300      	movs	r3, #0
 800785a:	b570      	push	{r4, r5, r6, lr}
 800785c:	4d06      	ldr	r5, [pc, #24]	; (8007878 <_sbrk_r+0x20>)
 800785e:	0004      	movs	r4, r0
 8007860:	0008      	movs	r0, r1
 8007862:	602b      	str	r3, [r5, #0]
 8007864:	f7fb fb5c 	bl	8002f20 <_sbrk>
 8007868:	1c43      	adds	r3, r0, #1
 800786a:	d103      	bne.n	8007874 <_sbrk_r+0x1c>
 800786c:	682b      	ldr	r3, [r5, #0]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d000      	beq.n	8007874 <_sbrk_r+0x1c>
 8007872:	6023      	str	r3, [r4, #0]
 8007874:	bd70      	pop	{r4, r5, r6, pc}
 8007876:	46c0      	nop			; (mov r8, r8)
 8007878:	20000344 	.word	0x20000344

0800787c <_raise_r>:
 800787c:	b570      	push	{r4, r5, r6, lr}
 800787e:	0004      	movs	r4, r0
 8007880:	000d      	movs	r5, r1
 8007882:	291f      	cmp	r1, #31
 8007884:	d904      	bls.n	8007890 <_raise_r+0x14>
 8007886:	2316      	movs	r3, #22
 8007888:	6003      	str	r3, [r0, #0]
 800788a:	2001      	movs	r0, #1
 800788c:	4240      	negs	r0, r0
 800788e:	bd70      	pop	{r4, r5, r6, pc}
 8007890:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007892:	2b00      	cmp	r3, #0
 8007894:	d004      	beq.n	80078a0 <_raise_r+0x24>
 8007896:	008a      	lsls	r2, r1, #2
 8007898:	189b      	adds	r3, r3, r2
 800789a:	681a      	ldr	r2, [r3, #0]
 800789c:	2a00      	cmp	r2, #0
 800789e:	d108      	bne.n	80078b2 <_raise_r+0x36>
 80078a0:	0020      	movs	r0, r4
 80078a2:	f000 f831 	bl	8007908 <_getpid_r>
 80078a6:	002a      	movs	r2, r5
 80078a8:	0001      	movs	r1, r0
 80078aa:	0020      	movs	r0, r4
 80078ac:	f000 f81a 	bl	80078e4 <_kill_r>
 80078b0:	e7ed      	b.n	800788e <_raise_r+0x12>
 80078b2:	2000      	movs	r0, #0
 80078b4:	2a01      	cmp	r2, #1
 80078b6:	d0ea      	beq.n	800788e <_raise_r+0x12>
 80078b8:	1c51      	adds	r1, r2, #1
 80078ba:	d103      	bne.n	80078c4 <_raise_r+0x48>
 80078bc:	2316      	movs	r3, #22
 80078be:	3001      	adds	r0, #1
 80078c0:	6023      	str	r3, [r4, #0]
 80078c2:	e7e4      	b.n	800788e <_raise_r+0x12>
 80078c4:	2400      	movs	r4, #0
 80078c6:	0028      	movs	r0, r5
 80078c8:	601c      	str	r4, [r3, #0]
 80078ca:	4790      	blx	r2
 80078cc:	0020      	movs	r0, r4
 80078ce:	e7de      	b.n	800788e <_raise_r+0x12>

080078d0 <raise>:
 80078d0:	b510      	push	{r4, lr}
 80078d2:	4b03      	ldr	r3, [pc, #12]	; (80078e0 <raise+0x10>)
 80078d4:	0001      	movs	r1, r0
 80078d6:	6818      	ldr	r0, [r3, #0]
 80078d8:	f7ff ffd0 	bl	800787c <_raise_r>
 80078dc:	bd10      	pop	{r4, pc}
 80078de:	46c0      	nop			; (mov r8, r8)
 80078e0:	2000000c 	.word	0x2000000c

080078e4 <_kill_r>:
 80078e4:	2300      	movs	r3, #0
 80078e6:	b570      	push	{r4, r5, r6, lr}
 80078e8:	4d06      	ldr	r5, [pc, #24]	; (8007904 <_kill_r+0x20>)
 80078ea:	0004      	movs	r4, r0
 80078ec:	0008      	movs	r0, r1
 80078ee:	0011      	movs	r1, r2
 80078f0:	602b      	str	r3, [r5, #0]
 80078f2:	f7fb faf9 	bl	8002ee8 <_kill>
 80078f6:	1c43      	adds	r3, r0, #1
 80078f8:	d103      	bne.n	8007902 <_kill_r+0x1e>
 80078fa:	682b      	ldr	r3, [r5, #0]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d000      	beq.n	8007902 <_kill_r+0x1e>
 8007900:	6023      	str	r3, [r4, #0]
 8007902:	bd70      	pop	{r4, r5, r6, pc}
 8007904:	20000344 	.word	0x20000344

08007908 <_getpid_r>:
 8007908:	b510      	push	{r4, lr}
 800790a:	f7fb fae7 	bl	8002edc <_getpid>
 800790e:	bd10      	pop	{r4, pc}

08007910 <__malloc_lock>:
 8007910:	b510      	push	{r4, lr}
 8007912:	4802      	ldr	r0, [pc, #8]	; (800791c <__malloc_lock+0xc>)
 8007914:	f000 f80c 	bl	8007930 <__retarget_lock_acquire_recursive>
 8007918:	bd10      	pop	{r4, pc}
 800791a:	46c0      	nop			; (mov r8, r8)
 800791c:	20000348 	.word	0x20000348

08007920 <__malloc_unlock>:
 8007920:	b510      	push	{r4, lr}
 8007922:	4802      	ldr	r0, [pc, #8]	; (800792c <__malloc_unlock+0xc>)
 8007924:	f000 f805 	bl	8007932 <__retarget_lock_release_recursive>
 8007928:	bd10      	pop	{r4, pc}
 800792a:	46c0      	nop			; (mov r8, r8)
 800792c:	20000348 	.word	0x20000348

08007930 <__retarget_lock_acquire_recursive>:
 8007930:	4770      	bx	lr

08007932 <__retarget_lock_release_recursive>:
 8007932:	4770      	bx	lr

08007934 <_init>:
 8007934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007936:	46c0      	nop			; (mov r8, r8)
 8007938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800793a:	bc08      	pop	{r3}
 800793c:	469e      	mov	lr, r3
 800793e:	4770      	bx	lr

08007940 <_fini>:
 8007940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007942:	46c0      	nop			; (mov r8, r8)
 8007944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007946:	bc08      	pop	{r3}
 8007948:	469e      	mov	lr, r3
 800794a:	4770      	bx	lr
