placed { cell: "b[0]~FF" site: eft }
placed { cell: "sum[0]~FF" site: eft }
placed { cell: "add_flag~FF" site: eft }
placed { cell: "send~FF" site: eft }
placed { cell: "carry~FF" site: eft }
placed { cell: "a[0]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Rx_Data~FF" site: eft }
placed { cell: "uart_rx_inst/r_Rx_Data_R~FF" site: eft }
placed { cell: "uart_rx_inst/r_Rx_Byte[0]~FF" site: eft }
placed { cell: "uart_rx_inst/r_SM_Main[0]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[0]~FF" site: eft }
placed { cell: "rx_ready~FF" site: eft }
placed { cell: "uart_rx_inst/r_Bit_Index[0]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Rx_Byte[1]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Rx_Byte[2]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Rx_Byte[3]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Rx_Byte[4]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Rx_Byte[5]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Rx_Byte[6]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Rx_Byte[7]~FF" site: eft }
placed { cell: "uart_rx_inst/r_SM_Main[1]~FF" site: eft }
placed { cell: "uart_rx_inst/r_SM_Main[2]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[1]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[2]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[3]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[4]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[5]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[6]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[7]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[8]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[9]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[10]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[11]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[12]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[13]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[14]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[15]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[16]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[17]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[18]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[19]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[20]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[21]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[22]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[23]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[24]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[25]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[26]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[27]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[28]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[29]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[30]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[31]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Bit_Index[1]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Bit_Index[2]~FF" site: eft }
placed { cell: "uart_rx_inst/r_config_data[1]~FF" site: eft }
placed { cell: "b[1]~FF" site: eft }
placed { cell: "b[2]~FF" site: eft }
placed { cell: "b[3]~FF" site: eft }
placed { cell: "sum[1]~FF" site: eft }
placed { cell: "sum[2]~FF" site: eft }
placed { cell: "sum[3]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[0]~FF" site: eft }
placed { cell: "tx_2~FF" site: eft }
placed { cell: "uart_tx_inst/r_Bit_Index[0]~FF" site: eft }
placed { cell: "uart_tx_inst/r_SM_Main[0]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[1]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[2]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[3]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[4]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[5]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[6]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[7]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[8]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[9]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[10]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[11]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[12]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[13]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[14]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[15]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[16]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[17]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[18]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[19]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[20]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[21]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[22]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[23]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[24]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[25]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[26]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[27]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[28]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[29]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[30]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[31]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Bit_Index[1]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Bit_Index[2]~FF" site: eft }
placed { cell: "uart_tx_inst/r_config_data[31]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Tx_Data[3]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Tx_Data[4]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Tx_Data[5]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Tx_Data[6]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Tx_Data[7]~FF" site: eft }
placed { cell: "uart_tx_inst/r_SM_Main[1]~FF" site: eft }
placed { cell: "uart_tx_inst/r_SM_Main[2]~FF" site: eft }
placed { cell: "a[1]~FF" site: eft }
placed { cell: "a[2]~FF" site: eft }
placed { cell: "a[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_run_trig~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_stop_trig~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_soft_reset_in~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_resetn_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_resetn~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[32]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[35]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[38]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[39]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[40]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[41]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[42]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[43]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[44]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[45]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[46]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[47]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[48]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[49]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[50]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[51]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[52]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[53]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[54]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[55]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[56]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[57]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[58]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[59]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[60]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[61]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[62]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[63]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.enable~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/tu_trigger~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/ts_trigger~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[32]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[35]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[38]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[39]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[40]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[41]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[42]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[43]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[44]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[45]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[46]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[47]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[48]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[49]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[50]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[51]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[52]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[53]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[54]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[55]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[56]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[57]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[58]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[59]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[60]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[61]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[62]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[63]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/ts_resetn~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/biu_ready~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[0]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[1]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[2]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[3]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[4]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[5]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[6]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[7]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[8]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[9]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[10]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[11]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[12]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[13]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[14]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[15]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[16]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[17]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[18]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[19]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[20]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[21]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[22]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[23]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[24]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[25]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[26]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[27]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[28]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[29]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[30]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[31]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[32]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[33]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[34]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[35]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[36]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[37]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[38]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[39]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[40]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[41]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[42]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[43]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[44]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[45]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[46]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[47]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[48]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[49]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[50]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[51]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[52]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[53]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[54]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[55]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[56]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[57]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[58]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[59]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[60]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[61]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[62]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[63]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[64]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[65]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[66]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[67]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[68]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[69]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[70]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[71]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[72]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[73]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[74]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[75]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[76]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[77]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[78]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[79]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[80]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[81]~FF" site: eft }
placed { cell: "clk" site: io }
placed { cell: "rx" site: io }
placed { cell: "tx" site: io }
placed { cell: "jtag_inst1_CAPTURE" site: io }
placed { cell: "jtag_inst1_RESET" site: io }
placed { cell: "jtag_inst1_SEL" site: io }
placed { cell: "jtag_inst1_SHIFT" site: io }
placed { cell: "jtag_inst1_TCK" site: io }
placed { cell: "jtag_inst1_TDI" site: io }
placed { cell: "jtag_inst1_UPDATE" site: io }
placed { cell: "jtag_inst1_TDO" site: io }
placed { cell: "GND" site: eft }
placed { cell: "edb_top_inst/LUT__2994" site: eft }
placed { cell: "edb_top_inst/LUT__2995" site: eft }
placed { cell: "edb_top_inst/LUT__2996" site: efl }
placed { cell: "edb_top_inst/LUT__2997" site: efl }
placed { cell: "edb_top_inst/LUT__2998" site: efl }
placed { cell: "edb_top_inst/LUT__2999" site: eft }
placed { cell: "edb_top_inst/LUT__3000" site: efl }
placed { cell: "edb_top_inst/LUT__3001" site: efl }
placed { cell: "edb_top_inst/LUT__3002" site: efl }
placed { cell: "edb_top_inst/LUT__3003" site: efl }
placed { cell: "edb_top_inst/LUT__3004" site: eft }
placed { cell: "edb_top_inst/LUT__3005" site: eft }
placed { cell: "edb_top_inst/LUT__3006" site: eft }
placed { cell: "edb_top_inst/LUT__3007" site: efl }
placed { cell: "edb_top_inst/LUT__3008" site: eft }
placed { cell: "edb_top_inst/LUT__3009" site: efl }
placed { cell: "edb_top_inst/LUT__3010" site: eft }
placed { cell: "edb_top_inst/LUT__3011" site: efl }
placed { cell: "edb_top_inst/LUT__3012" site: efl }
placed { cell: "edb_top_inst/LUT__3013" site: efl }
placed { cell: "edb_top_inst/LUT__3014" site: efl }
placed { cell: "edb_top_inst/LUT__3015" site: efl }
placed { cell: "edb_top_inst/LUT__3016" site: efl }
placed { cell: "edb_top_inst/LUT__3017" site: efl }
placed { cell: "edb_top_inst/LUT__3018" site: efl }
placed { cell: "edb_top_inst/LUT__3019" site: eft }
placed { cell: "edb_top_inst/LUT__3020" site: efl }
placed { cell: "edb_top_inst/LUT__3021" site: efl }
placed { cell: "edb_top_inst/LUT__3022" site: efl }
placed { cell: "edb_top_inst/LUT__3023" site: efl }
placed { cell: "edb_top_inst/LUT__3024" site: efl }
placed { cell: "edb_top_inst/LUT__3025" site: efl }
placed { cell: "edb_top_inst/LUT__3026" site: efl }
placed { cell: "edb_top_inst/LUT__3027" site: efl }
placed { cell: "edb_top_inst/LUT__3028" site: eft }
placed { cell: "edb_top_inst/LUT__3029" site: efl }
placed { cell: "edb_top_inst/LUT__3030" site: efl }
placed { cell: "edb_top_inst/LUT__3031" site: eft }
placed { cell: "edb_top_inst/LUT__3032" site: eft }
placed { cell: "edb_top_inst/LUT__3033" site: efl }
placed { cell: "edb_top_inst/LUT__3034" site: efl }
placed { cell: "edb_top_inst/LUT__3035" site: efl }
placed { cell: "edb_top_inst/LUT__3036" site: eft }
placed { cell: "edb_top_inst/LUT__3037" site: eft }
placed { cell: "edb_top_inst/LUT__3038" site: eft }
placed { cell: "edb_top_inst/LUT__3039" site: efl }
placed { cell: "edb_top_inst/LUT__3041" site: efl }
placed { cell: "edb_top_inst/LUT__3042" site: efl }
placed { cell: "edb_top_inst/LUT__3043" site: efl }
placed { cell: "edb_top_inst/LUT__3044" site: eft }
placed { cell: "edb_top_inst/LUT__3045" site: efl }
placed { cell: "edb_top_inst/LUT__3046" site: efl }
placed { cell: "edb_top_inst/LUT__3047" site: efl }
placed { cell: "edb_top_inst/LUT__3048" site: efl }
placed { cell: "edb_top_inst/LUT__3049" site: eft }
placed { cell: "edb_top_inst/LUT__3050" site: efl }
placed { cell: "edb_top_inst/LUT__3051" site: efl }
placed { cell: "edb_top_inst/LUT__3054" site: efl }
placed { cell: "edb_top_inst/LUT__3055" site: efl }
placed { cell: "edb_top_inst/LUT__3056" site: efl }
placed { cell: "edb_top_inst/LUT__3057" site: eft }
placed { cell: "edb_top_inst/LUT__3058" site: efl }
placed { cell: "edb_top_inst/LUT__3059" site: efl }
placed { cell: "edb_top_inst/LUT__3061" site: efl }
placed { cell: "edb_top_inst/LUT__3062" site: eft }
placed { cell: "edb_top_inst/LUT__3063" site: efl }
placed { cell: "edb_top_inst/LUT__3064" site: efl }
placed { cell: "edb_top_inst/LUT__3065" site: efl }
placed { cell: "edb_top_inst/LUT__3067" site: efl }
placed { cell: "edb_top_inst/LUT__3068" site: eft }
placed { cell: "edb_top_inst/LUT__3069" site: eft }
placed { cell: "edb_top_inst/LUT__3070" site: efl }
placed { cell: "edb_top_inst/LUT__3071" site: eft }
placed { cell: "edb_top_inst/LUT__3072" site: efl }
placed { cell: "edb_top_inst/LUT__3073" site: efl }
placed { cell: "edb_top_inst/LUT__3074" site: eft }
placed { cell: "edb_top_inst/LUT__3075" site: eft }
placed { cell: "edb_top_inst/LUT__3076" site: eft }
placed { cell: "edb_top_inst/LUT__3077" site: efl }
placed { cell: "edb_top_inst/LUT__3078" site: efl }
placed { cell: "edb_top_inst/LUT__3079" site: efl }
placed { cell: "edb_top_inst/LUT__3080" site: efl }
placed { cell: "edb_top_inst/LUT__3081" site: efl }
placed { cell: "edb_top_inst/LUT__3082" site: efl }
placed { cell: "edb_top_inst/LUT__3083" site: efl }
placed { cell: "edb_top_inst/LUT__3084" site: eft }
placed { cell: "edb_top_inst/LUT__3085" site: eft }
placed { cell: "edb_top_inst/LUT__3086" site: efl }
placed { cell: "edb_top_inst/LUT__3087" site: efl }
placed { cell: "edb_top_inst/LUT__3088" site: efl }
placed { cell: "edb_top_inst/LUT__3090" site: efl }
placed { cell: "edb_top_inst/LUT__3091" site: eft }
placed { cell: "edb_top_inst/LUT__3092" site: efl }
placed { cell: "edb_top_inst/LUT__3093" site: efl }
placed { cell: "edb_top_inst/LUT__3094" site: efl }
placed { cell: "edb_top_inst/LUT__3096" site: efl }
placed { cell: "edb_top_inst/LUT__3097" site: eft }
placed { cell: "edb_top_inst/LUT__3099" site: eft }
placed { cell: "edb_top_inst/LUT__3100" site: efl }
placed { cell: "edb_top_inst/LUT__3101" site: efl }
placed { cell: "edb_top_inst/LUT__3102" site: eft }
placed { cell: "edb_top_inst/LUT__3103" site: eft }
placed { cell: "edb_top_inst/LUT__3104" site: efl }
placed { cell: "edb_top_inst/LUT__3105" site: efl }
placed { cell: "edb_top_inst/LUT__3106" site: efl }
placed { cell: "edb_top_inst/LUT__3107" site: eft }
placed { cell: "edb_top_inst/LUT__3108" site: efl }
placed { cell: "edb_top_inst/LUT__3109" site: efl }
placed { cell: "edb_top_inst/LUT__3110" site: efl }
placed { cell: "edb_top_inst/LUT__3111" site: eft }
placed { cell: "edb_top_inst/LUT__3112" site: efl }
placed { cell: "edb_top_inst/LUT__3113" site: efl }
placed { cell: "edb_top_inst/LUT__3114" site: eft }
placed { cell: "edb_top_inst/LUT__3115" site: efl }
placed { cell: "edb_top_inst/LUT__3116" site: efl }
placed { cell: "edb_top_inst/LUT__3117" site: efl }
placed { cell: "edb_top_inst/LUT__3119" site: eft }
placed { cell: "edb_top_inst/LUT__3120" site: eft }
placed { cell: "edb_top_inst/LUT__3121" site: eft }
placed { cell: "edb_top_inst/LUT__3122" site: efl }
placed { cell: "edb_top_inst/LUT__3123" site: eft }
placed { cell: "edb_top_inst/LUT__3124" site: efl }
placed { cell: "edb_top_inst/LUT__3125" site: eft }
placed { cell: "edb_top_inst/LUT__3126" site: efl }
placed { cell: "edb_top_inst/LUT__3141" site: eft }
placed { cell: "edb_top_inst/LUT__3143" site: efl }
placed { cell: "edb_top_inst/LUT__3145" site: eft }
placed { cell: "edb_top_inst/LUT__3147" site: efl }
placed { cell: "edb_top_inst/LUT__3149" site: efl }
placed { cell: "edb_top_inst/LUT__3151" site: eft }
placed { cell: "edb_top_inst/LUT__3153" site: efl }
placed { cell: "edb_top_inst/LUT__3155" site: eft }
placed { cell: "edb_top_inst/LUT__3157" site: eft }
placed { cell: "edb_top_inst/LUT__3159" site: efl }
placed { cell: "edb_top_inst/LUT__3181" site: eft }
placed { cell: "edb_top_inst/LUT__3183" site: eft }
placed { cell: "edb_top_inst/LUT__3186" site: eft }
placed { cell: "edb_top_inst/LUT__3188" site: eft }
placed { cell: "edb_top_inst/LUT__3190" site: eft }
placed { cell: "edb_top_inst/LUT__3192" site: efl }
placed { cell: "edb_top_inst/LUT__3194" site: efl }
placed { cell: "edb_top_inst/LUT__3196" site: efl }
placed { cell: "edb_top_inst/LUT__3198" site: eft }
placed { cell: "edb_top_inst/LUT__3200" site: eft }
placed { cell: "edb_top_inst/LUT__3202" site: eft }
placed { cell: "edb_top_inst/LUT__3204" site: efl }
placed { cell: "edb_top_inst/LUT__3206" site: efl }
placed { cell: "edb_top_inst/LUT__3208" site: eft }
placed { cell: "edb_top_inst/LUT__3209" site: efl }
placed { cell: "edb_top_inst/LUT__3211" site: efl }
placed { cell: "edb_top_inst/LUT__3212" site: efl }
placed { cell: "edb_top_inst/LUT__3213" site: efl }
placed { cell: "edb_top_inst/LUT__3215" site: efl }
placed { cell: "edb_top_inst/LUT__3216" site: efl }
placed { cell: "edb_top_inst/LUT__3217" site: efl }
placed { cell: "edb_top_inst/LUT__3218" site: eft }
placed { cell: "edb_top_inst/LUT__3219" site: efl }
placed { cell: "edb_top_inst/LUT__3220" site: efl }
placed { cell: "edb_top_inst/LUT__3222" site: efl }
placed { cell: "edb_top_inst/LUT__3223" site: efl }
placed { cell: "edb_top_inst/LUT__3224" site: efl }
placed { cell: "edb_top_inst/LUT__3226" site: efl }
placed { cell: "edb_top_inst/LUT__3227" site: eft }
placed { cell: "edb_top_inst/LUT__3228" site: eft }
placed { cell: "edb_top_inst/LUT__3230" site: efl }
placed { cell: "edb_top_inst/LUT__3231" site: efl }
placed { cell: "edb_top_inst/LUT__3232" site: eft }
placed { cell: "edb_top_inst/LUT__3234" site: efl }
placed { cell: "edb_top_inst/LUT__3235" site: efl }
placed { cell: "edb_top_inst/LUT__3236" site: efl }
placed { cell: "edb_top_inst/LUT__3237" site: eft }
placed { cell: "edb_top_inst/LUT__3239" site: efl }
placed { cell: "edb_top_inst/LUT__3240" site: efl }
placed { cell: "edb_top_inst/LUT__3241" site: eft }
placed { cell: "edb_top_inst/LUT__3242" site: efl }
placed { cell: "edb_top_inst/LUT__3244" site: eft }
placed { cell: "edb_top_inst/LUT__3245" site: efl }
placed { cell: "edb_top_inst/LUT__3246" site: efl }
placed { cell: "edb_top_inst/LUT__3247" site: efl }
placed { cell: "edb_top_inst/LUT__3249" site: efl }
placed { cell: "edb_top_inst/LUT__3250" site: efl }
placed { cell: "edb_top_inst/LUT__3251" site: efl }
placed { cell: "edb_top_inst/LUT__3252" site: efl }
placed { cell: "edb_top_inst/LUT__3254" site: efl }
placed { cell: "edb_top_inst/LUT__3255" site: efl }
placed { cell: "edb_top_inst/LUT__3257" site: efl }
placed { cell: "edb_top_inst/LUT__3258" site: efl }
placed { cell: "edb_top_inst/LUT__3260" site: eft }
placed { cell: "edb_top_inst/LUT__3261" site: efl }
placed { cell: "edb_top_inst/LUT__3263" site: efl }
placed { cell: "edb_top_inst/LUT__3264" site: efl }
placed { cell: "edb_top_inst/LUT__3266" site: eft }
placed { cell: "edb_top_inst/LUT__3267" site: eft }
placed { cell: "edb_top_inst/LUT__3269" site: efl }
placed { cell: "edb_top_inst/LUT__3271" site: efl }
placed { cell: "edb_top_inst/LUT__3272" site: eft }
placed { cell: "edb_top_inst/LUT__3274" site: efl }
placed { cell: "edb_top_inst/LUT__3275" site: efl }
placed { cell: "edb_top_inst/LUT__3277" site: efl }
placed { cell: "edb_top_inst/LUT__3278" site: efl }
placed { cell: "edb_top_inst/LUT__3280" site: efl }
placed { cell: "edb_top_inst/LUT__3282" site: efl }
placed { cell: "edb_top_inst/LUT__3283" site: eft }
placed { cell: "edb_top_inst/LUT__3285" site: efl }
placed { cell: "edb_top_inst/LUT__3286" site: efl }
placed { cell: "edb_top_inst/LUT__3288" site: efl }
placed { cell: "edb_top_inst/LUT__3289" site: efl }
placed { cell: "edb_top_inst/LUT__3291" site: eft }
placed { cell: "edb_top_inst/LUT__3293" site: efl }
placed { cell: "edb_top_inst/LUT__3294" site: efl }
placed { cell: "edb_top_inst/LUT__3296" site: efl }
placed { cell: "edb_top_inst/LUT__3297" site: efl }
placed { cell: "edb_top_inst/LUT__3299" site: eft }
placed { cell: "edb_top_inst/LUT__3300" site: eft }
placed { cell: "edb_top_inst/LUT__3302" site: eft }
placed { cell: "edb_top_inst/LUT__3303" site: efl }
placed { cell: "edb_top_inst/LUT__3305" site: efl }
placed { cell: "edb_top_inst/LUT__3306" site: efl }
placed { cell: "edb_top_inst/LUT__3308" site: efl }
placed { cell: "edb_top_inst/LUT__3309" site: efl }
placed { cell: "edb_top_inst/LUT__3311" site: efl }
placed { cell: "edb_top_inst/LUT__3312" site: efl }
placed { cell: "edb_top_inst/LUT__3314" site: eft }
placed { cell: "edb_top_inst/LUT__3315" site: eft }
placed { cell: "edb_top_inst/LUT__3317" site: eft }
placed { cell: "edb_top_inst/LUT__3318" site: eft }
placed { cell: "edb_top_inst/LUT__3320" site: efl }
placed { cell: "edb_top_inst/LUT__3321" site: efl }
placed { cell: "edb_top_inst/LUT__3323" site: efl }
placed { cell: "edb_top_inst/LUT__3324" site: efl }
placed { cell: "edb_top_inst/LUT__3326" site: efl }
placed { cell: "edb_top_inst/LUT__3327" site: efl }
placed { cell: "edb_top_inst/LUT__3329" site: efl }
placed { cell: "edb_top_inst/LUT__3330" site: efl }
placed { cell: "edb_top_inst/LUT__3332" site: efl }
placed { cell: "edb_top_inst/LUT__3333" site: efl }
placed { cell: "edb_top_inst/LUT__3335" site: eft }
placed { cell: "edb_top_inst/LUT__3336" site: eft }
placed { cell: "edb_top_inst/LUT__3338" site: efl }
placed { cell: "edb_top_inst/LUT__3339" site: efl }
placed { cell: "edb_top_inst/LUT__3341" site: efl }
placed { cell: "edb_top_inst/LUT__3342" site: efl }
placed { cell: "edb_top_inst/LUT__3344" site: efl }
placed { cell: "edb_top_inst/LUT__3345" site: eft }
placed { cell: "edb_top_inst/LUT__3347" site: eft }
placed { cell: "edb_top_inst/LUT__3348" site: eft }
placed { cell: "edb_top_inst/LUT__3350" site: eft }
placed { cell: "edb_top_inst/LUT__3351" site: eft }
placed { cell: "edb_top_inst/LUT__3353" site: efl }
placed { cell: "edb_top_inst/LUT__3354" site: efl }
placed { cell: "edb_top_inst/LUT__3356" site: efl }
placed { cell: "edb_top_inst/LUT__3357" site: efl }
placed { cell: "edb_top_inst/LUT__3359" site: efl }
placed { cell: "edb_top_inst/LUT__3360" site: efl }
placed { cell: "edb_top_inst/LUT__3363" site: efl }
placed { cell: "edb_top_inst/LUT__3364" site: efl }
placed { cell: "edb_top_inst/LUT__3366" site: efl }
placed { cell: "edb_top_inst/LUT__3368" site: efl }
placed { cell: "edb_top_inst/LUT__3369" site: efl }
placed { cell: "edb_top_inst/LUT__3371" site: eft }
placed { cell: "edb_top_inst/LUT__3373" site: efl }
placed { cell: "edb_top_inst/LUT__3374" site: efl }
placed { cell: "edb_top_inst/LUT__3376" site: efl }
placed { cell: "edb_top_inst/LUT__3378" site: efl }
placed { cell: "edb_top_inst/LUT__3379" site: efl }
placed { cell: "edb_top_inst/LUT__3381" site: efl }
placed { cell: "edb_top_inst/LUT__3382" site: efl }
placed { cell: "edb_top_inst/LUT__3384" site: efl }
placed { cell: "edb_top_inst/LUT__3386" site: efl }
placed { cell: "edb_top_inst/LUT__3387" site: eft }
placed { cell: "edb_top_inst/LUT__3389" site: efl }
placed { cell: "edb_top_inst/LUT__3390" site: efl }
placed { cell: "edb_top_inst/LUT__3392" site: efl }
placed { cell: "edb_top_inst/LUT__3393" site: efl }
placed { cell: "edb_top_inst/LUT__3395" site: efl }
placed { cell: "edb_top_inst/LUT__3396" site: eft }
placed { cell: "edb_top_inst/LUT__3398" site: efl }
placed { cell: "edb_top_inst/LUT__3399" site: efl }
placed { cell: "edb_top_inst/LUT__3401" site: eft }
placed { cell: "edb_top_inst/LUT__3402" site: eft }
placed { cell: "edb_top_inst/LUT__3404" site: eft }
placed { cell: "edb_top_inst/LUT__3406" site: efl }
placed { cell: "edb_top_inst/LUT__3407" site: efl }
placed { cell: "edb_top_inst/LUT__3409" site: efl }
placed { cell: "edb_top_inst/LUT__3411" site: eft }
placed { cell: "edb_top_inst/LUT__3412" site: efl }
placed { cell: "edb_top_inst/LUT__3413" site: eft }
placed { cell: "edb_top_inst/LUT__3414" site: efl }
placed { cell: "edb_top_inst/LUT__3415" site: eft }
placed { cell: "edb_top_inst/LUT__3417" site: eft }
placed { cell: "edb_top_inst/LUT__3418" site: eft }
placed { cell: "edb_top_inst/LUT__3420" site: efl }
placed { cell: "edb_top_inst/LUT__3423" site: eft }
placed { cell: "edb_top_inst/LUT__3424" site: efl }
placed { cell: "edb_top_inst/LUT__3429" site: eft }
placed { cell: "edb_top_inst/LUT__3430" site: eft }
placed { cell: "edb_top_inst/LUT__3431" site: efl }
placed { cell: "edb_top_inst/LUT__3463" site: efl }
placed { cell: "edb_top_inst/LUT__3464" site: efl }
placed { cell: "edb_top_inst/LUT__3465" site: efl }
placed { cell: "edb_top_inst/LUT__3469" site: efl }
placed { cell: "edb_top_inst/LUT__3470" site: efl }
placed { cell: "edb_top_inst/LUT__3471" site: efl }
placed { cell: "edb_top_inst/LUT__3472" site: efl }
placed { cell: "edb_top_inst/LUT__3473" site: efl }
placed { cell: "edb_top_inst/LUT__3474" site: efl }
placed { cell: "edb_top_inst/LUT__3476" site: efl }
placed { cell: "edb_top_inst/LUT__3477" site: eft }
placed { cell: "edb_top_inst/LUT__3478" site: eft }
placed { cell: "edb_top_inst/LUT__3479" site: efl }
placed { cell: "edb_top_inst/LUT__3481" site: efl }
placed { cell: "edb_top_inst/LUT__3482" site: eft }
placed { cell: "edb_top_inst/LUT__3483" site: eft }
placed { cell: "edb_top_inst/LUT__3484" site: efl }
placed { cell: "edb_top_inst/LUT__3485" site: efl }
placed { cell: "edb_top_inst/LUT__3486" site: eft }
placed { cell: "edb_top_inst/LUT__3487" site: efl }
placed { cell: "edb_top_inst/LUT__3488" site: eft }
placed { cell: "edb_top_inst/LUT__3504" site: efl }
placed { cell: "edb_top_inst/LUT__3505" site: efl }
placed { cell: "edb_top_inst/LUT__3506" site: eft }
placed { cell: "edb_top_inst/LUT__3508" site: eft }
placed { cell: "edb_top_inst/LUT__3509" site: eft }
placed { cell: "edb_top_inst/LUT__3510" site: eft }
placed { cell: "edb_top_inst/LUT__3511" site: eft }
placed { cell: "edb_top_inst/LUT__3512" site: eft }
placed { cell: "edb_top_inst/LUT__3513" site: efl }
placed { cell: "edb_top_inst/LUT__3514" site: efl }
placed { cell: "edb_top_inst/LUT__3515" site: efl }
placed { cell: "edb_top_inst/LUT__3516" site: eft }
placed { cell: "edb_top_inst/LUT__3517" site: efl }
placed { cell: "edb_top_inst/LUT__3518" site: efl }
placed { cell: "edb_top_inst/LUT__3519" site: eft }
placed { cell: "edb_top_inst/LUT__3520" site: efl }
placed { cell: "edb_top_inst/LUT__3521" site: efl }
placed { cell: "edb_top_inst/LUT__3522" site: efl }
placed { cell: "edb_top_inst/LUT__3523" site: efl }
placed { cell: "edb_top_inst/LUT__3524" site: eft }
placed { cell: "edb_top_inst/LUT__3525" site: eft }
placed { cell: "edb_top_inst/LUT__3526" site: efl }
placed { cell: "edb_top_inst/LUT__3527" site: efl }
placed { cell: "edb_top_inst/LUT__3528" site: eft }
placed { cell: "edb_top_inst/LUT__3529" site: efl }
placed { cell: "edb_top_inst/LUT__3530" site: eft }
placed { cell: "edb_top_inst/LUT__3531" site: eft }
placed { cell: "edb_top_inst/LUT__3532" site: eft }
placed { cell: "edb_top_inst/LUT__3533" site: efl }
placed { cell: "edb_top_inst/LUT__3534" site: eft }
placed { cell: "edb_top_inst/LUT__3535" site: eft }
placed { cell: "edb_top_inst/LUT__3536" site: eft }
placed { cell: "edb_top_inst/LUT__3537" site: efl }
placed { cell: "edb_top_inst/LUT__3538" site: eft }
placed { cell: "edb_top_inst/LUT__3539" site: efl }
placed { cell: "edb_top_inst/LUT__3540" site: efl }
placed { cell: "edb_top_inst/LUT__3541" site: efl }
placed { cell: "edb_top_inst/LUT__3542" site: efl }
placed { cell: "edb_top_inst/LUT__3543" site: efl }
placed { cell: "edb_top_inst/LUT__3544" site: efl }
placed { cell: "edb_top_inst/LUT__3545" site: eft }
placed { cell: "edb_top_inst/LUT__3546" site: eft }
placed { cell: "edb_top_inst/LUT__3547" site: efl }
placed { cell: "edb_top_inst/LUT__3548" site: eft }
placed { cell: "edb_top_inst/LUT__3549" site: eft }
placed { cell: "edb_top_inst/LUT__3550" site: eft }
placed { cell: "edb_top_inst/LUT__3551" site: eft }
placed { cell: "edb_top_inst/LUT__3552" site: efl }
placed { cell: "edb_top_inst/LUT__3553" site: eft }
placed { cell: "edb_top_inst/LUT__3554" site: efl }
placed { cell: "edb_top_inst/LUT__3555" site: eft }
placed { cell: "edb_top_inst/LUT__3556" site: efl }
placed { cell: "edb_top_inst/LUT__3557" site: eft }
placed { cell: "edb_top_inst/LUT__3558" site: eft }
placed { cell: "edb_top_inst/LUT__3559" site: eft }
placed { cell: "edb_top_inst/LUT__3560" site: efl }
placed { cell: "edb_top_inst/LUT__3561" site: eft }
placed { cell: "edb_top_inst/LUT__3562" site: efl }
placed { cell: "edb_top_inst/LUT__3563" site: eft }
placed { cell: "edb_top_inst/LUT__3564" site: eft }
placed { cell: "edb_top_inst/LUT__3565" site: eft }
placed { cell: "edb_top_inst/LUT__3566" site: eft }
placed { cell: "edb_top_inst/LUT__3567" site: eft }
placed { cell: "edb_top_inst/LUT__3568" site: eft }
placed { cell: "edb_top_inst/LUT__3569" site: eft }
placed { cell: "edb_top_inst/LUT__3570" site: eft }
placed { cell: "edb_top_inst/LUT__3571" site: eft }
placed { cell: "edb_top_inst/LUT__3572" site: eft }
placed { cell: "edb_top_inst/LUT__3573" site: eft }
placed { cell: "edb_top_inst/LUT__3574" site: eft }
placed { cell: "edb_top_inst/LUT__3575" site: eft }
placed { cell: "edb_top_inst/LUT__3576" site: eft }
placed { cell: "edb_top_inst/LUT__3577" site: efl }
placed { cell: "edb_top_inst/LUT__3578" site: efl }
placed { cell: "edb_top_inst/LUT__3579" site: eft }
placed { cell: "edb_top_inst/LUT__3580" site: eft }
placed { cell: "edb_top_inst/LUT__3581" site: eft }
placed { cell: "edb_top_inst/LUT__3582" site: eft }
placed { cell: "edb_top_inst/LUT__3583" site: efl }
placed { cell: "edb_top_inst/LUT__3584" site: eft }
placed { cell: "edb_top_inst/LUT__3585" site: eft }
placed { cell: "edb_top_inst/LUT__3586" site: efl }
placed { cell: "edb_top_inst/LUT__3587" site: efl }
placed { cell: "edb_top_inst/LUT__3588" site: efl }
placed { cell: "edb_top_inst/LUT__3589" site: efl }
placed { cell: "edb_top_inst/LUT__3590" site: eft }
placed { cell: "edb_top_inst/LUT__3591" site: efl }
placed { cell: "edb_top_inst/LUT__3592" site: efl }
placed { cell: "edb_top_inst/LUT__3593" site: efl }
placed { cell: "edb_top_inst/LUT__3594" site: efl }
placed { cell: "edb_top_inst/LUT__3595" site: efl }
placed { cell: "edb_top_inst/LUT__3596" site: efl }
placed { cell: "edb_top_inst/LUT__3597" site: eft }
placed { cell: "edb_top_inst/LUT__3598" site: eft }
placed { cell: "edb_top_inst/LUT__3599" site: efl }
placed { cell: "edb_top_inst/LUT__3600" site: efl }
placed { cell: "edb_top_inst/LUT__3601" site: efl }
placed { cell: "edb_top_inst/LUT__3602" site: eft }
placed { cell: "edb_top_inst/LUT__3603" site: efl }
placed { cell: "edb_top_inst/LUT__3604" site: efl }
placed { cell: "edb_top_inst/LUT__3605" site: eft }
placed { cell: "edb_top_inst/LUT__3606" site: eft }
placed { cell: "edb_top_inst/LUT__3607" site: eft }
placed { cell: "edb_top_inst/LUT__3608" site: efl }
placed { cell: "edb_top_inst/LUT__3609" site: eft }
placed { cell: "edb_top_inst/LUT__3610" site: efl }
placed { cell: "edb_top_inst/LUT__3611" site: efl }
placed { cell: "edb_top_inst/LUT__3612" site: efl }
placed { cell: "edb_top_inst/LUT__3613" site: efl }
placed { cell: "edb_top_inst/LUT__3614" site: eft }
placed { cell: "edb_top_inst/LUT__3615" site: efl }
placed { cell: "edb_top_inst/LUT__3616" site: eft }
placed { cell: "edb_top_inst/LUT__3617" site: efl }
placed { cell: "edb_top_inst/LUT__3618" site: efl }
placed { cell: "edb_top_inst/LUT__3619" site: efl }
placed { cell: "edb_top_inst/LUT__3620" site: eft }
placed { cell: "edb_top_inst/LUT__3621" site: efl }
placed { cell: "edb_top_inst/LUT__3622" site: efl }
placed { cell: "edb_top_inst/LUT__3623" site: efl }
placed { cell: "edb_top_inst/LUT__3624" site: efl }
placed { cell: "edb_top_inst/LUT__3625" site: eft }
placed { cell: "edb_top_inst/LUT__3626" site: eft }
placed { cell: "edb_top_inst/LUT__3627" site: efl }
placed { cell: "edb_top_inst/LUT__3628" site: efl }
placed { cell: "edb_top_inst/LUT__3629" site: eft }
placed { cell: "edb_top_inst/LUT__3630" site: eft }
placed { cell: "edb_top_inst/LUT__3631" site: efl }
placed { cell: "edb_top_inst/LUT__3632" site: eft }
placed { cell: "edb_top_inst/LUT__3633" site: efl }
placed { cell: "edb_top_inst/LUT__3634" site: eft }
placed { cell: "edb_top_inst/LUT__3635" site: eft }
placed { cell: "edb_top_inst/LUT__3636" site: eft }
placed { cell: "edb_top_inst/LUT__3637" site: eft }
placed { cell: "edb_top_inst/LUT__3638" site: efl }
placed { cell: "edb_top_inst/LUT__3639" site: eft }
placed { cell: "edb_top_inst/LUT__3640" site: eft }
placed { cell: "edb_top_inst/LUT__3641" site: eft }
placed { cell: "edb_top_inst/LUT__3642" site: eft }
placed { cell: "edb_top_inst/LUT__3643" site: eft }
placed { cell: "edb_top_inst/LUT__3644" site: efl }
placed { cell: "edb_top_inst/LUT__3645" site: efl }
placed { cell: "edb_top_inst/LUT__3646" site: eft }
placed { cell: "edb_top_inst/LUT__3647" site: eft }
placed { cell: "edb_top_inst/LUT__3648" site: efl }
placed { cell: "edb_top_inst/LUT__3649" site: efl }
placed { cell: "edb_top_inst/LUT__3650" site: efl }
placed { cell: "edb_top_inst/LUT__3651" site: efl }
placed { cell: "edb_top_inst/LUT__3652" site: efl }
placed { cell: "edb_top_inst/LUT__3653" site: eft }
placed { cell: "edb_top_inst/LUT__3654" site: efl }
placed { cell: "edb_top_inst/LUT__3655" site: eft }
placed { cell: "edb_top_inst/LUT__3656" site: efl }
placed { cell: "edb_top_inst/LUT__3657" site: eft }
placed { cell: "edb_top_inst/LUT__3658" site: efl }
placed { cell: "edb_top_inst/LUT__3659" site: efl }
placed { cell: "edb_top_inst/LUT__3660" site: eft }
placed { cell: "edb_top_inst/LUT__3661" site: efl }
placed { cell: "edb_top_inst/LUT__3662" site: efl }
placed { cell: "edb_top_inst/LUT__3663" site: eft }
placed { cell: "edb_top_inst/LUT__3664" site: efl }
placed { cell: "edb_top_inst/LUT__3665" site: efl }
placed { cell: "edb_top_inst/LUT__3666" site: efl }
placed { cell: "edb_top_inst/LUT__3667" site: efl }
placed { cell: "edb_top_inst/LUT__3668" site: eft }
placed { cell: "edb_top_inst/LUT__3670" site: efl }
placed { cell: "edb_top_inst/LUT__3734" site: efl }
placed { cell: "edb_top_inst/LUT__3735" site: efl }
placed { cell: "edb_top_inst/LUT__3736" site: efl }
placed { cell: "edb_top_inst/LUT__3737" site: efl }
placed { cell: "edb_top_inst/LUT__3738" site: efl }
placed { cell: "edb_top_inst/LUT__3739" site: efl }
placed { cell: "edb_top_inst/LUT__3740" site: efl }
placed { cell: "edb_top_inst/LUT__3741" site: eft }
placed { cell: "edb_top_inst/LUT__3742" site: eft }
placed { cell: "edb_top_inst/LUT__3743" site: efl }
placed { cell: "edb_top_inst/LUT__3744" site: efl }
placed { cell: "edb_top_inst/LUT__3745" site: efl }
placed { cell: "edb_top_inst/LUT__3746" site: eft }
placed { cell: "edb_top_inst/LUT__3747" site: efl }
placed { cell: "edb_top_inst/LUT__3748" site: eft }
placed { cell: "edb_top_inst/LUT__3749" site: eft }
placed { cell: "edb_top_inst/LUT__3750" site: eft }
placed { cell: "edb_top_inst/LUT__3751" site: efl }
placed { cell: "edb_top_inst/LUT__3752" site: eft }
placed { cell: "edb_top_inst/LUT__3753" site: eft }
placed { cell: "edb_top_inst/LUT__3754" site: eft }
placed { cell: "edb_top_inst/LUT__3755" site: efl }
placed { cell: "edb_top_inst/LUT__3756" site: eft }
placed { cell: "edb_top_inst/LUT__3757" site: eft }
placed { cell: "edb_top_inst/LUT__3758" site: eft }
placed { cell: "edb_top_inst/LUT__3759" site: eft }
placed { cell: "edb_top_inst/LUT__3760" site: efl }
placed { cell: "edb_top_inst/LUT__3761" site: eft }
placed { cell: "edb_top_inst/LUT__3762" site: efl }
placed { cell: "edb_top_inst/LUT__3763" site: eft }
placed { cell: "edb_top_inst/LUT__3764" site: efl }
placed { cell: "edb_top_inst/LUT__3765" site: efl }
placed { cell: "edb_top_inst/LUT__3766" site: efl }
placed { cell: "edb_top_inst/LUT__3767" site: efl }
placed { cell: "edb_top_inst/LUT__3768" site: eft }
placed { cell: "edb_top_inst/LUT__3769" site: efl }
placed { cell: "edb_top_inst/LUT__3770" site: efl }
placed { cell: "edb_top_inst/LUT__3771" site: efl }
placed { cell: "edb_top_inst/LUT__3772" site: eft }
placed { cell: "edb_top_inst/LUT__3773" site: efl }
placed { cell: "edb_top_inst/LUT__3774" site: efl }
placed { cell: "edb_top_inst/LUT__3775" site: eft }
placed { cell: "edb_top_inst/LUT__3776" site: eft }
placed { cell: "edb_top_inst/LUT__3777" site: eft }
placed { cell: "edb_top_inst/LUT__3778" site: efl }
placed { cell: "edb_top_inst/LUT__3779" site: eft }
placed { cell: "edb_top_inst/LUT__3780" site: eft }
placed { cell: "edb_top_inst/LUT__3781" site: efl }
placed { cell: "edb_top_inst/LUT__3782" site: efl }
placed { cell: "edb_top_inst/LUT__3783" site: efl }
placed { cell: "edb_top_inst/LUT__3784" site: efl }
placed { cell: "edb_top_inst/LUT__3785" site: efl }
placed { cell: "edb_top_inst/LUT__3786" site: eft }
placed { cell: "edb_top_inst/LUT__3787" site: efl }
placed { cell: "edb_top_inst/LUT__3788" site: efl }
placed { cell: "edb_top_inst/LUT__3789" site: eft }
placed { cell: "edb_top_inst/LUT__3790" site: eft }
placed { cell: "edb_top_inst/LUT__3791" site: efl }
placed { cell: "edb_top_inst/LUT__3792" site: efl }
placed { cell: "edb_top_inst/LUT__3793" site: efl }
placed { cell: "edb_top_inst/LUT__3794" site: eft }
placed { cell: "edb_top_inst/LUT__3795" site: eft }
placed { cell: "edb_top_inst/LUT__3796" site: eft }
placed { cell: "edb_top_inst/LUT__3797" site: efl }
placed { cell: "edb_top_inst/LUT__3798" site: efl }
placed { cell: "edb_top_inst/LUT__3799" site: efl }
placed { cell: "edb_top_inst/LUT__3800" site: efl }
placed { cell: "edb_top_inst/LUT__3801" site: efl }
placed { cell: "edb_top_inst/LUT__3802" site: efl }
placed { cell: "edb_top_inst/LUT__3803" site: eft }
placed { cell: "edb_top_inst/LUT__3804" site: efl }
placed { cell: "edb_top_inst/LUT__3805" site: eft }
placed { cell: "edb_top_inst/LUT__3806" site: efl }
placed { cell: "edb_top_inst/LUT__3807" site: efl }
placed { cell: "edb_top_inst/LUT__3808" site: efl }
placed { cell: "edb_top_inst/LUT__3809" site: efl }
placed { cell: "edb_top_inst/LUT__3810" site: efl }
placed { cell: "edb_top_inst/LUT__3811" site: efl }
placed { cell: "edb_top_inst/LUT__3812" site: efl }
placed { cell: "edb_top_inst/LUT__3813" site: efl }
placed { cell: "edb_top_inst/LUT__3814" site: efl }
placed { cell: "edb_top_inst/LUT__3815" site: efl }
placed { cell: "edb_top_inst/LUT__3816" site: efl }
placed { cell: "edb_top_inst/LUT__3817" site: efl }
placed { cell: "edb_top_inst/LUT__3818" site: eft }
placed { cell: "edb_top_inst/LUT__3819" site: efl }
placed { cell: "edb_top_inst/LUT__3820" site: efl }
placed { cell: "edb_top_inst/LUT__3821" site: efl }
placed { cell: "edb_top_inst/LUT__3822" site: efl }
placed { cell: "edb_top_inst/LUT__3823" site: eft }
placed { cell: "edb_top_inst/LUT__3824" site: efl }
placed { cell: "edb_top_inst/LUT__3825" site: eft }
placed { cell: "edb_top_inst/LUT__3826" site: efl }
placed { cell: "edb_top_inst/LUT__3827" site: efl }
placed { cell: "edb_top_inst/LUT__3828" site: eft }
placed { cell: "edb_top_inst/LUT__3829" site: eft }
placed { cell: "edb_top_inst/LUT__3830" site: eft }
placed { cell: "edb_top_inst/LUT__3831" site: eft }
placed { cell: "edb_top_inst/LUT__3832" site: eft }
placed { cell: "edb_top_inst/LUT__3833" site: efl }
placed { cell: "edb_top_inst/LUT__3834" site: eft }
placed { cell: "edb_top_inst/LUT__3835" site: efl }
placed { cell: "edb_top_inst/LUT__3836" site: eft }
placed { cell: "edb_top_inst/LUT__3837" site: eft }
placed { cell: "edb_top_inst/LUT__3838" site: eft }
placed { cell: "edb_top_inst/LUT__3839" site: eft }
placed { cell: "edb_top_inst/LUT__3840" site: efl }
placed { cell: "edb_top_inst/LUT__3841" site: eft }
placed { cell: "edb_top_inst/LUT__3842" site: efl }
placed { cell: "edb_top_inst/LUT__3843" site: efl }
placed { cell: "edb_top_inst/LUT__3844" site: eft }
placed { cell: "edb_top_inst/LUT__3845" site: efl }
placed { cell: "edb_top_inst/LUT__3846" site: efl }
placed { cell: "edb_top_inst/LUT__3847" site: eft }
placed { cell: "edb_top_inst/LUT__3848" site: efl }
placed { cell: "edb_top_inst/LUT__3849" site: efl }
placed { cell: "edb_top_inst/LUT__3850" site: efl }
placed { cell: "edb_top_inst/LUT__3851" site: eft }
placed { cell: "edb_top_inst/LUT__3852" site: eft }
placed { cell: "edb_top_inst/LUT__3853" site: eft }
placed { cell: "edb_top_inst/LUT__3854" site: eft }
placed { cell: "edb_top_inst/LUT__3857" site: efl }
placed { cell: "edb_top_inst/LUT__3858" site: efl }
placed { cell: "edb_top_inst/LUT__3860" site: efl }
placed { cell: "edb_top_inst/LUT__3861" site: eft }
placed { cell: "edb_top_inst/LUT__3862" site: efl }
placed { cell: "edb_top_inst/LUT__3864" site: efl }
placed { cell: "edb_top_inst/LUT__3865" site: eft }
placed { cell: "edb_top_inst/LUT__3866" site: eft }
placed { cell: "edb_top_inst/LUT__3867" site: eft }
placed { cell: "edb_top_inst/LUT__3868" site: eft }
placed { cell: "edb_top_inst/LUT__3869" site: efl }
placed { cell: "edb_top_inst/LUT__3870" site: efl }
placed { cell: "edb_top_inst/LUT__3872" site: eft }
placed { cell: "edb_top_inst/LUT__3873" site: eft }
placed { cell: "edb_top_inst/LUT__3874" site: efl }
placed { cell: "edb_top_inst/LUT__3875" site: efl }
placed { cell: "edb_top_inst/LUT__3876" site: efl }
placed { cell: "edb_top_inst/LUT__3877" site: efl }
placed { cell: "edb_top_inst/LUT__3878" site: eft }
placed { cell: "edb_top_inst/LUT__3879" site: efl }
placed { cell: "edb_top_inst/LUT__3881" site: eft }
placed { cell: "edb_top_inst/LUT__3883" site: efl }
placed { cell: "edb_top_inst/LUT__3884" site: eft }
placed { cell: "edb_top_inst/LUT__3885" site: efl }
placed { cell: "edb_top_inst/LUT__3887" site: efl }
placed { cell: "edb_top_inst/LUT__3889" site: efl }
placed { cell: "edb_top_inst/LUT__3890" site: eft }
placed { cell: "edb_top_inst/LUT__3891" site: eft }
placed { cell: "edb_top_inst/LUT__3892" site: eft }
placed { cell: "edb_top_inst/LUT__3893" site: eft }
placed { cell: "edb_top_inst/LUT__3894" site: efl }
placed { cell: "edb_top_inst/LUT__3895" site: eft }
placed { cell: "edb_top_inst/LUT__3896" site: efl }
placed { cell: "edb_top_inst/LUT__3897" site: efl }
placed { cell: "edb_top_inst/LUT__3898" site: efl }
placed { cell: "edb_top_inst/LUT__3899" site: efl }
placed { cell: "edb_top_inst/LUT__3900" site: efl }
placed { cell: "edb_top_inst/LUT__3901" site: eft }
placed { cell: "edb_top_inst/LUT__3902" site: efl }
placed { cell: "edb_top_inst/LUT__3903" site: efl }
placed { cell: "edb_top_inst/LUT__3904" site: eft }
placed { cell: "edb_top_inst/LUT__3906" site: efl }
placed { cell: "edb_top_inst/LUT__3907" site: eft }
placed { cell: "edb_top_inst/LUT__3909" site: efl }
placed { cell: "edb_top_inst/LUT__3910" site: eft }
placed { cell: "edb_top_inst/LUT__3911" site: eft }
placed { cell: "edb_top_inst/LUT__3913" site: efl }
placed { cell: "edb_top_inst/LUT__3914" site: eft }
placed { cell: "edb_top_inst/LUT__3915" site: efl }
placed { cell: "edb_top_inst/LUT__3916" site: efl }
placed { cell: "edb_top_inst/LUT__3918" site: eft }
placed { cell: "edb_top_inst/LUT__3919" site: efl }
placed { cell: "edb_top_inst/LUT__3920" site: eft }
placed { cell: "edb_top_inst/LUT__3921" site: eft }
placed { cell: "edb_top_inst/LUT__3923" site: efl }
placed { cell: "edb_top_inst/LUT__3924" site: eft }
placed { cell: "edb_top_inst/LUT__3925" site: eft }
placed { cell: "edb_top_inst/LUT__3926" site: eft }
placed { cell: "edb_top_inst/LUT__3928" site: eft }
placed { cell: "edb_top_inst/LUT__3929" site: efl }
placed { cell: "edb_top_inst/LUT__3930" site: efl }
placed { cell: "edb_top_inst/LUT__3931" site: efl }
placed { cell: "edb_top_inst/LUT__3933" site: efl }
placed { cell: "edb_top_inst/LUT__3934" site: efl }
placed { cell: "edb_top_inst/LUT__3935" site: efl }
placed { cell: "edb_top_inst/LUT__3937" site: eft }
placed { cell: "edb_top_inst/LUT__3938" site: eft }
placed { cell: "edb_top_inst/LUT__3939" site: eft }
placed { cell: "edb_top_inst/LUT__3940" site: eft }
placed { cell: "edb_top_inst/LUT__3942" site: efl }
placed { cell: "edb_top_inst/LUT__3943" site: efl }
placed { cell: "edb_top_inst/LUT__3944" site: efl }
placed { cell: "edb_top_inst/LUT__3945" site: eft }
placed { cell: "edb_top_inst/LUT__3957" site: efl }
placed { cell: "edb_top_inst/LUT__3958" site: eft }
placed { cell: "edb_top_inst/LUT__3959" site: eft }
placed { cell: "edb_top_inst/LUT__3960" site: eft }
placed { cell: "edb_top_inst/LUT__2993" site: efl }
placed { cell: "edb_top_inst/la0/add_417/i1" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i1" site: efl }
placed { cell: "edb_top_inst/la0/add_419/i1" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i1" site: efl }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_97/i1" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_99/i1" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i63" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i62" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i61" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i60" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i59" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i58" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i57" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i56" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i55" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i54" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i53" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i52" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i51" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i50" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i49" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i48" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i47" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i46" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i45" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i44" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i43" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i42" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i41" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i40" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i39" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i38" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i37" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i36" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i35" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i34" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i33" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i32" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i31" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i30" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i29" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i28" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i27" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i26" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i25" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i24" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i23" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i22" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i21" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i20" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i19" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i18" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i17" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i16" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i15" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i14" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i13" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i12" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i11" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i10" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i9" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i8" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i7" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i6" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i5" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i4" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i3" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i2" site: efl }
placed { cell: "edb_top_inst/la0/add_419/i5" site: efl }
placed { cell: "edb_top_inst/la0/add_419/i4" site: efl }
placed { cell: "edb_top_inst/la0/add_419/i3" site: efl }
placed { cell: "edb_top_inst/la0/add_419/i2" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i25" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i24" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i23" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i22" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i21" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i20" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i19" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i18" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i17" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i16" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i15" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i14" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i13" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i12" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i11" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i10" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i9" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i8" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i7" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i6" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i5" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i4" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i3" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i2" site: efl }
placed { cell: "edb_top_inst/la0/add_417/i9" site: efl }
placed { cell: "edb_top_inst/la0/add_417/i8" site: efl }
placed { cell: "edb_top_inst/la0/add_417/i7" site: efl }
placed { cell: "edb_top_inst/la0/add_417/i6" site: efl }
placed { cell: "edb_top_inst/la0/add_417/i5" site: efl }
placed { cell: "edb_top_inst/la0/add_417/i4" site: efl }
placed { cell: "edb_top_inst/la0/add_417/i3" site: efl }
placed { cell: "edb_top_inst/la0/add_417/i2" site: efl }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" site: memory }
placed { cell: "LUT__6233" site: eft }
placed { cell: "LUT__6234" site: eft }
placed { cell: "LUT__6235" site: eft }
placed { cell: "LUT__6236" site: eft }
placed { cell: "LUT__6237" site: efl }
placed { cell: "LUT__6238" site: efl }
placed { cell: "LUT__6239" site: efl }
placed { cell: "LUT__6240" site: efl }
placed { cell: "LUT__6241" site: efl }
placed { cell: "LUT__6242" site: eft }
placed { cell: "LUT__6243" site: eft }
placed { cell: "LUT__6244" site: efl }
placed { cell: "LUT__6245" site: efl }
placed { cell: "LUT__6246" site: efl }
placed { cell: "LUT__6247" site: efl }
placed { cell: "LUT__6248" site: efl }
placed { cell: "LUT__6249" site: efl }
placed { cell: "LUT__6250" site: eft }
placed { cell: "LUT__6251" site: efl }
placed { cell: "LUT__6252" site: efl }
placed { cell: "LUT__6254" site: efl }
placed { cell: "LUT__6255" site: eft }
placed { cell: "LUT__6256" site: eft }
placed { cell: "LUT__6257" site: efl }
placed { cell: "LUT__6258" site: eft }
placed { cell: "LUT__6259" site: eft }
placed { cell: "LUT__6260" site: efl }
placed { cell: "LUT__6261" site: efl }
placed { cell: "LUT__6262" site: efl }
placed { cell: "LUT__6263" site: eft }
placed { cell: "LUT__6264" site: efl }
placed { cell: "LUT__6265" site: efl }
placed { cell: "LUT__6266" site: efl }
placed { cell: "LUT__6267" site: efl }
placed { cell: "LUT__6268" site: efl }
placed { cell: "LUT__6269" site: efl }
placed { cell: "LUT__6270" site: efl }
placed { cell: "LUT__6272" site: efl }
placed { cell: "LUT__6274" site: efl }
placed { cell: "LUT__6275" site: eft }
placed { cell: "LUT__6276" site: eft }
placed { cell: "LUT__6277" site: efl }
placed { cell: "LUT__6278" site: eft }
placed { cell: "LUT__6280" site: eft }
placed { cell: "LUT__6281" site: eft }
placed { cell: "LUT__6282" site: efl }
placed { cell: "LUT__6283" site: efl }
placed { cell: "LUT__6284" site: eft }
placed { cell: "LUT__6285" site: efl }
placed { cell: "LUT__6286" site: eft }
placed { cell: "LUT__6287" site: efl }
placed { cell: "LUT__6288" site: efl }
placed { cell: "LUT__6289" site: efl }
placed { cell: "LUT__6290" site: eft }
placed { cell: "LUT__6291" site: efl }
placed { cell: "LUT__6293" site: eft }
placed { cell: "LUT__6295" site: efl }
placed { cell: "LUT__6297" site: efl }
placed { cell: "LUT__6299" site: efl }
placed { cell: "LUT__6301" site: eft }
placed { cell: "LUT__6303" site: eft }
placed { cell: "LUT__6305" site: efl }
placed { cell: "LUT__6307" site: eft }
placed { cell: "LUT__6309" site: efl }
placed { cell: "LUT__6311" site: efl }
placed { cell: "LUT__6312" site: efl }
placed { cell: "LUT__6314" site: eft }
placed { cell: "LUT__6315" site: efl }
placed { cell: "LUT__6317" site: eft }
placed { cell: "LUT__6318" site: eft }
placed { cell: "LUT__6320" site: eft }
placed { cell: "LUT__6322" site: eft }
placed { cell: "LUT__6323" site: eft }
placed { cell: "LUT__6325" site: eft }
placed { cell: "LUT__6327" site: eft }
placed { cell: "LUT__6328" site: efl }
placed { cell: "LUT__6330" site: eft }
placed { cell: "LUT__6332" site: efl }
placed { cell: "LUT__6333" site: eft }
placed { cell: "LUT__6334" site: efl }
placed { cell: "LUT__6335" site: eft }
placed { cell: "LUT__6337" site: eft }
placed { cell: "LUT__6339" site: efl }
placed { cell: "LUT__6340" site: efl }
placed { cell: "LUT__6342" site: eft }
placed { cell: "LUT__6344" site: efl }
placed { cell: "LUT__6345" site: efl }
placed { cell: "LUT__6346" site: efl }
placed { cell: "LUT__6347" site: efl }
placed { cell: "LUT__6349" site: efl }
placed { cell: "LUT__6351" site: eft }
placed { cell: "LUT__6352" site: eft }
placed { cell: "LUT__6354" site: eft }
placed { cell: "LUT__6356" site: efl }
placed { cell: "LUT__6357" site: efl }
placed { cell: "LUT__6359" site: eft }
placed { cell: "LUT__6361" site: efl }
placed { cell: "LUT__6362" site: eft }
placed { cell: "LUT__6363" site: eft }
placed { cell: "LUT__6364" site: efl }
placed { cell: "LUT__6366" site: eft }
placed { cell: "LUT__6368" site: efl }
placed { cell: "LUT__6369" site: efl }
placed { cell: "LUT__6371" site: eft }
placed { cell: "LUT__6372" site: eft }
placed { cell: "LUT__6376" site: eft }
placed { cell: "LUT__6383" site: efl }
placed { cell: "LUT__6384" site: efl }
placed { cell: "LUT__6385" site: eft }
placed { cell: "LUT__6386" site: efl }
placed { cell: "LUT__6387" site: efl }
placed { cell: "LUT__6388" site: eft }
placed { cell: "LUT__6389" site: eft }
placed { cell: "LUT__6390" site: efl }
placed { cell: "LUT__6391" site: efl }
placed { cell: "LUT__6392" site: efl }
placed { cell: "LUT__6393" site: eft }
placed { cell: "LUT__6394" site: efl }
placed { cell: "LUT__6395" site: efl }
placed { cell: "LUT__6396" site: eft }
placed { cell: "LUT__6397" site: efl }
placed { cell: "LUT__6398" site: efl }
placed { cell: "LUT__6399" site: efl }
placed { cell: "LUT__6401" site: eft }
placed { cell: "LUT__6402" site: efl }
placed { cell: "LUT__6403" site: efl }
placed { cell: "LUT__6404" site: eft }
placed { cell: "LUT__6407" site: efl }
placed { cell: "LUT__6408" site: efl }
placed { cell: "LUT__6409" site: efl }
placed { cell: "LUT__6410" site: efl }
placed { cell: "LUT__6414" site: efl }
placed { cell: "LUT__6416" site: efl }
placed { cell: "LUT__6419" site: efl }
placed { cell: "LUT__6422" site: eft }
placed { cell: "LUT__6425" site: efl }
placed { cell: "LUT__6428" site: efl }
placed { cell: "LUT__6429" site: efl }
placed { cell: "LUT__6432" site: eft }
placed { cell: "LUT__6433" site: efl }
placed { cell: "LUT__6436" site: eft }
placed { cell: "LUT__6439" site: efl }
placed { cell: "LUT__6440" site: eft }
placed { cell: "LUT__6443" site: eft }
placed { cell: "LUT__6445" site: efl }
placed { cell: "LUT__6447" site: efl }
placed { cell: "LUT__6448" site: eft }
placed { cell: "LUT__6451" site: eft }
placed { cell: "LUT__6453" site: eft }
placed { cell: "LUT__6455" site: eft }
placed { cell: "LUT__6457" site: eft }
placed { cell: "LUT__6459" site: efl }
placed { cell: "LUT__6460" site: eft }
placed { cell: "LUT__6463" site: efl }
placed { cell: "LUT__6465" site: efl }
placed { cell: "LUT__6466" site: eft }
placed { cell: "LUT__6467" site: efl }
placed { cell: "LUT__6471" site: efl }
placed { cell: "LUT__6472" site: efl }
placed { cell: "LUT__6474" site: eft }
placed { cell: "LUT__6480" site: eft }
placed { cell: "CLKBUF__1" site: gbuf_block }
placed { cell: "CLKBUF__0" site: gbuf_block }
placed { cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" site: eft }
placed { cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" site: eft }
route { driver { cell: "uart_rx_inst/r_Rx_Byte[0]~FF" port: "O_seq" } sink { cell: "b[0]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "b[0]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "b[0]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "add_flag~FF" port: "CE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "a[0]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "a[0]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "b[1]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "b[1]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "b[2]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "b[2]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "b[3]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "b[3]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "a[1]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "a[1]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "a[2]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "a[2]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "a[3]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "a[3]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "b[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "sum[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "add_flag~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "send~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "carry~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "a[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Data~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Data_R~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "rx_ready~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[21]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[25]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[26]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[27]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[28]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[29]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[30]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[31]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_config_data[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "b[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "b[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "b[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "sum[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "sum[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "sum[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "tx_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[21]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[22]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[24]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[25]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[26]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[27]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[28]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[29]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[30]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[31]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Bit_Index[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_config_data[31]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Tx_Data[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Tx_Data[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Tx_Data[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Tx_Data[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Tx_Data[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "a[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "a[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "a[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i63" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i62" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i61" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i60" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i59" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i58" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i57" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i56" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i55" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i54" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i53" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i52" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i51" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i50" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i49" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i48" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i47" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i46" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i45" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i44" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i43" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i42" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i41" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i40" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i39" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i38" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i37" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i36" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i35" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i34" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i33" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i32" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i31" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i30" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i29" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i28" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i27" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i26" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i25" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i24" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i23" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i22" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i21" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i20" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i19" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i18" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i17" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i16" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i15" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i14" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i13" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_419/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_419/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_419/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_419/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i25" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i24" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i23" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i22" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i21" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i20" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i19" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i18" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i17" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i16" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i15" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i14" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i13" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_417/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_417/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_417/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_417/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_417/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_417/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_417/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_417/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "b[0]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "b[0]~FF" port: "O_seq" } sink { cell: "sum[0]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "b[0]~FF" port: "O_seq" } sink { cell: "carry~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "b[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "sum[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "add_flag~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "send~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "carry~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "a[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Rx_Data~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Rx_Data_R~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Rx_Byte[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "rx_ready~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Rx_Byte[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Rx_Byte[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Rx_Byte[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Rx_Byte[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Rx_Byte[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Rx_Byte[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Rx_Byte[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_SM_Main[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_config_data[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "b[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "b[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "b[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "sum[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "sum[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "sum[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "tx_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Bit_Index[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_config_data[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Tx_Data[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Tx_Data[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Tx_Data[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Tx_Data[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Tx_Data[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "a[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "a[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "a[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/ts_trigger~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/ts_resetn~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "a[0]~FF" port: "O_seq" } sink { cell: "sum[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "a[0]~FF" port: "O_seq" } sink { cell: "carry~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O_seq" } sink { cell: "sum[0]~FF" port: "CE" } delay_max: 1165 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O_seq" } sink { cell: "send~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O_seq" } sink { cell: "carry~FF" port: "CE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O_seq" } sink { cell: "sum[1]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O_seq" } sink { cell: "sum[2]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O_seq" } sink { cell: "sum[3]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "sum[0]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Tx_Data[4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "send~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Data~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Data_R~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "uart_rx_inst/r_config_data[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "uart_tx_inst/r_config_data[31]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/ts_trigger~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/ts_resetn~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "CLKBUF__1" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "CLKBUF__0" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "send~FF" port: "O_seq" } sink { cell: "LUT__6410" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "carry~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Tx_Data[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Byte[4]~FF" port: "O_seq" } sink { cell: "a[0]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "a[0]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data_R~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Rx_Data~FF" port: "I[1]" } delay_max: 3357 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Rx_Byte[0]~FF" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Rx_Byte[1]~FF" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Rx_Byte[2]~FF" port: "I[1]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Rx_Byte[3]~FF" port: "I[1]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Rx_Byte[4]~FF" port: "I[1]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Rx_Byte[5]~FF" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Rx_Byte[6]~FF" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Rx_Byte[7]~FF" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "LUT__6258" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "LUT__6275" port: "I[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "LUT__6290" port: "I[0]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "rx" port: "inpad" } sink { cell: "uart_rx_inst/r_Rx_Data_R~FF" port: "I[1]" } delay_max: 7716 delay_min: 0  }
route { driver { cell: "LUT__6256" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[0]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "LUT__6257" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6258" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[7]~FF" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[9]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "I[1]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[11]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[13]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[17]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[18]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[19]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[20]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[21]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[23]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[25]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[26]~FF" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[27]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[28]~FF" port: "I[0]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[29]~FF" port: "I[0]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[30]~FF" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[31]~FF" port: "I[0]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "LUT__6259" port: "O" } sink { cell: "LUT__6280" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6270" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "RE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "rx_ready~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "RE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__6276" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__6278" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__6280" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__6376" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6255" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6258" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6270" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6272" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6275" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6278" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6280" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6281" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6290" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6291" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6293" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6376" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[7]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[9]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[11]~FF" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[13]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[17]~FF" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[18]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[19]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[20]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[21]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[23]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[25]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[26]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[27]~FF" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[28]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[29]~FF" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[30]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__6272" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[31]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__6233" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__6266" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__6267" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__6295" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "CE" } delay_max: 1418 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "CE" } delay_max: 1269 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "CE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "CE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[7]~FF" port: "CE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[9]~FF" port: "CE" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "CE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[11]~FF" port: "CE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "CE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[13]~FF" port: "CE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "CE" } delay_max: 1211 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[17]~FF" port: "CE" } delay_max: 1481 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[18]~FF" port: "CE" } delay_max: 1164 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[19]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[20]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[21]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[23]~FF" port: "CE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "CE" } delay_max: 1245 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[25]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[26]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[27]~FF" port: "CE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[28]~FF" port: "CE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[29]~FF" port: "CE" } delay_max: 1439 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[30]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "LUT__6276" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[31]~FF" port: "CE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "rx_ready~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6257" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6258" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6259" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6270" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6272" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6275" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6278" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6376" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6278" port: "O" } sink { cell: "rx_ready~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O" } sink { cell: "LUT__6254" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O" } sink { cell: "LUT__6283" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O" } sink { cell: "LUT__6293" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6255" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6257" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6281" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6280" port: "O" } sink { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "LUT__6280" port: "O" } sink { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "LUT__6280" port: "O" } sink { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "CE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "LUT__6282" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[1]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Byte[1]~FF" port: "O_seq" } sink { cell: "b[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6284" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[2]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Byte[2]~FF" port: "O_seq" } sink { cell: "b[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6285" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[3]~FF" port: "CE" } delay_max: 1165 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Byte[3]~FF" port: "O_seq" } sink { cell: "b[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6286" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[4]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "LUT__6287" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[5]~FF" port: "CE" } delay_max: 1165 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Byte[5]~FF" port: "O_seq" } sink { cell: "a[1]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__6288" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[6]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Byte[6]~FF" port: "O_seq" } sink { cell: "a[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6289" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[7]~FF" port: "CE" } delay_max: 1165 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Byte[7]~FF" port: "O_seq" } sink { cell: "a[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6290" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6274" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__6274" port: "O" } sink { cell: "LUT__6276" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6291" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6277" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6277" port: "O" } sink { cell: "LUT__6278" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6277" port: "O" } sink { cell: "LUT__6284" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__6277" port: "O" } sink { cell: "LUT__6285" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6277" port: "O" } sink { cell: "LUT__6288" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__6277" port: "O" } sink { cell: "LUT__6289" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__6293" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[2]~FF" port: "RE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__6233" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__6263" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__6295" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6295" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6295" port: "O" } sink { cell: "LUT__6297" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6295" port: "O" } sink { cell: "LUT__6299" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__6295" port: "O" } sink { cell: "LUT__6303" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__6235" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__6266" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__6297" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__6299" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__6303" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__6297" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__6233" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__6237" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__6263" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__6297" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__6299" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__6303" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__6299" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__6299" port: "O" } sink { cell: "LUT__6301" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6299" port: "O" } sink { cell: "LUT__6357" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__6234" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__6236" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__6263" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__6301" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6301" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__6234" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__6236" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__6266" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__6301" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6303" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__6303" port: "O" } sink { cell: "LUT__6305" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__6303" port: "O" } sink { cell: "LUT__6307" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6303" port: "O" } sink { cell: "LUT__6314" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__6303" port: "O" } sink { cell: "LUT__6323" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__6303" port: "O" } sink { cell: "LUT__6325" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__6303" port: "O" } sink { cell: "LUT__6327" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__6303" port: "O" } sink { cell: "LUT__6332" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__6303" port: "O" } sink { cell: "LUT__6344" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__6303" port: "O" } sink { cell: "LUT__6352" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__6234" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__6237" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__6262" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__6305" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__6317" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__6305" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[7]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__6238" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__6262" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__6305" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__6317" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6307" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6307" port: "O" } sink { cell: "LUT__6309" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__6307" port: "O" } sink { cell: "LUT__6312" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "LUT__6238" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "LUT__6266" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "LUT__6309" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "LUT__6311" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6309" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[9]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "LUT__6245" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "LUT__6267" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "LUT__6309" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "LUT__6311" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6312" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "LUT__6250" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "LUT__6268" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "LUT__6312" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "LUT__6315" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "LUT__6317" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "LUT__6363" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__6315" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[11]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[11]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[11]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[11]~FF" port: "O_seq" } sink { cell: "LUT__6250" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[11]~FF" port: "O_seq" } sink { cell: "LUT__6317" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[11]~FF" port: "O_seq" } sink { cell: "LUT__6363" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6318" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "O_seq" } sink { cell: "LUT__6249" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "O_seq" } sink { cell: "LUT__6320" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "O_seq" } sink { cell: "LUT__6322" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "O_seq" } sink { cell: "LUT__6333" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "O_seq" } sink { cell: "LUT__6344" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6320" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[13]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[13]~FF" port: "O_seq" } sink { cell: "LUT__6249" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[13]~FF" port: "O_seq" } sink { cell: "LUT__6320" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[13]~FF" port: "O_seq" } sink { cell: "LUT__6322" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[13]~FF" port: "O_seq" } sink { cell: "LUT__6333" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[13]~FF" port: "O_seq" } sink { cell: "LUT__6344" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6323" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "O_seq" } sink { cell: "LUT__6243" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "O_seq" } sink { cell: "LUT__6323" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "O_seq" } sink { cell: "LUT__6325" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "O_seq" } sink { cell: "LUT__6327" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "O_seq" } sink { cell: "LUT__6332" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "O_seq" } sink { cell: "LUT__6339" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__6325" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "O_seq" } sink { cell: "LUT__6246" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "O_seq" } sink { cell: "LUT__6268" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "O_seq" } sink { cell: "LUT__6325" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "O_seq" } sink { cell: "LUT__6327" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "O_seq" } sink { cell: "LUT__6332" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "O_seq" } sink { cell: "LUT__6339" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6328" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "O_seq" } sink { cell: "LUT__6244" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "O_seq" } sink { cell: "LUT__6330" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "O_seq" } sink { cell: "LUT__6334" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "O_seq" } sink { cell: "LUT__6345" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__6330" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[17]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[17]~FF" port: "O_seq" } sink { cell: "LUT__6244" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[17]~FF" port: "O_seq" } sink { cell: "LUT__6330" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[17]~FF" port: "O_seq" } sink { cell: "LUT__6334" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[17]~FF" port: "O_seq" } sink { cell: "LUT__6345" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__6335" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[18]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[18]~FF" port: "O_seq" } sink { cell: "LUT__6243" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[18]~FF" port: "O_seq" } sink { cell: "LUT__6335" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[18]~FF" port: "O_seq" } sink { cell: "LUT__6337" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[18]~FF" port: "O_seq" } sink { cell: "LUT__6339" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6337" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[19]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[19]~FF" port: "O_seq" } sink { cell: "LUT__6245" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[19]~FF" port: "O_seq" } sink { cell: "LUT__6267" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[19]~FF" port: "O_seq" } sink { cell: "LUT__6337" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[19]~FF" port: "O_seq" } sink { cell: "LUT__6339" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6340" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[20]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[20]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[20]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[20]~FF" port: "O_seq" } sink { cell: "LUT__6242" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[20]~FF" port: "O_seq" } sink { cell: "LUT__6342" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[20]~FF" port: "O_seq" } sink { cell: "LUT__6345" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6342" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[21]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[21]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[21]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[21]~FF" port: "O_seq" } sink { cell: "LUT__6246" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[21]~FF" port: "O_seq" } sink { cell: "LUT__6268" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[21]~FF" port: "O_seq" } sink { cell: "LUT__6345" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6347" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "O_seq" } sink { cell: "LUT__6248" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "O_seq" } sink { cell: "LUT__6349" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "O_seq" } sink { cell: "LUT__6351" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6349" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[23]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[23]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[23]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[23]~FF" port: "O_seq" } sink { cell: "LUT__6248" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[23]~FF" port: "O_seq" } sink { cell: "LUT__6351" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6352" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6352" port: "O" } sink { cell: "LUT__6354" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "O_seq" } sink { cell: "LUT__6241" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "O_seq" } sink { cell: "LUT__6354" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "O_seq" } sink { cell: "LUT__6356" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "O_seq" } sink { cell: "LUT__6361" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6354" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[25]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[25]~FF" port: "O_seq" } sink { cell: "LUT__6241" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[25]~FF" port: "O_seq" } sink { cell: "LUT__6354" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[25]~FF" port: "O_seq" } sink { cell: "LUT__6356" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[25]~FF" port: "O_seq" } sink { cell: "LUT__6361" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6357" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[26]~FF" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__6357" port: "O" } sink { cell: "LUT__6359" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[26]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[26]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[26]~FF" port: "O_seq" } sink { cell: "LUT__6240" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[26]~FF" port: "O_seq" } sink { cell: "LUT__6359" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[26]~FF" port: "O_seq" } sink { cell: "LUT__6361" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__6359" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[27]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[27]~FF" port: "O_seq" } sink { cell: "LUT__6242" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[27]~FF" port: "O_seq" } sink { cell: "LUT__6359" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[27]~FF" port: "O_seq" } sink { cell: "LUT__6361" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__6364" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[28]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[28]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[28]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[28]~FF" port: "O_seq" } sink { cell: "LUT__6239" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[28]~FF" port: "O_seq" } sink { cell: "LUT__6366" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[28]~FF" port: "O_seq" } sink { cell: "LUT__6368" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6366" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[29]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[29]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[29]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[29]~FF" port: "O_seq" } sink { cell: "LUT__6239" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[29]~FF" port: "O_seq" } sink { cell: "LUT__6368" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6369" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[30]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[30]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[30]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[30]~FF" port: "O_seq" } sink { cell: "LUT__6240" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[30]~FF" port: "O_seq" } sink { cell: "LUT__6371" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6372" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[31]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[31]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[31]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[31]~FF" port: "O_seq" } sink { cell: "LUT__6245" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[31]~FF" port: "O_seq" } sink { cell: "LUT__6263" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6256" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6257" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6282" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6283" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6286" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6287" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6256" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6257" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6282" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6284" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6285" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6286" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6287" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6288" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6289" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__6376" port: "O" } sink { cell: "uart_rx_inst/r_config_data[1]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_config_data[1]~FF" port: "O_seq" } sink { cell: "LUT__6233" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_config_data[1]~FF" port: "O_seq" } sink { cell: "LUT__6234" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_config_data[1]~FF" port: "O_seq" } sink { cell: "LUT__6237" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_config_data[1]~FF" port: "O_seq" } sink { cell: "LUT__6239" port: "I[2]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_config_data[1]~FF" port: "O_seq" } sink { cell: "LUT__6240" port: "I[3]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_config_data[1]~FF" port: "O_seq" } sink { cell: "LUT__6241" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_config_data[1]~FF" port: "O_seq" } sink { cell: "LUT__6242" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_config_data[1]~FF" port: "O_seq" } sink { cell: "LUT__6243" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_config_data[1]~FF" port: "O_seq" } sink { cell: "LUT__6244" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_config_data[1]~FF" port: "O_seq" } sink { cell: "LUT__6245" port: "I[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_config_data[1]~FF" port: "O_seq" } sink { cell: "LUT__6246" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_config_data[1]~FF" port: "O_seq" } sink { cell: "LUT__6248" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_config_data[1]~FF" port: "O_seq" } sink { cell: "LUT__6249" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_config_data[1]~FF" port: "O_seq" } sink { cell: "LUT__6250" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_config_data[1]~FF" port: "O_seq" } sink { cell: "LUT__6254" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_config_data[1]~FF" port: "O_seq" } sink { cell: "LUT__6259" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_config_data[1]~FF" port: "O_seq" } sink { cell: "LUT__6267" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_config_data[1]~FF" port: "O_seq" } sink { cell: "LUT__6277" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_config_data[1]~FF" port: "O_seq" } sink { cell: "LUT__6291" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "b[1]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "b[1]~FF" port: "O_seq" } sink { cell: "sum[1]~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "b[2]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "b[2]~FF" port: "O_seq" } sink { cell: "sum[2]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "b[3]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "b[3]~FF" port: "O_seq" } sink { cell: "sum[3]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "a[1]~FF" port: "O_seq" } sink { cell: "sum[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "sum[1]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Tx_Data[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "a[2]~FF" port: "O_seq" } sink { cell: "sum[2]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "sum[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Tx_Data[6]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "a[3]~FF" port: "O_seq" } sink { cell: "sum[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "sum[3]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Tx_Data[7]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[1]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__6383" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__6414" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__6416" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[0]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[1]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[2]~FF" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[3]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[4]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[5]~FF" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[6]~FF" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[7]~FF" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[8]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[9]~FF" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[10]~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[11]~FF" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[12]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[13]~FF" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[14]~FF" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[15]~FF" port: "I[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[16]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[17]~FF" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[18]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[19]~FF" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[20]~FF" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[21]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[22]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[23]~FF" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[24]~FF" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[25]~FF" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[26]~FF" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[27]~FF" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[28]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[29]~FF" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[30]~FF" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__6399" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[31]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[0]~FF" port: "CE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "tx_2~FF" port: "CE" } delay_max: 1166 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "RE" } delay_max: 1166 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[1]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[2]~FF" port: "CE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[3]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[4]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[5]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[6]~FF" port: "CE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[7]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[8]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[9]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[10]~FF" port: "CE" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[11]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[12]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[13]~FF" port: "CE" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[14]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[15]~FF" port: "CE" } delay_max: 1269 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[16]~FF" port: "CE" } delay_max: 1418 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[17]~FF" port: "CE" } delay_max: 1211 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[18]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[19]~FF" port: "CE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[20]~FF" port: "CE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[21]~FF" port: "CE" } delay_max: 1408 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[22]~FF" port: "CE" } delay_max: 1408 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[23]~FF" port: "CE" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[24]~FF" port: "CE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[25]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[26]~FF" port: "CE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[27]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[28]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[29]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[30]~FF" port: "CE" } delay_max: 1530 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[31]~FF" port: "CE" } delay_max: 1231 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "RE" } delay_max: 1166 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__6408" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__6471" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__6472" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__6474" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6404" port: "O" } sink { cell: "tx_2~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "tx_2~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6388" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6408" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6472" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6474" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "tx_2~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Bit_Index[2]~FF" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6388" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6408" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6409" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6410" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6474" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "tx_2~FF" port: "O_seq" } sink { cell: "LUT__6480" port: "I[0]" } delay_max: 6584 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Bit_Index[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6401" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6402" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6403" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6409" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6408" port: "O" } sink { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "CE" } delay_max: 1164 delay_min: 0  }
route { driver { cell: "LUT__6408" port: "O" } sink { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "CE" } delay_max: 1164 delay_min: 0  }
route { driver { cell: "LUT__6408" port: "O" } sink { cell: "uart_tx_inst/r_Bit_Index[2]~FF" port: "CE" } delay_max: 1164 delay_min: 0  }
route { driver { cell: "LUT__6409" port: "O" } sink { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6410" port: "O" } sink { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6410" port: "O" } sink { cell: "LUT__6472" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6407" port: "O" } sink { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__6407" port: "O" } sink { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__6407" port: "O" } sink { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6407" port: "O" } sink { cell: "LUT__6408" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__6383" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__6414" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__6416" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__6383" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__6414" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__6416" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6414" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[3]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__6385" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__6414" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__6416" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6416" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[4]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__6416" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6416" port: "O" } sink { cell: "LUT__6419" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__6384" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[5]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__6384" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6419" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[6]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__6419" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[7]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__6419" port: "O" } sink { cell: "LUT__6422" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__6419" port: "O" } sink { cell: "LUT__6429" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__6419" port: "O" } sink { cell: "LUT__6433" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__6387" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__6422" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__6429" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__6432" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[7]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__6386" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__6422" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__6429" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__6432" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6422" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[8]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6422" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[9]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6422" port: "O" } sink { cell: "LUT__6425" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6422" port: "O" } sink { cell: "LUT__6467" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "LUT__6386" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "LUT__6425" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "LUT__6428" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[9]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "LUT__6392" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "LUT__6394" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "LUT__6395" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "LUT__6396" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "LUT__6425" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "LUT__6428" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6425" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[10]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6425" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[11]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[11]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "LUT__6389" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "LUT__6390" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "LUT__6391" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "LUT__6393" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "LUT__6428" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[11]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[11]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[11]~FF" port: "O_seq" } sink { cell: "LUT__6389" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[11]~FF" port: "O_seq" } sink { cell: "LUT__6428" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__6429" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[12]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6429" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[13]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[12]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[12]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[13]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[12]~FF" port: "O_seq" } sink { cell: "LUT__6392" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[12]~FF" port: "O_seq" } sink { cell: "LUT__6432" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[12]~FF" port: "O_seq" } sink { cell: "LUT__6465" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[13]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[13]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[13]~FF" port: "O_seq" } sink { cell: "LUT__6392" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[13]~FF" port: "O_seq" } sink { cell: "LUT__6432" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[13]~FF" port: "O_seq" } sink { cell: "LUT__6465" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__6433" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[14]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6433" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[15]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6433" port: "O" } sink { cell: "LUT__6436" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__6433" port: "O" } sink { cell: "LUT__6440" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__6433" port: "O" } sink { cell: "LUT__6445" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6433" port: "O" } sink { cell: "LUT__6448" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__6433" port: "O" } sink { cell: "LUT__6460" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[14]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[14]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[15]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[14]~FF" port: "O_seq" } sink { cell: "LUT__6389" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[14]~FF" port: "O_seq" } sink { cell: "LUT__6436" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[14]~FF" port: "O_seq" } sink { cell: "LUT__6439" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[15]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[15]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[15]~FF" port: "O_seq" } sink { cell: "LUT__6389" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[15]~FF" port: "O_seq" } sink { cell: "LUT__6436" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[15]~FF" port: "O_seq" } sink { cell: "LUT__6439" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6436" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[16]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6436" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[17]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[16]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[16]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[16]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[17]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[16]~FF" port: "O_seq" } sink { cell: "LUT__6392" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[16]~FF" port: "O_seq" } sink { cell: "LUT__6439" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[17]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[17]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[17]~FF" port: "O_seq" } sink { cell: "LUT__6394" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[17]~FF" port: "O_seq" } sink { cell: "LUT__6439" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6440" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[18]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__6440" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[19]~FF" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__6440" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[20]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6440" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[27]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[18]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[18]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[18]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[19]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[18]~FF" port: "O_seq" } sink { cell: "LUT__6393" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[18]~FF" port: "O_seq" } sink { cell: "LUT__6443" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[19]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[19]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[19]~FF" port: "O_seq" } sink { cell: "LUT__6393" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[19]~FF" port: "O_seq" } sink { cell: "LUT__6443" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6443" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[20]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__6443" port: "O" } sink { cell: "LUT__6445" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__6443" port: "O" } sink { cell: "LUT__6447" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[20]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[20]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[20]~FF" port: "O_seq" } sink { cell: "LUT__6394" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[20]~FF" port: "O_seq" } sink { cell: "LUT__6445" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[20]~FF" port: "O_seq" } sink { cell: "LUT__6447" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6445" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[21]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[21]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[21]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[21]~FF" port: "O_seq" } sink { cell: "LUT__6394" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[21]~FF" port: "O_seq" } sink { cell: "LUT__6447" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6448" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[22]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__6448" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[23]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__6448" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[24]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__6448" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[25]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6448" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[26]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[22]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[22]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[22]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[23]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[22]~FF" port: "O_seq" } sink { cell: "LUT__6395" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[22]~FF" port: "O_seq" } sink { cell: "LUT__6451" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[23]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[23]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[23]~FF" port: "O_seq" } sink { cell: "LUT__6395" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[23]~FF" port: "O_seq" } sink { cell: "LUT__6451" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6451" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[24]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__6451" port: "O" } sink { cell: "LUT__6453" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6451" port: "O" } sink { cell: "LUT__6455" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[24]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[24]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[24]~FF" port: "O_seq" } sink { cell: "LUT__6390" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[24]~FF" port: "O_seq" } sink { cell: "LUT__6453" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[24]~FF" port: "O_seq" } sink { cell: "LUT__6455" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6453" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[25]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[25]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[25]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[25]~FF" port: "O_seq" } sink { cell: "LUT__6390" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[25]~FF" port: "O_seq" } sink { cell: "LUT__6455" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6455" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[26]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6455" port: "O" } sink { cell: "LUT__6457" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__6455" port: "O" } sink { cell: "LUT__6459" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[26]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[26]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[26]~FF" port: "O_seq" } sink { cell: "LUT__6393" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[26]~FF" port: "O_seq" } sink { cell: "LUT__6457" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[26]~FF" port: "O_seq" } sink { cell: "LUT__6459" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6457" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[27]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[27]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[27]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[27]~FF" port: "O_seq" } sink { cell: "LUT__6391" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[27]~FF" port: "O_seq" } sink { cell: "LUT__6459" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6460" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[28]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__6460" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[29]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__6460" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[30]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[28]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[28]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[28]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[29]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[28]~FF" port: "O_seq" } sink { cell: "LUT__6395" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[28]~FF" port: "O_seq" } sink { cell: "LUT__6463" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[29]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[29]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[29]~FF" port: "O_seq" } sink { cell: "LUT__6396" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[29]~FF" port: "O_seq" } sink { cell: "LUT__6463" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6463" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[30]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6463" port: "O" } sink { cell: "LUT__6465" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[30]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[30]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[30]~FF" port: "O_seq" } sink { cell: "LUT__6391" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[30]~FF" port: "O_seq" } sink { cell: "LUT__6465" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__6467" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[31]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[31]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[31]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[31]~FF" port: "O_seq" } sink { cell: "LUT__6396" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Bit_Index[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6401" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6402" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6403" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6409" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Bit_Index[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6404" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6409" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6471" port: "O" } sink { cell: "uart_tx_inst/r_config_data[31]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_config_data[31]~FF" port: "O_seq" } sink { cell: "LUT__6383" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_config_data[31]~FF" port: "O_seq" } sink { cell: "LUT__6385" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_config_data[31]~FF" port: "O_seq" } sink { cell: "LUT__6387" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_config_data[31]~FF" port: "O_seq" } sink { cell: "LUT__6391" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_config_data[31]~FF" port: "O_seq" } sink { cell: "LUT__6396" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_config_data[31]~FF" port: "O_seq" } sink { cell: "LUT__6399" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_config_data[31]~FF" port: "O_seq" } sink { cell: "LUT__6407" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6472" port: "O" } sink { cell: "uart_tx_inst/r_Tx_Data[3]~FF" port: "CE" } delay_max: 1481 delay_min: 0  }
route { driver { cell: "LUT__6472" port: "O" } sink { cell: "uart_tx_inst/r_Tx_Data[4]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "LUT__6472" port: "O" } sink { cell: "uart_tx_inst/r_Tx_Data[5]~FF" port: "CE" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "LUT__6472" port: "O" } sink { cell: "uart_tx_inst/r_Tx_Data[6]~FF" port: "CE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "LUT__6472" port: "O" } sink { cell: "uart_tx_inst/r_Tx_Data[7]~FF" port: "CE" } delay_max: 1245 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Tx_Data[3]~FF" port: "O_seq" } sink { cell: "LUT__6403" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Tx_Data[4]~FF" port: "O_seq" } sink { cell: "LUT__6401" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Tx_Data[5]~FF" port: "O_seq" } sink { cell: "LUT__6402" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Tx_Data[6]~FF" port: "O_seq" } sink { cell: "LUT__6401" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Tx_Data[7]~FF" port: "O_seq" } sink { cell: "LUT__6402" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6474" port: "O" } sink { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "RE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "a[1]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "a[2]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "a[3]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3051" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3121" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[40]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3051" port: "O" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "CE" } delay_max: 1166 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3051" port: "O" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "CE" } delay_max: 1166 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3051" port: "O" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "RE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "RE" } delay_max: 1919 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "RE" } delay_max: 2186 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "RE" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "RE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "RE" } delay_max: 2176 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "RE" } delay_max: 2140 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "RE" } delay_max: 1520 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[0]~FF" port: "RE" } delay_max: 1727 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "RE" } delay_max: 2396 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "RE" } delay_max: 2174 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "RE" } delay_max: 2177 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "RE" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "RE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "RE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "RE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "RE" } delay_max: 1768 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "RE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1697 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1693 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1475 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1892 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "RE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "RE" } delay_max: 2189 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "RE" } delay_max: 1520 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "RE" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "RE" } delay_max: 1482 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "RE" } delay_max: 1759 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "RE" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "RE" } delay_max: 1687 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "RE" } delay_max: 1474 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "RE" } delay_max: 1727 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "RE" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "RE" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "RE" } delay_max: 1511 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "RE" } delay_max: 1520 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "RE" } delay_max: 1727 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "RE" } delay_max: 1727 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "RE" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "RE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "RE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "RE" } delay_max: 1511 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "RE" } delay_max: 1975 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "RE" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "RE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "RE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "RE" } delay_max: 2189 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "RE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "RE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "RE" } delay_max: 2189 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "RE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "RE" } delay_max: 2176 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "RE" } delay_max: 1688 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "RE" } delay_max: 1481 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "RE" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "RE" } delay_max: 1691 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "RE" } delay_max: 1831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "RE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "RE" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "RE" } delay_max: 1691 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "RE" } delay_max: 2192 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "RE" } delay_max: 2400 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "RE" } delay_max: 1941 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "RE" } delay_max: 2387 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "RE" } delay_max: 2140 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "RE" } delay_max: 2192 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "RE" } delay_max: 2366 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "RE" } delay_max: 1899 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "RE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "RE" } delay_max: 1939 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "RE" } delay_max: 1691 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "RE" } delay_max: 1873 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "RE" } delay_max: 2359 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "RE" } delay_max: 2359 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "RE" } delay_max: 2084 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "RE" } delay_max: 1902 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "RE" } delay_max: 2357 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "RE" } delay_max: 2162 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "RE" } delay_max: 2109 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "RE" } delay_max: 2109 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "RE" } delay_max: 2359 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "RE" } delay_max: 2151 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "RE" } delay_max: 2351 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "RE" } delay_max: 2151 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "RE" } delay_max: 2151 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "RE" } delay_max: 2808 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[1]~FF" port: "RE" } delay_max: 1482 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[2]~FF" port: "RE" } delay_max: 1482 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[3]~FF" port: "RE" } delay_max: 1687 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[4]~FF" port: "RE" } delay_max: 1765 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[5]~FF" port: "RE" } delay_max: 1483 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[6]~FF" port: "RE" } delay_max: 1482 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[7]~FF" port: "RE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[8]~FF" port: "RE" } delay_max: 1520 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[9]~FF" port: "RE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[10]~FF" port: "RE" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[11]~FF" port: "RE" } delay_max: 1719 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[12]~FF" port: "RE" } delay_max: 1727 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[13]~FF" port: "RE" } delay_max: 1520 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[14]~FF" port: "RE" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[15]~FF" port: "RE" } delay_max: 1759 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[16]~FF" port: "RE" } delay_max: 1727 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[17]~FF" port: "RE" } delay_max: 1719 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[18]~FF" port: "RE" } delay_max: 1511 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[19]~FF" port: "RE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[20]~FF" port: "RE" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[21]~FF" port: "RE" } delay_max: 1693 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[22]~FF" port: "RE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[23]~FF" port: "RE" } delay_max: 1982 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[24]~FF" port: "RE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[25]~FF" port: "RE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[26]~FF" port: "RE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[27]~FF" port: "RE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[28]~FF" port: "RE" } delay_max: 1860 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[29]~FF" port: "RE" } delay_max: 1688 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[30]~FF" port: "RE" } delay_max: 1481 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[31]~FF" port: "RE" } delay_max: 1688 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[32]~FF" port: "RE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[33]~FF" port: "RE" } delay_max: 1654 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[34]~FF" port: "RE" } delay_max: 1951 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[35]~FF" port: "RE" } delay_max: 1939 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[36]~FF" port: "RE" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[37]~FF" port: "RE" } delay_max: 1691 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[38]~FF" port: "RE" } delay_max: 2135 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[39]~FF" port: "RE" } delay_max: 2140 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[40]~FF" port: "RE" } delay_max: 1904 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[41]~FF" port: "RE" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[42]~FF" port: "RE" } delay_max: 2148 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[43]~FF" port: "RE" } delay_max: 2387 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[44]~FF" port: "RE" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[45]~FF" port: "RE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[46]~FF" port: "RE" } delay_max: 2158 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[47]~FF" port: "RE" } delay_max: 1951 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[48]~FF" port: "RE" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[49]~FF" port: "RE" } delay_max: 2387 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[50]~FF" port: "RE" } delay_max: 2076 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[51]~FF" port: "RE" } delay_max: 2400 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[52]~FF" port: "RE" } delay_max: 2387 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[53]~FF" port: "RE" } delay_max: 1834 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[54]~FF" port: "RE" } delay_max: 1910 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[55]~FF" port: "RE" } delay_max: 2117 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[56]~FF" port: "RE" } delay_max: 2042 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[57]~FF" port: "RE" } delay_max: 1910 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[58]~FF" port: "RE" } delay_max: 2390 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[59]~FF" port: "RE" } delay_max: 2346 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[60]~FF" port: "RE" } delay_max: 2106 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[61]~FF" port: "RE" } delay_max: 2114 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[62]~FF" port: "RE" } delay_max: 2610 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[63]~FF" port: "RE" } delay_max: 2808 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "RE" } delay_max: 2387 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "RE" } delay_max: 2400 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "RE" } delay_max: 2148 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "RE" } delay_max: 2396 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "RE" } delay_max: 1941 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "RE" } delay_max: 2192 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "RE" } delay_max: 2148 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "RE" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "RE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "RE" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "RE" } delay_max: 2366 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "RE" } delay_max: 1902 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "RE" } delay_max: 2366 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "RE" } delay_max: 2149 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "RE" } delay_max: 2162 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "RE" } delay_max: 2359 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "RE" } delay_max: 2325 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "RE" } delay_max: 2347 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "RE" } delay_max: 2381 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "RE" } delay_max: 2174 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "RE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "RE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "RE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "RE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "RE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "RE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "RE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "RE" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "RE" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "RE" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "RE" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "RE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "RE" } delay_max: 1688 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "RE" } delay_max: 1945 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "RE" } delay_max: 1481 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "RE" } delay_max: 1412 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "RE" } delay_max: 1413 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "RE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "RE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "RE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "RE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "RE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "RE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "RE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "RE" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "RE" } delay_max: 1413 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "RE" } delay_max: 1412 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "RE" } delay_max: 1624 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "RE" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "RE" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "RE" } delay_max: 1622 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "RE" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "RE" } delay_max: 1894 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "RE" } delay_max: 2146 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "RE" } delay_max: 1654 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "RE" } delay_max: 1635 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "RE" } delay_max: 1830 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "RE" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "RE" } delay_max: 1899 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "RE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "RE" } delay_max: 1727 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "RE" } delay_max: 1727 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "RE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "RE" } delay_max: 1968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "RE" } delay_max: 1968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "RE" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "RE" } delay_max: 1975 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "RE" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "RE" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "RE" } delay_max: 1975 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "RE" } delay_max: 1759 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "RE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "RE" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "RE" } delay_max: 1511 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "RE" } delay_max: 1719 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "RE" } delay_max: 1727 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "RE" } delay_max: 1520 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "RE" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "RE" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "RE" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "RE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "RE" } delay_max: 2186 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "RE" } delay_max: 1929 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "RE" } delay_max: 1929 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "RE" } delay_max: 1929 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "RE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "RE" } delay_max: 2176 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "RE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "RE" } delay_max: 1945 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "RE" } delay_max: 1945 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "RE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "RE" } delay_max: 1951 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "RE" } delay_max: 2146 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "RE" } delay_max: 1899 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "RE" } delay_max: 1899 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "RE" } delay_max: 2148 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "RE" } delay_max: 1904 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "RE" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "RE" } delay_max: 1895 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "RE" } delay_max: 2140 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "RE" } delay_max: 1677 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "RE" } delay_max: 2162 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "RE" } delay_max: 1873 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "RE" } delay_max: 1436 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "RE" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "RE" } delay_max: 1938 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "RE" } delay_max: 1865 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "RE" } delay_max: 2109 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "RE" } delay_max: 2369 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "RE" } delay_max: 2159 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "RE" } delay_max: 1910 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "RE" } delay_max: 2117 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "RE" } delay_max: 2109 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "RE" } delay_max: 2357 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "RE" } delay_max: 2369 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "RE" } delay_max: 2610 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "RE" } delay_max: 2143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "RE" } delay_max: 2351 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "RE" } delay_max: 2143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "RE" } delay_max: 2390 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "RE" } delay_max: 2614 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "RE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "RE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "RE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "RE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "RE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "RE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "RE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "RE" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "RE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "RE" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "RE" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "RE" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "RE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "RE" } delay_max: 1688 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "RE" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "RE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "RE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "RE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "RE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "RE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "RE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "RE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "RE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "RE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "RE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "RE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "RE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "RE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "RE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "RE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "RE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1693 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1687 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2006 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 1687 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2207 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 1891 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 1687 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 1684 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 1687 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "RE" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "RE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "RE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "RE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "RE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "RE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "RE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "RE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "RE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "RE" } delay_max: 1481 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "RE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "RE" } delay_max: 1741 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "RE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "RE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "RE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "RE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "RE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "RE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "RE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "RE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "RE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "RE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "RE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "RE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "RE" } delay_max: 2148 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "RE" } delay_max: 1904 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "RE" } delay_max: 2359 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "RE" } delay_max: 2192 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "RE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "RE" } delay_max: 2494 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "RE" } delay_max: 2286 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "RE" } delay_max: 2601 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "RE" } delay_max: 2317 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "RE" } delay_max: 1865 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "RE" } delay_max: 1436 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "RE" } delay_max: 2117 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "RE" } delay_max: 2149 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "RE" } delay_max: 2109 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "RE" } delay_max: 2400 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "RE" } delay_max: 2390 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "RE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "RE" } delay_max: 1727 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "RE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "RE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "RE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "RE" } delay_max: 1520 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "RE" } delay_max: 1483 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "RE" } delay_max: 1475 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "RE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "RE" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "RE" } delay_max: 1759 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "RE" } delay_max: 1482 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "RE" } delay_max: 1482 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "RE" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "RE" } delay_max: 1975 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "RE" } delay_max: 1759 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "RE" } delay_max: 1727 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "RE" } delay_max: 1520 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "RE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "RE" } delay_max: 1520 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "RE" } delay_max: 1759 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "RE" } delay_max: 1759 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "RE" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "RE" } delay_max: 1719 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "RE" } delay_max: 1929 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "RE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "RE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "RE" } delay_max: 2186 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "RE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "RE" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "RE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "RE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "RE" } delay_max: 1688 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "RE" } delay_max: 1481 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "RE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "RE" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "RE" } delay_max: 2146 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "RE" } delay_max: 2155 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "RE" } delay_max: 1938 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "RE" } delay_max: 2146 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "RE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "RE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "RE" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "RE" } delay_max: 1864 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "RE" } delay_max: 2176 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "RE" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "RE" } delay_max: 2400 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "RE" } delay_max: 2140 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "RE" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "RE" } delay_max: 2583 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "RE" } delay_max: 2387 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "RE" } delay_max: 2045 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "RE" } delay_max: 1939 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "RE" } delay_max: 2463 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "RE" } delay_max: 2561 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "RE" } delay_max: 1833 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "RE" } delay_max: 2357 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "RE" } delay_max: 1624 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "RE" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "RE" } delay_max: 1843 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "RE" } delay_max: 1899 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "RE" } delay_max: 2569 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "RE" } delay_max: 1899 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "RE" } delay_max: 2354 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "RE" } delay_max: 1939 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "RE" } delay_max: 2808 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "RE" } delay_max: 1474 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "RE" } delay_max: 1741 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "RE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "RE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "RE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "RE" } delay_max: 1530 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "RE" } delay_max: 1530 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "RE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "RE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "RE" } delay_max: 1530 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "RE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "RE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "RE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "RE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "RE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "RE" } delay_max: 1165 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/LUT__3121" port: "I[0]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3282" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "I[1]" } delay_max: 1320 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "I[1]" } delay_max: 1704 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[63]~FF" port: "I[1]" } delay_max: 1247 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "I[1]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "I[1]" } delay_max: 1742 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3005" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3059" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "CE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "CE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "CE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "CE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "CE" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "CE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "CE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "CE" } delay_max: 1690 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "CE" } delay_max: 1938 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "CE" } delay_max: 1622 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "CE" } delay_max: 1830 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "CE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "CE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "CE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "CE" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "CE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "CE" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "CE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3050" port: "O" } sink { cell: "edb_top_inst/LUT__3051" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3354" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "I[1]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[61]~FF" port: "I[1]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "I[1]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "I[1]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3004" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3347" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3506" port: "I[3]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "I[1]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[60]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "I[1]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "I[1]" } delay_max: 1947 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "I[1]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3004" port: "I[1]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3345" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3506" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[41]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[0]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3285" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[42]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3288" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3766" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3865" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "I[1]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[62]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "I[1]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "I[1]" } delay_max: 1977 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "I[1]" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3005" port: "I[1]" } delay_max: 1952 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3351" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[0]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "CE" } delay_max: 1481 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "CE" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "CE" } delay_max: 1523 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "CE" } delay_max: 1275 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "CE" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "CE" } delay_max: 1207 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "CE" } delay_max: 1198 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "CE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "CE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "CE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "CE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "CE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "CE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "CE" } delay_max: 1211 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "CE" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "CE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "CE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "CE" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "CE" } delay_max: 1413 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "CE" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "CE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "CE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "CE" } delay_max: 1479 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "CE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "CE" } delay_max: 1897 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "CE" } delay_max: 1870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "CE" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "CE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "CE" } delay_max: 1653 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "CE" } delay_max: 1425 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "CE" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "CE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "CE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "CE" } delay_max: 1662 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "CE" } delay_max: 2158 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "CE" } delay_max: 1479 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "CE" } delay_max: 1703 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "CE" } delay_max: 2146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "CE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "CE" } delay_max: 1703 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "CE" } delay_max: 1690 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "CE" } delay_max: 1897 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "CE" } delay_max: 1677 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "CE" } delay_max: 1863 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "CE" } delay_max: 2155 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "CE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "CE" } delay_max: 1690 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "CE" } delay_max: 1863 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "CE" } delay_max: 1691 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "CE" } delay_max: 2146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "CE" } delay_max: 2155 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "CE" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "CE" } delay_max: 1624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3054" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "CE" } delay_max: 2117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3108" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3504" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3505" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[0]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[1]~FF" port: "CE" } delay_max: 1514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[2]~FF" port: "CE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[3]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[4]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[5]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[6]~FF" port: "CE" } delay_max: 1514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[7]~FF" port: "CE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[8]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[9]~FF" port: "CE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[10]~FF" port: "CE" } delay_max: 1275 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[11]~FF" port: "CE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[12]~FF" port: "CE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[13]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[14]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[15]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[16]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[17]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[18]~FF" port: "CE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[19]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[20]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[21]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[22]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[23]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[24]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[25]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[26]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[27]~FF" port: "CE" } delay_max: 1530 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[28]~FF" port: "CE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[29]~FF" port: "CE" } delay_max: 1269 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[30]~FF" port: "CE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[31]~FF" port: "CE" } delay_max: 1442 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[32]~FF" port: "CE" } delay_max: 1442 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[33]~FF" port: "CE" } delay_max: 1686 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[34]~FF" port: "CE" } delay_max: 1945 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[35]~FF" port: "CE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[36]~FF" port: "CE" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[37]~FF" port: "CE" } delay_max: 1686 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[38]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[39]~FF" port: "CE" } delay_max: 1741 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[40]~FF" port: "CE" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[41]~FF" port: "CE" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[42]~FF" port: "CE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[43]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[44]~FF" port: "CE" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[45]~FF" port: "CE" } delay_max: 1619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[46]~FF" port: "CE" } delay_max: 1413 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[47]~FF" port: "CE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[48]~FF" port: "CE" } delay_max: 1412 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[49]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[50]~FF" port: "CE" } delay_max: 1654 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[51]~FF" port: "CE" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[52]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[53]~FF" port: "CE" } delay_max: 2146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[54]~FF" port: "CE" } delay_max: 1910 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[55]~FF" port: "CE" } delay_max: 1703 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[56]~FF" port: "CE" } delay_max: 1951 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[57]~FF" port: "CE" } delay_max: 1910 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[58]~FF" port: "CE" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[59]~FF" port: "CE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[60]~FF" port: "CE" } delay_max: 1894 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[61]~FF" port: "CE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[62]~FF" port: "CE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3056" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[63]~FF" port: "CE" } delay_max: 1910 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3113" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3508" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3624" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3629" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "CE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "CE" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "CE" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "CE" } delay_max: 1741 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "CE" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "CE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "CE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "CE" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "CE" } delay_max: 1945 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "CE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "CE" } delay_max: 2146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "CE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "CE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "CE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "CE" } delay_max: 1665 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "CE" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "CE" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3057" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "CE" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3775" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3784" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3786" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[59]~FF" port: "I[1]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "I[1]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "I[1]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3003" port: "I[3]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3738" port: "I[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3742" port: "I[0]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3752" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3756" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3759" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3795" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3796" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3798" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3803" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3809" port: "I[1]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3829" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3830" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3832" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3906" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3910" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3914" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3920" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3925" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3930" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3934" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3938" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3943" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3049" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3049" port: "O" } sink { cell: "edb_top_inst/LUT__3050" port: "I[1]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3049" port: "O" } sink { cell: "edb_top_inst/LUT__3054" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3049" port: "O" } sink { cell: "edb_top_inst/LUT__3056" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3049" port: "O" } sink { cell: "edb_top_inst/LUT__3057" port: "I[3]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3059" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3065" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3065" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3065" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3065" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3065" port: "O" } sink { cell: "edb_top_inst/LUT__3141" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3065" port: "O" } sink { cell: "edb_top_inst/LUT__3143" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3065" port: "O" } sink { cell: "edb_top_inst/LUT__3145" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3065" port: "O" } sink { cell: "edb_top_inst/LUT__3147" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3065" port: "O" } sink { cell: "edb_top_inst/LUT__3149" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3065" port: "O" } sink { cell: "edb_top_inst/LUT__3151" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3065" port: "O" } sink { cell: "edb_top_inst/LUT__3153" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3065" port: "O" } sink { cell: "edb_top_inst/LUT__3155" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3065" port: "O" } sink { cell: "edb_top_inst/LUT__3157" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3065" port: "O" } sink { cell: "edb_top_inst/LUT__3159" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i1" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[2]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[45]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "I[2]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "I[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "I[2]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "I[2]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "I[2]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "I[2]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "I[2]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "I[2]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[3]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[3]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[3]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[3]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[3]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[3]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[3]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[3]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "I[3]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[3]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[3]" } delay_max: 1235 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[3]" } delay_max: 1439 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "I[3]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/LUT__3046" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/LUT__3067" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3044" port: "O" } sink { cell: "edb_top_inst/LUT__3116" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "CE" } delay_max: 1418 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "CE" } delay_max: 1211 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "CE" } delay_max: 1164 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "CE" } delay_max: 1164 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "CE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "CE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "CE" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "CE" } delay_max: 1418 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "CE" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3085" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "CE" } delay_max: 1530 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3062" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i1" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2995" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3031" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3045" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "CE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "CE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "I[0]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/LUT__3085" port: "I[0]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3067" port: "O" } sink { cell: "edb_top_inst/LUT__3424" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3071" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3072" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3074" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3076" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3957" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3020" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3075" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_419/i1" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3088" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3088" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3088" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3088" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3088" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3088" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3088" port: "O" } sink { cell: "edb_top_inst/LUT__3097" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3097" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "CE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3097" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "CE" } delay_max: 1408 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3097" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3097" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3097" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "CE" } delay_max: 1199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3097" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "CE" } delay_max: 1408 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[29]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3023" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3181" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3100" port: "O" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "CE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3100" port: "O" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "CE" } delay_max: 1211 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3100" port: "O" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "CE" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3100" port: "O" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "CE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3100" port: "O" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "CE" } delay_max: 1201 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3100" port: "O" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "CE" } delay_max: 1413 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3100" port: "O" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "CE" } delay_max: 1688 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3100" port: "O" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "CE" } delay_max: 1688 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3100" port: "O" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "CE" } delay_max: 1412 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3100" port: "O" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "CE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3100" port: "O" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "CE" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3100" port: "O" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "CE" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3100" port: "O" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "CE" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3100" port: "O" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "CE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3100" port: "O" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "CE" } delay_max: 1412 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3100" port: "O" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "CE" } delay_max: 1413 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3115" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "I[2]" } delay_max: 1915 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "I[2]" } delay_max: 2126 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "I[2]" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "I[2]" } delay_max: 2144 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "I[2]" } delay_max: 2320 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "I[2]" } delay_max: 2145 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "I[2]" } delay_max: 2182 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "I[2]" } delay_max: 1902 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "I[2]" } delay_max: 2429 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "I[2]" } delay_max: 2429 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "I[3]" } delay_max: 2429 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "I[2]" } delay_max: 2429 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "I[2]" } delay_max: 2218 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "I[2]" } delay_max: 2438 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "I[3]" } delay_max: 2193 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "I[3]" } delay_max: 2442 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[3]" } delay_max: 2218 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[3]" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "I[3]" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "I[3]" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "I[3]" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "I[2]" } delay_max: 2147 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[3]" } delay_max: 2472 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[3]" } delay_max: 2472 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[3]" } delay_max: 2262 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[3]" } delay_max: 1784 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "I[3]" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[3]" } delay_max: 1983 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[3]" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[2]" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[2]" } delay_max: 1742 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3117" port: "O" } sink { cell: "edb_top_inst/LUT__3120" port: "I[3]" } delay_max: 2676 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "CE" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "CE" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "CE" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "CE" } delay_max: 1765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "CE" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "CE" } delay_max: 1765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "CE" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "CE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "CE" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "CE" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "CE" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "CE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "CE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "CE" } delay_max: 1759 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "CE" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "CE" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "CE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "CE" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "CE" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "CE" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "CE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "CE" } delay_max: 1683 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "CE" } delay_max: 1926 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "CE" } delay_max: 2189 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "CE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "CE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "CE" } delay_max: 1941 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "CE" } delay_max: 1686 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "CE" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "CE" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "CE" } delay_max: 1479 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "CE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "CE" } delay_max: 1653 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "CE" } delay_max: 1897 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "CE" } delay_max: 2158 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "CE" } delay_max: 1945 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "CE" } delay_max: 2186 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "CE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "CE" } delay_max: 1720 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "CE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "CE" } delay_max: 2400 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "CE" } delay_max: 2400 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "CE" } delay_max: 1863 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "CE" } delay_max: 1939 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "CE" } delay_max: 2158 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "CE" } delay_max: 1951 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "CE" } delay_max: 1690 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "CE" } delay_max: 2146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "CE" } delay_max: 2149 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "CE" } delay_max: 1863 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "CE" } delay_max: 2108 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "CE" } delay_max: 2366 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "CE" } delay_max: 2369 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "CE" } delay_max: 2369 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "CE" } delay_max: 2108 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "CE" } delay_max: 1900 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "CE" } delay_max: 2142 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "CE" } delay_max: 1919 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "CE" } delay_max: 2390 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "CE" } delay_max: 2400 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "CE" } delay_max: 2155 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3120" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "CE" } delay_max: 2328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3018" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3429" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3093" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3091" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3094" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3094" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3094" port: "O" } sink { cell: "edb_top_inst/LUT__3096" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3094" port: "O" } sink { cell: "edb_top_inst/LUT__3114" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3094" port: "O" } sink { cell: "edb_top_inst/LUT__3420" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3094" port: "O" } sink { cell: "edb_top_inst/LUT__3430" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3036" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3036" port: "O" } sink { cell: "edb_top_inst/LUT__3038" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__3096" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__3099" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__3431" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3014" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3016" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3027" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3030" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3032" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3038" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3044" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3079" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3080" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3081" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3091" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3092" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3096" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3097" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3099" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3415" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3417" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3423" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3430" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3431" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3958" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3121" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "RE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3121" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "RE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3122" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3122" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3122" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3463" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3464" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3465" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "RE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "RE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "RE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "RE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/ts_resetn~FF" port: "RE" } delay_max: 1164 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "RE" } delay_max: 1265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "RE" } delay_max: 1265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "RE" } delay_max: 1265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "RE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "RE" } delay_max: 1245 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "RE" } delay_max: 1164 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "RE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "RE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "RE" } delay_max: 1418 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "RE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "RE" } delay_max: 1418 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "RE" } delay_max: 1418 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "RE" } delay_max: 1164 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "RE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "RE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3860" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3864" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3883" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3889" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3463" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3465" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3469" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3479" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3124" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3124" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3124" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3481" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3488" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3481" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3488" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3125" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3125" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3125" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3125" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3125" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3125" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3125" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3125" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3469" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3479" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3126" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3126" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3126" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3126" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3126" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3126" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3126" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3126" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3465" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3006" port: "I[3]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3042" port: "I[0]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3054" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3056" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3057" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3058" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3125" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3126" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3046" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "CE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3046" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3046" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3046" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3046" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3046" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "CE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3046" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3046" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "CE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3046" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "CE" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3046" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "CE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3046" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "CE" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3046" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "CE" } delay_max: 1211 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3046" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "CE" } delay_max: 1165 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3046" port: "O" } sink { cell: "edb_top_inst/LUT__3047" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3108" port: "I[2]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3110" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3112" port: "I[0]" } delay_max: 2433 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3209" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3211" port: "I[0]" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3217" port: "I[0]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3218" port: "I[0]" } delay_max: 2442 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3223" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3226" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3231" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3234" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3235" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3240" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3244" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3245" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3249" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3250" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3254" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3257" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3260" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3263" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3282" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3285" port: "I[2]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3288" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3291" port: "I[0]" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3296" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3299" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3302" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3308" port: "I[2]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3311" port: "I[2]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3317" port: "I[2]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3320" port: "I[2]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3323" port: "I[2]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3326" port: "I[2]" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3332" port: "I[2]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3335" port: "I[2]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3338" port: "I[2]" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3341" port: "I[2]" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3347" port: "I[2]" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[43]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3294" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3753" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3772" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3805" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3842" port: "I[0]" } delay_max: 1457 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3209" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3504" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3505" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[2]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3219" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[3]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3223" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3226" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[5]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3231" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[6]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3234" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[7]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3240" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3244" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[9]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3249" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3254" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[11]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3257" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[12]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3260" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[13]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3263" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[14]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3267" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[15]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3269" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[16]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3272" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[17]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3275" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[18]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3278" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[19]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3280" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[20]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3282" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[21]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3285" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[22]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3288" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[23]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3293" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[24]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3296" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[25]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3299" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[26]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3302" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[27]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3305" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[28]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3308" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3311" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[30]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3314" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[31]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3317" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[32]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3320" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[33]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3323" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[34]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3326" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[35]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3329" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[36]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3332" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[37]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3335" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[38]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3338" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[39]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3341" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3344" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3347" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3350" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3353" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[44]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3357" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3360" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "I[1]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[46]~FF" port: "I[1]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "I[1]" } delay_max: 1732 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[2]" } delay_max: 1918 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "I[1]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "I[1]" } delay_max: 1662 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3364" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[47]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[2]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "I[1]" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3366" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "I[1]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[48]~FF" port: "I[1]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "I[1]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[2]" } delay_max: 1952 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "I[1]" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "I[1]" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3369" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[49]~FF" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "I[0]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "I[1]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "I[1]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3371" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[50]~FF" port: "I[1]" } delay_max: 1237 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "I[1]" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "I[0]" } delay_max: 1628 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "I[1]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3008" port: "I[1]" } delay_max: 1905 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3374" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[51]~FF" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "I[1]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "I[0]" } delay_max: 1444 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3008" port: "I[3]" } delay_max: 1707 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3376" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[52]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "I[1]" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "I[0]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "I[1]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "I[1]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3009" port: "I[1]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3379" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[53]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "I[0]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3009" port: "I[3]" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3382" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "I[1]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[54]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "I[0]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "I[1]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3011" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3384" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "I[1]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[55]~FF" port: "I[1]" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "I[1]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "I[1]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3011" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3387" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[56]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "I[0]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "I[1]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3010" port: "I[1]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3390" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[57]~FF" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3006" port: "I[1]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3393" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[58]~FF" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "I[0]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3003" port: "I[1]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3396" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3399" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3402" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3404" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3407" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3212" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3508" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3624" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3629" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3216" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3508" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3625" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3222" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3508" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3623" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3227" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3509" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3626" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3630" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3230" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3509" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3627" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3633" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3635" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3235" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3509" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3627" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3633" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3239" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3509" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3634" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3245" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3511" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3552" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3631" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3650" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3250" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3510" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3553" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3650" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3255" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3510" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3550" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3650" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3258" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3510" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3651" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3261" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3510" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3649" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3264" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3512" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3577" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3620" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3628" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3266" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3512" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3574" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3576" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3620" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3269" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3512" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3574" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3621" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3271" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3512" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3575" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3274" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3514" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3515" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3617" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3619" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3637" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3277" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3513" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3515" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3617" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3637" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3280" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3515" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3617" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3638" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3283" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3515" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3618" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3286" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3516" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3652" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3289" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3518" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3590" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3639" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3642" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3293" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3518" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3589" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3642" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3297" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3518" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3645" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3300" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3518" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3644" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3303" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3517" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3543" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3544" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3563" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3565" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3305" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3517" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3543" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3545" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3565" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3309" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3517" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3543" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3566" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3312" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3517" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3547" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3314" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3519" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3538" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3555" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3587" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3318" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3519" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3555" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3588" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3321" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3522" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3540" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3556" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3615" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3324" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3522" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3541" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3556" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3327" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3521" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3554" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3561" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3579" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3329" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3521" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3554" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3579" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3333" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3521" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3559" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3569" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3336" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3521" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3568" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3339" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3520" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3646" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3647" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3342" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3520" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3646" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3647" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3344" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3524" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3526" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3533" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3560" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3348" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3524" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3526" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3533" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3350" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3524" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3527" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3600" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3353" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3524" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3599" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3356" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3525" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3528" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3661" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3359" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3528" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3662" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3363" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3528" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3660" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3366" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3529" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3582" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3616" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3368" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3529" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3581" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3371" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3531" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3534" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3594" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3607" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3373" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3534" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3594" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3605" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3606" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3376" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3534" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3594" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3605" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3606" port: "I[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3378" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3534" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3595" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3597" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3381" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3535" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3585" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3603" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3614" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3384" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3536" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3585" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3603" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3386" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3584" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3602" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3611" port: "I[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3389" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3584" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3609" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3610" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3392" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3584" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3609" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3610" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3395" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3586" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3596" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3597" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3664" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3398" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3586" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3663" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3401" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3592" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3657" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3666" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3404" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3657" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3665" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3406" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3659" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3409" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3656" port: "I[0]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3775" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3784" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3786" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3775" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3787" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3775" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3785" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3776" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3782" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3788" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3776" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3783" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3776" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3781" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3778" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3779" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3774" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3779" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3780" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3780" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3789" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3790" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3789" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3789" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3789" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3790" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3735" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3736" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3738" port: "I[1]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3742" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3745" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3747" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3751" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3755" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3759" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3795" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3798" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3799" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3803" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3830" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3909" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3910" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3915" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3918" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3919" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3923" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3924" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3929" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3933" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3937" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3942" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3735" port: "I[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3736" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3740" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3741" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3743" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3744" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3747" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3749" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3751" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3755" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3759" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3762" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3794" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3803" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3815" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3817" port: "I[0]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3819" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3823" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3824" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3825" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3830" port: "I[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3913" port: "I[1]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3921" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3926" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3931" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3935" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3939" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3940" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3944" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3945" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3735" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3736" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3739" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3744" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3748" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3749" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3751" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3759" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3762" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3794" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3796" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3803" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3814" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3825" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3913" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3928" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3939" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3944" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3735" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3736" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3739" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3746" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3748" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3749" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3752" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3757" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3760" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3762" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3794" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3796" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3799" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3802" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3804" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3814" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3825" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3833" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3940" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3945" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i2" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3062" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i2" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i3" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3062" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i3" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i4" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3062" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i4" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i5" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3061" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i5" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i6" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3061" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i6" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i7" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3061" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i7" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i8" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3061" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i8" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i9" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3063" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i9" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i10" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3063" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i10" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i11" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3063" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i11" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i12" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3063" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i12" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i13" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3064" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i13" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i14" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3064" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i14" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i15" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3064" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i15" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3141" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3141" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_417/i1" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i16" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3143" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_417/i1" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i17" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3145" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i18" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_417/i2" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3147" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i19" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_417/i3" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3149" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i20" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_417/i4" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3151" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3010" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3042" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3054" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3056" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3057" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3058" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3125" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3126" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i21" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_417/i5" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3153" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2999" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3041" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3055" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3059" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i22" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_417/i6" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3155" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3001" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3041" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3055" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3059" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i23" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_417/i7" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3157" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3001" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3041" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3055" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3058" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i24" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_417/i8" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3159" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3000" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3041" port: "I[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3055" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3058" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i25" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_417/i9" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2995" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3031" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3045" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3071" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3072" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3074" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3076" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3957" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2994" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3031" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3043" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3071" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3072" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3074" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3076" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3957" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2994" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3031" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3045" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3071" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3072" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3074" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3076" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3957" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_419/i1" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3020" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3075" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_419/i1" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_419/i2" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3020" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3075" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_419/i2" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_419/i3" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3019" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3077" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_419/i3" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_419/i4" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3019" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3073" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_419/i4" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_419/i5" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3019" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3073" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_419/i5" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3023" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3069" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3181" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3023" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3069" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3183" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3181" port: "O" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3181" port: "O" } sink { cell: "edb_top_inst/LUT__3183" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3183" port: "O" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3023" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3069" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3183" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3022" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3186" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3023" port: "O" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3023" port: "O" } sink { cell: "edb_top_inst/LUT__3025" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3023" port: "O" } sink { cell: "edb_top_inst/LUT__3186" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3023" port: "O" } sink { cell: "edb_top_inst/LUT__3192" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3022" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3188" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3186" port: "O" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3186" port: "O" } sink { cell: "edb_top_inst/LUT__3188" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3022" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3190" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3188" port: "O" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3188" port: "O" } sink { cell: "edb_top_inst/LUT__3190" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3022" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3190" port: "O" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3021" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3194" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3192" port: "O" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3192" port: "O" } sink { cell: "edb_top_inst/LUT__3194" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3192" port: "O" } sink { cell: "edb_top_inst/LUT__3200" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3021" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3196" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3194" port: "O" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3194" port: "O" } sink { cell: "edb_top_inst/LUT__3196" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3021" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3198" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3196" port: "O" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3196" port: "O" } sink { cell: "edb_top_inst/LUT__3198" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3021" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3198" port: "O" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3024" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3202" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3200" port: "O" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3200" port: "O" } sink { cell: "edb_top_inst/LUT__3202" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3024" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3204" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3202" port: "O" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3202" port: "O" } sink { cell: "edb_top_inst/LUT__3204" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3024" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3206" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3204" port: "O" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3204" port: "O" } sink { cell: "edb_top_inst/LUT__3206" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3024" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3206" port: "O" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3213" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3224" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3228" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3232" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3237" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3242" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3247" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3252" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3255" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "I[1]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "I[3]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "I[0]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "I[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "I[3]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "I[0]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "I[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "I[1]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "I[3]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "I[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "I[1]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "I[3]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "I[1]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[3]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[1]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[1]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[1]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[3]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[1]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[3]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[3]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "I[3]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[0]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[0]" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[0]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[0]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[3]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[0]" } delay_max: 1551 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[3]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[0]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[0]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[0]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[0]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[0]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[3]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[0]" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[0]" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[0]" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[3]" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[0]" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[0]" } delay_max: 1751 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/LUT__3115" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/LUT__3117" port: "I[1]" } delay_max: 2680 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/LUT__3213" port: "I[2]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/LUT__3220" port: "I[3]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/LUT__3224" port: "I[3]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/LUT__3228" port: "I[2]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/LUT__3232" port: "I[3]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/LUT__3237" port: "I[2]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/LUT__3242" port: "I[2]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/LUT__3247" port: "I[2]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/LUT__3252" port: "I[2]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/LUT__3258" port: "I[3]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/LUT__3261" port: "I[3]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/LUT__3264" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/LUT__3312" port: "I[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/LUT__3342" port: "I[3]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/LUT__3348" port: "I[3]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3258" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3261" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3264" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3267" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "I[2]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "I[3]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "I[3]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "I[2]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "I[3]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "I[3]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "I[2]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[2]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[2]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[2]" } delay_max: 1462 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[2]" } delay_max: 1495 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "I[2]" } delay_max: 1533 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[3]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[3]" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[3]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[3]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[2]" } delay_max: 1439 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[3]" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[2]" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[3]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[3]" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[3]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[3]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[3]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[2]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[3]" } delay_max: 1759 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[3]" } delay_max: 1684 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[3]" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[2]" } delay_max: 1533 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[3]" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[3]" } delay_max: 1519 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "I[3]" } delay_max: 2198 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3116" port: "O" } sink { cell: "edb_top_inst/LUT__3117" port: "I[0]" } delay_max: 2680 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3269" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3272" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3275" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3278" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3280" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3283" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3286" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3289" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3294" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3297" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3303" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3306" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3309" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3312" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3315" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3318" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3321" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3324" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3327" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3330" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3333" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3336" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3339" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3342" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3345" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3351" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3354" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3357" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3360" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3364" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3366" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3369" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3371" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3374" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3376" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3379" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3382" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3384" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3387" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3390" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3393" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3396" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3399" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3402" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3404" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3407" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3219" port: "I[1]" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3267" port: "I[0]" } delay_max: 1946 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3269" port: "I[3]" } delay_max: 2438 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3272" port: "I[0]" } delay_max: 2442 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3275" port: "I[0]" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3278" port: "I[0]" } delay_max: 1902 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3280" port: "I[3]" } delay_max: 1946 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3293" port: "I[3]" } delay_max: 2234 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3305" port: "I[3]" } delay_max: 1973 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3314" port: "I[3]" } delay_max: 2227 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3329" port: "I[3]" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3344" port: "I[3]" } delay_max: 1555 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3350" port: "I[3]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3353" port: "I[3]" } delay_max: 1767 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3357" port: "I[0]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3360" port: "I[0]" } delay_max: 1940 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3364" port: "I[0]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3366" port: "I[3]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3369" port: "I[0]" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3371" port: "I[3]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3374" port: "I[0]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3376" port: "I[3]" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3379" port: "I[0]" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3382" port: "I[0]" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3384" port: "I[3]" } delay_max: 1522 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3387" port: "I[0]" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3390" port: "I[0]" } delay_max: 1732 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3393" port: "I[0]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3396" port: "I[0]" } delay_max: 1596 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3399" port: "I[0]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3402" port: "I[0]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3404" port: "I[3]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3407" port: "I[0]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3409" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3414" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3414" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3414" port: "O" } sink { cell: "edb_top_inst/LUT__3415" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3414" port: "O" } sink { cell: "edb_top_inst/LUT__3418" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3413" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3413" port: "O" } sink { cell: "edb_top_inst/LUT__3415" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3015" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3016" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3026" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3032" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3035" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3038" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3044" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3079" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3081" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3091" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3092" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3096" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3099" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3411" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3417" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3423" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3429" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3430" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3431" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3958" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3415" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3081" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3081" port: "O" } sink { cell: "edb_top_inst/LUT__3084" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3081" port: "O" } sink { cell: "edb_top_inst/LUT__3093" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3417" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3418" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3017" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3036" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3037" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3044" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3068" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3087" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3088" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3094" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3100" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3119" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3413" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3958" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3025" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3025" port: "O" } sink { cell: "edb_top_inst/LUT__3026" port: "I[2]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3025" port: "O" } sink { cell: "edb_top_inst/LUT__3081" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3025" port: "O" } sink { cell: "edb_top_inst/LUT__3090" port: "I[0]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3025" port: "O" } sink { cell: "edb_top_inst/LUT__3415" port: "I[0]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3025" port: "O" } sink { cell: "edb_top_inst/LUT__3418" port: "I[0]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3025" port: "O" } sink { cell: "edb_top_inst/LUT__3420" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3032" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3032" port: "O" } sink { cell: "edb_top_inst/LUT__3034" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3032" port: "O" } sink { cell: "edb_top_inst/LUT__3068" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3032" port: "O" } sink { cell: "edb_top_inst/LUT__3086" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3032" port: "O" } sink { cell: "edb_top_inst/LUT__3114" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3032" port: "O" } sink { cell: "edb_top_inst/LUT__3120" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3032" port: "O" } sink { cell: "edb_top_inst/LUT__3418" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3420" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3017" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3036" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3037" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3044" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3068" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3080" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3086" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3088" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3094" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3100" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3120" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3413" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3958" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3008" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "CE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "CE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "CE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "CE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "CE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "CE" } delay_max: 1530 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "CE" } delay_max: 1530 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "CE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "CE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "CE" } delay_max: 1166 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "CE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "CE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3424" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "CE" } delay_max: 1164 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3008" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3014" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3429" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3009" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3009" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3011" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3011" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3010" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3431" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3431" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3431" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3431" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3431" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3431" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3431" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3431" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3431" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3431" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3431" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3431" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3431" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3431" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3006" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3003" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3003" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3004" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3004" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3005" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3005" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3006" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3010" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2999" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3001" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3001" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3000" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3000" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2998" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2998" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2999" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2993" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2996" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2996" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2995" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2995" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2994" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2994" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2993" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[2]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3469" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3477" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3470" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3478" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3471" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3478" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3472" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3479" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3473" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3476" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3474" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3476" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[8]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3477" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3465" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3464" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3464" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3463" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3463" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3465" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3464" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3504" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3505" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3469" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3477" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3470" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3478" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3471" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3478" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3472" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3479" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3473" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3476" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3474" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3476" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3477" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3483" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3483" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3474" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3481" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3482" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3476" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3477" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3478" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3479" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3481" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3482" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3488" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3481" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3504" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3505" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3483" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3486" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3486" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3484" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3484" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3485" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3485" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3483" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3486" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3486" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3484" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3484" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3485" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3485" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3506" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[0]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[1]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[2]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[3]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[4]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[5]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[6]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[7]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[8]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[9]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[10]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[11]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[12]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[13]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[14]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[15]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[16]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[17]~FF" port: "CE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[18]~FF" port: "CE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[19]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[20]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[21]~FF" port: "CE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[22]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[23]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[24]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[25]~FF" port: "CE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[26]~FF" port: "CE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[27]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[28]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[29]~FF" port: "CE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[30]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[31]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[32]~FF" port: "CE" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[33]~FF" port: "CE" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[34]~FF" port: "CE" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[35]~FF" port: "CE" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[36]~FF" port: "CE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[37]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[38]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[39]~FF" port: "CE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[40]~FF" port: "CE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[41]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[42]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[43]~FF" port: "CE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[44]~FF" port: "CE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[45]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[46]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[47]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[48]~FF" port: "CE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[49]~FF" port: "CE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[50]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[51]~FF" port: "CE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[52]~FF" port: "CE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[53]~FF" port: "CE" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[54]~FF" port: "CE" } delay_max: 1662 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[55]~FF" port: "CE" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[56]~FF" port: "CE" } delay_max: 2146 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[57]~FF" port: "CE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[58]~FF" port: "CE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[59]~FF" port: "CE" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[60]~FF" port: "CE" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[61]~FF" port: "CE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[62]~FF" port: "CE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[63]~FF" port: "CE" } delay_max: 1938 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3670" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3629" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i1" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[0]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[1]~FF" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[2]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[3]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[4]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[5]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[6]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[7]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[8]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[9]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[10]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[11]~FF" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[12]~FF" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[13]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[14]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[15]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[16]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[17]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[18]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[19]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[20]~FF" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[21]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[22]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[23]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[24]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[25]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[26]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[27]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[28]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[29]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[30]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[31]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[32]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[33]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[34]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[35]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[36]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[37]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[38]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[39]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[40]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[41]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[42]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[43]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[44]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[45]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[46]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[47]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[48]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[49]~FF" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[50]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[51]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[52]~FF" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[53]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[54]~FF" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[55]~FF" port: "I[0]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[56]~FF" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[57]~FF" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[58]~FF" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[59]~FF" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[60]~FF" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[61]~FF" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[62]~FF" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[63]~FF" port: "I[0]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__3670" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[0]~FF" port: "RE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/ts_trigger~FF" port: "RE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[1]~FF" port: "RE" } delay_max: 1275 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[2]~FF" port: "RE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[3]~FF" port: "RE" } delay_max: 1275 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[4]~FF" port: "RE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[5]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[6]~FF" port: "RE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[7]~FF" port: "RE" } delay_max: 1514 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[8]~FF" port: "RE" } delay_max: 1514 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[9]~FF" port: "RE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[10]~FF" port: "RE" } delay_max: 1275 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[11]~FF" port: "RE" } delay_max: 1275 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[12]~FF" port: "RE" } delay_max: 1514 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[13]~FF" port: "RE" } delay_max: 1275 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[14]~FF" port: "RE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[15]~FF" port: "RE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[16]~FF" port: "RE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[17]~FF" port: "RE" } delay_max: 1481 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[18]~FF" port: "RE" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[19]~FF" port: "RE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[20]~FF" port: "RE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[21]~FF" port: "RE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[22]~FF" port: "RE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[23]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[24]~FF" port: "RE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[25]~FF" port: "RE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[26]~FF" port: "RE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[27]~FF" port: "RE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[28]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[29]~FF" port: "RE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[30]~FF" port: "RE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[31]~FF" port: "RE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[32]~FF" port: "RE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[33]~FF" port: "RE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[34]~FF" port: "RE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[35]~FF" port: "RE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[36]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[37]~FF" port: "RE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[38]~FF" port: "RE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[39]~FF" port: "RE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[40]~FF" port: "RE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[41]~FF" port: "RE" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[42]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[43]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[44]~FF" port: "RE" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[45]~FF" port: "RE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[46]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[47]~FF" port: "RE" } delay_max: 1945 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[48]~FF" port: "RE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[49]~FF" port: "RE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[50]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[51]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[52]~FF" port: "RE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[53]~FF" port: "RE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[54]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[55]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[56]~FF" port: "RE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[57]~FF" port: "RE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[58]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[59]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[60]~FF" port: "RE" } delay_max: 1945 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[61]~FF" port: "RE" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[62]~FF" port: "RE" } delay_max: 1939 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[63]~FF" port: "RE" } delay_max: 1662 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3670" port: "O" } sink { cell: "edb_top_inst/la0/ts_trigger~FF" port: "CE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3734" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i1" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[1]~FF" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3629" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i1" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i2" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[2]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3625" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i2" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i3" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[3]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3623" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i3" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i4" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[4]~FF" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3630" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i4" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i5" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[5]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3635" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i5" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i6" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[6]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3627" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i6" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i7" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[7]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3634" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i7" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i8" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[8]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3631" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i8" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i9" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[9]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3553" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i9" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i10" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[10]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3550" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i10" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i11" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[11]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3651" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i11" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i12" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[12]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3649" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i12" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i13" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[13]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3628" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i13" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i14" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[14]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3576" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i14" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i15" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[15]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3621" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i15" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i16" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[16]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3575" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i16" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i17" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[17]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3619" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i17" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i18" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[18]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3513" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i18" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i19" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[19]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3638" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i19" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i20" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[20]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3618" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i20" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i21" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[21]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3652" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i21" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i22" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[22]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3639" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i22" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i23" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[23]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3589" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i23" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i24" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[24]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3645" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i24" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i25" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[25]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3644" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i25" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i26" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[26]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3563" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i26" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i27" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[27]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3545" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i27" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i28" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[28]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3566" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i28" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i29" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[29]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3547" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i29" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i30" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[30]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3538" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i30" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i31" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[31]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3588" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i31" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i32" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[32]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3615" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i32" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i33" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[33]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3541" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i33" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i34" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[34]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3561" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i34" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i35" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[35]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3579" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i35" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i36" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[36]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3559" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i36" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i37" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[37]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3568" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i37" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i38" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[38]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3646" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3647" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i38" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i39" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[39]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3646" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3647" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i39" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i40" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[40]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3560" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i40" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i41" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[41]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3533" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i41" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i42" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[42]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3527" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i42" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i43" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[43]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3599" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i43" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i44" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[44]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3525" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i44" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i45" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[45]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3662" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i45" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i46" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[46]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3660" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i46" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i47" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[47]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3616" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i47" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i48" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[48]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3581" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i48" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i49" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[49]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3531" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i49" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i50" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[50]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3605" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3606" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i50" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i51" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[51]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3605" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3606" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i51" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i52" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[52]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3595" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3597" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i52" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i53" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[53]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3614" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i53" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i54" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[54]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3536" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i54" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i55" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[55]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3602" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3611" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i55" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i56" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[56]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3609" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3610" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i56" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i57" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[57]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3609" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3610" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i57" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i58" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[58]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3596" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3597" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i58" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i59" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[59]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3663" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i59" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i60" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[60]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3592" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i60" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i61" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[61]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3665" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i61" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i62" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[62]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3659" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i62" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i63" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[63]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3656" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i63" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3839" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3839" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3767" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3850" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3854" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3101" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3208" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3215" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3766" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3837" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3847" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3848" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3852" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3854" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3867" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3868" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3870" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3873" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3875" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3878" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3879" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3884" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3889" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/ts_resetn~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/ts_resetn~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3848" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3872" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3734" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3848" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3872" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3857" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3857" port: "O" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "I[1]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3857" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3857" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "CE" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3857" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "CE" } delay_max: 1201 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3857" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3857" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3857" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3857" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3857" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "CE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3857" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "CE" } delay_max: 1211 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3857" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "CE" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3857" port: "O" } sink { cell: "edb_top_inst/LUT__3881" port: "I[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3858" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3858" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3858" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3858" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "CE" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3858" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "CE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3858" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "CE" } delay_max: 1164 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3858" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3858" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "CE" } delay_max: 1408 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3858" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3858" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "CE" } delay_max: 1269 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3858" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3881" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3881" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3115" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3858" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3883" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3860" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "RE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3862" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3864" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "RE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3101" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3208" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3215" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3849" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3851" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3852" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3864" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3868" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3877" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3884" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3865" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3868" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3870" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3101" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3208" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3215" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3839" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3849" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3851" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3852" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3861" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3868" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3878" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3876" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3101" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3208" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3215" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3838" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3839" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3847" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3851" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3853" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3861" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3866" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3867" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3869" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3875" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3877" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3878" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3889" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3875" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3879" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3881" port: "O" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3014" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3018" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3029" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3082" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3857" port: "I[0]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3893" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3894" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3895" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3896" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3897" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3898" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3899" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3900" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3901" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3902" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3213" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3220" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3224" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3228" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3232" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3237" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3242" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3247" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3252" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3858" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3860" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3883" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3883" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3784" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3903" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3906" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3909" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__3890" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "RE" } delay_max: 1619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "RE" } delay_max: 1619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "RE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "RE" } delay_max: 1425 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "RE" } delay_max: 1619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "RE" } delay_max: 1619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "RE" } delay_max: 1413 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "RE" } delay_max: 1412 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "RE" } delay_max: 1619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "RE" } delay_max: 1619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "RE" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "RE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "RE" } delay_max: 1514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "RE" } delay_max: 1514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "RE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "RE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "RE" } delay_max: 1523 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "RE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "RE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/LUT__3890" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/LUT__3891" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3885" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3885" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3885" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "CE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3885" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3885" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3885" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "CE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3885" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3885" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3885" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "CE" } delay_max: 1530 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3885" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3885" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "CE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3885" port: "O" } sink { cell: "edb_top_inst/LUT__3887" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "RE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "RE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "RE" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "RE" } delay_max: 1244 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "RE" } delay_max: 1244 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "RE" } delay_max: 1244 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "RE" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "RE" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "RE" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "RE" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "RE" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "RE" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "RE" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "RE" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "RE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "RE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "RE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "RE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "RE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "RE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "RE" } delay_max: 1231 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "RE" } delay_max: 1231 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "RE" } delay_max: 1231 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "RE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "CE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "CE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "CE" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "CE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "CE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "CE" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "CE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/LUT__3887" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3223" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_99/i1" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "CE" } delay_max: 1945 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "CE" } delay_max: 1231 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "CE" } delay_max: 1474 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "CE" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "CE" } delay_max: 1474 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "CE" } delay_max: 1441 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "CE" } delay_max: 1441 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "CE" } delay_max: 1441 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "CE" } delay_max: 1441 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "CE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "CE" } delay_max: 1165 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "CE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "CE" } delay_max: 1530 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "CE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3892" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3816" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3832" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3842" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_97/i1" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3784" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3906" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3910" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3918" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3787" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3909" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3914" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3919" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3785" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3914" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3918" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3924" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3788" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3919" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3929" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3783" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3924" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3933" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3781" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3929" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3937" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3778" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3933" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3942" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3774" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3937" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3780" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3942" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3226" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_99/i1" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3231" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_99/i1" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3234" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3240" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3244" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3249" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3254" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3257" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3260" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3263" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[8]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WDATA[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WDATA[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WDATA[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WDATA[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3822" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3822" port: "O" } sink { cell: "edb_top_inst/LUT__3836" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3822" port: "O" } sink { cell: "edb_top_inst/LUT__3838" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3822" port: "O" } sink { cell: "edb_top_inst/LUT__3853" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3822" port: "O" } sink { cell: "edb_top_inst/LUT__3866" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3822" port: "O" } sink { cell: "edb_top_inst/LUT__3877" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3887" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3887" port: "O" } sink { cell: "edb_top_inst/LUT__3891" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WDATA[8]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3803" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3803" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3803" port: "O" } sink { cell: "edb_top_inst/LUT__3804" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3803" port: "O" } sink { cell: "edb_top_inst/LUT__3833" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3762" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3762" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3762" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3762" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3762" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3762" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3762" port: "O" } sink { cell: "edb_top_inst/LUT__3763" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3762" port: "O" } sink { cell: "edb_top_inst/LUT__3813" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3762" port: "O" } sink { cell: "edb_top_inst/LUT__3913" port: "I[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3904" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3904" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WADDR[10]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[10]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3751" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3751" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3751" port: "O" } sink { cell: "edb_top_inst/LUT__3752" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3751" port: "O" } sink { cell: "edb_top_inst/LUT__3802" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3907" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3907" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WADDR[11]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[11]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3825" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3825" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3825" port: "O" } sink { cell: "edb_top_inst/LUT__3826" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3911" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3911" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WADDR[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3913" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3913" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3913" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3913" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3913" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3913" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3913" port: "O" } sink { cell: "edb_top_inst/LUT__3928" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3916" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3916" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WADDR[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3756" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3756" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3756" port: "O" } sink { cell: "edb_top_inst/LUT__3758" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3921" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3921" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WADDR[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3755" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3755" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3755" port: "O" } sink { cell: "edb_top_inst/LUT__3756" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3926" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3926" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WADDR[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3928" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3928" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3931" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3931" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WADDR[4]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[4]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3738" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3738" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3738" port: "O" } sink { cell: "edb_top_inst/LUT__3740" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3738" port: "O" } sink { cell: "edb_top_inst/LUT__3750" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3738" port: "O" } sink { cell: "edb_top_inst/LUT__3760" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3738" port: "O" } sink { cell: "edb_top_inst/LUT__3762" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3738" port: "O" } sink { cell: "edb_top_inst/LUT__3815" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3738" port: "O" } sink { cell: "edb_top_inst/LUT__3818" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3738" port: "O" } sink { cell: "edb_top_inst/LUT__3823" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3738" port: "O" } sink { cell: "edb_top_inst/LUT__3825" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3738" port: "O" } sink { cell: "edb_top_inst/LUT__3928" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3794" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3794" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3794" port: "O" } sink { cell: "edb_top_inst/LUT__3795" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3794" port: "O" } sink { cell: "edb_top_inst/LUT__3808" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3935" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3935" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WADDR[5]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[5]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3759" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3759" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3759" port: "O" } sink { cell: "edb_top_inst/LUT__3761" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3759" port: "O" } sink { cell: "edb_top_inst/LUT__3813" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3759" port: "O" } sink { cell: "edb_top_inst/LUT__3833" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3940" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3940" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WADDR[6]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[6]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3795" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3795" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3795" port: "O" } sink { cell: "edb_top_inst/LUT__3797" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3795" port: "O" } sink { cell: "edb_top_inst/LUT__3827" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3945" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3945" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WADDR[7]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[7]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3893" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3894" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3895" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3896" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3897" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3898" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3899" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3900" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3901" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3902" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3820" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3832" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3842" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_97/i1" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3818" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3826" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3840" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_97/i1" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3817" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3824" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3840" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3819" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3828" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3830" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3844" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3820" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3828" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3831" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3841" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3815" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3824" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3845" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3817" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3826" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3844" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3813" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3833" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3845" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3814" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3827" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3841" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3813" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3827" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3106" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3110" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3111" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3103" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3107" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3109" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3111" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3105" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3105" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3000" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3047" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3103" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2998" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3049" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3122" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3123" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3103" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2998" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3048" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3123" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3103" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2999" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3047" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3102" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3043" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2993" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3102" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2996" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3043" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3102" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2996" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3043" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3102" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3296" port: "I[0]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3737" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3772" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3842" port: "I[3]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3299" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3750" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3770" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3840" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3302" port: "I[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3741" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3771" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3805" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3840" port: "I[3]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3306" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3743" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3770" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3844" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3308" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3737" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3770" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3841" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3311" port: "I[0]" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3740" port: "I[3]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3770" port: "I[3]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3845" port: "I[1]" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3315" port: "I[1]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3741" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3771" port: "I[1]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3810" port: "I[3]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3844" port: "I[3]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3317" port: "I[0]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3761" port: "I[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3772" port: "I[2]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3810" port: "I[2]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3845" port: "I[3]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3320" port: "I[0]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3748" port: "I[3]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3772" port: "I[3]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3797" port: "I[0]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3841" port: "I[3]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3323" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3763" port: "I[2]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3769" port: "I[0]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3797" port: "I[1]" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3326" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3758" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3769" port: "I[1]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3806" port: "I[1]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3330" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3758" port: "I[2]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3769" port: "I[2]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3801" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3332" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3746" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3768" port: "I[0]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3800" port: "I[3]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3335" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3761" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3768" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3798" port: "I[3]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3799" port: "I[2]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3338" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3746" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3768" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3802" port: "I[2]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3341" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3752" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3768" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3804" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3959" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "CE" } delay_max: 1231 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3959" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3959" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "CE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3959" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "CE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3028" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "CE" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "CE" } delay_max: 1768 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "CE" } delay_max: 1731 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "CE" } delay_max: 1731 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "CE" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "CE" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "CE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "CE" } delay_max: 1687 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "CE" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "CE" } delay_max: 1442 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "CE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "CE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "CE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "CE" } delay_max: 1768 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "CE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "CE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "CE" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "CE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "CE" } delay_max: 1523 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "CE" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "CE" } delay_max: 1926 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "CE" } delay_max: 1934 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "CE" } delay_max: 1982 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "CE" } delay_max: 1941 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "CE" } delay_max: 2186 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "CE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "CE" } delay_max: 2177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "CE" } delay_max: 2189 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "CE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "CE" } delay_max: 1413 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "CE" } delay_max: 1413 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "CE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "CE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "CE" } delay_max: 1622 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "CE" } delay_max: 1910 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "CE" } delay_max: 1624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "CE" } delay_max: 1910 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "CE" } delay_max: 1910 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "CE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "CE" } delay_max: 1951 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "CE" } delay_max: 1436 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "CE" } delay_max: 1941 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "CE" } delay_max: 2146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "CE" } delay_max: 1944 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "CE" } delay_max: 2071 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "CE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "CE" } delay_max: 2322 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "CE" } delay_max: 1944 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "CE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "CE" } delay_max: 2298 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "CE" } delay_max: 1876 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "CE" } delay_max: 1951 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "CE" } delay_max: 2808 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "CE" } delay_max: 2158 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "CE" } delay_max: 2492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "CE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "CE" } delay_max: 2573 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "CE" } delay_max: 1413 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "CE" } delay_max: 1444 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "CE" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "CE" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "CE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "CE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "CE" } delay_max: 1269 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "CE" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "CE" } delay_max: 1418 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "CE" } delay_max: 1211 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "CE" } delay_max: 1231 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3028" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3028" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3028" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3033" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3092" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3959" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2993" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "jtag_inst1_TDI" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "jtag_inst1_TDI" port: "inpad" } sink { cell: "edb_top_inst/LUT__3429" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "clk" port: "inpad" } sink { cell: "CLKBUF__0" port: "IO_in" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__6480" port: "O" } sink { cell: "tx" port: "outpad" } delay_max: 4681 delay_min: 0  }
route { driver { cell: "jtag_inst1_CAPTURE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3030" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "jtag_inst1_CAPTURE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3093" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "jtag_inst1_CAPTURE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3116" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "jtag_inst1_CAPTURE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3411" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "jtag_inst1_SEL" port: "inpad" } sink { cell: "edb_top_inst/LUT__3959" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "jtag_inst1_SEL" port: "inpad" } sink { cell: "edb_top_inst/LUT__3960" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "jtag_inst1_SHIFT" port: "inpad" } sink { cell: "edb_top_inst/LUT__3119" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "jtag_inst1_SHIFT" port: "inpad" } sink { cell: "edb_top_inst/LUT__3960" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "jtag_inst1_TCK" port: "inpad" } sink { cell: "CLKBUF__1" port: "IO_in" } delay_max: 3533 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3027" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3029" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3033" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3082" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3091" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3092" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3411" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3414" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3417" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3420" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3959" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3039" port: "O" } sink { cell: "jtag_inst1_TDO" port: "outpad" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2994" port: "O" } sink { cell: "edb_top_inst/LUT__2997" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2995" port: "O" } sink { cell: "edb_top_inst/LUT__2997" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2996" port: "O" } sink { cell: "edb_top_inst/LUT__2997" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2993" port: "O" } sink { cell: "edb_top_inst/LUT__2997" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2997" port: "O" } sink { cell: "edb_top_inst/LUT__3013" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2998" port: "O" } sink { cell: "edb_top_inst/LUT__3002" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2999" port: "O" } sink { cell: "edb_top_inst/LUT__3002" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3000" port: "O" } sink { cell: "edb_top_inst/LUT__3002" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3001" port: "O" } sink { cell: "edb_top_inst/LUT__3002" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3002" port: "O" } sink { cell: "edb_top_inst/LUT__3013" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3003" port: "O" } sink { cell: "edb_top_inst/LUT__3007" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3004" port: "O" } sink { cell: "edb_top_inst/LUT__3007" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3005" port: "O" } sink { cell: "edb_top_inst/LUT__3007" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3006" port: "O" } sink { cell: "edb_top_inst/LUT__3007" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3007" port: "O" } sink { cell: "edb_top_inst/LUT__3013" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3008" port: "O" } sink { cell: "edb_top_inst/LUT__3012" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3009" port: "O" } sink { cell: "edb_top_inst/LUT__3012" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3010" port: "O" } sink { cell: "edb_top_inst/LUT__3012" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3011" port: "O" } sink { cell: "edb_top_inst/LUT__3012" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3012" port: "O" } sink { cell: "edb_top_inst/LUT__3013" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3013" port: "O" } sink { cell: "edb_top_inst/LUT__3015" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3014" port: "O" } sink { cell: "edb_top_inst/LUT__3015" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3015" port: "O" } sink { cell: "edb_top_inst/LUT__3039" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3016" port: "O" } sink { cell: "edb_top_inst/LUT__3018" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3016" port: "O" } sink { cell: "edb_top_inst/LUT__3082" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3016" port: "O" } sink { cell: "edb_top_inst/LUT__3412" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3017" port: "O" } sink { cell: "edb_top_inst/LUT__3018" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3017" port: "O" } sink { cell: "edb_top_inst/LUT__3082" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3017" port: "O" } sink { cell: "edb_top_inst/LUT__3083" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3018" port: "O" } sink { cell: "edb_top_inst/LUT__3039" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3019" port: "O" } sink { cell: "edb_top_inst/LUT__3026" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3020" port: "O" } sink { cell: "edb_top_inst/LUT__3026" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3021" port: "O" } sink { cell: "edb_top_inst/LUT__3025" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3021" port: "O" } sink { cell: "edb_top_inst/LUT__3070" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3021" port: "O" } sink { cell: "edb_top_inst/LUT__3200" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3022" port: "O" } sink { cell: "edb_top_inst/LUT__3025" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3022" port: "O" } sink { cell: "edb_top_inst/LUT__3070" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3022" port: "O" } sink { cell: "edb_top_inst/LUT__3192" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3024" port: "O" } sink { cell: "edb_top_inst/LUT__3025" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3024" port: "O" } sink { cell: "edb_top_inst/LUT__3070" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3026" port: "O" } sink { cell: "edb_top_inst/LUT__3027" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3027" port: "O" } sink { cell: "edb_top_inst/LUT__3036" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3028" port: "O" } sink { cell: "edb_top_inst/LUT__3030" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3028" port: "O" } sink { cell: "edb_top_inst/LUT__3034" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3028" port: "O" } sink { cell: "edb_top_inst/LUT__3039" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3028" port: "O" } sink { cell: "edb_top_inst/LUT__3046" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3028" port: "O" } sink { cell: "edb_top_inst/LUT__3093" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3028" port: "O" } sink { cell: "edb_top_inst/LUT__3116" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3028" port: "O" } sink { cell: "edb_top_inst/LUT__3119" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3028" port: "O" } sink { cell: "edb_top_inst/LUT__3411" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3029" port: "O" } sink { cell: "edb_top_inst/LUT__3030" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3029" port: "O" } sink { cell: "edb_top_inst/LUT__3412" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3030" port: "O" } sink { cell: "edb_top_inst/LUT__3035" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3031" port: "O" } sink { cell: "edb_top_inst/LUT__3034" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3033" port: "O" } sink { cell: "edb_top_inst/LUT__3034" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3033" port: "O" } sink { cell: "edb_top_inst/LUT__3046" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3034" port: "O" } sink { cell: "edb_top_inst/LUT__3035" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3034" port: "O" } sink { cell: "edb_top_inst/LUT__3067" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3034" port: "O" } sink { cell: "edb_top_inst/LUT__3086" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3035" port: "O" } sink { cell: "edb_top_inst/LUT__3036" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3037" port: "O" } sink { cell: "edb_top_inst/LUT__3038" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3037" port: "O" } sink { cell: "edb_top_inst/LUT__3097" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3037" port: "O" } sink { cell: "edb_top_inst/LUT__3414" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3037" port: "O" } sink { cell: "edb_top_inst/LUT__3423" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3038" port: "O" } sink { cell: "edb_top_inst/LUT__3039" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3041" port: "O" } sink { cell: "edb_top_inst/LUT__3042" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3041" port: "O" } sink { cell: "edb_top_inst/LUT__3054" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3041" port: "O" } sink { cell: "edb_top_inst/LUT__3057" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3041" port: "O" } sink { cell: "edb_top_inst/LUT__3125" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3041" port: "O" } sink { cell: "edb_top_inst/LUT__3126" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/LUT__3050" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/LUT__3122" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/LUT__3124" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3043" port: "O" } sink { cell: "edb_top_inst/LUT__3047" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3045" port: "O" } sink { cell: "edb_top_inst/LUT__3046" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3047" port: "O" } sink { cell: "edb_top_inst/LUT__3048" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3047" port: "O" } sink { cell: "edb_top_inst/LUT__3123" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3048" port: "O" } sink { cell: "edb_top_inst/LUT__3049" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3048" port: "O" } sink { cell: "edb_top_inst/LUT__3122" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3055" port: "O" } sink { cell: "edb_top_inst/LUT__3056" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3058" port: "O" } sink { cell: "edb_top_inst/LUT__3059" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3061" port: "O" } sink { cell: "edb_top_inst/LUT__3065" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3062" port: "O" } sink { cell: "edb_top_inst/LUT__3065" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3063" port: "O" } sink { cell: "edb_top_inst/LUT__3065" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3064" port: "O" } sink { cell: "edb_top_inst/LUT__3065" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3068" port: "O" } sink { cell: "edb_top_inst/LUT__3084" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3069" port: "O" } sink { cell: "edb_top_inst/LUT__3070" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3070" port: "O" } sink { cell: "edb_top_inst/LUT__3080" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3070" port: "O" } sink { cell: "edb_top_inst/LUT__3083" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3071" port: "O" } sink { cell: "edb_top_inst/LUT__3073" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3071" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i3" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3072" port: "O" } sink { cell: "edb_top_inst/LUT__3073" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3072" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i4" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3073" port: "O" } sink { cell: "edb_top_inst/LUT__3078" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3074" port: "O" } sink { cell: "edb_top_inst/LUT__3075" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3074" port: "O" } sink { cell: "edb_top_inst/LUT__3077" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3075" port: "O" } sink { cell: "edb_top_inst/LUT__3078" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3076" port: "O" } sink { cell: "edb_top_inst/LUT__3077" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3076" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i1" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3077" port: "O" } sink { cell: "edb_top_inst/LUT__3078" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3078" port: "O" } sink { cell: "edb_top_inst/LUT__3079" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3078" port: "O" } sink { cell: "edb_top_inst/LUT__3090" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3078" port: "O" } sink { cell: "edb_top_inst/LUT__3099" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3078" port: "O" } sink { cell: "edb_top_inst/LUT__3114" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3079" port: "O" } sink { cell: "edb_top_inst/LUT__3080" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3079" port: "O" } sink { cell: "edb_top_inst/LUT__3088" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3079" port: "O" } sink { cell: "edb_top_inst/LUT__3420" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3080" port: "O" } sink { cell: "edb_top_inst/LUT__3084" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3082" port: "O" } sink { cell: "edb_top_inst/LUT__3083" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3082" port: "O" } sink { cell: "edb_top_inst/LUT__3087" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3082" port: "O" } sink { cell: "edb_top_inst/LUT__3114" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3082" port: "O" } sink { cell: "edb_top_inst/LUT__3418" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3083" port: "O" } sink { cell: "edb_top_inst/LUT__3084" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3084" port: "O" } sink { cell: "edb_top_inst/LUT__3085" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3084" port: "O" } sink { cell: "edb_top_inst/LUT__3857" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3086" port: "O" } sink { cell: "edb_top_inst/LUT__3087" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3087" port: "O" } sink { cell: "edb_top_inst/LUT__3088" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3087" port: "O" } sink { cell: "edb_top_inst/LUT__3100" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3090" port: "O" } sink { cell: "edb_top_inst/LUT__3091" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3090" port: "O" } sink { cell: "edb_top_inst/LUT__3417" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3092" port: "O" } sink { cell: "edb_top_inst/LUT__3093" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3096" port: "O" } sink { cell: "edb_top_inst/LUT__3097" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3096" port: "O" } sink { cell: "edb_top_inst/LUT__3424" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3099" port: "O" } sink { cell: "edb_top_inst/LUT__3100" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3101" port: "O" } sink { cell: "edb_top_inst/LUT__3108" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3102" port: "O" } sink { cell: "edb_top_inst/LUT__3104" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3103" port: "O" } sink { cell: "edb_top_inst/LUT__3104" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3104" port: "O" } sink { cell: "edb_top_inst/LUT__3106" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3104" port: "O" } sink { cell: "edb_top_inst/LUT__3110" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3104" port: "O" } sink { cell: "edb_top_inst/LUT__3111" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3105" port: "O" } sink { cell: "edb_top_inst/LUT__3106" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3105" port: "O" } sink { cell: "edb_top_inst/LUT__3109" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3105" port: "O" } sink { cell: "edb_top_inst/LUT__3111" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3106" port: "O" } sink { cell: "edb_top_inst/LUT__3107" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3108" port: "I[3]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3209" port: "I[3]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3217" port: "I[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3218" port: "I[1]" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3223" port: "I[3]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3226" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3231" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3236" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3241" port: "I[3]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3246" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3251" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3254" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3257" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3260" port: "I[3]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3263" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3282" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3285" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3288" port: "I[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3291" port: "I[1]" } delay_max: 1243 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3296" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3299" port: "I[3]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3302" port: "I[3]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3308" port: "I[3]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3311" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3317" port: "I[3]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3320" port: "I[3]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3323" port: "I[3]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3326" port: "I[3]" } delay_max: 1430 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3332" port: "I[3]" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3335" port: "I[3]" } delay_max: 1235 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3338" port: "I[3]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3341" port: "I[3]" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/LUT__3347" port: "I[3]" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3108" port: "O" } sink { cell: "edb_top_inst/LUT__3115" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3109" port: "O" } sink { cell: "edb_top_inst/LUT__3110" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3113" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3212" port: "I[0]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3216" port: "I[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3222" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3227" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3230" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3235" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3239" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3245" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3250" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3255" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3258" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3261" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3264" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3266" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3269" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3271" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3274" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3277" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3280" port: "I[0]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3283" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3286" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3289" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3293" port: "I[0]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3297" port: "I[0]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3300" port: "I[0]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3303" port: "I[0]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3305" port: "I[0]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3309" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3312" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3314" port: "I[0]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3318" port: "I[0]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3321" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3324" port: "I[0]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3327" port: "I[0]" } delay_max: 1265 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3329" port: "I[0]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3333" port: "I[0]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3336" port: "I[0]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3339" port: "I[0]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3342" port: "I[0]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3344" port: "I[0]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3348" port: "I[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3350" port: "I[0]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3353" port: "I[0]" } delay_max: 1243 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3356" port: "I[1]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3359" port: "I[1]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3363" port: "I[1]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3366" port: "I[0]" } delay_max: 1235 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3368" port: "I[0]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3371" port: "I[0]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3373" port: "I[0]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3376" port: "I[0]" } delay_max: 1759 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3378" port: "I[1]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3381" port: "I[1]" } delay_max: 1446 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3384" port: "I[0]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3386" port: "I[1]" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3389" port: "I[0]" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3392" port: "I[1]" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3395" port: "I[1]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3398" port: "I[1]" } delay_max: 1519 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3401" port: "I[0]" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3404" port: "I[0]" } delay_max: 1957 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3406" port: "I[1]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3409" port: "I[0]" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3111" port: "O" } sink { cell: "edb_top_inst/LUT__3112" port: "I[1]" } delay_max: 2473 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3111" port: "O" } sink { cell: "edb_top_inst/LUT__3211" port: "I[1]" } delay_max: 1709 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3111" port: "O" } sink { cell: "edb_top_inst/LUT__3216" port: "I[2]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3111" port: "O" } sink { cell: "edb_top_inst/LUT__3235" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3111" port: "O" } sink { cell: "edb_top_inst/LUT__3245" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3111" port: "O" } sink { cell: "edb_top_inst/LUT__3250" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3111" port: "O" } sink { cell: "edb_top_inst/LUT__3255" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3111" port: "O" } sink { cell: "edb_top_inst/LUT__3266" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3111" port: "O" } sink { cell: "edb_top_inst/LUT__3274" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3111" port: "O" } sink { cell: "edb_top_inst/LUT__3283" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3111" port: "O" } sink { cell: "edb_top_inst/LUT__3289" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3111" port: "O" } sink { cell: "edb_top_inst/LUT__3309" port: "I[2]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3111" port: "O" } sink { cell: "edb_top_inst/LUT__3324" port: "I[2]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3111" port: "O" } sink { cell: "edb_top_inst/LUT__3327" port: "I[2]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3111" port: "O" } sink { cell: "edb_top_inst/LUT__3333" port: "I[2]" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3111" port: "O" } sink { cell: "edb_top_inst/LUT__3336" port: "I[2]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3111" port: "O" } sink { cell: "edb_top_inst/LUT__3368" port: "I[2]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3111" port: "O" } sink { cell: "edb_top_inst/LUT__3373" port: "I[2]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3111" port: "O" } sink { cell: "edb_top_inst/LUT__3389" port: "I[2]" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3111" port: "O" } sink { cell: "edb_top_inst/LUT__3401" port: "I[2]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3112" port: "O" } sink { cell: "edb_top_inst/LUT__3113" port: "I[2]" } delay_max: 1719 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3112" port: "O" } sink { cell: "edb_top_inst/LUT__3227" port: "I[2]" } delay_max: 1936 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3112" port: "O" } sink { cell: "edb_top_inst/LUT__3241" port: "I[0]" } delay_max: 2367 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3112" port: "O" } sink { cell: "edb_top_inst/LUT__3286" port: "I[2]" } delay_max: 1719 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3112" port: "O" } sink { cell: "edb_top_inst/LUT__3297" port: "I[2]" } delay_max: 1512 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3112" port: "O" } sink { cell: "edb_top_inst/LUT__3300" port: "I[2]" } delay_max: 2024 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3112" port: "O" } sink { cell: "edb_top_inst/LUT__3303" port: "I[2]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3112" port: "O" } sink { cell: "edb_top_inst/LUT__3339" port: "I[2]" } delay_max: 1512 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3112" port: "O" } sink { cell: "edb_top_inst/LUT__3364" port: "I[2]" } delay_max: 1838 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3112" port: "O" } sink { cell: "edb_top_inst/LUT__3393" port: "I[2]" } delay_max: 2058 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3112" port: "O" } sink { cell: "edb_top_inst/LUT__3396" port: "I[2]" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3112" port: "O" } sink { cell: "edb_top_inst/LUT__3407" port: "I[2]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3113" port: "O" } sink { cell: "edb_top_inst/LUT__3115" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3119" port: "O" } sink { cell: "edb_top_inst/LUT__3120" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3123" port: "O" } sink { cell: "edb_top_inst/LUT__3124" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3123" port: "O" } sink { cell: "edb_top_inst/LUT__3125" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3123" port: "O" } sink { cell: "edb_top_inst/LUT__3126" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i16" port: "O" } sink { cell: "edb_top_inst/LUT__3141" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i17" port: "O" } sink { cell: "edb_top_inst/LUT__3143" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_417/i1" port: "O" } sink { cell: "edb_top_inst/LUT__3143" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_417/i2" port: "O" } sink { cell: "edb_top_inst/LUT__3145" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i18" port: "O" } sink { cell: "edb_top_inst/LUT__3145" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_417/i3" port: "O" } sink { cell: "edb_top_inst/LUT__3147" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i19" port: "O" } sink { cell: "edb_top_inst/LUT__3147" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_417/i4" port: "O" } sink { cell: "edb_top_inst/LUT__3149" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i20" port: "O" } sink { cell: "edb_top_inst/LUT__3149" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_417/i5" port: "O" } sink { cell: "edb_top_inst/LUT__3151" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i21" port: "O" } sink { cell: "edb_top_inst/LUT__3151" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_417/i6" port: "O" } sink { cell: "edb_top_inst/LUT__3153" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i22" port: "O" } sink { cell: "edb_top_inst/LUT__3153" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_417/i7" port: "O" } sink { cell: "edb_top_inst/LUT__3155" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i23" port: "O" } sink { cell: "edb_top_inst/LUT__3155" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_417/i8" port: "O" } sink { cell: "edb_top_inst/LUT__3157" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i24" port: "O" } sink { cell: "edb_top_inst/LUT__3157" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_417/i9" port: "O" } sink { cell: "edb_top_inst/LUT__3159" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i25" port: "O" } sink { cell: "edb_top_inst/LUT__3159" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3208" port: "O" } sink { cell: "edb_top_inst/LUT__3209" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3209" port: "O" } sink { cell: "edb_top_inst/LUT__3212" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3211" port: "O" } sink { cell: "edb_top_inst/LUT__3212" port: "I[3]" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3211" port: "O" } sink { cell: "edb_top_inst/LUT__3272" port: "I[2]" } delay_max: 1643 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3211" port: "O" } sink { cell: "edb_top_inst/LUT__3278" port: "I[2]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3211" port: "O" } sink { cell: "edb_top_inst/LUT__3294" port: "I[2]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3211" port: "O" } sink { cell: "edb_top_inst/LUT__3306" port: "I[2]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3211" port: "O" } sink { cell: "edb_top_inst/LUT__3315" port: "I[2]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3211" port: "O" } sink { cell: "edb_top_inst/LUT__3318" port: "I[2]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3211" port: "O" } sink { cell: "edb_top_inst/LUT__3321" port: "I[2]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3211" port: "O" } sink { cell: "edb_top_inst/LUT__3330" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3211" port: "O" } sink { cell: "edb_top_inst/LUT__3345" port: "I[2]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3211" port: "O" } sink { cell: "edb_top_inst/LUT__3351" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3211" port: "O" } sink { cell: "edb_top_inst/LUT__3354" port: "I[2]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3211" port: "O" } sink { cell: "edb_top_inst/LUT__3357" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3211" port: "O" } sink { cell: "edb_top_inst/LUT__3360" port: "I[2]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3211" port: "O" } sink { cell: "edb_top_inst/LUT__3379" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3211" port: "O" } sink { cell: "edb_top_inst/LUT__3382" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3211" port: "O" } sink { cell: "edb_top_inst/LUT__3387" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3211" port: "O" } sink { cell: "edb_top_inst/LUT__3399" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3211" port: "O" } sink { cell: "edb_top_inst/LUT__3409" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3212" port: "O" } sink { cell: "edb_top_inst/LUT__3213" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3215" port: "O" } sink { cell: "edb_top_inst/LUT__3217" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3215" port: "O" } sink { cell: "edb_top_inst/LUT__3892" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3215" port: "O" } sink { cell: "edb_top_inst/LUT__3893" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3215" port: "O" } sink { cell: "edb_top_inst/LUT__3894" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3215" port: "O" } sink { cell: "edb_top_inst/LUT__3895" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3215" port: "O" } sink { cell: "edb_top_inst/LUT__3896" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3215" port: "O" } sink { cell: "edb_top_inst/LUT__3897" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3215" port: "O" } sink { cell: "edb_top_inst/LUT__3898" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3215" port: "O" } sink { cell: "edb_top_inst/LUT__3899" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3215" port: "O" } sink { cell: "edb_top_inst/LUT__3900" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3215" port: "O" } sink { cell: "edb_top_inst/LUT__3901" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3215" port: "O" } sink { cell: "edb_top_inst/LUT__3902" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3216" port: "O" } sink { cell: "edb_top_inst/LUT__3217" port: "I[3]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3217" port: "O" } sink { cell: "edb_top_inst/LUT__3220" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3219" port: "O" } sink { cell: "edb_top_inst/LUT__3220" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3222" port: "O" } sink { cell: "edb_top_inst/LUT__3224" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3223" port: "O" } sink { cell: "edb_top_inst/LUT__3224" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3226" port: "O" } sink { cell: "edb_top_inst/LUT__3227" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3227" port: "O" } sink { cell: "edb_top_inst/LUT__3228" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3230" port: "O" } sink { cell: "edb_top_inst/LUT__3232" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3231" port: "O" } sink { cell: "edb_top_inst/LUT__3232" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3234" port: "O" } sink { cell: "edb_top_inst/LUT__3236" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3235" port: "O" } sink { cell: "edb_top_inst/LUT__3236" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3236" port: "O" } sink { cell: "edb_top_inst/LUT__3237" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3239" port: "O" } sink { cell: "edb_top_inst/LUT__3241" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3240" port: "O" } sink { cell: "edb_top_inst/LUT__3241" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3241" port: "O" } sink { cell: "edb_top_inst/LUT__3242" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3244" port: "O" } sink { cell: "edb_top_inst/LUT__3246" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3245" port: "O" } sink { cell: "edb_top_inst/LUT__3246" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3246" port: "O" } sink { cell: "edb_top_inst/LUT__3247" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3249" port: "O" } sink { cell: "edb_top_inst/LUT__3251" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3250" port: "O" } sink { cell: "edb_top_inst/LUT__3251" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3251" port: "O" } sink { cell: "edb_top_inst/LUT__3252" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3254" port: "O" } sink { cell: "edb_top_inst/LUT__3255" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3257" port: "O" } sink { cell: "edb_top_inst/LUT__3258" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3260" port: "O" } sink { cell: "edb_top_inst/LUT__3261" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3263" port: "O" } sink { cell: "edb_top_inst/LUT__3264" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3266" port: "O" } sink { cell: "edb_top_inst/LUT__3267" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3271" port: "O" } sink { cell: "edb_top_inst/LUT__3272" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3274" port: "O" } sink { cell: "edb_top_inst/LUT__3275" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3277" port: "O" } sink { cell: "edb_top_inst/LUT__3278" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3282" port: "O" } sink { cell: "edb_top_inst/LUT__3283" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3285" port: "O" } sink { cell: "edb_top_inst/LUT__3286" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3288" port: "O" } sink { cell: "edb_top_inst/LUT__3289" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3291" port: "O" } sink { cell: "edb_top_inst/LUT__3294" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3291" port: "O" } sink { cell: "edb_top_inst/LUT__3306" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3291" port: "O" } sink { cell: "edb_top_inst/LUT__3315" port: "I[0]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3291" port: "O" } sink { cell: "edb_top_inst/LUT__3330" port: "I[0]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3291" port: "O" } sink { cell: "edb_top_inst/LUT__3345" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3291" port: "O" } sink { cell: "edb_top_inst/LUT__3351" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3291" port: "O" } sink { cell: "edb_top_inst/LUT__3354" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3293" port: "O" } sink { cell: "edb_top_inst/LUT__3294" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3296" port: "O" } sink { cell: "edb_top_inst/LUT__3297" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/LUT__3300" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3302" port: "O" } sink { cell: "edb_top_inst/LUT__3303" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3305" port: "O" } sink { cell: "edb_top_inst/LUT__3306" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3308" port: "O" } sink { cell: "edb_top_inst/LUT__3309" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3311" port: "O" } sink { cell: "edb_top_inst/LUT__3312" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3314" port: "O" } sink { cell: "edb_top_inst/LUT__3315" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3317" port: "O" } sink { cell: "edb_top_inst/LUT__3318" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3320" port: "O" } sink { cell: "edb_top_inst/LUT__3321" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3323" port: "O" } sink { cell: "edb_top_inst/LUT__3324" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3326" port: "O" } sink { cell: "edb_top_inst/LUT__3327" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3329" port: "O" } sink { cell: "edb_top_inst/LUT__3330" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3332" port: "O" } sink { cell: "edb_top_inst/LUT__3333" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3335" port: "O" } sink { cell: "edb_top_inst/LUT__3336" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3338" port: "O" } sink { cell: "edb_top_inst/LUT__3339" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3341" port: "O" } sink { cell: "edb_top_inst/LUT__3342" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3344" port: "O" } sink { cell: "edb_top_inst/LUT__3345" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3347" port: "O" } sink { cell: "edb_top_inst/LUT__3348" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3350" port: "O" } sink { cell: "edb_top_inst/LUT__3351" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3353" port: "O" } sink { cell: "edb_top_inst/LUT__3354" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3356" port: "O" } sink { cell: "edb_top_inst/LUT__3357" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3359" port: "O" } sink { cell: "edb_top_inst/LUT__3360" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3363" port: "O" } sink { cell: "edb_top_inst/LUT__3364" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3368" port: "O" } sink { cell: "edb_top_inst/LUT__3369" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3373" port: "O" } sink { cell: "edb_top_inst/LUT__3374" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3378" port: "O" } sink { cell: "edb_top_inst/LUT__3379" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3381" port: "O" } sink { cell: "edb_top_inst/LUT__3382" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/LUT__3387" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3389" port: "O" } sink { cell: "edb_top_inst/LUT__3390" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3392" port: "O" } sink { cell: "edb_top_inst/LUT__3393" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3395" port: "O" } sink { cell: "edb_top_inst/LUT__3396" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3398" port: "O" } sink { cell: "edb_top_inst/LUT__3399" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3401" port: "O" } sink { cell: "edb_top_inst/LUT__3402" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3406" port: "O" } sink { cell: "edb_top_inst/LUT__3407" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3411" port: "O" } sink { cell: "edb_top_inst/LUT__3413" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3412" port: "O" } sink { cell: "edb_top_inst/LUT__3413" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3423" port: "O" } sink { cell: "edb_top_inst/LUT__3424" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3429" port: "O" } sink { cell: "edb_top_inst/LUT__3430" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3430" port: "O" } sink { cell: "edb_top_inst/LUT__3431" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3463" port: "O" } sink { cell: "edb_top_inst/LUT__3464" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3469" port: "O" } sink { cell: "edb_top_inst/LUT__3470" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3470" port: "O" } sink { cell: "edb_top_inst/LUT__3471" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3471" port: "O" } sink { cell: "edb_top_inst/LUT__3472" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3472" port: "O" } sink { cell: "edb_top_inst/LUT__3473" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3473" port: "O" } sink { cell: "edb_top_inst/LUT__3474" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3482" port: "O" } sink { cell: "edb_top_inst/LUT__3488" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3483" port: "O" } sink { cell: "edb_top_inst/LUT__3487" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3484" port: "O" } sink { cell: "edb_top_inst/LUT__3487" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3485" port: "O" } sink { cell: "edb_top_inst/LUT__3487" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3486" port: "O" } sink { cell: "edb_top_inst/LUT__3487" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3487" port: "O" } sink { cell: "edb_top_inst/LUT__3488" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3504" port: "O" } sink { cell: "edb_top_inst/LUT__3506" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3505" port: "O" } sink { cell: "edb_top_inst/LUT__3506" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3508" port: "O" } sink { cell: "edb_top_inst/LUT__3511" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3508" port: "O" } sink { cell: "edb_top_inst/LUT__3551" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3508" port: "O" } sink { cell: "edb_top_inst/LUT__3626" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3508" port: "O" } sink { cell: "edb_top_inst/LUT__3630" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3509" port: "O" } sink { cell: "edb_top_inst/LUT__3511" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3509" port: "O" } sink { cell: "edb_top_inst/LUT__3551" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3510" port: "O" } sink { cell: "edb_top_inst/LUT__3511" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3511" port: "O" } sink { cell: "edb_top_inst/LUT__3514" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3511" port: "O" } sink { cell: "edb_top_inst/LUT__3523" port: "I[0]" } delay_max: 1092 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3511" port: "O" } sink { cell: "edb_top_inst/LUT__3539" port: "I[0]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3511" port: "O" } sink { cell: "edb_top_inst/LUT__3540" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3511" port: "O" } sink { cell: "edb_top_inst/LUT__3542" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3511" port: "O" } sink { cell: "edb_top_inst/LUT__3546" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3511" port: "O" } sink { cell: "edb_top_inst/LUT__3558" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3511" port: "O" } sink { cell: "edb_top_inst/LUT__3564" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3511" port: "O" } sink { cell: "edb_top_inst/LUT__3567" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3511" port: "O" } sink { cell: "edb_top_inst/LUT__3570" port: "I[0]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3511" port: "O" } sink { cell: "edb_top_inst/LUT__3577" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3511" port: "O" } sink { cell: "edb_top_inst/LUT__3590" port: "I[1]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3511" port: "O" } sink { cell: "edb_top_inst/LUT__3618" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3511" port: "O" } sink { cell: "edb_top_inst/LUT__3619" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3511" port: "O" } sink { cell: "edb_top_inst/LUT__3620" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3511" port: "O" } sink { cell: "edb_top_inst/LUT__3628" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3511" port: "O" } sink { cell: "edb_top_inst/LUT__3638" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3511" port: "O" } sink { cell: "edb_top_inst/LUT__3643" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3511" port: "O" } sink { cell: "edb_top_inst/LUT__3653" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3512" port: "O" } sink { cell: "edb_top_inst/LUT__3514" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3512" port: "O" } sink { cell: "edb_top_inst/LUT__3516" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3512" port: "O" } sink { cell: "edb_top_inst/LUT__3617" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3512" port: "O" } sink { cell: "edb_top_inst/LUT__3619" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3512" port: "O" } sink { cell: "edb_top_inst/LUT__3637" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3512" port: "O" } sink { cell: "edb_top_inst/LUT__3653" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3513" port: "O" } sink { cell: "edb_top_inst/LUT__3514" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3514" port: "O" } sink { cell: "edb_top_inst/LUT__3573" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3515" port: "O" } sink { cell: "edb_top_inst/LUT__3516" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3515" port: "O" } sink { cell: "edb_top_inst/LUT__3653" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3516" port: "O" } sink { cell: "edb_top_inst/LUT__3523" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3516" port: "O" } sink { cell: "edb_top_inst/LUT__3539" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3516" port: "O" } sink { cell: "edb_top_inst/LUT__3540" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3516" port: "O" } sink { cell: "edb_top_inst/LUT__3542" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3516" port: "O" } sink { cell: "edb_top_inst/LUT__3546" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3516" port: "O" } sink { cell: "edb_top_inst/LUT__3558" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3516" port: "O" } sink { cell: "edb_top_inst/LUT__3564" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3516" port: "O" } sink { cell: "edb_top_inst/LUT__3567" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3516" port: "O" } sink { cell: "edb_top_inst/LUT__3570" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3516" port: "O" } sink { cell: "edb_top_inst/LUT__3590" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3516" port: "O" } sink { cell: "edb_top_inst/LUT__3643" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3517" port: "O" } sink { cell: "edb_top_inst/LUT__3519" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3517" port: "O" } sink { cell: "edb_top_inst/LUT__3537" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3517" port: "O" } sink { cell: "edb_top_inst/LUT__3557" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3518" port: "O" } sink { cell: "edb_top_inst/LUT__3519" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3518" port: "O" } sink { cell: "edb_top_inst/LUT__3537" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3518" port: "O" } sink { cell: "edb_top_inst/LUT__3543" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3518" port: "O" } sink { cell: "edb_top_inst/LUT__3544" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3518" port: "O" } sink { cell: "edb_top_inst/LUT__3557" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3518" port: "O" } sink { cell: "edb_top_inst/LUT__3564" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3518" port: "O" } sink { cell: "edb_top_inst/LUT__3565" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3519" port: "O" } sink { cell: "edb_top_inst/LUT__3523" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3519" port: "O" } sink { cell: "edb_top_inst/LUT__3540" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3519" port: "O" } sink { cell: "edb_top_inst/LUT__3615" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3520" port: "O" } sink { cell: "edb_top_inst/LUT__3522" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3521" port: "O" } sink { cell: "edb_top_inst/LUT__3522" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3521" port: "O" } sink { cell: "edb_top_inst/LUT__3648" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3522" port: "O" } sink { cell: "edb_top_inst/LUT__3523" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3523" port: "O" } sink { cell: "edb_top_inst/LUT__3525" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3523" port: "O" } sink { cell: "edb_top_inst/LUT__3527" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3523" port: "O" } sink { cell: "edb_top_inst/LUT__3530" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3523" port: "O" } sink { cell: "edb_top_inst/LUT__3533" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3523" port: "O" } sink { cell: "edb_top_inst/LUT__3536" port: "I[0]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3523" port: "O" } sink { cell: "edb_top_inst/LUT__3562" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3523" port: "O" } sink { cell: "edb_top_inst/LUT__3582" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3523" port: "O" } sink { cell: "edb_top_inst/LUT__3598" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3523" port: "O" } sink { cell: "edb_top_inst/LUT__3600" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3523" port: "O" } sink { cell: "edb_top_inst/LUT__3604" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3523" port: "O" } sink { cell: "edb_top_inst/LUT__3608" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3523" port: "O" } sink { cell: "edb_top_inst/LUT__3616" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3523" port: "O" } sink { cell: "edb_top_inst/LUT__3658" port: "I[0]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3523" port: "O" } sink { cell: "edb_top_inst/LUT__3661" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3524" port: "O" } sink { cell: "edb_top_inst/LUT__3525" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3524" port: "O" } sink { cell: "edb_top_inst/LUT__3529" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3524" port: "O" } sink { cell: "edb_top_inst/LUT__3580" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3524" port: "O" } sink { cell: "edb_top_inst/LUT__3661" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3525" port: "O" } sink { cell: "edb_top_inst/LUT__3532" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3526" port: "O" } sink { cell: "edb_top_inst/LUT__3527" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3526" port: "O" } sink { cell: "edb_top_inst/LUT__3600" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3527" port: "O" } sink { cell: "edb_top_inst/LUT__3532" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3528" port: "O" } sink { cell: "edb_top_inst/LUT__3529" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3528" port: "O" } sink { cell: "edb_top_inst/LUT__3580" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3529" port: "O" } sink { cell: "edb_top_inst/LUT__3530" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3529" port: "O" } sink { cell: "edb_top_inst/LUT__3535" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3529" port: "O" } sink { cell: "edb_top_inst/LUT__3598" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3529" port: "O" } sink { cell: "edb_top_inst/LUT__3604" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3529" port: "O" } sink { cell: "edb_top_inst/LUT__3607" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3529" port: "O" } sink { cell: "edb_top_inst/LUT__3658" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3530" port: "O" } sink { cell: "edb_top_inst/LUT__3532" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3530" port: "O" } sink { cell: "edb_top_inst/LUT__3593" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3530" port: "O" } sink { cell: "edb_top_inst/LUT__3601" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3530" port: "O" } sink { cell: "edb_top_inst/LUT__3614" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3530" port: "O" } sink { cell: "edb_top_inst/LUT__3664" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3530" port: "O" } sink { cell: "edb_top_inst/LUT__3666" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3531" port: "O" } sink { cell: "edb_top_inst/LUT__3532" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3532" port: "O" } sink { cell: "edb_top_inst/LUT__3573" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3533" port: "O" } sink { cell: "edb_top_inst/LUT__3549" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3534" port: "O" } sink { cell: "edb_top_inst/LUT__3535" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3534" port: "O" } sink { cell: "edb_top_inst/LUT__3585" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3534" port: "O" } sink { cell: "edb_top_inst/LUT__3603" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3534" port: "O" } sink { cell: "edb_top_inst/LUT__3614" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3535" port: "O" } sink { cell: "edb_top_inst/LUT__3536" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3536" port: "O" } sink { cell: "edb_top_inst/LUT__3549" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3537" port: "O" } sink { cell: "edb_top_inst/LUT__3539" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3537" port: "O" } sink { cell: "edb_top_inst/LUT__3587" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3538" port: "O" } sink { cell: "edb_top_inst/LUT__3539" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3539" port: "O" } sink { cell: "edb_top_inst/LUT__3541" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3540" port: "O" } sink { cell: "edb_top_inst/LUT__3541" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3541" port: "O" } sink { cell: "edb_top_inst/LUT__3549" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3542" port: "O" } sink { cell: "edb_top_inst/LUT__3548" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3542" port: "O" } sink { cell: "edb_top_inst/LUT__3615" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3542" port: "O" } sink { cell: "edb_top_inst/LUT__3640" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3543" port: "O" } sink { cell: "edb_top_inst/LUT__3548" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3544" port: "O" } sink { cell: "edb_top_inst/LUT__3546" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3545" port: "O" } sink { cell: "edb_top_inst/LUT__3546" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3546" port: "O" } sink { cell: "edb_top_inst/LUT__3548" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3547" port: "O" } sink { cell: "edb_top_inst/LUT__3548" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3548" port: "O" } sink { cell: "edb_top_inst/LUT__3549" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3549" port: "O" } sink { cell: "edb_top_inst/LUT__3573" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3550" port: "O" } sink { cell: "edb_top_inst/LUT__3553" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3551" port: "O" } sink { cell: "edb_top_inst/LUT__3552" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3551" port: "O" } sink { cell: "edb_top_inst/LUT__3631" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3551" port: "O" } sink { cell: "edb_top_inst/LUT__3650" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3552" port: "O" } sink { cell: "edb_top_inst/LUT__3553" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3553" port: "O" } sink { cell: "edb_top_inst/LUT__3572" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3554" port: "O" } sink { cell: "edb_top_inst/LUT__3559" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3554" port: "O" } sink { cell: "edb_top_inst/LUT__3569" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3555" port: "O" } sink { cell: "edb_top_inst/LUT__3557" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3556" port: "O" } sink { cell: "edb_top_inst/LUT__3557" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3557" port: "O" } sink { cell: "edb_top_inst/LUT__3558" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3557" port: "O" } sink { cell: "edb_top_inst/LUT__3570" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3558" port: "O" } sink { cell: "edb_top_inst/LUT__3559" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3558" port: "O" } sink { cell: "edb_top_inst/LUT__3562" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3558" port: "O" } sink { cell: "edb_top_inst/LUT__3579" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3558" port: "O" } sink { cell: "edb_top_inst/LUT__3648" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3559" port: "O" } sink { cell: "edb_top_inst/LUT__3572" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3560" port: "O" } sink { cell: "edb_top_inst/LUT__3562" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3561" port: "O" } sink { cell: "edb_top_inst/LUT__3562" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3562" port: "O" } sink { cell: "edb_top_inst/LUT__3572" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3563" port: "O" } sink { cell: "edb_top_inst/LUT__3564" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3564" port: "O" } sink { cell: "edb_top_inst/LUT__3571" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3565" port: "O" } sink { cell: "edb_top_inst/LUT__3567" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3566" port: "O" } sink { cell: "edb_top_inst/LUT__3567" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3567" port: "O" } sink { cell: "edb_top_inst/LUT__3571" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3568" port: "O" } sink { cell: "edb_top_inst/LUT__3571" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3569" port: "O" } sink { cell: "edb_top_inst/LUT__3570" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3570" port: "O" } sink { cell: "edb_top_inst/LUT__3571" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3571" port: "O" } sink { cell: "edb_top_inst/LUT__3572" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3572" port: "O" } sink { cell: "edb_top_inst/LUT__3573" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3573" port: "O" } sink { cell: "edb_top_inst/LUT__3668" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3574" port: "O" } sink { cell: "edb_top_inst/LUT__3578" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3575" port: "O" } sink { cell: "edb_top_inst/LUT__3578" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3576" port: "O" } sink { cell: "edb_top_inst/LUT__3578" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3577" port: "O" } sink { cell: "edb_top_inst/LUT__3578" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3578" port: "O" } sink { cell: "edb_top_inst/LUT__3583" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3579" port: "O" } sink { cell: "edb_top_inst/LUT__3583" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3580" port: "O" } sink { cell: "edb_top_inst/LUT__3582" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3580" port: "O" } sink { cell: "edb_top_inst/LUT__3616" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3581" port: "O" } sink { cell: "edb_top_inst/LUT__3582" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3582" port: "O" } sink { cell: "edb_top_inst/LUT__3583" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3583" port: "O" } sink { cell: "edb_top_inst/LUT__3613" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/LUT__3585" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3585" port: "O" } sink { cell: "edb_top_inst/LUT__3586" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3585" port: "O" } sink { cell: "edb_top_inst/LUT__3596" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3585" port: "O" } sink { cell: "edb_top_inst/LUT__3664" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3586" port: "O" } sink { cell: "edb_top_inst/LUT__3593" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3586" port: "O" } sink { cell: "edb_top_inst/LUT__3658" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3586" port: "O" } sink { cell: "edb_top_inst/LUT__3666" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3587" port: "O" } sink { cell: "edb_top_inst/LUT__3591" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3588" port: "O" } sink { cell: "edb_top_inst/LUT__3591" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3589" port: "O" } sink { cell: "edb_top_inst/LUT__3591" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3590" port: "O" } sink { cell: "edb_top_inst/LUT__3591" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/LUT__3593" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/LUT__3593" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3593" port: "O" } sink { cell: "edb_top_inst/LUT__3613" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3594" port: "O" } sink { cell: "edb_top_inst/LUT__3595" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3594" port: "O" } sink { cell: "edb_top_inst/LUT__3598" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3595" port: "O" } sink { cell: "edb_top_inst/LUT__3596" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3596" port: "O" } sink { cell: "edb_top_inst/LUT__3601" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/LUT__3598" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/LUT__3601" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/LUT__3600" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3600" port: "O" } sink { cell: "edb_top_inst/LUT__3601" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3601" port: "O" } sink { cell: "edb_top_inst/LUT__3613" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/LUT__3612" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3603" port: "O" } sink { cell: "edb_top_inst/LUT__3604" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/LUT__3612" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3605" port: "O" } sink { cell: "edb_top_inst/LUT__3608" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/LUT__3608" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3607" port: "O" } sink { cell: "edb_top_inst/LUT__3608" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3608" port: "O" } sink { cell: "edb_top_inst/LUT__3612" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3609" port: "O" } sink { cell: "edb_top_inst/LUT__3611" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3610" port: "O" } sink { cell: "edb_top_inst/LUT__3611" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3611" port: "O" } sink { cell: "edb_top_inst/LUT__3612" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/LUT__3613" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3613" port: "O" } sink { cell: "edb_top_inst/LUT__3668" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3614" port: "O" } sink { cell: "edb_top_inst/LUT__3655" port: "I[0]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/LUT__3655" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3616" port: "O" } sink { cell: "edb_top_inst/LUT__3641" port: "I[0]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3617" port: "O" } sink { cell: "edb_top_inst/LUT__3618" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3618" port: "O" } sink { cell: "edb_top_inst/LUT__3622" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3619" port: "O" } sink { cell: "edb_top_inst/LUT__3622" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3620" port: "O" } sink { cell: "edb_top_inst/LUT__3622" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3621" port: "O" } sink { cell: "edb_top_inst/LUT__3622" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3622" port: "O" } sink { cell: "edb_top_inst/LUT__3641" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3623" port: "O" } sink { cell: "edb_top_inst/LUT__3625" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3624" port: "O" } sink { cell: "edb_top_inst/LUT__3625" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3625" port: "O" } sink { cell: "edb_top_inst/LUT__3632" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3626" port: "O" } sink { cell: "edb_top_inst/LUT__3627" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3626" port: "O" } sink { cell: "edb_top_inst/LUT__3636" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3627" port: "O" } sink { cell: "edb_top_inst/LUT__3632" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3628" port: "O" } sink { cell: "edb_top_inst/LUT__3632" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/LUT__3630" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3630" port: "O" } sink { cell: "edb_top_inst/LUT__3631" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3631" port: "O" } sink { cell: "edb_top_inst/LUT__3632" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3632" port: "O" } sink { cell: "edb_top_inst/LUT__3641" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3633" port: "O" } sink { cell: "edb_top_inst/LUT__3636" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3634" port: "O" } sink { cell: "edb_top_inst/LUT__3636" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3635" port: "O" } sink { cell: "edb_top_inst/LUT__3636" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3636" port: "O" } sink { cell: "edb_top_inst/LUT__3640" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3637" port: "O" } sink { cell: "edb_top_inst/LUT__3638" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3638" port: "O" } sink { cell: "edb_top_inst/LUT__3640" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/LUT__3640" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/LUT__3641" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3641" port: "O" } sink { cell: "edb_top_inst/LUT__3655" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3642" port: "O" } sink { cell: "edb_top_inst/LUT__3643" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3643" port: "O" } sink { cell: "edb_top_inst/LUT__3645" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3644" port: "O" } sink { cell: "edb_top_inst/LUT__3645" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3645" port: "O" } sink { cell: "edb_top_inst/LUT__3654" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3646" port: "O" } sink { cell: "edb_top_inst/LUT__3648" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/LUT__3648" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3648" port: "O" } sink { cell: "edb_top_inst/LUT__3654" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3649" port: "O" } sink { cell: "edb_top_inst/LUT__3651" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3650" port: "O" } sink { cell: "edb_top_inst/LUT__3651" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3651" port: "O" } sink { cell: "edb_top_inst/LUT__3654" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3653" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3654" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3654" port: "O" } sink { cell: "edb_top_inst/LUT__3655" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3655" port: "O" } sink { cell: "edb_top_inst/LUT__3668" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3659" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3657" port: "O" } sink { cell: "edb_top_inst/LUT__3658" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/LUT__3659" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3667" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3660" port: "O" } sink { cell: "edb_top_inst/LUT__3662" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3661" port: "O" } sink { cell: "edb_top_inst/LUT__3662" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/LUT__3667" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3663" port: "O" } sink { cell: "edb_top_inst/LUT__3664" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__3667" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3665" port: "O" } sink { cell: "edb_top_inst/LUT__3666" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__3667" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3667" port: "O" } sink { cell: "edb_top_inst/LUT__3668" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3734" port: "O" } sink { cell: "edb_top_inst/LUT__3766" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3734" port: "O" } sink { cell: "edb_top_inst/LUT__3767" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3734" port: "O" } sink { cell: "edb_top_inst/LUT__3838" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3734" port: "O" } sink { cell: "edb_top_inst/LUT__3853" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3734" port: "O" } sink { cell: "edb_top_inst/LUT__3862" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3734" port: "O" } sink { cell: "edb_top_inst/LUT__3865" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3734" port: "O" } sink { cell: "edb_top_inst/LUT__3866" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3734" port: "O" } sink { cell: "edb_top_inst/LUT__3876" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3734" port: "O" } sink { cell: "edb_top_inst/LUT__3877" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3734" port: "O" } sink { cell: "edb_top_inst/LUT__3885" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3735" port: "O" } sink { cell: "edb_top_inst/LUT__3737" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3735" port: "O" } sink { cell: "edb_top_inst/LUT__3820" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3735" port: "O" } sink { cell: "edb_top_inst/LUT__3829" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3736" port: "O" } sink { cell: "edb_top_inst/LUT__3737" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3736" port: "O" } sink { cell: "edb_top_inst/LUT__3820" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3736" port: "O" } sink { cell: "edb_top_inst/LUT__3832" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3736" port: "O" } sink { cell: "edb_top_inst/LUT__3907" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3737" port: "O" } sink { cell: "edb_top_inst/LUT__3765" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3737" port: "O" } sink { cell: "edb_top_inst/LUT__3812" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3739" port: "O" } sink { cell: "edb_top_inst/LUT__3740" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3739" port: "O" } sink { cell: "edb_top_inst/LUT__3741" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3739" port: "O" } sink { cell: "edb_top_inst/LUT__3743" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3739" port: "O" } sink { cell: "edb_top_inst/LUT__3809" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3739" port: "O" } sink { cell: "edb_top_inst/LUT__3815" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3739" port: "O" } sink { cell: "edb_top_inst/LUT__3817" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3739" port: "O" } sink { cell: "edb_top_inst/LUT__3819" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3739" port: "O" } sink { cell: "edb_top_inst/LUT__3823" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3739" port: "O" } sink { cell: "edb_top_inst/LUT__3831" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3739" port: "O" } sink { cell: "edb_top_inst/LUT__3921" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3739" port: "O" } sink { cell: "edb_top_inst/LUT__3926" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3739" port: "O" } sink { cell: "edb_top_inst/LUT__3931" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3739" port: "O" } sink { cell: "edb_top_inst/LUT__3935" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3740" port: "O" } sink { cell: "edb_top_inst/LUT__3765" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3740" port: "O" } sink { cell: "edb_top_inst/LUT__3812" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3741" port: "O" } sink { cell: "edb_top_inst/LUT__3764" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3742" port: "O" } sink { cell: "edb_top_inst/LUT__3743" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3742" port: "O" } sink { cell: "edb_top_inst/LUT__3753" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3742" port: "O" } sink { cell: "edb_top_inst/LUT__3801" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3742" port: "O" } sink { cell: "edb_top_inst/LUT__3808" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3742" port: "O" } sink { cell: "edb_top_inst/LUT__3816" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3742" port: "O" } sink { cell: "edb_top_inst/LUT__3819" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3742" port: "O" } sink { cell: "edb_top_inst/LUT__3823" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3742" port: "O" } sink { cell: "edb_top_inst/LUT__3903" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3743" port: "O" } sink { cell: "edb_top_inst/LUT__3764" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3743" port: "O" } sink { cell: "edb_top_inst/LUT__3811" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3744" port: "O" } sink { cell: "edb_top_inst/LUT__3745" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3744" port: "O" } sink { cell: "edb_top_inst/LUT__3757" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3744" port: "O" } sink { cell: "edb_top_inst/LUT__3760" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3744" port: "O" } sink { cell: "edb_top_inst/LUT__3798" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3744" port: "O" } sink { cell: "edb_top_inst/LUT__3799" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3744" port: "O" } sink { cell: "edb_top_inst/LUT__3801" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3745" port: "O" } sink { cell: "edb_top_inst/LUT__3746" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3746" port: "O" } sink { cell: "edb_top_inst/LUT__3754" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3747" port: "O" } sink { cell: "edb_top_inst/LUT__3748" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3747" port: "O" } sink { cell: "edb_top_inst/LUT__3796" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3747" port: "O" } sink { cell: "edb_top_inst/LUT__3809" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3747" port: "O" } sink { cell: "edb_top_inst/LUT__3814" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3747" port: "O" } sink { cell: "edb_top_inst/LUT__3829" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3748" port: "O" } sink { cell: "edb_top_inst/LUT__3754" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3749" port: "O" } sink { cell: "edb_top_inst/LUT__3750" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3749" port: "O" } sink { cell: "edb_top_inst/LUT__3753" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3749" port: "O" } sink { cell: "edb_top_inst/LUT__3805" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3749" port: "O" } sink { cell: "edb_top_inst/LUT__3816" port: "I[1]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3749" port: "O" } sink { cell: "edb_top_inst/LUT__3818" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3749" port: "O" } sink { cell: "edb_top_inst/LUT__3904" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3749" port: "O" } sink { cell: "edb_top_inst/LUT__3911" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3749" port: "O" } sink { cell: "edb_top_inst/LUT__3916" port: "I[1]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3750" port: "O" } sink { cell: "edb_top_inst/LUT__3754" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3750" port: "O" } sink { cell: "edb_top_inst/LUT__3811" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3752" port: "O" } sink { cell: "edb_top_inst/LUT__3753" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3753" port: "O" } sink { cell: "edb_top_inst/LUT__3754" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3754" port: "O" } sink { cell: "edb_top_inst/LUT__3764" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3757" port: "O" } sink { cell: "edb_top_inst/LUT__3758" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3757" port: "O" } sink { cell: "edb_top_inst/LUT__3800" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3757" port: "O" } sink { cell: "edb_top_inst/LUT__3806" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3758" port: "O" } sink { cell: "edb_top_inst/LUT__3763" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3760" port: "O" } sink { cell: "edb_top_inst/LUT__3761" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3761" port: "O" } sink { cell: "edb_top_inst/LUT__3763" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3763" port: "O" } sink { cell: "edb_top_inst/LUT__3764" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3764" port: "O" } sink { cell: "edb_top_inst/LUT__3765" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3765" port: "O" } sink { cell: "edb_top_inst/LUT__3767" port: "I[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3765" port: "O" } sink { cell: "edb_top_inst/LUT__3862" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3765" port: "O" } sink { cell: "edb_top_inst/LUT__3865" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3765" port: "O" } sink { cell: "edb_top_inst/LUT__3876" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3766" port: "O" } sink { cell: "edb_top_inst/LUT__3767" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3766" port: "O" } sink { cell: "edb_top_inst/LUT__3876" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3768" port: "O" } sink { cell: "edb_top_inst/LUT__3769" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3769" port: "O" } sink { cell: "edb_top_inst/LUT__3773" port: "I[0]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3769" port: "O" } sink { cell: "edb_top_inst/LUT__3843" port: "I[0]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3770" port: "O" } sink { cell: "edb_top_inst/LUT__3773" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3771" port: "O" } sink { cell: "edb_top_inst/LUT__3773" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3772" port: "O" } sink { cell: "edb_top_inst/LUT__3773" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3773" port: "O" } sink { cell: "edb_top_inst/LUT__3793" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3773" port: "O" } sink { cell: "edb_top_inst/LUT__3848" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3773" port: "O" } sink { cell: "edb_top_inst/LUT__3872" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3773" port: "O" } sink { cell: "edb_top_inst/LUT__3874" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3774" port: "O" } sink { cell: "edb_top_inst/LUT__3778" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3775" port: "O" } sink { cell: "edb_top_inst/LUT__3777" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3775" port: "O" } sink { cell: "edb_top_inst/LUT__3779" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3775" port: "O" } sink { cell: "edb_top_inst/LUT__3782" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3775" port: "O" } sink { cell: "edb_top_inst/LUT__3788" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3776" port: "O" } sink { cell: "edb_top_inst/LUT__3777" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3776" port: "O" } sink { cell: "edb_top_inst/LUT__3779" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3777" port: "O" } sink { cell: "edb_top_inst/LUT__3778" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3778" port: "O" } sink { cell: "edb_top_inst/LUT__3792" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3779" port: "O" } sink { cell: "edb_top_inst/LUT__3780" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3780" port: "O" } sink { cell: "edb_top_inst/LUT__3792" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3781" port: "O" } sink { cell: "edb_top_inst/LUT__3783" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3782" port: "O" } sink { cell: "edb_top_inst/LUT__3783" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3783" port: "O" } sink { cell: "edb_top_inst/LUT__3792" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3784" port: "O" } sink { cell: "edb_top_inst/LUT__3791" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3785" port: "O" } sink { cell: "edb_top_inst/LUT__3787" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3786" port: "O" } sink { cell: "edb_top_inst/LUT__3787" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3787" port: "O" } sink { cell: "edb_top_inst/LUT__3791" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3788" port: "O" } sink { cell: "edb_top_inst/LUT__3791" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3789" port: "O" } sink { cell: "edb_top_inst/LUT__3790" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3790" port: "O" } sink { cell: "edb_top_inst/LUT__3791" port: "I[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3791" port: "O" } sink { cell: "edb_top_inst/LUT__3792" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3792" port: "O" } sink { cell: "edb_top_inst/LUT__3793" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3792" port: "O" } sink { cell: "edb_top_inst/LUT__3838" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3792" port: "O" } sink { cell: "edb_top_inst/LUT__3865" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3792" port: "O" } sink { cell: "edb_top_inst/LUT__3866" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3792" port: "O" } sink { cell: "edb_top_inst/LUT__3874" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3792" port: "O" } sink { cell: "edb_top_inst/LUT__3876" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3793" port: "O" } sink { cell: "edb_top_inst/LUT__3837" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3793" port: "O" } sink { cell: "edb_top_inst/LUT__3870" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3796" port: "O" } sink { cell: "edb_top_inst/LUT__3797" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3796" port: "O" } sink { cell: "edb_top_inst/LUT__3827" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3797" port: "O" } sink { cell: "edb_top_inst/LUT__3807" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3798" port: "O" } sink { cell: "edb_top_inst/LUT__3800" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3799" port: "O" } sink { cell: "edb_top_inst/LUT__3800" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3800" port: "O" } sink { cell: "edb_top_inst/LUT__3807" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3801" port: "O" } sink { cell: "edb_top_inst/LUT__3802" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3802" port: "O" } sink { cell: "edb_top_inst/LUT__3807" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3804" port: "O" } sink { cell: "edb_top_inst/LUT__3806" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__3806" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3806" port: "O" } sink { cell: "edb_top_inst/LUT__3807" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__3836" port: "I[2]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3808" port: "O" } sink { cell: "edb_top_inst/LUT__3810" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3810" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3826" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3810" port: "O" } sink { cell: "edb_top_inst/LUT__3812" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/LUT__3812" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3812" port: "O" } sink { cell: "edb_top_inst/LUT__3836" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3813" port: "O" } sink { cell: "edb_top_inst/LUT__3822" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3814" port: "O" } sink { cell: "edb_top_inst/LUT__3822" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3815" port: "O" } sink { cell: "edb_top_inst/LUT__3816" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__3822" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3817" port: "O" } sink { cell: "edb_top_inst/LUT__3821" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3818" port: "O" } sink { cell: "edb_top_inst/LUT__3821" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3819" port: "O" } sink { cell: "edb_top_inst/LUT__3821" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3820" port: "O" } sink { cell: "edb_top_inst/LUT__3821" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3821" port: "O" } sink { cell: "edb_top_inst/LUT__3822" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3823" port: "O" } sink { cell: "edb_top_inst/LUT__3824" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3824" port: "O" } sink { cell: "edb_top_inst/LUT__3835" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3826" port: "O" } sink { cell: "edb_top_inst/LUT__3835" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3827" port: "O" } sink { cell: "edb_top_inst/LUT__3835" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3828" port: "O" } sink { cell: "edb_top_inst/LUT__3829" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3829" port: "O" } sink { cell: "edb_top_inst/LUT__3834" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3830" port: "O" } sink { cell: "edb_top_inst/LUT__3831" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3831" port: "O" } sink { cell: "edb_top_inst/LUT__3834" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3832" port: "O" } sink { cell: "edb_top_inst/LUT__3834" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3833" port: "O" } sink { cell: "edb_top_inst/LUT__3834" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3834" port: "O" } sink { cell: "edb_top_inst/LUT__3835" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3835" port: "O" } sink { cell: "edb_top_inst/LUT__3836" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3836" port: "O" } sink { cell: "edb_top_inst/LUT__3837" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3836" port: "O" } sink { cell: "edb_top_inst/LUT__3870" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3836" port: "O" } sink { cell: "edb_top_inst/LUT__3874" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3837" port: "O" } sink { cell: "edb_top_inst/LUT__3839" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3838" port: "O" } sink { cell: "edb_top_inst/LUT__3839" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3840" port: "O" } sink { cell: "edb_top_inst/LUT__3843" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3841" port: "O" } sink { cell: "edb_top_inst/LUT__3843" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3842" port: "O" } sink { cell: "edb_top_inst/LUT__3843" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3843" port: "O" } sink { cell: "edb_top_inst/LUT__3846" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3844" port: "O" } sink { cell: "edb_top_inst/LUT__3846" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3845" port: "O" } sink { cell: "edb_top_inst/LUT__3846" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3846" port: "O" } sink { cell: "edb_top_inst/LUT__3847" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3846" port: "O" } sink { cell: "edb_top_inst/LUT__3854" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3846" port: "O" } sink { cell: "edb_top_inst/LUT__3878" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3847" port: "O" } sink { cell: "edb_top_inst/LUT__3850" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3847" port: "O" } sink { cell: "edb_top_inst/LUT__3873" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3848" port: "O" } sink { cell: "edb_top_inst/LUT__3850" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3849" port: "O" } sink { cell: "edb_top_inst/LUT__3850" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3849" port: "O" } sink { cell: "edb_top_inst/LUT__3869" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3849" port: "O" } sink { cell: "edb_top_inst/LUT__3873" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3849" port: "O" } sink { cell: "edb_top_inst/LUT__3879" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3849" port: "O" } sink { cell: "edb_top_inst/LUT__3889" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3851" port: "O" } sink { cell: "edb_top_inst/LUT__3854" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3852" port: "O" } sink { cell: "edb_top_inst/LUT__3853" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3853" port: "O" } sink { cell: "edb_top_inst/LUT__3854" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3861" port: "O" } sink { cell: "edb_top_inst/LUT__3862" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3861" port: "O" } sink { cell: "edb_top_inst/LUT__3884" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3866" port: "O" } sink { cell: "edb_top_inst/LUT__3867" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3867" port: "O" } sink { cell: "edb_top_inst/LUT__3868" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3869" port: "O" } sink { cell: "edb_top_inst/LUT__3870" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3872" port: "O" } sink { cell: "edb_top_inst/LUT__3873" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3873" port: "O" } sink { cell: "edb_top_inst/LUT__3875" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3874" port: "O" } sink { cell: "edb_top_inst/LUT__3875" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3877" port: "O" } sink { cell: "edb_top_inst/LUT__3879" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3878" port: "O" } sink { cell: "edb_top_inst/LUT__3879" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3884" port: "O" } sink { cell: "edb_top_inst/LUT__3885" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3892" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RCLKE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3892" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RCLKE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3893" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RADDR[10]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3893" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[10]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3894" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RADDR[11]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3894" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[11]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3895" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RADDR[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3895" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3896" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RADDR[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3896" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3897" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RADDR[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3897" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3898" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RADDR[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3898" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3899" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RADDR[4]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3899" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[4]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3900" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RADDR[5]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3900" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[5]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3901" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RADDR[6]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3901" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[6]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3902" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RADDR[7]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3902" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[7]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3903" port: "O" } sink { cell: "edb_top_inst/LUT__3904" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3903" port: "O" } sink { cell: "edb_top_inst/LUT__3921" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3903" port: "O" } sink { cell: "edb_top_inst/LUT__3939" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3906" port: "O" } sink { cell: "edb_top_inst/LUT__3907" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3906" port: "O" } sink { cell: "edb_top_inst/LUT__3915" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3906" port: "O" } sink { cell: "edb_top_inst/LUT__3923" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3909" port: "O" } sink { cell: "edb_top_inst/LUT__3910" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3910" port: "O" } sink { cell: "edb_top_inst/LUT__3911" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3910" port: "O" } sink { cell: "edb_top_inst/LUT__3931" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3914" port: "O" } sink { cell: "edb_top_inst/LUT__3915" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3915" port: "O" } sink { cell: "edb_top_inst/LUT__3916" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3915" port: "O" } sink { cell: "edb_top_inst/LUT__3935" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3918" port: "O" } sink { cell: "edb_top_inst/LUT__3920" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3919" port: "O" } sink { cell: "edb_top_inst/LUT__3920" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3919" port: "O" } sink { cell: "edb_top_inst/LUT__3925" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3920" port: "O" } sink { cell: "edb_top_inst/LUT__3921" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3920" port: "O" } sink { cell: "edb_top_inst/LUT__3940" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3923" port: "O" } sink { cell: "edb_top_inst/LUT__3926" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3923" port: "O" } sink { cell: "edb_top_inst/LUT__3944" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3924" port: "O" } sink { cell: "edb_top_inst/LUT__3925" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3924" port: "O" } sink { cell: "edb_top_inst/LUT__3930" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3925" port: "O" } sink { cell: "edb_top_inst/LUT__3926" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3925" port: "O" } sink { cell: "edb_top_inst/LUT__3945" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3929" port: "O" } sink { cell: "edb_top_inst/LUT__3930" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3929" port: "O" } sink { cell: "edb_top_inst/LUT__3934" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3930" port: "O" } sink { cell: "edb_top_inst/LUT__3931" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3933" port: "O" } sink { cell: "edb_top_inst/LUT__3934" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3933" port: "O" } sink { cell: "edb_top_inst/LUT__3938" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3934" port: "O" } sink { cell: "edb_top_inst/LUT__3935" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3937" port: "O" } sink { cell: "edb_top_inst/LUT__3938" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3937" port: "O" } sink { cell: "edb_top_inst/LUT__3943" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3938" port: "O" } sink { cell: "edb_top_inst/LUT__3939" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3939" port: "O" } sink { cell: "edb_top_inst/LUT__3940" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/LUT__3943" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3943" port: "O" } sink { cell: "edb_top_inst/LUT__3944" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3944" port: "O" } sink { cell: "edb_top_inst/LUT__3945" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3957" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i2" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3958" port: "O" } sink { cell: "edb_top_inst/LUT__3959" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_417/i1" port: "cout" } sink { cell: "edb_top_inst/la0/add_417/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i1" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_419/i1" port: "cout" } sink { cell: "edb_top_inst/la0/add_419/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i1" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i62" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i63" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i61" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i62" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i60" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i61" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i59" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i60" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i58" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i59" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i57" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i58" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i56" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i57" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i55" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i56" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i54" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i55" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i53" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i54" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i52" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i53" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i51" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i52" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i50" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i51" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i49" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i50" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i48" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i49" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i47" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i48" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i46" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i47" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i45" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i46" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i44" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i45" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i43" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i44" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i42" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i43" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i41" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i42" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i40" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i41" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i39" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i40" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i38" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i39" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i37" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i38" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i36" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i37" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i35" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i36" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i34" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i35" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i33" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i34" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i32" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i33" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i31" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i32" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i30" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i31" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i29" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i30" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i28" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i29" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i27" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i28" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i26" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i27" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i25" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i26" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i24" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i25" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i23" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i24" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i22" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i23" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i21" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i22" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i20" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i21" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i19" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i20" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i18" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i19" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i17" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i18" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i16" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i17" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i15" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i16" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i14" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i15" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i13" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i12" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i11" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i10" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i9" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i8" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i7" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i6" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i5" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i4" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i3" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i2" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_419/i4" port: "cout" } sink { cell: "edb_top_inst/la0/add_419/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_419/i3" port: "cout" } sink { cell: "edb_top_inst/la0/add_419/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_419/i2" port: "cout" } sink { cell: "edb_top_inst/la0/add_419/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i24" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i25" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i23" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i24" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i22" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i23" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i21" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i22" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i20" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i21" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i19" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i20" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i18" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i19" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i17" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i18" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i16" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i17" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i15" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i16" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i14" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i15" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i13" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i12" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i11" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i10" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i9" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i8" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i7" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i6" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i5" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i4" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i3" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i2" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_417/i8" port: "cout" } sink { cell: "edb_top_inst/la0/add_417/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_417/i7" port: "cout" } sink { cell: "edb_top_inst/la0/add_417/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_417/i6" port: "cout" } sink { cell: "edb_top_inst/la0/add_417/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_417/i5" port: "cout" } sink { cell: "edb_top_inst/la0/add_417/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_417/i4" port: "cout" } sink { cell: "edb_top_inst/la0/add_417/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_417/i3" port: "cout" } sink { cell: "edb_top_inst/la0/add_417/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_417/i2" port: "cout" } sink { cell: "edb_top_inst/la0/add_417/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__6233" port: "O" } sink { cell: "LUT__6235" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6234" port: "O" } sink { cell: "LUT__6235" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__6235" port: "O" } sink { cell: "LUT__6238" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6236" port: "O" } sink { cell: "LUT__6237" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6236" port: "O" } sink { cell: "LUT__6303" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6236" port: "O" } sink { cell: "LUT__6356" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__6237" port: "O" } sink { cell: "LUT__6238" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6238" port: "O" } sink { cell: "LUT__6254" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6238" port: "O" } sink { cell: "LUT__6259" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__6238" port: "O" } sink { cell: "LUT__6277" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__6238" port: "O" } sink { cell: "LUT__6291" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__6239" port: "O" } sink { cell: "LUT__6240" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6240" port: "O" } sink { cell: "LUT__6252" port: "I[0]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "LUT__6240" port: "O" } sink { cell: "LUT__6265" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__6241" port: "O" } sink { cell: "LUT__6242" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__6242" port: "O" } sink { cell: "LUT__6252" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6242" port: "O" } sink { cell: "LUT__6269" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__6243" port: "O" } sink { cell: "LUT__6247" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6243" port: "O" } sink { cell: "LUT__6260" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6244" port: "O" } sink { cell: "LUT__6247" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6244" port: "O" } sink { cell: "LUT__6260" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6245" port: "O" } sink { cell: "LUT__6247" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__6246" port: "O" } sink { cell: "LUT__6247" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__6247" port: "O" } sink { cell: "LUT__6252" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6248" port: "O" } sink { cell: "LUT__6251" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__6248" port: "O" } sink { cell: "LUT__6261" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__6249" port: "O" } sink { cell: "LUT__6251" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__6249" port: "O" } sink { cell: "LUT__6261" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__6250" port: "O" } sink { cell: "LUT__6251" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__6250" port: "O" } sink { cell: "LUT__6268" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__6251" port: "O" } sink { cell: "LUT__6252" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6252" port: "O" } sink { cell: "LUT__6254" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6252" port: "O" } sink { cell: "LUT__6259" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__6252" port: "O" } sink { cell: "LUT__6277" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6252" port: "O" } sink { cell: "LUT__6291" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6254" port: "O" } sink { cell: "LUT__6256" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6254" port: "O" } sink { cell: "LUT__6282" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6254" port: "O" } sink { cell: "LUT__6286" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__6254" port: "O" } sink { cell: "LUT__6287" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6255" port: "O" } sink { cell: "LUT__6256" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6255" port: "O" } sink { cell: "LUT__6284" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__6255" port: "O" } sink { cell: "LUT__6286" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6255" port: "O" } sink { cell: "LUT__6288" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__6260" port: "O" } sink { cell: "LUT__6265" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6261" port: "O" } sink { cell: "LUT__6265" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6262" port: "O" } sink { cell: "LUT__6264" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6262" port: "O" } sink { cell: "LUT__6307" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6262" port: "O" } sink { cell: "LUT__6315" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__6262" port: "O" } sink { cell: "LUT__6362" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__6263" port: "O" } sink { cell: "LUT__6264" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6264" port: "O" } sink { cell: "LUT__6265" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__6265" port: "O" } sink { cell: "LUT__6270" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6265" port: "O" } sink { cell: "LUT__6272" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6265" port: "O" } sink { cell: "LUT__6274" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6266" port: "O" } sink { cell: "LUT__6269" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__6267" port: "O" } sink { cell: "LUT__6269" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6268" port: "O" } sink { cell: "LUT__6269" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6269" port: "O" } sink { cell: "LUT__6270" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6269" port: "O" } sink { cell: "LUT__6272" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6269" port: "O" } sink { cell: "LUT__6274" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6275" port: "O" } sink { cell: "LUT__6276" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6281" port: "O" } sink { cell: "LUT__6282" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6281" port: "O" } sink { cell: "LUT__6285" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6281" port: "O" } sink { cell: "LUT__6287" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6281" port: "O" } sink { cell: "LUT__6289" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__6283" port: "O" } sink { cell: "LUT__6284" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6283" port: "O" } sink { cell: "LUT__6285" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__6283" port: "O" } sink { cell: "LUT__6288" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6283" port: "O" } sink { cell: "LUT__6289" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__6311" port: "O" } sink { cell: "LUT__6312" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6311" port: "O" } sink { cell: "LUT__6314" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__6311" port: "O" } sink { cell: "LUT__6322" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__6311" port: "O" } sink { cell: "LUT__6332" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__6311" port: "O" } sink { cell: "LUT__6346" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__6311" port: "O" } sink { cell: "LUT__6351" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__6314" port: "O" } sink { cell: "LUT__6315" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__6314" port: "O" } sink { cell: "LUT__6318" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__6314" port: "O" } sink { cell: "LUT__6320" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6314" port: "O" } sink { cell: "LUT__6340" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6314" port: "O" } sink { cell: "LUT__6342" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6317" port: "O" } sink { cell: "LUT__6318" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__6317" port: "O" } sink { cell: "LUT__6320" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__6317" port: "O" } sink { cell: "LUT__6322" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__6317" port: "O" } sink { cell: "LUT__6333" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__6317" port: "O" } sink { cell: "LUT__6346" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__6322" port: "O" } sink { cell: "LUT__6323" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__6322" port: "O" } sink { cell: "LUT__6325" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6322" port: "O" } sink { cell: "LUT__6328" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6322" port: "O" } sink { cell: "LUT__6330" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6322" port: "O" } sink { cell: "LUT__6357" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6327" port: "O" } sink { cell: "LUT__6328" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6327" port: "O" } sink { cell: "LUT__6330" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6332" port: "O" } sink { cell: "LUT__6335" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__6332" port: "O" } sink { cell: "LUT__6337" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6333" port: "O" } sink { cell: "LUT__6334" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6333" port: "O" } sink { cell: "LUT__6352" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6334" port: "O" } sink { cell: "LUT__6335" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__6334" port: "O" } sink { cell: "LUT__6337" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6334" port: "O" } sink { cell: "LUT__6340" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6334" port: "O" } sink { cell: "LUT__6342" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6339" port: "O" } sink { cell: "LUT__6340" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6339" port: "O" } sink { cell: "LUT__6342" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6339" port: "O" } sink { cell: "LUT__6344" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__6339" port: "O" } sink { cell: "LUT__6352" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__6339" port: "O" } sink { cell: "LUT__6356" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__6344" port: "O" } sink { cell: "LUT__6347" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__6344" port: "O" } sink { cell: "LUT__6349" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__6344" port: "O" } sink { cell: "LUT__6364" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__6344" port: "O" } sink { cell: "LUT__6366" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__6344" port: "O" } sink { cell: "LUT__6369" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6344" port: "O" } sink { cell: "LUT__6372" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6345" port: "O" } sink { cell: "LUT__6346" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__6345" port: "O" } sink { cell: "LUT__6351" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__6346" port: "O" } sink { cell: "LUT__6347" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6346" port: "O" } sink { cell: "LUT__6349" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6351" port: "O" } sink { cell: "LUT__6352" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6351" port: "O" } sink { cell: "LUT__6357" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6351" port: "O" } sink { cell: "LUT__6362" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6356" port: "O" } sink { cell: "LUT__6357" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__6361" port: "O" } sink { cell: "LUT__6362" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6362" port: "O" } sink { cell: "LUT__6364" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__6362" port: "O" } sink { cell: "LUT__6366" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__6362" port: "O" } sink { cell: "LUT__6369" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__6362" port: "O" } sink { cell: "LUT__6372" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__6363" port: "O" } sink { cell: "LUT__6364" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__6363" port: "O" } sink { cell: "LUT__6366" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6363" port: "O" } sink { cell: "LUT__6369" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__6363" port: "O" } sink { cell: "LUT__6372" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6368" port: "O" } sink { cell: "LUT__6369" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6368" port: "O" } sink { cell: "LUT__6371" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6371" port: "O" } sink { cell: "LUT__6372" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6383" port: "O" } sink { cell: "LUT__6385" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6384" port: "O" } sink { cell: "LUT__6385" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6384" port: "O" } sink { cell: "LUT__6419" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__6385" port: "O" } sink { cell: "LUT__6387" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6386" port: "O" } sink { cell: "LUT__6387" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__6387" port: "O" } sink { cell: "LUT__6399" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__6387" port: "O" } sink { cell: "LUT__6407" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6388" port: "O" } sink { cell: "LUT__6399" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6388" port: "O" } sink { cell: "LUT__6471" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6389" port: "O" } sink { cell: "LUT__6390" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__6390" port: "O" } sink { cell: "LUT__6398" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6391" port: "O" } sink { cell: "LUT__6398" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6392" port: "O" } sink { cell: "LUT__6398" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__6393" port: "O" } sink { cell: "LUT__6397" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__6394" port: "O" } sink { cell: "LUT__6397" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__6395" port: "O" } sink { cell: "LUT__6397" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6396" port: "O" } sink { cell: "LUT__6397" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6397" port: "O" } sink { cell: "LUT__6398" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6398" port: "O" } sink { cell: "LUT__6399" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__6398" port: "O" } sink { cell: "LUT__6407" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6401" port: "O" } sink { cell: "LUT__6404" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6402" port: "O" } sink { cell: "LUT__6404" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6403" port: "O" } sink { cell: "LUT__6404" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6428" port: "O" } sink { cell: "LUT__6429" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6428" port: "O" } sink { cell: "LUT__6433" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6428" port: "O" } sink { cell: "LUT__6467" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__6432" port: "O" } sink { cell: "LUT__6433" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6439" port: "O" } sink { cell: "LUT__6440" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__6439" port: "O" } sink { cell: "LUT__6445" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__6439" port: "O" } sink { cell: "LUT__6448" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__6439" port: "O" } sink { cell: "LUT__6460" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6439" port: "O" } sink { cell: "LUT__6466" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6447" port: "O" } sink { cell: "LUT__6448" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6447" port: "O" } sink { cell: "LUT__6457" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__6447" port: "O" } sink { cell: "LUT__6459" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6459" port: "O" } sink { cell: "LUT__6460" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__6459" port: "O" } sink { cell: "LUT__6467" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__6465" port: "O" } sink { cell: "LUT__6466" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6466" port: "O" } sink { cell: "LUT__6467" port: "I[2]" } delay_max: 404 delay_min: 0  }
