// Seed: 2061053932
module module_0 (
    input id_0,
    input id_1
);
  logic id_2 = 1'b0;
  logic id_3;
  assign id_2 = id_3;
  wire id_4;
  assign id_2 = id_1;
  assign id_4[1] = id_1;
  type_7(
      id_2, id_3 ? 1 : id_0
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  output id_2;
  input id_1;
  logic id_5;
  logic id_6 = id_6;
  assign id_5 = 1;
endmodule
