
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/wrf_1212B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 2552145 heartbeat IPC: 3.91827 cumulative IPC: 3.91827 (Simulation time: 0 hr 0 min 28 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2552145 (Simulation time: 0 hr 0 min 28 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 9018758 heartbeat IPC: 1.5464 cumulative IPC: 1.5464 (Simulation time: 0 hr 1 min 12 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 15456784 heartbeat IPC: 1.55327 cumulative IPC: 1.54983 (Simulation time: 0 hr 1 min 57 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 21900237 heartbeat IPC: 1.55196 cumulative IPC: 1.55054 (Simulation time: 0 hr 2 min 41 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 28357076 heartbeat IPC: 1.54875 cumulative IPC: 1.55009 (Simulation time: 0 hr 3 min 26 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 34840680 heartbeat IPC: 1.54235 cumulative IPC: 1.54854 (Simulation time: 0 hr 4 min 10 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 41484429 heartbeat IPC: 1.50517 cumulative IPC: 1.54114 (Simulation time: 0 hr 4 min 55 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 48088988 heartbeat IPC: 1.51411 cumulative IPC: 1.53722 (Simulation time: 0 hr 5 min 37 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 54585722 heartbeat IPC: 1.53923 cumulative IPC: 1.53747 (Simulation time: 0 hr 6 min 20 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 61024041 heartbeat IPC: 1.5532 cumulative IPC: 1.5392 (Simulation time: 0 hr 7 min 3 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 67418976 heartbeat IPC: 1.56374 cumulative IPC: 1.54162 (Simulation time: 0 hr 7 min 48 sec) 
Finished CPU 0 instructions: 100000002 cycles: 64866832 cumulative IPC: 1.54162 (Simulation time: 0 hr 7 min 48 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.54162 instructions: 100000002 cycles: 64866832
cpu0_DTLB TOTAL     ACCESS:   18869681  HIT:   18629119  MISS:     240562
cpu0_DTLB LOAD      ACCESS:   12070854  HIT:   11914332  MISS:     156522
cpu0_DTLB RFO       ACCESS:    6798827  HIT:    6714787  MISS:      84040
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.9284 cycles
cpu0_ITLB TOTAL     ACCESS:    5651199  HIT:    5651199  MISS:          0
cpu0_ITLB LOAD      ACCESS:    5651199  HIT:    5651199  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:    9013440  HIT:    8969631  MISS:      43809
cpu0_L1I LOAD      ACCESS:    9013440  HIT:    8969631  MISS:      43809
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 11.7494 cycles
cpu0_STLB TOTAL     ACCESS:     240562  HIT:     239299  MISS:       1263
cpu0_STLB LOAD      ACCESS:     156522  HIT:     155273  MISS:       1249
cpu0_STLB RFO       ACCESS:      84040  HIT:      84026  MISS:         14
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1109.98 cycles
cpu0_L1D TOTAL     ACCESS:   29575733  HIT:   29172129  MISS:     403604
cpu0_L1D LOAD      ACCESS:   14322445  HIT:   13997799  MISS:     324646
cpu0_L1D RFO       ACCESS:   15252316  HIT:   15173584  MISS:      78732
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        972  HIT:        746  MISS:        226
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 117.979 cycles
cpu0_L2C TOTAL     ACCESS:     589990  HIT:     511516  MISS:      78474
cpu0_L2C LOAD      ACCESS:     368455  HIT:     291144  MISS:      77311
cpu0_L2C RFO       ACCESS:      77260  HIT:      76345  MISS:        915
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     144049  HIT:     143819  MISS:        230
cpu0_L2C TRANSLATION ACCESS:        226  HIT:        208  MISS:         18
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 550.071 cycles
LLC TOTAL     ACCESS:     115129  HIT:      19044  MISS:      96085
LLC LOAD      ACCESS:      77311  HIT:        301  MISS:      77010
LLC RFO       ACCESS:        915  HIT:         10  MISS:        905
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      36885  HIT:      18720  MISS:      18165
LLC TRANSLATION ACCESS:         18  HIT:         13  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 432.15 cycles
Insertion Distribution: 
	LOAD 0 0 41400 44576 
	RFO 0 0 1169 146 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 18165 
	 0 0 23 3 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2525  ROW_BUFFER_MISS:      75395
 DBUS AVG_CONGESTED_CYCLE:    3.96268
 WQ ROW_BUFFER_HIT:        349  ROW_BUFFER_MISS:      23454  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.2223% MPKI: 4.86341 Average ROB Occupancy at Mispredict: 61.3838
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00019
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.86284
BRANCH_DIRECT_CALL: 0.00021
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00017

