           
           Efinix FPGA Placement and Routing.
           Version: 2025.1.110.2.15 
           Compiled: Jun 21 2025.
           
           Copyright (C) 2013 - 2025 Efinix, Inc. All rights reserved.

           
           The Tool Is Based on VPR of University of Toronto,
           a free open source code under MIT license.
           
           ***** Beginning stage netlist pre-processing ... *****
INFO     : Successfully Read in Verific binary Netlist dump file "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.vdb".
INFO     : ***** Beginning VDB Netlist Checker ... *****
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(11): Input/inout port clk_24m is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(12): Input/inout port clk_25m is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(21): Input/inout port clk_pixel_2x is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(22): Input/inout port clk_pixel_10x is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(30): Input/inout port dsi_refclk_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(31): Input/inout port dsi_byteclk_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(32): Input/inout port dsi_serclk_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(33): Input/inout port dsi_txcclk_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(60): Input/inout port clk_lvds_1x is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(61): Input/inout port clk_lvds_7x is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(62): Input/inout port clk_27m is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(63): Input/inout port clk_54m is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(97): Input/inout port i_dqs_n_hi[1] is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(98): Input/inout port i_dqs_n_lo[1] is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(121): Input/inout port csi_ctl0_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(125): Input/inout port csi_ctl1_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(129): Input/inout port csi_scl_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(136): Input/inout port csi_rxc_lp_p_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(137): Input/inout port csi_rxc_lp_n_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(156): Input/inout port csi_rxd1_lp_n_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(157): Input/inout port csi_rxd1_lp_p_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(158): Input/inout port csi_rxd1_hs_i[7] is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(165): Input/inout port csi_rxd2_lp_p_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(166): Input/inout port csi_rxd2_lp_n_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(167): Input/inout port csi_rxd2_hs_i[7] is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(174): Input/inout port csi_rxd3_lp_p_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(175): Input/inout port csi_rxd3_lp_n_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(176): Input/inout port csi_rxd3_hs_i[7] is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(235): Input/inout port dsi_txd0_lp_p_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(236): Input/inout port dsi_txd0_lp_n_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(237): Input/inout port dsi_txd1_lp_p_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(238): Input/inout port dsi_txd1_lp_n_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(239): Input/inout port dsi_txd2_lp_p_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(240): Input/inout port dsi_txd2_lp_n_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(241): Input/inout port dsi_txd3_lp_p_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(242): Input/inout port dsi_txd3_lp_n_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(247): Input/inout port uart_rx_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(257): Input/inout port cmos_sdat_IN is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(262): Input/inout port cmos_pclk is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(263): Input/inout port cmos_vsync is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(264): Input/inout port cmos_href is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(265): Input/inout port cmos_data[7] is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(266): Input/inout port cmos_ctl1 is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(316): Input/inout port lcd_tp_sda_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(320): Input/inout port lcd_tp_scl_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(324): Input/inout port lcd_tp_int_i is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(344): Input/inout port lcd_b7_0_i[7] is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(345): Input/inout port lcd_g7_0_i[7] is unconnected and will be removed. [VDB-8003]
WARNING  : D:\FPGA_learning\Temp3\New folder\example_top.v(346): Input/inout port lcd_r7_0_i[7] is unconnected and will be removed. [VDB-8003]
WARNING  : CE port of EFX_DSP48 instance mult_190 is permanently disabled [VDB-8002]
WARNING  : Found 101 warnings in the post-synthesis netlist.
INFO     : VDB Netlist Checker took 0.0171828 seconds.
INFO     : 	VDB Netlist Checker took 0.03125 seconds (approximately) in total CPU time.
INFO     : VDB Netlist Checker virtual memory usage: begin = 119.216 MB, end = 119.94 MB, delta = 0.724 MB
INFO     : 	VDB Netlist Checker peak virtual memory usage = 119.948 MB
INFO     : VDB Netlist Checker resident set memory usage: begin = 96.372 MB, end = 97.512 MB, delta = 1.14 MB
INFO     : 	VDB Netlist Checker peak resident set memory usage = 97.516 MB
INFO     : ***** Ending VDB Netlist Checker ... *****
INFO     : Reading core interface constraints file "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.interface.csv"
INFO     : Successfully read core interface constraints file "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.interface.csv"
INFO     : Net clk_lvds_1x promoted to global due to interface constraints.
INFO     : Net cmos_pclk promoted to global due to interface constraints.
INFO     : Net clk_pixel_10x promoted to global due to interface constraints.
INFO     : Net clk_lvds_7x promoted to global due to interface constraints.
INFO     : Net clk_27m promoted to global due to interface constraints.
INFO     : Net dsi_serclk_i promoted to global due to interface constraints.
INFO     : Net dsi_byteclk_i promoted to global due to interface constraints.
INFO     : Net dsi_txcclk_i promoted to global due to interface constraints.
INFO     : Found 0 constant generator nets.
INFO     : Pass 0: Swept away 0 nets with no fanout.
INFO     : logical_block #0(clk_24m) has no fanout.
INFO     : Removing input.
INFO     : logical_block #1(clk_25m) has no fanout.
INFO     : Removing input.
INFO     : logical_block #5(clk_pixel_2x) has no fanout.
INFO     : Removing input.
INFO     : logical_block #9(dsi_refclk_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #33(clk_54m) has no fanout.
INFO     : Removing input.
INFO     : logical_block #149(i_dqs_n_hi[1]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #150(i_dqs_n_hi[0]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #151(i_dqs_n_lo[1]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #152(i_dqs_n_lo[0]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #171(csi_ctl0_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #174(csi_ctl1_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #177(csi_scl_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #181(csi_rxc_lp_p_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #182(csi_rxc_lp_n_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #202(csi_rxd1_lp_n_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #203(csi_rxd1_lp_p_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #204(csi_rxd1_hs_i[7]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #205(csi_rxd1_hs_i[6]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #206(csi_rxd1_hs_i[5]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #207(csi_rxd1_hs_i[4]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #208(csi_rxd1_hs_i[3]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #209(csi_rxd1_hs_i[2]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #210(csi_rxd1_hs_i[1]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #211(csi_rxd1_hs_i[0]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #215(csi_rxd2_lp_p_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #216(csi_rxd2_lp_n_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #217(csi_rxd2_hs_i[7]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #218(csi_rxd2_hs_i[6]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #219(csi_rxd2_hs_i[5]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #220(csi_rxd2_hs_i[4]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #221(csi_rxd2_hs_i[3]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #222(csi_rxd2_hs_i[2]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #223(csi_rxd2_hs_i[1]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #224(csi_rxd2_hs_i[0]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #228(csi_rxd3_lp_p_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #229(csi_rxd3_lp_n_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #230(csi_rxd3_hs_i[7]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #231(csi_rxd3_hs_i[6]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #232(csi_rxd3_hs_i[5]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #233(csi_rxd3_hs_i[4]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #234(csi_rxd3_hs_i[3]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #235(csi_rxd3_hs_i[2]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #236(csi_rxd3_hs_i[1]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #237(csi_rxd3_hs_i[0]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #310(dsi_txd0_lp_p_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #311(dsi_txd0_lp_n_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #312(dsi_txd1_lp_p_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #313(dsi_txd1_lp_n_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #314(dsi_txd2_lp_p_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #315(dsi_txd2_lp_n_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #316(dsi_txd3_lp_p_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #317(dsi_txd3_lp_n_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #318(uart_rx_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #327(cmos_sdat_IN) has no fanout.
INFO     : Removing input.
INFO     : logical_block #331(cmos_vsync) has no fanout.
INFO     : Removing input.
INFO     : logical_block #332(cmos_href) has no fanout.
INFO     : Removing input.
INFO     : logical_block #333(cmos_data[7]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #334(cmos_data[6]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #335(cmos_data[5]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #336(cmos_data[4]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #337(cmos_data[3]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #338(cmos_data[2]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #339(cmos_data[1]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #340(cmos_data[0]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #341(cmos_ctl1) has no fanout.
INFO     : Removing input.
INFO     : logical_block #439(lcd_tp_sda_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #442(lcd_tp_scl_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #445(lcd_tp_int_i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #500(lcd_b7_0_i[7]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #501(lcd_b7_0_i[6]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #502(lcd_b7_0_i[5]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #503(lcd_b7_0_i[4]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #504(lcd_b7_0_i[3]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #505(lcd_b7_0_i[2]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #506(lcd_b7_0_i[1]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #507(lcd_b7_0_i[0]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #508(lcd_g7_0_i[7]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #509(lcd_g7_0_i[6]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #510(lcd_g7_0_i[5]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #511(lcd_g7_0_i[4]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #512(lcd_g7_0_i[3]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #513(lcd_g7_0_i[2]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #514(lcd_g7_0_i[1]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #515(lcd_g7_0_i[0]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #516(lcd_r7_0_i[7]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #517(lcd_r7_0_i[6]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #518(lcd_r7_0_i[5]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #519(lcd_r7_0_i[4]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #520(lcd_r7_0_i[3]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #521(lcd_r7_0_i[2]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #522(lcd_r7_0_i[1]) has no fanout.
INFO     : Removing input.
INFO     : logical_block #523(lcd_r7_0_i[0]) has no fanout.
INFO     : Removing input.
INFO     : Pass 0: Swept away 92 blocks with no fanout.
INFO     : Pass 1: Swept away 0 nets with no fanout.
INFO     : Pass 1: Swept away 0 blocks with no fanout.
INFO     : Swept away 0 nets and 92 blocks in total.
INFO     : Removed 0 LUT buffers
INFO     : Sweept away 92 nodes
INFO     : Successfully created VPR logical netlist from Verific binary DataBase file "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.vdb".
INFO     : Netlist pre-processing took 0.168401 seconds.
INFO     : 	Netlist pre-processing took 0.15625 seconds (approximately) in total CPU time.
INFO     : Netlist pre-processing virtual memory usage: begin = 119.216 MB, end = 119.94 MB, delta = 0.724 MB
INFO     : 	Netlist pre-processing peak virtual memory usage = 119.948 MB
INFO     : Netlist pre-processing resident set memory usage: begin = 95.96 MB, end = 97.924 MB, delta = 1.964 MB
INFO     : 	Netlist pre-processing peak resident set memory usage = 97.928 MB
           ***** Ending stage netlist pre-processing *****
           
INFO     : Load Global Network took 0.766338 seconds.
INFO     : 	Load Global Network took 0.171875 seconds (approximately) in total CPU time.
INFO     : Load Global Network virtual memory usage: begin = 119.94 MB, end = 119.96 MB, delta = 0.02 MB
INFO     : 	Load Global Network peak virtual memory usage = 119.96 MB
INFO     : Load Global Network resident set memory usage: begin = 98.012 MB, end = 115.16 MB, delta = 17.148 MB
INFO     : 	Load Global Network peak resident set memory usage = 115.164 MB
INFO     : Reading C:/Efinity/2025.1/arch/.\rr_pb_hier_mapping.xml
           ***** Beginning stage pre-packing ... *****
           ***** Ending stage pre-packing *****
           
           ***** Beginning stage packing ... *****
INFO     : 	[PrepackAnalyzer] Cannot pack adder chain size=14, u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i14
INFO     : Generate proto netlist for file "D:/FPGA_learning/Temp3/New folder/work_pnr\Ti60_Demo.net_proto" took 0.028 seconds
INFO     : Creating IO constraints file 'D:/FPGA_learning/Temp3/New folder/work_pnr\Ti60_Demo.io_place'
INFO     : Packing took 0.0699044 seconds.
INFO     : 	Packing took 0.046875 seconds (approximately) in total CPU time.
INFO     : Packing virtual memory usage: begin = 136.764 MB, end = 144.972 MB, delta = 8.208 MB
INFO     : 	Packing peak virtual memory usage = 144.972 MB
INFO     : Packing resident set memory usage: begin = 142.916 MB, end = 151.184 MB, delta = 8.268 MB
INFO     : 	Packing peak resident set memory usage = 151.188 MB
           ***** Ending stage packing *****
           
INFO     : Read proto netlist file D:/FPGA_learning/Temp3/New folder/work_pnr\Ti60_Demo.net_proto
INFO     : Read proto netlist for file "D:/FPGA_learning/Temp3/New folder/work_pnr\Ti60_Demo.net_proto" took 0.013 seconds
INFO     : Setup net and block data structure took 0.085 seconds
INFO     : Reading core interface constraints file "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.interface.csv"
INFO     : Successfully read core interface constraints file "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.interface.csv"
WARNING  : Found 101 warnings in the post-synthesis netlist.
INFO     : Reading core interface constraints file "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.interface.csv"
INFO     : Successfully read core interface constraints file "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.interface.csv"
           ***** Beginning stage packed netlist loading ... *****
INFO     : Read proto netlist file D:/FPGA_learning/Temp3/New folder/work_pnr\Ti60_Demo.net_proto
INFO     : Read proto netlist for file "D:/FPGA_learning/Temp3/New folder/work_pnr\Ti60_Demo.net_proto" took 0.018 seconds
INFO     : Setup net and block data structure took 0.142 seconds
INFO     : Packed netlist loading took 0.164125 seconds.
INFO     : 	Packed netlist loading took 0.171875 seconds (approximately) in total CPU time.
INFO     : Packed netlist loading virtual memory usage: begin = 216.036 MB, end = 216.036 MB, delta = 0 MB
INFO     : 	Packed netlist loading peak virtual memory usage = 216.036 MB
INFO     : Packed netlist loading resident set memory usage: begin = 222.256 MB, end = 222.3 MB, delta = 0.044 MB
INFO     : 	Packed netlist loading peak resident set memory usage = 222.304 MB
           ***** Ending stage packed netlist loading *****
           
           ***** Beginning stage pre-placement ... *****
           
           ***** Ending stage pre-placement *****
           
WARNING  : No ports matched 'dsi_refclk_i'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:18] No valid pin(s) found for clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:18] Unable to run 'create_clock' constraint due to warnings found
WARNING  : No ports matched 'clk_pixel_2x'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:28] No valid pin(s) found for clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:28] Unable to run 'create_clock' constraint due to warnings found
WARNING  : No ports matched 'clk_54m'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:33] No valid pin(s) found for clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:33] Unable to run 'create_clock' constraint due to warnings found
WARNING  : No ports matched 'cmos_data[0]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:41] No clocks matched 'cmos_pclk'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:41] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:41] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'cmos_data[0]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:42] No clocks matched 'cmos_pclk'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:42] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:42] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'cmos_data[1]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:43] No clocks matched 'cmos_pclk'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:43] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:43] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'cmos_data[1]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:44] No clocks matched 'cmos_pclk'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:44] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:44] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'cmos_data[2]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:45] No clocks matched 'cmos_pclk'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:45] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:45] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'cmos_data[2]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:46] No clocks matched 'cmos_pclk'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:46] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:46] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'cmos_data[3]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:47] No clocks matched 'cmos_pclk'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:47] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:47] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'cmos_data[3]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:48] No clocks matched 'cmos_pclk'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:48] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:48] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'cmos_data[4]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:49] No clocks matched 'cmos_pclk'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:49] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:49] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'cmos_data[4]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:50] No clocks matched 'cmos_pclk'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:50] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:50] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'cmos_data[5]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:51] No clocks matched 'cmos_pclk'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:51] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:51] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'cmos_data[5]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:52] No clocks matched 'cmos_pclk'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:52] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:52] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'cmos_data[6]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:53] No clocks matched 'cmos_pclk'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:53] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:53] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'cmos_data[6]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:54] No clocks matched 'cmos_pclk'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:54] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:54] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'cmos_data[7]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:55] No clocks matched 'cmos_pclk'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:55] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:55] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'cmos_data[7]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:56] No clocks matched 'cmos_pclk'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:56] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:56] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'cmos_href'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:57] No clocks matched 'cmos_pclk'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:57] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:57] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'cmos_href'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:58] No clocks matched 'cmos_pclk'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:58] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:58] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'cmos_vsync'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:59] No clocks matched 'cmos_pclk'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:59] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:59] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'cmos_vsync'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:60] No clocks matched 'cmos_pclk'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:60] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:60] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:86] Missing value for option -period, please type 'create_clock -help' for usage info
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:86] Unable to run 'create_clock' constraint due to warnings found
WARNING  : No ports matched 'i_dqs_n_lo[0]'
WARNING  : No ports matched 'i_dqs_n_hi[0]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:305] set_input_delay: No valid input port(s) found
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:305] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'i_dqs_n_hi[0]'
WARNING  : No ports matched 'i_dqs_n_lo[0]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:306] set_input_delay: No valid input port(s) found
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:306] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'i_dqs_n_hi[1]'
WARNING  : No ports matched 'i_dqs_n_lo[1]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:311] set_input_delay: No valid input port(s) found
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:311] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'i_dqs_n_lo[1]'
WARNING  : No ports matched 'i_dqs_n_hi[1]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:312] set_input_delay: No valid input port(s) found
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:312] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:540] No clocks matched 'csi_rxc_i'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:540] set_output_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:540] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:541] No clocks matched 'csi_rxc_i'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:541] set_output_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:541] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:542] No clocks matched 'csi_rxc_i'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:542] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:542] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:543] No clocks matched 'csi_rxc_i'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:543] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:543] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:544] No clocks matched 'csi_rxc_i'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:544] set_output_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:544] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:545] No clocks matched 'csi_rxc_i'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:545] set_output_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:545] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : No ports matched 'csi_rxd1_hs_i[*]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:546] No clocks matched 'csi_rxc_i'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:546] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:546] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'csi_rxd1_hs_i[*]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:547] No clocks matched 'csi_rxc_i'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:547] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:547] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:548] No clocks matched 'csi_rxc_i'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:548] set_output_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:548] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:549] No clocks matched 'csi_rxc_i'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:549] set_output_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:549] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : No ports matched 'csi_rxd2_hs_i[*]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:550] No clocks matched 'csi_rxc_i'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:550] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:550] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'csi_rxd2_hs_i[*]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:551] No clocks matched 'csi_rxc_i'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:551] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:551] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:552] No clocks matched 'csi_rxc_i'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:552] set_output_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:552] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:553] No clocks matched 'csi_rxc_i'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:553] set_output_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:553] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : No ports matched 'csi_rxd3_hs_i[*]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:554] No clocks matched 'csi_rxc_i'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:554] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:554] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'csi_rxd3_hs_i[*]'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:555] No clocks matched 'csi_rxc_i'
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:555] set_input_delay: No valid clock found for -clock
WARNING  : [SDC D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc:555] Unable to run 'set_input_delay' constraint due to warnings found
INFO     : SDC file 'D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc' parsed successfully.
INFO     : 13 clocks (including virtual clocks), 36 inputs and 232 outputs were constrained.
INFO     : Reading core interface constraints file "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.interface.csv"
INFO     : Successfully read core interface constraints file "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.interface.csv"
INFO     : Writing IO placement constraints to "D:/FPGA_learning/Temp3/New folder/outflow\Ti60_Demo.interface.io"
INFO     : Reading placement constraints from 'D:/FPGA_learning/Temp3/New folder/outflow\Ti60_Demo.interface.io'.
INFO     : Reading placement constraints from 'D:/FPGA_learning/Temp3/New folder/work_pnr\Ti60_Demo.io_place'.
WARNING  : Clock driver, csi_rxc_i, should not directly drive output pad, led_o[5], in the core. Use the 'clkout' mode in GPIO instead.
INFO     : Reading core interface constraints file "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.interface.csv"
INFO     : Successfully read core interface constraints file "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.interface.csv"
WARNING  : Clock net led_o[5] should not drive a normal pad, led_o[5]. Clock should only drive clkout pads defined in Interface Designer.
INFO     : Found 235 synchronizers as follows: 
INFO     : 	Synchronizer 0: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i25_2
INFO     : 	Synchronizer 1: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2
INFO     : 	Synchronizer 2: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/dff_11/i2_2
INFO     : 	Synchronizer 3: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2
INFO     : 	Synchronizer 4: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2
INFO     : 	Synchronizer 5: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2
INFO     : 	Synchronizer 6: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2
INFO     : 	Synchronizer 7: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2
INFO     : 	Synchronizer 8: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2
INFO     : 	Synchronizer 9: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2
INFO     : 	Synchronizer 10: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2
INFO     : 	Synchronizer 11: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2
INFO     : 	Synchronizer 12: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/dff_9/i2_2
INFO     : 	Synchronizer 13: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2
INFO     : 	Synchronizer 14: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i30_2
INFO     : 	Synchronizer 15: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][9]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][9]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[9]~FF
INFO     : 	Synchronizer 16: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][8]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][8]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[8]~FF
INFO     : 	Synchronizer 17: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][3]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FF
INFO     : 	Synchronizer 18: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][0]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[0]~FF
INFO     : 	Synchronizer 19: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][4]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[4]~FF
INFO     : 	Synchronizer 20: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][5]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[5]~FF
INFO     : 	Synchronizer 21: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][6]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[6]~FF
INFO     : 	Synchronizer 22: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][7]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][7]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[7]~FF
INFO     : 	Synchronizer 23: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][2]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[2]~FF
INFO     : 	Synchronizer 24: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i35_2
INFO     : 	Synchronizer 25: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i28_2
INFO     : 	Synchronizer 26: 
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][8]~FF
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[8]~FF
INFO     : 	Synchronizer 27: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i27_2
INFO     : 	Synchronizer 28: 
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][7]~FF
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[7]~FF
INFO     : 	Synchronizer 29: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i36_2
INFO     : 	Synchronizer 30: 
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[2]~FF
INFO     : 	Synchronizer 31: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i29_2
INFO     : 	Synchronizer 32: 
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[0]~FF
INFO     : 	Synchronizer 33: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i28_2
INFO     : 	Synchronizer 34: 
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FF
INFO     : 	Synchronizer 35: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i27_2
INFO     : 	Synchronizer 36: 
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[4]~FF
INFO     : 	Synchronizer 37: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[6]~FF
INFO     : 	Synchronizer 38: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[1]~FF
INFO     : 	Synchronizer 39: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][7]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[7]~FF
INFO     : 	Synchronizer 40: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[2]~FF
INFO     : 	Synchronizer 41: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[0]~FF
INFO     : 	Synchronizer 42: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[3]~FF
INFO     : 	Synchronizer 43: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[4]~FF
INFO     : 	Synchronizer 44: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[5]~FF
INFO     : 	Synchronizer 45: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/genblk2.genblk1.efx_resetsync_wr_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/wr_rst_int~FF
INFO     : 	Synchronizer 46: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/rd_rst_int~FF
INFO     : 	Synchronizer 47: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_23/async_reg[0][0]~FF
INFO     :  w_csi_rx_vsync0~FF
INFO     : 	Synchronizer 48: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][1]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/vc_sync[1]~FF
INFO     : 	Synchronizer 49: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][6]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[6]~FF
INFO     : 	Synchronizer 50: 
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[1]~FF
INFO     : 	Synchronizer 51: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[0]~FF
INFO     : 	Synchronizer 52: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[3]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[4]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[5]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[6]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[7]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[8]~FF
INFO     : 	Synchronizer 53: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2
INFO     : 	Synchronizer 54: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[1]~FF
INFO     : 	Synchronizer 55: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i33_2
INFO     : 	Synchronizer 56: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[4]~FF
INFO     : 	Synchronizer 57: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i30_2
INFO     : 	Synchronizer 58: 
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][10]~FF
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[10]~FF
INFO     : 	Synchronizer 59: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[2]~FF
INFO     : 	Synchronizer 60: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i29_2
INFO     : 	Synchronizer 61: 
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][9]~FF
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[9]~FF
INFO     : 	Synchronizer 62: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[5]~FF
INFO     : 	Synchronizer 63: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i26_2
INFO     : 	Synchronizer 64: 
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[5]~FF
INFO     : 	Synchronizer 65: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2
INFO     : 	Synchronizer 66: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[6]~FF
INFO     : 	Synchronizer 67: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[2]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[2]~FF
INFO     : 	Synchronizer 68: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2
INFO     : 	Synchronizer 69: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[3]~FF
INFO     : 	Synchronizer 70: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2
INFO     : 	Synchronizer 71: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2
INFO     : 	Synchronizer 72: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[4]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[4]~FF
INFO     : 	Synchronizer 73: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i34_2
INFO     : 	Synchronizer 74: 
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_wr_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/wr_rst_int~FF
INFO     : 	Synchronizer 75: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF
INFO     : 	Synchronizer 76: 
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/rd_rst_int~FF
INFO     : 	Synchronizer 77: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF
INFO     : 	Synchronizer 78: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[4]~FF
INFO     : 	Synchronizer 79: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[3]~FF
INFO     : 	Synchronizer 80: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_wr_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/wr_rst_int~FF
INFO     : 	Synchronizer 81: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[2]~FF
INFO     : 	Synchronizer 82: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[1]~FF
INFO     : 	Synchronizer 83: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/rd_rst_int~FF
INFO     : 	Synchronizer 84: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[0]~FF
INFO     : 	Synchronizer 85: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[0]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[0]~FF
INFO     : 	Synchronizer 86: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/vc_sync[0]~FF
INFO     : 	Synchronizer 87: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[3]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[3]~FF
INFO     : 	Synchronizer 88: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[3]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[3]~FF
INFO     : 	Synchronizer 89: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[6]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[6]~FF
INFO     : 	Synchronizer 90: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[5]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[5]~FF
INFO     : 	Synchronizer 91: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[0]~FF
INFO     : 	Synchronizer 92: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[2]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[2]~FF
INFO     : 	Synchronizer 93: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[1]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[1]~FF
INFO     : 	Synchronizer 94: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i32_2
INFO     : 	Synchronizer 95: 
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][12]~FF
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[12]~FF
INFO     : 	Synchronizer 96: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.efx_resetsync_a_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst~FF
INFO     : 	Synchronizer 97: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[6]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[6]~FF
INFO     : 	Synchronizer 98: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/syncreg_1/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/ready_to_rcv_sync~FF
INFO     : 	Synchronizer 99: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i31_2
INFO     : 	Synchronizer 100: 
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][11]~FF
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[11]~FF
INFO     : 	Synchronizer 101: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[5]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[5]~FF
INFO     : 	Synchronizer 102: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[4]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[4]~FF
INFO     : 	Synchronizer 103: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/genblk2.wr_rst[0]~FF
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/genblk2.wr_rst[1]~FF
INFO     : 	Synchronizer 104: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[4]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[4]~FF
INFO     : 	Synchronizer 105: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/syncreg_2/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RxStopState_sync[0]~FF
INFO     : 	Synchronizer 106: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[1]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[1]~FF
INFO     : 	Synchronizer 107: 
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/genblk2.rd_rst[0]~FF
INFO     :  u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/genblk2.rd_rst[1]~FF
INFO     : 	Synchronizer 108: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[0]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[0]~FF
INFO     : 	Synchronizer 109: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][10]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[10]~FF
INFO     : 	Synchronizer 110: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[3]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[3]~FF
INFO     : 	Synchronizer 111: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[5]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[5]~FF
INFO     : 	Synchronizer 112: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][9]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[9]~FF
INFO     : 	Synchronizer 113: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[2]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[2]~FF
INFO     : 	Synchronizer 114: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_2/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW8_int~FF
INFO     : 	Synchronizer 115: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][2]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[2]~FF
INFO     : 	Synchronizer 116: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_26/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW28_int~FF
INFO     : 	Synchronizer 117: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[6]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF
INFO     : 	Synchronizer 118: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][7]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[7]~FF
INFO     : 	Synchronizer 119: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2
INFO     : 	Synchronizer 120: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_1/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW7_int~FF
INFO     : 	Synchronizer 121: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[5]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[5]~FF
INFO     : 	Synchronizer 122: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[2]~FF
INFO     : 	Synchronizer 123: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2
INFO     : 	Synchronizer 124: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_25/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW24_int~FF
INFO     : 	Synchronizer 125: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[4]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[4]~FF
INFO     : 	Synchronizer 126: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[0]~FF
INFO     : 	Synchronizer 127: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[0]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[0]~FF
INFO     : 	Synchronizer 128: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[3]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[3]~FF
INFO     : 	Synchronizer 129: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FF
INFO     : 	Synchronizer 130: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_24/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW16_int~FF
INFO     : 	Synchronizer 131: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[6]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[6]~FF
INFO     : 	Synchronizer 132: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[2]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[2]~FF
INFO     : 	Synchronizer 133: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[4]~FF
INFO     : 	Synchronizer 134: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][8]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[8]~FF
INFO     : 	Synchronizer 135: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[1]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[1]~FF
INFO     : 	Synchronizer 136: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[5]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF
INFO     : 	Synchronizer 137: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[5]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[5]~FF
INFO     : 	Synchronizer 138: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF
INFO     : 	Synchronizer 139: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[1]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[1]~FF
INFO     : 	Synchronizer 140: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[0]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF
INFO     : 	Synchronizer 141: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_4/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW12_int~FF
INFO     : 	Synchronizer 142: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[0]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[1]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[2]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[3]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[4]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[5]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[6]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[7]~FF
INFO     : 	Synchronizer 143: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][10]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][10]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[10]~FF
INFO     : 	Synchronizer 144: 
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF
INFO     :  u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[6]~FF
INFO     : 	Synchronizer 145: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[5]~FF
INFO     : 	Synchronizer 146: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[0]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[0]~FF
INFO     : 	Synchronizer 147: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][11]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][11]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[11]~FF
INFO     : 	Synchronizer 148: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[6]~FF
INFO     : 	Synchronizer 149: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF
INFO     : 	Synchronizer 150: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[2]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[2]~FF
INFO     : 	Synchronizer 151: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]~FF
INFO     : 	Synchronizer 152: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[0]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[0]~FF
INFO     : 	Synchronizer 153: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[1]~FF
INFO     : 	Synchronizer 154: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[3]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[3]~FF
INFO     : 	Synchronizer 155: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[4]~FF
INFO     : 	Synchronizer 156: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[4]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[4]~FF
INFO     : 	Synchronizer 157: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[6]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF
INFO     : 	Synchronizer 158: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[1]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[1]~FF
INFO     : 	Synchronizer 159: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[6]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF
INFO     : 	Synchronizer 160: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[6]~FF
INFO     : 	Synchronizer 161: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[5]~FF
INFO     : 	Synchronizer 162: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][5]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[5]~FF
INFO     : 	Synchronizer 163: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][8]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[8]~FF
INFO     : 	Synchronizer 164: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][4]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[4]~FF
INFO     : 	Synchronizer 165: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[1]~FF
INFO     : 	Synchronizer 166: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][9]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[9]~FF
INFO     : 	Synchronizer 167: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][3]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[3]~FF
INFO     : 	Synchronizer 168: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[2]~FF
INFO     : 	Synchronizer 169: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][10]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[10]~FF
INFO     : 	Synchronizer 170: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][8]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][8]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[8]~FF
INFO     : 	Synchronizer 171: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[3]~FF
INFO     : 	Synchronizer 172: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][9]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][9]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[9]~FF
INFO     : 	Synchronizer 173: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[4]~FF
INFO     : 	Synchronizer 174: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2
INFO     : 	Synchronizer 175: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_18/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/embed_8bit_nonvideo_int~FF
INFO     : 	Synchronizer 176: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[0]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[0]~FF
INFO     : 	Synchronizer 177: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[1]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[1]~FF
INFO     : 	Synchronizer 178: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[2]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[2]~FF
INFO     : 	Synchronizer 179: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[3]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[3]~FF
INFO     : 	Synchronizer 180: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[4]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[4]~FF
INFO     : 	Synchronizer 181: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[5]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[5]~FF
INFO     : 	Synchronizer 182: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[6]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[6]~FF
INFO     : 	Synchronizer 183: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[1]~FF
INFO     : 	Synchronizer 184: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[2]~FF
INFO     : 	Synchronizer 185: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_5/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW14_int~FF
INFO     : 	Synchronizer 186: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[3]~FF
INFO     : 	Synchronizer 187: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[4]~FF
INFO     : 	Synchronizer 188: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[1]~FF
INFO     : 	Synchronizer 189: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_6/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW20_int~FF
INFO     : 	Synchronizer 190: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[5]~FF
INFO     : 	Synchronizer 191: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[6]~FF
INFO     : 	Synchronizer 192: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][1]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[1]~FF
INFO     : 	Synchronizer 193: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_7/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RGB444_int~FF
INFO     : 	Synchronizer 194: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_8/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RGB555_int~FF
INFO     : 	Synchronizer 195: 
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][7]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][7]~FF
INFO     :  u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[7]~FF
INFO     : 	Synchronizer 196: 
INFO     :  u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF
INFO     :  u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FF
INFO     : 	Synchronizer 197: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_9/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RGB565_int~FF
INFO     : 	Synchronizer 198: 
INFO     :  u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF
INFO     :  u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[0]~FF
INFO     : 	Synchronizer 199: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_10/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RGB888_int~FF
INFO     : 	Synchronizer 200: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_11/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_422_8_int~FF
INFO     : 	Synchronizer 201: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[1]~FF
INFO     : 	Synchronizer 202: 
INFO     :  u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF
INFO     :  u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[1]~FF
INFO     : 	Synchronizer 203: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[2]~FF
INFO     : 	Synchronizer 204: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_12/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_422_10_int~FF
INFO     : 	Synchronizer 205: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[3]~FF
INFO     : 	Synchronizer 206: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[4]~FF
INFO     : 	Synchronizer 207: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_13/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_420_8_legacy_int~FF
INFO     : 	Synchronizer 208: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[5]~FF
INFO     : 	Synchronizer 209: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[0]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF
INFO     : 	Synchronizer 210: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[6]~FF
INFO     : 	Synchronizer 211: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_14/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_420_8_int~FF
INFO     : 	Synchronizer 212: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[2]~FF
INFO     : 	Synchronizer 213: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[0]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[1]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_wr_fifo_rd_en~FF
INFO     : 	Synchronizer 214: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[0]~FF
INFO     : 	Synchronizer 215: 
INFO     :  u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF
INFO     :  u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[2]~FF
INFO     : 	Synchronizer 216: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_0/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW6_int~FF
INFO     : 	Synchronizer 217: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[2]~FF
INFO     : 	Synchronizer 218: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[1]~FF
INFO     : 	Synchronizer 219: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_3/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW10_int~FF
INFO     : 	Synchronizer 220: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[1]~FF
INFO     : 	Synchronizer 221: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2
INFO     : 	Synchronizer 222: 
INFO     :  u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF
INFO     :  u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/rd_rst_int~FF
INFO     : 	Synchronizer 223: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF
INFO     : 	Synchronizer 224: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_15/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_420_10_int~FF
INFO     : 	Synchronizer 225: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2
INFO     : 	Synchronizer 226: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF
INFO     : 	Synchronizer 227: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2
INFO     : 	Synchronizer 228: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_16/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/gen_long_pkt_int~FF
INFO     : 	Synchronizer 229: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2
INFO     : 	Synchronizer 230: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[0]~FF
INFO     : 	Synchronizer 231: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2
INFO     : 	Synchronizer 232: 
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_17/async_reg[0][0]~FF
INFO     :  mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/user_define_8bit_int~FF
INFO     : 	Synchronizer 233: 
INFO     :  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[2]~FF
INFO     : 	Synchronizer 234: 
INFO     :  u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF
INFO     :  u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[4]~FF
INFO     : Using optimization level TIMING_1 in qplacer to set options
INFO     : Starting Global Placer with 32 threads ...
            ----------     -------  --------------     -------
             Iteration       WHPWL Worst Slack (ps) Convergence
            ----------     -------  --------------     -------
INFO     :           1     1759915           -1211         2.8%
INFO     :           2      900928           -1228         5.8%
INFO     :           3      696570           -1103         8.7%
INFO     :           4      588268            -999        12.4%
INFO     :           5      495159           -1113        16.9%
INFO     :           6      418382           -1131        23.0%
INFO     :           7      353988           -1119        33.4%
INFO     :           8      320651           -1152        42.2%
INFO     :           9      297355           -1202        51.5%
INFO     :          10      292358           -1145        56.5%
INFO     :          11      286422           -1179        60.2%
INFO     :          12      284714           -1145        63.8%
INFO     :          13      284640           -1145        66.3%
INFO     :          14      281909           -1144        66.7%
INFO     :          15      280705           -1179        70.2%
INFO     :          16      280418           -1144        71.1%
INFO     :          17      279228           -1159        71.1%
INFO     :          18      280132           -1146        72.1%
INFO     :          19      281854           -1145        72.1%
INFO     :          20      278554           -1145        73.7%
INFO     :          21      278051           -1179        75.2%
INFO     :          22      280104           -1147        77.1%
INFO     :          23      279420           -1166        77.9%
INFO     :          24      276933           -1187        79.8%
INFO     :          25      276866           -1179        81.0%
INFO     :          26      276389           -1187        82.7%
INFO     :          27      276742           -1187        83.2%
INFO     :          28      275969           -1153        85.0%
INFO     :          29      276640           -1153        85.1%
INFO     :          30      274782           -1153        86.3%
INFO     :          31      274976           -1154        86.4%
INFO     :          32      274308           -1154        87.9%
INFO     :          33      274955           -1153        88.2%
INFO     :          34      275026           -1153        89.2%
INFO     :          35      274477           -1153        90.4%
INFO     :          36      275429           -1153        91.0%
INFO     :          37      275683           -1153        92.3%
INFO     :          38      275089           -1199        93.0%
INFO     :          39      275906           -1217        93.5%
INFO     :          40      276351           -1159        93.8%
INFO     :          41      276779           -1159        94.8%
INFO     :          42      277794           -1159        95.1%
INFO     :          43      269863           -1193        95.4%
INFO     :          44      270063           -1217        96.7%
INFO     :          45      270766           -1170        97.9%
INFO     :          46      271227           -1170        98.1%
INFO     :          47      271797           -1170        98.4%
INFO     :          48      272664           -1170        98.5%
INFO     :          49      273178           -1225        98.8%
INFO     : Starting Annealer
            ----------     -------  --------------     -------
             Iteration       WHPWL  Delay Max (ps)     R Limit
            ----------     -------  --------------     -------
INFO     :           0      128823            1116        30.0
INFO     :           1      162561            3908        90.0
INFO     :           2      156877            3679        90.0
INFO     :           3      143827            3993        26.1
INFO     :           4      133432            3993        24.6
INFO     :           5      127154            3993        22.8
INFO     :           6      121749            3993        21.1
INFO     :           7      118008            3888        19.4
INFO     :           8      115916            3888        17.8
INFO     :           9      112561            3888        16.2
INFO     :          10      111230            3888        14.7
INFO     :          11      109649             978        13.4
INFO     :          12      107755             951        12.1
INFO     :          13      106771             951        11.0
INFO     :          14      105538             951         9.9
INFO     :          15      104454             951         8.9
INFO     :          16      103665             951         8.0
INFO     :          17      103053             599         7.2
INFO     : Counted delay computer calls: 116413
Placement successful: 10082 cells are placed
INFO     : Peak congestion smeared over 1/4 of the chip is 0.309226 at 102,7
INFO     : Congestion-weighted HPWL per net: 16.4322
INFO     : Post-placement cluster-level checks is successful
INFO     : Checks is successful
INFO     : Placement took 21.5194 seconds.
INFO     : 	Placement took 50.6406 seconds (approximately) in total CPU time.
INFO     : Placement virtual memory usage: begin = 129.824 MB, end = 285.496 MB, delta = 155.672 MB
INFO     : 	Placement peak virtual memory usage = 285.712 MB
INFO     : Placement resident set memory usage: begin = 143.392 MB, end = 291.9 MB, delta = 148.508 MB
INFO     : 	Placement peak resident set memory usage = 292 MB
INFO     : Post-placement primitive-level checks is successful
