/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Apr  1 11:23:11 2015
 *                 Full Compile MD5 Checksum  267f8e92d9b43928c0a06f1ab29c511c
 *                     (minus title and desc)
 *                 MD5 Checksum               0548f7f0a8e20364fd383a7aa29c0b86
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15956
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_BVNF_INTR2_5_H__
#define BCHP_BVNF_INTR2_5_H__

/***************************************************************************
 *BVNF_INTR2_5 - BVN Front Interrupt Controller 5 (BVN Errors INTR to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNF_INTR2_5_R5F_STATUS             0x00602500 /* [RO] R5f interrupt Status Register */
#define BCHP_BVNF_INTR2_5_R5F_SET                0x00602504 /* [WO] R5f interrupt Set Register */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR              0x00602508 /* [WO] R5f interrupt Clear Register */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS        0x0060250c /* [RO] R5f interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET           0x00602510 /* [WO] R5f interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR         0x00602514 /* [WO] R5f interrupt Mask Clear Register */
#define BCHP_BVNF_INTR2_5_PCI_STATUS             0x00602518 /* [RO] PCI interrupt Status Register */
#define BCHP_BVNF_INTR2_5_PCI_SET                0x0060251c /* [WO] PCI interrupt Set Register */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR              0x00602520 /* [WO] PCI interrupt Clear Register */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS        0x00602524 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET           0x00602528 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR         0x0060252c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_STATUS :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RGR_ERR_INTR_MASK             0x80000000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RGR_ERR_INTR_SHIFT            31
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RGR_ERR_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK  0x40000000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_ERR_INTR_MASK             0x20000000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_ERR_INTR_SHIFT            29
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_ERR_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: reserved0 [28:06] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved0_MASK                0x1fffffc0
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved0_SHIFT               6

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_1_INTR_MASK               0x00000020
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_1_INTR_SHIFT              5
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_1_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_0_INTR_MASK               0x00000010
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_0_INTR_SHIFT              4
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_0_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: reserved1 [03:02] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved1_MASK                0x0000000c
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved1_SHIFT               2

/* BVNF_INTR2_5 :: R5F_STATUS :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_1_INTR_MASK               0x00000002
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_1_INTR_SHIFT              1
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_1_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_0_INTR_MASK               0x00000001
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_0_INTR_SHIFT              0
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_0_INTR_DEFAULT            0x00000000

/***************************************************************************
 *R5F_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_SET :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_SET_RGR_ERR_INTR_MASK                0x80000000
#define BCHP_BVNF_INTR2_5_R5F_SET_RGR_ERR_INTR_SHIFT               31
#define BCHP_BVNF_INTR2_5_R5F_SET_RGR_ERR_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_WATCHDOG_TIMER_INTR_MASK     0x40000000
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT    30
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_WATCHDOG_TIMER_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_ERR_INTR_MASK                0x20000000
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_ERR_INTR_SHIFT               29
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_ERR_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: reserved0 [28:06] */
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved0_MASK                   0x1fffffc0
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved0_SHIFT                  6

/* BVNF_INTR2_5 :: R5F_SET :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_1_INTR_MASK                  0x00000020
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_1_INTR_SHIFT                 5
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_1_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_0_INTR_MASK                  0x00000010
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_0_INTR_SHIFT                 4
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_0_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: reserved1 [03:02] */
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved1_MASK                   0x0000000c
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved1_SHIFT                  2

/* BVNF_INTR2_5 :: R5F_SET :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_1_INTR_MASK                  0x00000002
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_1_INTR_SHIFT                 1
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_1_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_0_INTR_MASK                  0x00000001
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_0_INTR_SHIFT                 0
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_0_INTR_DEFAULT               0x00000000

/***************************************************************************
 *R5F_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_CLEAR :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RGR_ERR_INTR_MASK              0x80000000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RGR_ERR_INTR_SHIFT             31
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RGR_ERR_INTR_DEFAULT           0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK   0x40000000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT  30
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_ERR_INTR_MASK              0x20000000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_ERR_INTR_SHIFT             29
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_ERR_INTR_DEFAULT           0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: reserved0 [28:06] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved0_MASK                 0x1fffffc0
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved0_SHIFT                6

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_1_INTR_MASK                0x00000020
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_1_INTR_SHIFT               5
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_1_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_0_INTR_MASK                0x00000010
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_0_INTR_SHIFT               4
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_0_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: reserved1 [03:02] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved1_MASK                 0x0000000c
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved1_SHIFT                2

/* BVNF_INTR2_5 :: R5F_CLEAR :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_1_INTR_MASK                0x00000002
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_1_INTR_SHIFT               1
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_1_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_0_INTR_MASK                0x00000001
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_0_INTR_SHIFT               0
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_0_INTR_DEFAULT             0x00000000

/***************************************************************************
 *R5F_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RGR_ERR_INTR_MASK        0x80000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RGR_ERR_INTR_SHIFT       31
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RGR_ERR_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_ERR_INTR_MASK        0x20000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_ERR_INTR_SHIFT       29
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_ERR_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: reserved0 [28:06] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved0_MASK           0x1fffffc0
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved0_SHIFT          6

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_1_INTR_MASK          0x00000020
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_1_INTR_SHIFT         5
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_1_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_0_INTR_MASK          0x00000010
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_0_INTR_SHIFT         4
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_0_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: reserved1 [03:02] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved1_MASK           0x0000000c
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved1_SHIFT          2

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_1_INTR_MASK          0x00000002
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_1_INTR_SHIFT         1
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_1_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_0_INTR_MASK          0x00000001
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_0_INTR_SHIFT         0
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_0_INTR_DEFAULT       0x00000001

/***************************************************************************
 *R5F_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_MASK_SET :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RGR_ERR_INTR_MASK           0x80000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RGR_ERR_INTR_SHIFT          31
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RGR_ERR_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_WATCHDOG_TIMER_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_ERR_INTR_MASK           0x20000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_ERR_INTR_SHIFT          29
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_ERR_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: reserved0 [28:06] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved0_MASK              0x1fffffc0
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved0_SHIFT             6

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_1_INTR_MASK             0x00000020
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_1_INTR_SHIFT            5
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_1_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_0_INTR_MASK             0x00000010
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_0_INTR_SHIFT            4
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_0_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: reserved1 [03:02] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved1_MASK              0x0000000c
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved1_SHIFT             2

/* BVNF_INTR2_5 :: R5F_MASK_SET :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_1_INTR_MASK             0x00000002
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_1_INTR_SHIFT            1
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_1_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_0_INTR_MASK             0x00000001
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_0_INTR_SHIFT            0
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_0_INTR_DEFAULT          0x00000001

/***************************************************************************
 *R5F_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RGR_ERR_INTR_MASK         0x80000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RGR_ERR_INTR_SHIFT        31
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RGR_ERR_INTR_DEFAULT      0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_ERR_INTR_MASK         0x20000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_ERR_INTR_SHIFT        29
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_ERR_INTR_DEFAULT      0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: reserved0 [28:06] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved0_MASK            0x1fffffc0
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved0_SHIFT           6

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_1_INTR_MASK           0x00000020
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_1_INTR_SHIFT          5
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_1_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_0_INTR_MASK           0x00000010
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_0_INTR_SHIFT          4
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_0_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: reserved1 [03:02] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved1_MASK            0x0000000c
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved1_SHIFT           2

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_1_INTR_MASK           0x00000002
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_1_INTR_SHIFT          1
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_1_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_0_INTR_MASK           0x00000001
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_0_INTR_SHIFT          0
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_0_INTR_DEFAULT        0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_STATUS :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RGR_ERR_INTR_MASK             0x80000000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RGR_ERR_INTR_SHIFT            31
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RGR_ERR_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK  0x40000000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_ERR_INTR_MASK             0x20000000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_ERR_INTR_SHIFT            29
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_ERR_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: reserved0 [28:06] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved0_MASK                0x1fffffc0
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved0_SHIFT               6

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_1_INTR_MASK               0x00000020
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_1_INTR_SHIFT              5
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_1_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_0_INTR_MASK               0x00000010
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_0_INTR_SHIFT              4
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_0_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: reserved1 [03:02] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved1_MASK                0x0000000c
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved1_SHIFT               2

/* BVNF_INTR2_5 :: PCI_STATUS :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_1_INTR_MASK               0x00000002
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_1_INTR_SHIFT              1
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_1_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_0_INTR_MASK               0x00000001
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_0_INTR_SHIFT              0
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_0_INTR_DEFAULT            0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_SET :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_SET_RGR_ERR_INTR_MASK                0x80000000
#define BCHP_BVNF_INTR2_5_PCI_SET_RGR_ERR_INTR_SHIFT               31
#define BCHP_BVNF_INTR2_5_PCI_SET_RGR_ERR_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_WATCHDOG_TIMER_INTR_MASK     0x40000000
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT    30
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_WATCHDOG_TIMER_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_ERR_INTR_MASK                0x20000000
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_ERR_INTR_SHIFT               29
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_ERR_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: reserved0 [28:06] */
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved0_MASK                   0x1fffffc0
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved0_SHIFT                  6

/* BVNF_INTR2_5 :: PCI_SET :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_1_INTR_MASK                  0x00000020
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_1_INTR_SHIFT                 5
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_1_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_0_INTR_MASK                  0x00000010
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_0_INTR_SHIFT                 4
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_0_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: reserved1 [03:02] */
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved1_MASK                   0x0000000c
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved1_SHIFT                  2

/* BVNF_INTR2_5 :: PCI_SET :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_1_INTR_MASK                  0x00000002
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_1_INTR_SHIFT                 1
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_1_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_0_INTR_MASK                  0x00000001
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_0_INTR_SHIFT                 0
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_0_INTR_DEFAULT               0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_CLEAR :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RGR_ERR_INTR_MASK              0x80000000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RGR_ERR_INTR_SHIFT             31
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RGR_ERR_INTR_DEFAULT           0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK   0x40000000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT  30
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_ERR_INTR_MASK              0x20000000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_ERR_INTR_SHIFT             29
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_ERR_INTR_DEFAULT           0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: reserved0 [28:06] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved0_MASK                 0x1fffffc0
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved0_SHIFT                6

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_1_INTR_MASK                0x00000020
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_1_INTR_SHIFT               5
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_1_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_0_INTR_MASK                0x00000010
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_0_INTR_SHIFT               4
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_0_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: reserved1 [03:02] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved1_MASK                 0x0000000c
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved1_SHIFT                2

/* BVNF_INTR2_5 :: PCI_CLEAR :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_1_INTR_MASK                0x00000002
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_1_INTR_SHIFT               1
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_1_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_0_INTR_MASK                0x00000001
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_0_INTR_SHIFT               0
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_0_INTR_DEFAULT             0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RGR_ERR_INTR_MASK        0x80000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RGR_ERR_INTR_SHIFT       31
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RGR_ERR_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_ERR_INTR_MASK        0x20000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_ERR_INTR_SHIFT       29
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_ERR_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: reserved0 [28:06] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved0_MASK           0x1fffffc0
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved0_SHIFT          6

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_1_INTR_MASK          0x00000020
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_1_INTR_SHIFT         5
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_1_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_0_INTR_MASK          0x00000010
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_0_INTR_SHIFT         4
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_0_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: reserved1 [03:02] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved1_MASK           0x0000000c
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved1_SHIFT          2

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_1_INTR_MASK          0x00000002
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_1_INTR_SHIFT         1
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_1_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_0_INTR_MASK          0x00000001
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_0_INTR_SHIFT         0
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_0_INTR_DEFAULT       0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_MASK_SET :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RGR_ERR_INTR_MASK           0x80000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RGR_ERR_INTR_SHIFT          31
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RGR_ERR_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_WATCHDOG_TIMER_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_ERR_INTR_MASK           0x20000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_ERR_INTR_SHIFT          29
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_ERR_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: reserved0 [28:06] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved0_MASK              0x1fffffc0
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved0_SHIFT             6

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_1_INTR_MASK             0x00000020
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_1_INTR_SHIFT            5
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_1_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_0_INTR_MASK             0x00000010
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_0_INTR_SHIFT            4
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_0_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: reserved1 [03:02] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved1_MASK              0x0000000c
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved1_SHIFT             2

/* BVNF_INTR2_5 :: PCI_MASK_SET :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_1_INTR_MASK             0x00000002
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_1_INTR_SHIFT            1
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_1_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_0_INTR_MASK             0x00000001
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_0_INTR_SHIFT            0
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_0_INTR_DEFAULT          0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RGR_ERR_INTR_MASK         0x80000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RGR_ERR_INTR_SHIFT        31
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RGR_ERR_INTR_DEFAULT      0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_ERR_INTR_MASK         0x20000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_ERR_INTR_SHIFT        29
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_ERR_INTR_DEFAULT      0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: reserved0 [28:06] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved0_MASK            0x1fffffc0
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved0_SHIFT           6

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_1_INTR_MASK           0x00000020
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_1_INTR_SHIFT          5
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_1_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_0_INTR_MASK           0x00000010
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_0_INTR_SHIFT          4
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_0_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: reserved1 [03:02] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved1_MASK            0x0000000c
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved1_SHIFT           2

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_1_INTR_MASK           0x00000002
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_1_INTR_SHIFT          1
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_1_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_0_INTR_MASK           0x00000001
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_0_INTR_SHIFT          0
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_0_INTR_DEFAULT        0x00000001

#endif /* #ifndef BCHP_BVNF_INTR2_5_H__ */

/* End of File */
