
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000798                       # Number of seconds simulated
sim_ticks                                   797760000                       # Number of ticks simulated
final_tick                               2255237970500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               36997425                       # Simulator instruction rate (inst/s)
host_op_rate                                 36997324                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              301221383                       # Simulator tick rate (ticks/s)
host_mem_usage                                 728972                       # Number of bytes of host memory used
host_seconds                                     2.65                       # Real time elapsed on the host
sim_insts                                    97984118                       # Number of instructions simulated
sim_ops                                      97984118                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       313984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       177984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             491968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       313984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        313984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        62848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           62848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         4906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         2781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           982                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                982                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    393582030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    223104693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             616686723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    393582030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        393582030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        78780586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             78780586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        78780586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    393582030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    223104693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            695467308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7688                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        982                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7688                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      982                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 488832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   61312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  492032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                62848                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     50                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               35                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     797716000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7688                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  982                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    187.683670                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.501296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   213.298052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1402     48.00%     48.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          859     29.41%     77.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          272      9.31%     86.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          138      4.72%     91.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           77      2.64%     94.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           35      1.20%     95.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           34      1.16%     96.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      0.82%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           80      2.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2921                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           57                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     133.175439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    120.307793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     57.335206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             3      5.26%      5.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             4      7.02%     12.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             5      8.77%     21.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      1.75%     22.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            6     10.53%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7     12.28%     45.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8     14.04%     59.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            8     14.04%     73.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            5      8.77%     82.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            3      5.26%     87.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      3.51%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      1.75%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      3.51%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      3.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            57                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           57                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.807018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.772398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.109031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               35     61.40%     61.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      5.26%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15     26.32%     92.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      5.26%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            57                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     92656000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               235868500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   38190000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12130.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30880.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       612.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        76.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    616.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     78.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5220                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     446                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.46                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      92008.77                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9684360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5284125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                26286000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3661200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             51873120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            498336750                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             39528750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              634654305                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            798.866257                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     63424250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      26520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     704889250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 12398400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  6765000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                33056400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2546640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             51873120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            509713380                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             29557500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              645910440                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            813.020759                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     46727750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     721744250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                715925000     89.83%     89.83% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1511500      0.19%     90.02% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                79509500      9.98%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            796946000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          540418500     67.81%     67.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            256520500     32.19%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18287                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199644                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18287                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.917264                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    28.931670                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   483.068330                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.056507                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.943493                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          433                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1181135                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1181135                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       133340                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133340                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58819                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58819                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2231                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2231                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       192159                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192159                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       192159                       # number of overall hits
system.cpu.dcache.overall_hits::total          192159                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26131                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26131                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67418                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67418                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          395                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          395                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        93549                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93549                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        93549                       # number of overall misses
system.cpu.dcache.overall_misses::total         93549                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    727639250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    727639250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1057259466                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1057259466                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     10301500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     10301500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1784898716                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1784898716                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1784898716                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1784898716                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       159471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285708                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285708                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285708                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285708                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.163861                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.163861                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.534059                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.534059                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.150419                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.150419                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.327429                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.327429                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.327429                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.327429                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 27845.824882                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27845.824882                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 15682.154113                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15682.154113                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 26079.746835                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 26079.746835                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 19079.826786                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19079.826786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 19079.826786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19079.826786                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        41418                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4231                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.789175                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13119                       # number of writebacks
system.cpu.dcache.writebacks::total             13119                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17163                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58313                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58313                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          172                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          172                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        75476                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75476                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        75476                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75476                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8968                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8968                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9105                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          223                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          223                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18073                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18073                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    263473750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    263473750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    145238556                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    145238556                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      4895750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4895750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    408712306                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    408712306                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    408712306                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    408712306                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056236                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056236                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072126                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072126                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084920                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084920                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063257                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063257                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063257                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063257                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 29379.320919                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29379.320919                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 15951.516310                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15951.516310                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 21954.035874                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21954.035874                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22614.524761                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22614.524761                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22614.524761                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22614.524761                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10264                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.886119                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              360521                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10264                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.124805                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    24.886999                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   486.999120                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.048607                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.951170                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999778                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            334776                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           334776                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       150051                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          150051                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       150051                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           150051                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       150051                       # number of overall hits
system.cpu.icache.overall_hits::total          150051                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12201                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12201                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12201                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12201                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12201                       # number of overall misses
system.cpu.icache.overall_misses::total         12201                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    566903736                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    566903736                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    566903736                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    566903736                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    566903736                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    566903736                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       162252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       162252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       162252                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       162252                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       162252                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       162252                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.075198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075198                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.075198                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075198                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.075198                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075198                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 46463.710843                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46463.710843                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 46463.710843                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46463.710843                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 46463.710843                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46463.710843                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1870                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                44                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1926                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1926                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1926                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1926                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1926                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1926                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10275                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10275                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10275                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10275                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10275                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10275                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    459698261                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    459698261                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    459698261                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    459698261                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    459698261                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    459698261                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.063327                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063327                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.063327                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063327                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.063327                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063327                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 44739.490122                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44739.490122                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 44739.490122                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44739.490122                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 44739.490122                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44739.490122                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      7809                       # number of replacements
system.l2.tags.tagsinuse                 16226.055937                       # Cycle average of tags in use
system.l2.tags.total_refs                       17976                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7809                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.301959                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9819.220307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        977.725744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4053.701699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   929.443387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   445.964800                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.599318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.059676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.247418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.056729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.027220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990360                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          645                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3683                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4716                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          860                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979004                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    683624                       # Number of tag accesses
system.l2.tags.data_accesses                   683624                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         5350                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         6968                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12318                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13119                       # number of Writeback hits
system.l2.Writeback_hits::total                 13119                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         8538                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8538                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          5350                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         15506                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20856                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         5350                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        15506                       # number of overall hits
system.l2.overall_hits::total                   20856                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         4907                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2221                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7128                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data          561                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 561                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         4907                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2782                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7689                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         4907                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2782                       # number of overall misses
system.l2.overall_misses::total                  7689                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    393160750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    184676750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       577837500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     44730750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      44730750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    393160750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    229407500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        622568250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    393160750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    229407500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       622568250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10257                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9189                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19446                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13119                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13119                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9099                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9099                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10257                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18288                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28545                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10257                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18288                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28545                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.478405                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.241702                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.366554                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.625000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.061655                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.061655                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.478405                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.152122                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.269364                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.478405                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.152122                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.269364                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 80122.427145                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83150.270149                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81065.867003                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 79733.957219                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79733.957219                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 80122.427145                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 82461.358735                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80968.689036                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 80122.427145                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 82461.358735                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80968.689036                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  982                       # number of writebacks
system.l2.writebacks::total                       982                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         4907                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2221                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7128                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            561                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         4907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7689                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         4907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7689                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    331654250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    156906750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    488561000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        90504                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        90504                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     37767250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     37767250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    331654250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    194674000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    526328250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    331654250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    194674000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    526328250                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.478405                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.241702                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.366554                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.061655                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.061655                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.478405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.152122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.269364                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.478405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.152122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.269364                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67587.986550                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 70646.893291                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68541.105499                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18100.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18100.800000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 67321.301248                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67321.301248                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67587.986550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 69976.276060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68452.106906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67587.986550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 69976.276060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68452.106906                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                7128                       # Transaction distribution
system.membus.trans_dist::ReadResp               7125                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback               982                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq               561                       # Transaction distribution
system.membus.trans_dist::ReadExResp              561                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        16366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       554752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       554760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  554760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              8677                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    8677    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8677                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14732500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           41114746                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          241179                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       201298                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11087                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       174549                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           81249                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     46.547961                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14068                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          441                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               182171                       # DTB read hits
system.switch_cpus.dtb.read_misses               3069                       # DTB read misses
system.switch_cpus.dtb.read_acv                    23                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            59910                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136692                       # DTB write hits
system.switch_cpus.dtb.write_misses              1175                       # DTB write misses
system.switch_cpus.dtb.write_acv                   60                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25220                       # DTB write accesses
system.switch_cpus.dtb.data_hits               318863                       # DTB hits
system.switch_cpus.dtb.data_misses               4244                       # DTB misses
system.switch_cpus.dtb.data_acv                    83                       # DTB access violations
system.switch_cpus.dtb.data_accesses            85130                       # DTB accesses
system.switch_cpus.itb.fetch_hits               58628                       # ITB hits
system.switch_cpus.itb.fetch_misses              1012                       # ITB misses
system.switch_cpus.itb.fetch_acv                   20                       # ITB acv
system.switch_cpus.itb.fetch_accesses           59640                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1595520                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       386066                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1258758                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              241179                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        95317                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                729078                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31872                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          338                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        25221                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            162252                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7111                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1156688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.088243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.432856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           922467     79.75%     79.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14935      1.29%     81.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            27722      2.40%     83.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17558      1.52%     84.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            45215      3.91%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10276      0.89%     89.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18351      1.59%     91.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             7953      0.69%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            92211      7.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1156688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.151160                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.788933                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           294823                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        662152                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            150999                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         34103                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14610                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11216                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1359                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1070735                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4268                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14610                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           312761                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          144170                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       383347                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            166342                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        135457                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1016463                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1215                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          24794                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           8685                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          67926                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       679411                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1303413                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1300202                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2794                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493822                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           185587                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31926                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3580                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            226930                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       190074                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       147066                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        34183                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21343                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             929118                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27274                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            873741                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1445                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       229182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       130747                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18536                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1156688                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.755382                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.431584                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       798029     68.99%     68.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       143056     12.37%     81.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        71082      6.15%     87.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        59209      5.12%     92.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        43912      3.80%     96.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        21972      1.90%     98.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        12791      1.11%     99.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4456      0.39%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2181      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1156688                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1317      4.48%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15521     52.85%     57.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12529     42.66%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        517203     59.19%     59.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          749      0.09%     59.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1247      0.14%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       194624     22.27%     81.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139897     16.01%     97.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         873741                       # Type of FU issued
system.switch_cpus.iq.rate                   0.547621                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               29367                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.033611                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2926303                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1182068                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       828825                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8678                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4474                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4111                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         898123                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4525                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7456                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        51713                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1005                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18266                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16686                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14610                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           89974                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         16709                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       976215                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4181                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        190074                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       147066                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21905                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1083                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         15417                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1005                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3717                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10061                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13778                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        860753                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        186412                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12987                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19823                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               324709                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117908                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138297                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.539481                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 840315                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                832936                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            402397                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            538491                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.522047                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.747268                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       224877                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12542                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1117422                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.663921                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.638679                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       844393     75.57%     75.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       128285     11.48%     87.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        50793      4.55%     91.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19393      1.74%     93.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        24266      2.17%     95.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7710      0.69%     96.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         8738      0.78%     96.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4964      0.44%     97.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        28880      2.58%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1117422                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741880                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741880                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267161                       # Number of memory references committed
system.switch_cpus.commit.loads                138361                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98735                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712656                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433551     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142549     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129146     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741880                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         28880                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2038086                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1973195                       # The number of ROB writes
system.switch_cpus.timesIdled                    6240                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  438832                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727205                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727205                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.194044                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.194044                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.455779                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.455779                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1144680                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          574429                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2691                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25401                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19464                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19460                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13119                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9099                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9099                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       656256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2009992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2666248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              18                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41691                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41691    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41691                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33965000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16386488                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27893503                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009037                       # Number of seconds simulated
sim_ticks                                  9037051500                       # Number of ticks simulated
final_tick                               2265005898000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               20078521                       # Simulator instruction rate (inst/s)
host_op_rate                                 20078491                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1814799428                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733068                       # Number of bytes of host memory used
host_seconds                                     4.98                       # Real time elapsed on the host
sim_insts                                    99983569                       # Number of instructions simulated
sim_ops                                      99983569                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       532032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       308608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             840640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       532032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        532032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1254528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1254528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         8313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         4822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         19602                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19602                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     58872299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     34149191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              93021490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     58872299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         58872299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       138820499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            138820499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       138820499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     58872299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     34149191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            231841990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       13135                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      38226                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13135                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    38226                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 837824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1652160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  840640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2446464                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     44                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12403                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           40                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1749                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        30                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    9037009500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13135                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                38226                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     64                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    389.140000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.916416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   400.660184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2332     36.44%     36.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1396     21.81%     58.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          438      6.84%     65.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          244      3.81%     68.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          142      2.22%     71.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           93      1.45%     72.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           83      1.30%     73.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           58      0.91%     74.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1614     25.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6400                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.834123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.454204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            356     84.36%     84.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             6      1.42%     85.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            10      2.37%     88.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            7      1.66%     89.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            7      1.66%     91.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           10      2.37%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            9      2.13%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.47%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            6      1.42%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.24%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.71%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.24%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.24%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.24%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           422                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      61.172986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     27.183186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    121.530270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31           341     80.81%     80.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            16      3.79%     84.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             4      0.95%     85.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             5      1.18%     86.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             1      0.24%     86.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            1      0.24%     87.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            3      0.71%     87.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            7      1.66%     89.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            3      0.71%     90.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            4      0.95%     91.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            1      0.24%     91.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.24%     91.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.24%     91.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            4      0.95%     92.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            5      1.18%     94.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            2      0.47%     94.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            7      1.66%     96.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            3      0.71%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            1      0.24%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.24%     97.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            3      0.71%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            2      0.47%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            2      0.47%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            2      0.47%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            2      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           422                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    189672750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               435129000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   65455000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14488.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33238.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        92.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     93.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    270.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      36.60                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     8870                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23633                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.52                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     175950.81                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 38858400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 21202500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                86541000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              103317120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            689607360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2136215790                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4461175500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             7536917670                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            713.830406                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   7257080500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     301600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1477861500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 49321440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 26911500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               122187000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               74370960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            689607360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2153967300                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4445604000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             7561969560                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            716.203101                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   7259895500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     301600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1470681250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       69                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       5904                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1452     40.73%     40.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.65%     41.37% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       9      0.25%     41.63% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2081     58.37%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3565                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1451     49.45%     49.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.78%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        9      0.31%     50.55% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1451     49.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2934                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               8448593500     93.48%     93.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                16989500      0.19%     93.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 3237500      0.04%     93.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               569282000      6.30%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           9038102500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999311                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.697261                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.823001                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      4.55%      4.55% # number of syscalls executed
system.cpu.kern.syscall::3                          1      4.55%      9.09% # number of syscalls executed
system.cpu.kern.syscall::4                          3     13.64%     22.73% # number of syscalls executed
system.cpu.kern.syscall::6                          1      4.55%     27.27% # number of syscalls executed
system.cpu.kern.syscall::17                         4     18.18%     45.45% # number of syscalls executed
system.cpu.kern.syscall::19                         1      4.55%     50.00% # number of syscalls executed
system.cpu.kern.syscall::45                         1      4.55%     54.55% # number of syscalls executed
system.cpu.kern.syscall::48                         1      4.55%     59.09% # number of syscalls executed
system.cpu.kern.syscall::54                         1      4.55%     63.64% # number of syscalls executed
system.cpu.kern.syscall::59                         1      4.55%     68.18% # number of syscalls executed
system.cpu.kern.syscall::71                         4     18.18%     86.36% # number of syscalls executed
system.cpu.kern.syscall::144                        1      4.55%     90.91% # number of syscalls executed
system.cpu.kern.syscall::256                        1      4.55%     95.45% # number of syscalls executed
system.cpu.kern.syscall::257                        1      4.55%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     22                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   178      4.35%      4.35% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.20%      4.54% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3288     80.33%     84.88% # number of callpals executed
system.cpu.kern.callpal::rdps                     114      2.79%     87.66% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     87.69% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     87.71% # number of callpals executed
system.cpu.kern.callpal::rti                      245      5.99%     93.70% # number of callpals executed
system.cpu.kern.callpal::callsys                   47      1.15%     94.84% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.07%     94.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.06%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4093                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               388                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 213                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  35                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 226                      
system.cpu.kern.mode_good::user                   213                      
system.cpu.kern.mode_good::idle                    13                      
system.cpu.kern.mode_switch_good::kernel     0.582474                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.371429                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.710692                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         1229592500     13.60%     13.60% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            269820500      2.99%     16.59% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7538689500     83.41%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      178                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             19914                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              368721                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             19914                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.515667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          437                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1780478                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1780478                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       239463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          239463                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       119156                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         119156                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         5281                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5281                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         5367                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5367                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       358619                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           358619                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       358619                       # number of overall hits
system.cpu.dcache.overall_hits::total          358619                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        25313                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25313                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        44866                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        44866                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          695                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          695                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        70179                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          70179                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        70179                       # number of overall misses
system.cpu.dcache.overall_misses::total         70179                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    682813502                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    682813502                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1456271700                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1456271700                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     13910749                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     13910749                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   2139085202                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2139085202                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   2139085202                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2139085202                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       264776                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       264776                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       164022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       164022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         5976                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5976                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         5367                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5367                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       428798                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       428798                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       428798                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       428798                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.095602                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.095602                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.273536                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.273536                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.116299                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.116299                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.163664                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.163664                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.163664                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.163664                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 26974.815391                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26974.815391                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 32458.246779                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32458.246779                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 20015.466187                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 20015.466187                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 30480.417247                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30480.417247                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 30480.417247                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30480.417247                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        83980                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          248                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3276                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.634921                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          124                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13380                       # number of writebacks
system.cpu.dcache.writebacks::total             13380                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        12714                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12714                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        38002                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        38002                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          211                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          211                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        50716                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        50716                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        50716                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        50716                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        12599                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12599                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         6864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6864                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          484                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          484                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        19463                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19463                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        19463                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        19463                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          425                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          425                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          894                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          894                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    348305501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    348305501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    235080075                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    235080075                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      9328251                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      9328251                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    583385576                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    583385576                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    583385576                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    583385576                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     94721500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     94721500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     77240000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     77240000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    171961500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    171961500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.047584                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047584                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.041848                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041848                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.080991                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080991                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.045390                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045390                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.045390                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045390                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 27645.487816                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27645.487816                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 34248.262675                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34248.262675                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 19273.245868                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19273.245868                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 29974.082927                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29974.082927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 29974.082927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29974.082927                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 201964.818763                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 201964.818763                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 181741.176471                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 181741.176471                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 192350.671141                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 192350.671141                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             32427                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.981861                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              263290                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32427                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.119468                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.981861                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999965                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999965                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            565395                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           565395                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       230934                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          230934                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       230934                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           230934                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       230934                       # number of overall hits
system.cpu.icache.overall_hits::total          230934                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        35536                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35536                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        35536                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35536                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        35536                       # number of overall misses
system.cpu.icache.overall_misses::total         35536                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1143818961                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1143818961                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1143818961                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1143818961                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1143818961                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1143818961                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       266470                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       266470                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       266470                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       266470                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       266470                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       266470                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.133358                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.133358                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.133358                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.133358                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.133358                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.133358                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 32187.611464                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32187.611464                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 32187.611464                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32187.611464                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 32187.611464                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32187.611464                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1497                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                55                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.218182                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         3082                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3082                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         3082                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3082                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         3082                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3082                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        32454                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32454                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        32454                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32454                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        32454                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32454                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    975327032                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    975327032                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    975327032                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    975327032                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    975327032                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    975327032                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.121792                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.121792                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.121792                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.121792                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.121792                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.121792                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 30052.598509                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30052.598509                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 30052.598509                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30052.598509                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 30052.598509                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30052.598509                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19049                       # Transaction distribution
system.iobus.trans_dist::WriteResp                425                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        18624                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1788                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39118                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1519                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193783                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               109000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                15000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               42000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              490000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           108845589                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1363000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18715010                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                18665                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        18624                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        18624                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           41                       # number of demand (read+write) misses
system.iocache.demand_misses::total                41                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           41                       # number of overall misses
system.iocache.overall_misses::total               41                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4954983                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4954983                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   3990505596                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   3990505596                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4954983                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4954983                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4954983                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4954983                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        18624                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        18624                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           41                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              41                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           41                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             41                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120853.243902                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120853.243902                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 214266.838273                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 214266.838273                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120853.243902                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120853.243902                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120853.243902                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120853.243902                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         34345                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 4844                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.090215                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        18624                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        18624                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           41                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           41                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2804983                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2804983                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3022037616                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3022037616                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2804983                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2804983                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2804983                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2804983                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68414.219512                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68414.219512                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 162265.765464                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 162265.765464                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68414.219512                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68414.219512                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68414.219512                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68414.219512                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      9199                       # number of replacements
system.l2.tags.tagsinuse                 13858.049174                       # Cycle average of tags in use
system.l2.tags.total_refs                       20270                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9199                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.203500                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5750.419875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        584.182885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3221.758418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2729.459048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1572.228949                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.350978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.035656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.196641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.166593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.095961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.845828                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1089                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6651                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6336                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.942383                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1072091                       # Number of tag accesses
system.l2.tags.data_accesses                  1072091                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        24100                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        10459                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   34559                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13380                       # number of Writeback hits
system.l2.Writeback_hits::total                 13380                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         4614                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4614                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         24100                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         15073                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39173                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        24100                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        15073                       # number of overall hits
system.l2.overall_hits::total                   39173                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         8313                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2621                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10934                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 23                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         2221                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2221                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         8313                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         4842                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13155                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         8313                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         4842                       # number of overall misses
system.l2.overall_misses::total                 13155                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    689316750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    232960250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       922277000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        61998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        61998                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    177864233                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     177864233                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    689316750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    410824483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1100141233                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    689316750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    410824483                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1100141233                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        32413                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        13080                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               45493                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13380                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13380                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               32                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         6835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6835                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        32413                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        19915                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52328                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        32413                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        19915                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52328                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.256471                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.200382                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.240345                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.718750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.718750                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.324945                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.324945                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.256471                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.243133                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.251395                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.256471                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.243133                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.251395                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 82920.335619                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 88882.201450                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84349.460399                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  2695.565217                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2695.565217                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 80082.950473                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80082.950473                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 82920.335619                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 84846.031185                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83629.132117                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 82920.335619                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 84846.031185                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83629.132117                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  978                       # number of writebacks
system.l2.writebacks::total                       978                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         8313                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2621                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10934                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            23                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         2221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2221                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         8313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         4842                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13155                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         8313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         4842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13155                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          469                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          425                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          425                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          894                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          894                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    585093250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    200061250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    785154500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       427018                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       427018                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    150346267                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    150346267                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    585093250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    350407517                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    935500767                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    585093250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    350407517                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    935500767                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     88155500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     88155500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     71715000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     71715000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    159870500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    159870500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.256471                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.200382                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.240345                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.718750                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.718750                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.324945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.324945                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.256471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.243133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.251395                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.256471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.243133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.251395                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70382.924335                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 76330.122091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71808.533016                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18566                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18566                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 67693.051328                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67693.051328                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 70382.924335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 72368.343040                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71113.703307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 70382.924335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 72368.343040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71113.703307                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 187964.818763                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 187964.818763                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 168741.176471                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 168741.176471                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 178826.062640                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 178826.062640                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               11444                       # Transaction distribution
system.membus.trans_dist::ReadResp              11444                       # Transaction distribution
system.membus.trans_dist::WriteReq                425                       # Transaction distribution
system.membus.trans_dist::WriteResp               425                       # Transaction distribution
system.membus.trans_dist::Writeback             19602                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        18624                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        18624                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               40                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              40                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2204                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2204                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        55913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        55913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        27331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        29121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  85034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2383872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2383872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1519                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       903296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       904815                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3288687                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoop_fanout::samples             52369                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   52369    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               52369                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1544500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           207740345                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18847990                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           71678215                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          348850                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       261974                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        17282                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       222897                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          137810                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     61.826763                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           34568                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1214                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               292439                       # DTB read hits
system.switch_cpus.dtb.read_misses               2963                       # DTB read misses
system.switch_cpus.dtb.read_acv                    34                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            44014                       # DTB read accesses
system.switch_cpus.dtb.write_hits              179615                       # DTB write hits
system.switch_cpus.dtb.write_misses               978                       # DTB write misses
system.switch_cpus.dtb.write_acv                   59                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           23147                       # DTB write accesses
system.switch_cpus.dtb.data_hits               472054                       # DTB hits
system.switch_cpus.dtb.data_misses               3941                       # DTB misses
system.switch_cpus.dtb.data_acv                    93                       # DTB access violations
system.switch_cpus.dtb.data_accesses            67161                       # DTB accesses
system.switch_cpus.itb.fetch_hits               55946                       # ITB hits
system.switch_cpus.itb.fetch_misses              5465                       # ITB misses
system.switch_cpus.itb.fetch_acv                  101                       # ITB acv
system.switch_cpus.itb.fetch_accesses           61411                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  3276022                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       940744                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1925840                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              348850                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       172378                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                983895                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           52892                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 55                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1325                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       405895                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        10040                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            266472                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         12016                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      2368459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.813119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.132131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1998723     84.39%     84.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            29395      1.24%     85.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            44709      1.89%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            30482      1.29%     88.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            63400      2.68%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            23286      0.98%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            32252      1.36%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            17657      0.75%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           128555      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2368459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.106486                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.587859                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           814875                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1215266                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            284356                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         30254                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          23708                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        24106                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2787                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1726777                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          8892                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          23708                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           836594                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          287157                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       786435                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            292532                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        142033                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1656793                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          5393                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           8983                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          12187                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          67415                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      1143582                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       2042804                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      2041216                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         1299                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        918732                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           224846                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        52984                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         7081                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            235286                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       311135                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       192415                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        66042                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        36423                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1513706                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        59654                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1457319                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1605                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       290277                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       140713                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        38839                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      2368459                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.615303                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.347159                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1778468     75.09%     75.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       234296      9.89%     84.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       119804      5.06%     90.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        90584      3.82%     93.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        72552      3.06%     96.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        35575      1.50%     98.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        22231      0.94%     99.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         9398      0.40%     99.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         5551      0.23%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2368459                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            3722      9.56%      9.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.01%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          21013     53.99%     63.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14185     36.44%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           21      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        925179     63.49%     63.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2415      0.17%     63.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          562      0.04%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           13      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            2      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            9      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       312765     21.46%     85.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       183426     12.59%     97.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        32927      2.26%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1457319                       # Type of FU issued
system.switch_cpus.iq.rate                   0.444844                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               38923                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.026709                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      5317327                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1861917                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1410371                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         6297                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         3410                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         2915                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1492871                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            3350                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        13106                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        63420                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1719                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        22356                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          512                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        11486                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          23708                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          210003                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         59288                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1604714                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         6814                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        311135                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       192415                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        46871                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1664                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         57332                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1719                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         6790                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        15064                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        21854                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1440202                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        297357                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        17116                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 31354                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               478575                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           213315                       # Number of branches executed
system.switch_cpus.iew.exec_stores             181218                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.439619                       # Inst execution rate
system.switch_cpus.iew.wb_sent                1421487                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               1413286                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            677096                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            877060                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.431403                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.772006                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       294783                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        20815                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        20448                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      2316270                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.563434                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.555195                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1847213     79.75%     79.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       218174      9.42%     89.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        85556      3.69%     92.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        41100      1.77%     94.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        29817      1.29%     95.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        15995      0.69%     96.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        11481      0.50%     97.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        11121      0.48%     97.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        55813      2.41%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2316270                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      1305066                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1305066                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 417773                       # Number of memory references committed
system.switch_cpus.commit.loads                247714                       # Number of loads committed
system.switch_cpus.commit.membars               10042                       # Number of memory barriers committed
system.switch_cpus.commit.branches             191563                       # Number of branches committed
system.switch_cpus.commit.fp_insts               2842                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           1252903                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        23353                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        22009      1.69%      1.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       818762     62.74%     64.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2310      0.18%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          519      0.04%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           11      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            2      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            9      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       257756     19.75%     84.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       170761     13.08%     97.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        32927      2.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1305066                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         55813                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              3836731                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             3252155                       # The number of ROB writes
system.switch_cpus.timesIdled                   21263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  907563                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             14798081                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             1283078                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1283078                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.553252                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.553252                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.391657                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.391657                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1860242                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1021762                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              1265                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             1281                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           65559                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          28171                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              46044                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             46021                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               425                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              425                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13380                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        18647                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              32                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             32                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6835                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6835                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        64868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        55080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                119948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2074496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2133487                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4207983                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18747                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            85363                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.218924                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.413519                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  66675     78.11%     78.11% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  18688     21.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              85363                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           46930000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            27000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          50295467                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          31273283                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  3.306835                       # Number of seconds simulated
sim_ticks                                3306834874000                       # Number of ticks simulated
final_tick                               5571840772000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 363847                       # Simulator instruction rate (inst/s)
host_op_rate                                   363847                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              236044694                       # Simulator tick rate (ticks/s)
host_mem_usage                                 761740                       # Number of bytes of host memory used
host_seconds                                 14009.36                       # Real time elapsed on the host
sim_insts                                  5097256919                       # Number of instructions simulated
sim_ops                                    5097256919                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     55516480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    207958464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          263474944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     55516480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      55516480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     73871296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        73871296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       867445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      3249351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4116796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1154239                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1154239                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     16788404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     62887465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              79675870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     16788404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16788404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        22338973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22338973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        22338973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     16788404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     62887465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            102014843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4116796                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1282879                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4116796                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1282879                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              261592384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1882560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76407168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               263474944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82104256                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  29415                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 89024                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1020                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            191637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            444890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            311359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            195414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            208723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            268100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            207830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            194500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            292479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            439819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           292933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           230347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           181481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           217114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           207958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           202797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             70753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            112115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             68185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             68143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             69202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             68334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             74198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             68438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             72420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            71112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            72250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            72007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71062                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       312                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  3306834300500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4116796                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1282879                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3169308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  517913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  220919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  178867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  47492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  56872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  63091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  63915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  64385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  64297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  66043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  80429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  68829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  72422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  89048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  67057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    819                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1759244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    192.128019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.139833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.328669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       923555     52.50%     52.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       422936     24.04%     76.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       164182      9.33%     85.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        79779      4.53%     90.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        46017      2.62%     93.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22184      1.26%     94.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19658      1.12%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10911      0.62%     96.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        70022      3.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1759244                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        63425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.440000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    569.595406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        63395     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191           11      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-28671            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-40959            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-45055            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::69632-73727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         63425                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        63425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.823209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.988462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     28.289842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         62812     99.03%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           114      0.18%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            27      0.04%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            10      0.02%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             6      0.01%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            7      0.01%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           15      0.02%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           27      0.04%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           54      0.09%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           35      0.06%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           18      0.03%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207           35      0.06%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            2      0.00%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            2      0.00%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            4      0.01%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            4      0.01%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            6      0.01%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303           15      0.02%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319           21      0.03%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           36      0.06%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351           18      0.03%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            7      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           48      0.08%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            4      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            5      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            5      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            8      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            9      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            4      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            9      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            7      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559           20      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            2      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-591            2      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::592-607            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::624-639            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687           11      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         63425                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  62753141314                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            139391535064                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                20436905000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15352.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34102.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        79.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     79.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2767484                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  754521                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.20                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     612413.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    66.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               6511783320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3553056375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             15861721200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4143137040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         216676056480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         862809614460                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         1233586078500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           2343141447375                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            706.319838                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 2039532371500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF  110422520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1156876356250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               6876303840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3751951500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             16228563000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3770776800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         216676056480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         893867675850                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         1206342165000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           2347513492470                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            707.637753                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1993983282308                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF  110422520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1202430251692                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      535                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                   42584083                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                 10399939     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      78      0.00%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    3386      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                10433662     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total             20837065                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                  10399164     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       78      0.00%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     3386      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                 10399164     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total              20801792                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2733689352500     82.67%     82.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                50989500      0.00%     82.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1693738000      0.05%     82.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            571400782000     17.28%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         3306834862000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999925                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996694                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998307                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::3                       1970     96.81%     96.81% # number of syscalls executed
system.cpu.kern.syscall::4                          1      0.05%     96.86% # number of syscalls executed
system.cpu.kern.syscall::6                          1      0.05%     96.90% # number of syscalls executed
system.cpu.kern.syscall::17                         6      0.29%     97.20% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.05%     97.25% # number of syscalls executed
system.cpu.kern.syscall::71                        28      1.38%     98.62% # number of syscalls executed
system.cpu.kern.syscall::73                        28      1.38%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                   2035                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   137      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl              10459452     34.09%     34.09% # number of callpals executed
system.cpu.kern.callpal::rdps                    7180      0.02%     34.12% # number of callpals executed
system.cpu.kern.callpal::rti                 10374149     33.82%     67.93% # number of callpals executed
system.cpu.kern.callpal::callsys                 2050      0.01%     67.94% # number of callpals executed
system.cpu.kern.callpal::rdunique             9835252     32.06%    100.00% # number of callpals executed
system.cpu.kern.callpal::total               30678220                       # number of callpals executed
system.cpu.kern.mode_switch::kernel          10374274                       # number of protection mode switches
system.cpu.kern.mode_switch::user            10371997                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  13                       # number of protection mode switches
system.cpu.kern.mode_good::kernel            10372003                      
system.cpu.kern.mode_good::user              10371997                      
system.cpu.kern.mode_good::idle                     5                      
system.cpu.kern.mode_switch_good::kernel     0.999781                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.384615                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999890                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       1404588263000     42.48%     42.48% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         1901198236500     57.49%     99.97% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           1048416500      0.03%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      137                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           7810947                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2036578045                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7811459                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            260.716730                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        8260840843                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       8260840843                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data   1269401973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1269401973                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    727614019                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      727614019                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data     19758351                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     19758351                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data     19780340                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     19780340                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   1997015992                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1997015992                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   1997015992                       # number of overall hits
system.cpu.dcache.overall_hits::total      1997015992                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     17399790                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17399790                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      9272721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      9272721                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        30276                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        30276                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            4                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     26672511                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       26672511                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     26672511                       # number of overall misses
system.cpu.dcache.overall_misses::total      26672511                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 902486128773                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 902486128773                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 596116975537                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 596116975537                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    517545250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    517545250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        72501                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        72501                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 1498603104310                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1498603104310                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 1498603104310                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1498603104310                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data   1286801763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1286801763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    736886740                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    736886740                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data     19788627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     19788627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data     19780344                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     19780344                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   2023688503                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2023688503                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   2023688503                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2023688503                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.013522                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013522                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.012584                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012584                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.001530                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001530                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.013180                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013180                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.013180                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013180                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 51867.644884                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51867.644884                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 64287.168301                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64287.168301                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 17094.241313                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17094.241313                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 18125.250000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 18125.250000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 56185.302700                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56185.302700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 56185.302700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56185.302700                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     37238562                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        73841                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            609799                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             560                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.066945                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   131.858929                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      4158129                       # number of writebacks
system.cpu.dcache.writebacks::total           4158129                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     11427760                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     11427760                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      7456036                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      7456036                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         6971                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         6971                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     18883796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     18883796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     18883796                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     18883796                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      5972030                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5972030                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1816685                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1816685                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        23305                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        23305                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            4                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      7788715                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7788715                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      7788715                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7788715                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         1171                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1171                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         5033                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5033                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         6204                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6204                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 230437341899                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 230437341899                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 102816685351                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 102816685351                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    351601250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    351601250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        66499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        66499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 333254027250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 333254027250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 333254027250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 333254027250                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    215284500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    215284500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data   1046297500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   1046297500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   1261582000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1261582000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004641                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004641                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.002465                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002465                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.001178                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.001178                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003849                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003849                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003849                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003849                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 38586.099182                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38586.099182                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 56595.769410                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56595.769410                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 15086.944862                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15086.944862                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 16624.750000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 16624.750000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 42786.778981                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42786.778981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 42786.778981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42786.778981                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 183846.712212                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 183846.712212                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 207887.442877                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 207887.442877                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 203349.774339                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 203349.774339                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           3962235                       # number of replacements
system.cpu.icache.tags.tagsinuse           507.454930                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1042782592                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3962746                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            263.146463                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   507.454930                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.991123                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991123                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          280                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2098239408                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2098239408                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst   1042777441                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1042777441                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst   1042777441                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1042777441                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst   1042777441                       # number of overall hits
system.cpu.icache.overall_hits::total      1042777441                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      4360589                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4360589                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      4360589                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4360589                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      4360589                       # number of overall misses
system.cpu.icache.overall_misses::total       4360589                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 122589075376                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 122589075376                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 122589075376                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 122589075376                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 122589075376                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 122589075376                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst   1047138030                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1047138030                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst   1047138030                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1047138030                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst   1047138030                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1047138030                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.004164                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004164                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.004164                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004164                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.004164                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004164                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 28112.962578                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28112.962578                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 28112.962578                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28112.962578                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 28112.962578                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28112.962578                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         8131                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               246                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.052846                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       397241                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       397241                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       397241                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       397241                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       397241                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       397241                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      3963348                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3963348                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      3963348                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3963348                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      3963348                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3963348                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 105581147852                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 105581147852                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 105581147852                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 105581147852                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 105581147852                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 105581147852                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003785                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003785                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003785                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003785                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003785                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003785                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 26639.383635                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26639.383635                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 26639.383635                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26639.383635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 26639.383635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26639.383635                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1003                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  8232960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1007                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1433                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1433                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133673                       # Transaction distribution
system.iobus.trans_dist::WriteResp               5033                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       128640                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         7232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1472                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3648                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        12408                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       257804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       257804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  270212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        28928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2052                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        31898                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8235056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8235056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8266954                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              7154000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                30000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1075000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2964000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           752570563                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7375000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           129202147                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements               128902                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               128918                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1160118                       # Number of tag accesses
system.iocache.tags.data_accesses             1160118                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          262                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              262                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       128640                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       128640                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          262                       # number of demand (read+write) misses
system.iocache.demand_misses::total               262                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          262                       # number of overall misses
system.iocache.overall_misses::total              262                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     31773924                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     31773924                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  27777056492                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  27777056492                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     31773924                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     31773924                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     31773924                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     31773924                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          262                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            262                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       128640                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       128640                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          262                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             262                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          262                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            262                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121274.519084                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121274.519084                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 215928.610790                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 215928.610790                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 121274.519084                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121274.519084                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 121274.519084                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121274.519084                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        244284                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                34195                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.143851                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          128640                       # number of writebacks
system.iocache.writebacks::total               128640                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          262                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          262                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       128640                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       128640                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          262                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          262                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          262                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          262                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     18073924                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     18073924                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  21087482786                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  21087482786                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     18073924                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     18073924                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     18073924                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     18073924                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68984.442748                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68984.442748                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 163926.327627                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 163926.327627                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68984.442748                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68984.442748                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68984.442748                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68984.442748                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4142996                       # number of replacements
system.l2.tags.tagsinuse                 16247.551308                       # Cycle average of tags in use
system.l2.tags.total_refs                    10199936                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4159323                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.452307                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11545.928456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         18.938106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         26.741708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   466.669762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  4189.273277                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.704708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.028483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.255693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991672                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16327                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1234                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1841                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13095                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996521                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 260879509                       # Number of tag accesses
system.l2.tags.data_accesses                260879509                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst      3094825                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      3678824                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 6773649                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          4158129                       # number of Writeback hits
system.l2.Writeback_hits::total               4158129                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data          144                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  144                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       882684                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                882684                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       3094825                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       4561508                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7656333                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      3094825                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      4561508                       # number of overall hits
system.l2.overall_hits::total                 7656333                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       867445                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      2316086                       # number of ReadReq misses
system.l2.ReadReq_misses::total               3183531                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data          931                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                931                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       933353                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              933353                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       867445                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      3249439                       # number of demand (read+write) misses
system.l2.demand_misses::total                4116884                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       867445                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      3249439                       # number of overall misses
system.l2.overall_misses::total               4116884                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  69098869770                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 185916710248                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    255015580018                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        62498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        62498                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  91590811248                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   91590811248                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  69098869770                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 277507521496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     346606391266                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  69098869770                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 277507521496                       # number of overall miss cycles
system.l2.overall_miss_latency::total    346606391266                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      3962270                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      5994910                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             9957180                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      4158129                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           4158129                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data         1075                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1075                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1816037                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1816037                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      3962270                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      7810947                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11773217                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      3962270                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      7810947                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11773217                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.218926                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.386342                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.319722                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.866047                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.866047                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.513950                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.513950                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.218926                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.416011                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.349682                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.218926                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.416011                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.349682                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79657.926174                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 80271.937332                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 80104.632252                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data    67.129968                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total    67.129968                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 98130.944292                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98130.944292                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79657.926174                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 85401.671333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84191.439755                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79657.926174                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 85401.671333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84191.439755                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1025599                       # number of writebacks
system.l2.writebacks::total                   1025599                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst       867445                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      2316086                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          3183531                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data          931                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           931                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       933353                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         933353                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       867445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      3249439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4116884                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       867445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      3249439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4116884                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         1171                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1171                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         5033                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         5033                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         6204                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         6204                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  58242078730                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 156935540252                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 215177618982                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data     17293519                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     17293519                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  80044347252                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  80044347252                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  58242078730                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 236979887504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 295221966234                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  58242078730                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 236979887504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 295221966234                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    198890500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    198890500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    980868000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    980868000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data   1179758500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1179758500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.218926                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.386342                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.319722                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.866047                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.866047                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.513950                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.513950                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.218926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.416011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.349682                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.218926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.416011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.349682                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67142.099764                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 67758.943430                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67590.866551                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18575.208378                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18575.208378                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 85759.993542                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85759.993542                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67142.099764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 72929.477213                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71710.052125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67142.099764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 72929.477213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71710.052125                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 169846.712212                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 169846.712212                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 194887.343533                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 194887.343533                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 190160.944552                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 190160.944552                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             3184964                       # Transaction distribution
system.membus.trans_dist::ReadResp            3184964                       # Transaction distribution
system.membus.trans_dist::WriteReq               5033                       # Transaction distribution
system.membus.trans_dist::WriteResp              5033                       # Transaction distribution
system.membus.trans_dist::Writeback           1154239                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       128640                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       128640                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1019                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1020                       # Transaction distribution
system.membus.trans_dist::ReadExReq            933265                       # Transaction distribution
system.membus.trans_dist::ReadExResp           933265                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       386182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       386182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        12408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9261231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9273639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9659821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     16465920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     16465920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        31898                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    329113280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    329145178                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               345611098                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              262                       # Total snoops (count)
system.membus.snoop_fanout::samples           5407473                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 5407473    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5407473                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12468498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         11720291352                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          130134853                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        21931771242                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups      1248216621                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted   1027495952                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     16312189                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    712596268                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       578255275                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     81.147671                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        43908890                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        25106                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits           1337989052                       # DTB read hits
system.switch_cpus.dtb.read_misses            5291901                       # DTB read misses
system.switch_cpus.dtb.read_acv                    38                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        733236179                       # DTB read accesses
system.switch_cpus.dtb.write_hits           847151949                       # DTB write hits
system.switch_cpus.dtb.write_misses           5303729                       # DTB write misses
system.switch_cpus.dtb.write_acv                    2                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       284804230                       # DTB write accesses
system.switch_cpus.dtb.data_hits           2185141001                       # DTB hits
system.switch_cpus.dtb.data_misses           10595630                       # DTB misses
system.switch_cpus.dtb.data_acv                    40                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1018040409                       # DTB accesses
system.switch_cpus.itb.fetch_hits           757383522                       # ITB hits
system.switch_cpus.itb.fetch_misses          26476912                       # ITB misses
system.switch_cpus.itb.fetch_acv                  785                       # ITB acv
system.switch_cpus.itb.fetch_accesses       783860434                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               6610765643                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles   1189110262                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             8727599995                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches          1248216621                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    622164165                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            4231835230                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       161738012                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               2993                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       102823                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles   1037403156                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        70233                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          553                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines        1047138032                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      18128907                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              15                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   6539394256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.334619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.681577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       4943977554     75.60%     75.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        161663253      2.47%     78.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        161463891      2.47%     80.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        105517886      1.61%     82.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        225760703      3.45%     85.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         65688667      1.00%     86.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        126901632      1.94%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         53805997      0.82%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        694614673     10.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   6539394256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.188816                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.320210                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles       1018778216                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    4148654362                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles        1134659924                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     156657940                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       80643814                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     95510992                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        225641                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     7417353784                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1547302                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       80643814                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles       1111695085                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       330099120                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles   3342414271                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles        1198868854                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     475673112                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     6967192950                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1964917                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       15877299                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       23202203                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       77894719                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   4547395535                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8475168683                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   8463582658                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      1112111                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    3418963202                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       1128432314                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts    382674942                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts     40022285                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts        1282772046                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1470742227                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    930945609                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    165679619                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     86809287                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         6253372448                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded    228383677                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        5951305112                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      2349301                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   1484482756                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    700653359                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved    137315089                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   6539394256                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.910070                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.559196                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   4175784622     63.86%     63.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    909696048     13.91%     77.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    513840802      7.86%     85.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    264264417      4.04%     89.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    342652154      5.24%     94.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    204468847      3.13%     98.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     80070238      1.22%     99.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     41177094      0.63%     99.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      7440034      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   6539394256                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        11081417      4.79%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             17      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      122853928     53.12%     57.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      97326521     42.08%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       199350      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    3409720458     57.29%     57.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3510113      0.06%     57.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     57.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1354072      0.02%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp          528      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       299019      0.01%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            8      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv        99674      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1404570364     23.60%     80.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    867419836     14.58%     95.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess    264131690      4.44%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     5951305112                       # Type of FU issued
system.switch_cpus.iq.rate                   0.900244                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           231261883                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.038859                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads  18670780075                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   7973301425                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   5809016895                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      4835586                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      3078043                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      2370857                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     6179948468                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         2419177                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     40753781                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    362937319                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       318600                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation     10240905                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores    163899004                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         6285                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       961947                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       80643814                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       248760158                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      40178271                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   6815664356                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      8996956                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1470742227                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    930945609                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts    198657285                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        1625525                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      38208216                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents     10240905                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     13515236                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     54092690                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     67607926                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    5887848087                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    1368738890                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     63457022                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             333908231                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           2231099311                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        779391117                       # Number of branches executed
system.switch_cpus.iew.exec_stores          862360421                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.890645                       # Inst execution rate
system.switch_cpus.iew.wb_sent             5867145100                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            5811387752                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2562453315                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        3405876073                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.879079                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.752362                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   1223088997                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls     91068588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     58671080                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   6354303069                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.809989                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.770083                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   4453488626     70.09%     70.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    864648598     13.61%     83.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    356537170      5.61%     89.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    242147829      3.81%     93.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     68781590      1.08%     94.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     96343012      1.52%     95.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     31150734      0.49%     96.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     30637750      0.48%     96.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    210567760      3.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   6354303069                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   5146918579                       # Number of instructions committed
system.switch_cpus.commit.committedOps     5146918579                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs             1874851509                       # Number of memory references committed
system.switch_cpus.commit.loads            1107804907                       # Number of loads committed
system.switch_cpus.commit.membars            19845590                       # Number of memory barriers committed
system.switch_cpus.commit.branches          688618364                       # Number of branches committed
system.switch_cpus.commit.fp_insts            1807443                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        4846781812                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     23413129                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    149844576      2.91%      2.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2835787701     55.10%     58.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      1239957      0.02%     58.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     58.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       803643      0.02%     58.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp          525      0.00%     58.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt       299019      0.01%     58.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            7      0.00%     58.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv        99673      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1127650497     21.91%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    767061340     14.90%     94.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess    264131641      5.13%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   5146918579                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     210567760                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads          12358959419                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         12925321343                       # The number of ROB writes
system.switch_cpus.timesIdled                 1420313                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                71371387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              2904105                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          4997273350                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4997273350                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.322875                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.322875                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.755930                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.755930                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       7599205062                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      4074097676                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           1053011                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1001532                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       269003493                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      211534344                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            9959691                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           9959505                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5033                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5033                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          4158129                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       128863                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1075                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1079                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1816037                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1816037                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      7925618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19794665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27720283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    253585280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    766057626                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1019642906                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          130279                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         16068832                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.008036                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.089281                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               15939707     99.20%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 129125      0.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16068832                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12130501994                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           114000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        6082920145                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12227485334                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
