============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Wed Sep 18 11:46:13 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 10 view nodes, 83 trigger nets, 83 data nets.
KIT-1004 : Chipwatcher code = 1010100011011011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=10,BUS_DIN_NUM=83,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101010}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=228) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=228) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=10,BUS_DIN_NUM=83,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101010}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=83,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101010}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=10,BUS_DIN_NUM=83,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=228)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=228)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=10,BUS_DIN_NUM=83,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=83,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 3115/46 useful/useless nets, 1721/23 useful/useless insts
SYN-1016 : Merged 48 instances.
SYN-1032 : 2576/6 useful/useless nets, 2385/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2560/16 useful/useless nets, 2373/12 useful/useless insts
SYN-1021 : Optimized 7 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 7 mux instances.
SYN-1015 : Optimize round 1, 684 better
SYN-1014 : Optimize round 2
SYN-1032 : 1969/105 useful/useless nets, 1782/112 useful/useless insts
SYN-1015 : Optimize round 2, 224 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.906988s wall, 0.984375s user + 0.921875s system = 1.906250s CPU (100.0%)

RUN-1004 : used memory is 117 MB, reserved memory is 87 MB, peak memory is 119 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2005/330 useful/useless nets, 1854/87 useful/useless insts
SYN-1016 : Merged 34 instances.
SYN-2571 : Optimize after map_dsp, round 1, 451 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 80 instances.
SYN-2501 : Optimize round 1, 162 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1019 : Optimized 29 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1032 : 2707/4 useful/useless nets, 2556/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 10509, tnet num: 2707, tinst num: 2555, tnode num: 13517, tedge num: 15802.
TMR-2508 : Levelizing timing graph completed, there are 77 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2707 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 408 (3.34), #lev = 7 (1.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 399 (3.36), #lev = 6 (1.45)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 827 instances into 399 LUTs, name keeping = 68%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 642 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 224 adder to BLE ...
SYN-4008 : Packed 224 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.097582s wall, 0.921875s user + 0.171875s system = 1.093750s CPU (99.7%)

RUN-1004 : used memory is 124 MB, reserved memory is 94 MB, peak memory is 148 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.116899s wall, 2.015625s user + 1.109375s system = 3.125000s CPU (100.3%)

RUN-1004 : used memory is 124 MB, reserved memory is 94 MB, peak memory is 148 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 WARNING: The kept net U2_control/angle[25] will be merged to another kept net U2_control/data_out[25]
SYN-5055 WARNING: The kept net U2_control/angle[24] will be merged to another kept net U2_control/data_out[24]
SYN-5055 WARNING: The kept net U2_control/angle[23] will be merged to another kept net U2_control/data_out[23]
SYN-5055 WARNING: The kept net U2_control/angle[22] will be merged to another kept net U2_control/data_out[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 1832/1 useful/useless nets, 1665/0 useful/useless insts
SYN-4016 : Net U2_control/clk driven by BUFG (286 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (474 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 35 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1666 instances
RUN-0007 : 606 luts, 811 seqs, 135 mslices, 58 lslices, 11 pads, 38 brams, 0 dsps
RUN-1001 : There are total 1833 nets
RUN-1001 : 894 nets have 2 pins
RUN-1001 : 794 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      3      
RUN-1001 :   No   |  No   |  Yes  |     338     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     470     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1664 instances, 606 luts, 811 seqs, 193 slices, 31 macros(193 instances: 135 mslices 58 lslices)
PHY-0007 : Cell area utilization is 5%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8624, tnet num: 1831, tinst num: 1664, tnode num: 11762, tedge num: 14211.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1831 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.145442s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 491043
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1664.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 407330, overlap = 85.5
PHY-3002 : Step(2): len = 346186, overlap = 85.5
PHY-3002 : Step(3): len = 307181, overlap = 85.5
PHY-3002 : Step(4): len = 280823, overlap = 85.5
PHY-3002 : Step(5): len = 255767, overlap = 85.5
PHY-3002 : Step(6): len = 233334, overlap = 85.5
PHY-3002 : Step(7): len = 209676, overlap = 85.5
PHY-3002 : Step(8): len = 183243, overlap = 85.5
PHY-3002 : Step(9): len = 165511, overlap = 85.5
PHY-3002 : Step(10): len = 153045, overlap = 85.5
PHY-3002 : Step(11): len = 131561, overlap = 86.1875
PHY-3002 : Step(12): len = 123564, overlap = 86.1875
PHY-3002 : Step(13): len = 117131, overlap = 87.1875
PHY-3002 : Step(14): len = 101253, overlap = 88.6875
PHY-3002 : Step(15): len = 94550.2, overlap = 86.6875
PHY-3002 : Step(16): len = 89010.3, overlap = 85.5
PHY-3002 : Step(17): len = 83884.3, overlap = 86
PHY-3002 : Step(18): len = 79778.9, overlap = 86.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.62485e-06
PHY-3002 : Step(19): len = 77908.9, overlap = 86.75
PHY-3002 : Step(20): len = 78349.7, overlap = 77.9375
PHY-3002 : Step(21): len = 76361.4, overlap = 78.625
PHY-3002 : Step(22): len = 75055.6, overlap = 79.0625
PHY-3002 : Step(23): len = 72778.9, overlap = 77.5938
PHY-3002 : Step(24): len = 70816.7, overlap = 75.7812
PHY-3002 : Step(25): len = 69661, overlap = 73.2188
PHY-3002 : Step(26): len = 65981.7, overlap = 79.8125
PHY-3002 : Step(27): len = 62451.3, overlap = 79.375
PHY-3002 : Step(28): len = 56476.2, overlap = 82.7812
PHY-3002 : Step(29): len = 52517.8, overlap = 78.6875
PHY-3002 : Step(30): len = 50020.3, overlap = 79.4688
PHY-3002 : Step(31): len = 47930.9, overlap = 87.75
PHY-3002 : Step(32): len = 45511.6, overlap = 85.8125
PHY-3002 : Step(33): len = 43877.9, overlap = 90.25
PHY-3002 : Step(34): len = 42141.3, overlap = 94.9688
PHY-3002 : Step(35): len = 41300.3, overlap = 94.3125
PHY-3002 : Step(36): len = 39739.1, overlap = 96.7812
PHY-3002 : Step(37): len = 39017.4, overlap = 94.6562
PHY-3002 : Step(38): len = 38066.9, overlap = 94.9062
PHY-3002 : Step(39): len = 37043.1, overlap = 95
PHY-3002 : Step(40): len = 36261.1, overlap = 95.8438
PHY-3002 : Step(41): len = 35543.3, overlap = 95.6875
PHY-3002 : Step(42): len = 35361.8, overlap = 95.6875
PHY-3002 : Step(43): len = 34658.6, overlap = 96.2812
PHY-3002 : Step(44): len = 34299.8, overlap = 96.3438
PHY-3002 : Step(45): len = 33571.2, overlap = 96.375
PHY-3002 : Step(46): len = 32982.5, overlap = 96.375
PHY-3002 : Step(47): len = 32495.5, overlap = 97.5312
PHY-3002 : Step(48): len = 31902.2, overlap = 97.7188
PHY-3002 : Step(49): len = 31770.5, overlap = 98.1562
PHY-3002 : Step(50): len = 31436.8, overlap = 98.5938
PHY-3002 : Step(51): len = 31217.2, overlap = 103.125
PHY-3002 : Step(52): len = 31107, overlap = 102.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.24971e-06
PHY-3002 : Step(53): len = 31232.9, overlap = 103.062
PHY-3002 : Step(54): len = 31398, overlap = 103.188
PHY-3002 : Step(55): len = 31774.1, overlap = 94.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.04994e-05
PHY-3002 : Step(56): len = 32885.8, overlap = 94.4688
PHY-3002 : Step(57): len = 33118.1, overlap = 89.7812
PHY-3002 : Step(58): len = 33234.5, overlap = 89.9375
PHY-3002 : Step(59): len = 33319.5, overlap = 92.2812
PHY-3002 : Step(60): len = 33607.6, overlap = 92.2188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.09988e-05
PHY-3002 : Step(61): len = 33900.4, overlap = 96.7188
PHY-3002 : Step(62): len = 34439.1, overlap = 91.9062
PHY-3002 : Step(63): len = 35183, overlap = 94.0625
PHY-3002 : Step(64): len = 34981.5, overlap = 94.0625
PHY-3002 : Step(65): len = 34957.4, overlap = 94.0625
PHY-3002 : Step(66): len = 35014.2, overlap = 94.0312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.77667e-05
PHY-3002 : Step(67): len = 35232.9, overlap = 94.0312
PHY-3002 : Step(68): len = 35415.5, overlap = 94.0938
PHY-3002 : Step(69): len = 35580.2, overlap = 93.9062
PHY-3002 : Step(70): len = 35936.1, overlap = 91.5625
PHY-3002 : Step(71): len = 36097.8, overlap = 86.875
PHY-3002 : Step(72): len = 36127.3, overlap = 84.625
PHY-3002 : Step(73): len = 36057.5, overlap = 80.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.55334e-05
PHY-3002 : Step(74): len = 36213, overlap = 77.75
PHY-3002 : Step(75): len = 36291.8, overlap = 77.5625
PHY-3002 : Step(76): len = 36437.6, overlap = 81.5938
PHY-3002 : Step(77): len = 36496.7, overlap = 69.9062
PHY-3002 : Step(78): len = 36515.7, overlap = 69.4688
PHY-3002 : Step(79): len = 36518.7, overlap = 68.8438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000132097
PHY-3002 : Step(80): len = 36595.7, overlap = 68.1875
PHY-3002 : Step(81): len = 36640.5, overlap = 67.3125
PHY-3002 : Step(82): len = 36734.3, overlap = 66.8125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000239913
PHY-3002 : Step(83): len = 36791.4, overlap = 66.6562
PHY-3002 : Step(84): len = 36882.2, overlap = 65.9062
PHY-3002 : Step(85): len = 37107.6, overlap = 63.4688
PHY-3002 : Step(86): len = 37199.7, overlap = 63.0625
PHY-3002 : Step(87): len = 37262, overlap = 62.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019594s wall, 0.000000s user + 0.078125s system = 0.078125s CPU (398.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1831 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.046295s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.56005e-06
PHY-3002 : Step(88): len = 41091.5, overlap = 49.6875
PHY-3002 : Step(89): len = 41272.5, overlap = 48.1875
PHY-3002 : Step(90): len = 41948.7, overlap = 45.5
PHY-3002 : Step(91): len = 42512.5, overlap = 42.5625
PHY-3002 : Step(92): len = 42895, overlap = 40.3438
PHY-3002 : Step(93): len = 43289.1, overlap = 39.5
PHY-3002 : Step(94): len = 43117.3, overlap = 34.375
PHY-3002 : Step(95): len = 43187.7, overlap = 34.5938
PHY-3002 : Step(96): len = 42918.4, overlap = 33.8125
PHY-3002 : Step(97): len = 42709.1, overlap = 32.8438
PHY-3002 : Step(98): len = 42677.9, overlap = 32.6875
PHY-3002 : Step(99): len = 42368.9, overlap = 31.9688
PHY-3002 : Step(100): len = 42368.9, overlap = 31.9688
PHY-3002 : Step(101): len = 42243.9, overlap = 31.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.12011e-06
PHY-3002 : Step(102): len = 42200.7, overlap = 31.0938
PHY-3002 : Step(103): len = 42200.7, overlap = 31.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.82402e-05
PHY-3002 : Step(104): len = 42172.2, overlap = 31.125
PHY-3002 : Step(105): len = 42202.3, overlap = 30.1562
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1831 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.046102s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.94767e-05
PHY-3002 : Step(106): len = 42246, overlap = 89.8125
PHY-3002 : Step(107): len = 42246, overlap = 89.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.89534e-05
PHY-3002 : Step(108): len = 42701.4, overlap = 88.7812
PHY-3002 : Step(109): len = 42884, overlap = 88.875
PHY-3002 : Step(110): len = 43189, overlap = 86.0938
PHY-3002 : Step(111): len = 43784.6, overlap = 84.25
PHY-3002 : Step(112): len = 46155.2, overlap = 67.5938
PHY-3002 : Step(113): len = 45688.3, overlap = 67.5
PHY-3002 : Step(114): len = 45346.6, overlap = 67.5312
PHY-3002 : Step(115): len = 45346.6, overlap = 67.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.79069e-05
PHY-3002 : Step(116): len = 45107.3, overlap = 67.9375
PHY-3002 : Step(117): len = 45083.5, overlap = 67.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000141814
PHY-3002 : Step(118): len = 45261.2, overlap = 65.5938
PHY-3002 : Step(119): len = 45448.9, overlap = 65.2812
PHY-3002 : Step(120): len = 45951.2, overlap = 59.9688
PHY-3002 : Step(121): len = 47301.5, overlap = 50.0938
PHY-3002 : Step(122): len = 47613.6, overlap = 49.0312
PHY-3002 : Step(123): len = 47160.5, overlap = 49.3125
PHY-3002 : Step(124): len = 47101.8, overlap = 47.5312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8624, tnet num: 1831, tinst num: 1664, tnode num: 11762, tedge num: 14211.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 104.59 peak overflow 3.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1833.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 59832, over cnt = 253(0%), over = 958, worst = 21
PHY-1001 : End global iterations;  0.115593s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (135.2%)

PHY-1001 : Congestion index: top1 = 38.71, top5 = 25.16, top10 = 17.48, top15 = 12.74.
PHY-1001 : End incremental global routing;  0.174455s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (125.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1831 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.056752s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.1%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1647 has valid locations, 37 needs to be replaced
PHY-3001 : design contains 1700 instances, 606 luts, 847 seqs, 193 slices, 31 macros(193 instances: 135 mslices 58 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 47509.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8768, tnet num: 1867, tinst num: 1700, tnode num: 12014, tedge num: 14427.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.198395s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (102.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(125): len = 47700.6, overlap = 4.84375
PHY-3002 : Step(126): len = 48235.4, overlap = 4.84375
PHY-3002 : Step(127): len = 48708.1, overlap = 4.84375
PHY-3002 : Step(128): len = 49005.3, overlap = 4.84375
PHY-3002 : Step(129): len = 49056.8, overlap = 4.84375
PHY-3002 : Step(130): len = 48976.7, overlap = 4.84375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.047134s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00433224
PHY-3002 : Step(131): len = 48980.4, overlap = 47.6562
PHY-3002 : Step(132): len = 48980.4, overlap = 47.6562
PHY-3001 : Final: Len = 48980.4, Over = 47.6562
PHY-3001 : End incremental placement;  0.415465s wall, 0.375000s user + 0.187500s system = 0.562500s CPU (135.4%)

OPT-1001 : Total overflow 104.84 peak overflow 3.72
OPT-1001 : End high-fanout net optimization;  0.691695s wall, 0.640625s user + 0.234375s system = 0.875000s CPU (126.5%)

OPT-1001 : Current memory(MB): used = 193, reserve = 162, peak = 193.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1243/1869.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 62016, over cnt = 248(0%), over = 949, worst = 21
PHY-1002 : len = 69848, over cnt = 156(0%), over = 325, worst = 16
PHY-1002 : len = 72488, over cnt = 37(0%), over = 68, worst = 10
PHY-1002 : len = 73568, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 73616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.226735s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (103.4%)

PHY-1001 : Congestion index: top1 = 36.44, top5 = 26.15, top10 = 19.35, top15 = 14.50.
OPT-1001 : End congestion update;  0.276774s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (101.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.047912s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.8%)

OPT-0007 : Start: WNS 105 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 105 TNS 0 NUM_FEPS 0 with 1 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 105 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.327443s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (100.2%)

OPT-1001 : Current memory(MB): used = 190, reserve = 159, peak = 193.
OPT-1001 : End physical optimization;  1.195794s wall, 1.109375s user + 0.265625s system = 1.375000s CPU (115.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 606 LUT to BLE ...
SYN-4008 : Packed 606 LUT and 206 SEQ to BLE.
SYN-4003 : Packing 641 remaining SEQ's ...
SYN-4005 : Packed 351 SEQ with LUT/SLICE
SYN-4006 : 83 single LUT's are left
SYN-4006 : 290 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 896/1319 primitive instances ...
PHY-3001 : End packing;  0.068444s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (114.1%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 743 instances
RUN-1001 : 344 mslices, 343 lslices, 11 pads, 38 brams, 0 dsps
RUN-1001 : There are total 1669 nets
RUN-1001 : 679 nets have 2 pins
RUN-1001 : 841 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 741 instances, 687 slices, 31 macros(193 instances: 135 mslices 58 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : After packing: Len = 49648.8, Over = 60
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7489, tnet num: 1667, tinst num: 741, tnode num: 9786, tedge num: 12657.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1667 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.131713s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (106.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.23949e-05
PHY-3002 : Step(133): len = 49146.7, overlap = 59.5
PHY-3002 : Step(134): len = 49351.2, overlap = 58.75
PHY-3002 : Step(135): len = 49238.9, overlap = 60.5
PHY-3002 : Step(136): len = 49204.9, overlap = 59.75
PHY-3002 : Step(137): len = 49175, overlap = 58.5
PHY-3002 : Step(138): len = 49072.2, overlap = 57.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.47898e-05
PHY-3002 : Step(139): len = 49081.9, overlap = 58.5
PHY-3002 : Step(140): len = 49429.1, overlap = 57.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00012958
PHY-3002 : Step(141): len = 50004.5, overlap = 56
PHY-3002 : Step(142): len = 51388.4, overlap = 54.75
PHY-3002 : Step(143): len = 51871.4, overlap = 53.25
PHY-3002 : Step(144): len = 51963.9, overlap = 53.75
PHY-3002 : Step(145): len = 52210.1, overlap = 54
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.137101s wall, 0.109375s user + 0.312500s system = 0.421875s CPU (307.7%)

PHY-3001 : Trial Legalized: Len = 67975
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1667 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029982s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000786202
PHY-3002 : Step(146): len = 64002.6, overlap = 5.75
PHY-3002 : Step(147): len = 61657.2, overlap = 12.25
PHY-3002 : Step(148): len = 60025.3, overlap = 18
PHY-3002 : Step(149): len = 58653.9, overlap = 21
PHY-3002 : Step(150): len = 57633.5, overlap = 23.75
PHY-3002 : Step(151): len = 57010.6, overlap = 25.5
PHY-3002 : Step(152): len = 56669, overlap = 25.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0015724
PHY-3002 : Step(153): len = 56826.7, overlap = 26.25
PHY-3002 : Step(154): len = 56951.1, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00314481
PHY-3002 : Step(155): len = 57079.5, overlap = 25.75
PHY-3002 : Step(156): len = 57161.8, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006882s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 63706.3, Over = 0
PHY-3001 : Spreading special nets. 17 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006569s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (237.8%)

PHY-3001 : 26 instances has been re-located, deltaX = 10, deltaY = 17, maxDist = 2.
PHY-3001 : Final: Len = 64240.3, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7489, tnet num: 1667, tinst num: 741, tnode num: 9786, tedge num: 12657.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 84/1669.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 81712, over cnt = 248(0%), over = 391, worst = 6
PHY-1002 : len = 83560, over cnt = 114(0%), over = 142, worst = 3
PHY-1002 : len = 84960, over cnt = 22(0%), over = 23, worst = 2
PHY-1002 : len = 85184, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 85272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.262880s wall, 0.359375s user + 0.093750s system = 0.453125s CPU (172.4%)

PHY-1001 : Congestion index: top1 = 33.84, top5 = 25.94, top10 = 20.87, top15 = 16.67.
PHY-1001 : End incremental global routing;  0.322584s wall, 0.390625s user + 0.109375s system = 0.500000s CPU (155.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1667 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.053292s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (117.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.412705s wall, 0.484375s user + 0.109375s system = 0.593750s CPU (143.9%)

OPT-1001 : Current memory(MB): used = 191, reserve = 160, peak = 193.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1454/1669.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 85272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007108s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (219.8%)

PHY-1001 : Congestion index: top1 = 33.84, top5 = 25.94, top10 = 20.87, top15 = 16.67.
OPT-1001 : End congestion update;  0.058211s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (107.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1667 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040245s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.6%)

OPT-0007 : Start: WNS 105 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 725 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 741 instances, 687 slices, 31 macros(193 instances: 135 mslices 58 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Initial: Len = 64260.8, Over = 0
PHY-3001 : End spreading;  0.005555s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 64260.8, Over = 0
PHY-3001 : End incremental legalization;  0.039875s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.4%)

OPT-0007 : Iter 1: improved WNS 105 TNS 0 NUM_FEPS 0 with 1 cells processed and 150 slack improved
OPT-0007 : Iter 2: improved WNS 105 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.149248s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (104.7%)

OPT-1001 : Current memory(MB): used = 196, reserve = 166, peak = 196.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1667 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039362s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1448/1669.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 85304, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 85296, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 85296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028419s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (110.0%)

PHY-1001 : Congestion index: top1 = 33.94, top5 = 25.94, top10 = 20.88, top15 = 16.68.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1667 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040435s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (115.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 105 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.517241
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 105ps with logic level 1 
RUN-1001 :       #2 path slack 105ps with logic level 1 
RUN-1001 :       #3 path slack 105ps with logic level 1 
RUN-1001 :       #4 path slack 105ps with logic level 1 
RUN-1001 :       #5 path slack 105ps with logic level 1 
RUN-1001 :       #6 path slack 105ps with logic level 1 
RUN-1001 :       #7 path slack 105ps with logic level 1 
RUN-1001 :       #8 path slack 105ps with logic level 1 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 725 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 741 instances, 687 slices, 31 macros(193 instances: 135 mslices 58 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Initial: Len = 64260.8, Over = 0
PHY-3001 : End spreading;  0.005196s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 64260.8, Over = 0
PHY-3001 : End incremental legalization;  0.039479s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (118.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1667 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039862s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.4%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1455/1669.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 85296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007262s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 33.94, top5 = 25.94, top10 = 20.88, top15 = 16.68.
OPT-1001 : End congestion update;  0.058582s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1667 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040111s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.9%)

OPT-0007 : Start: WNS 105 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 725 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 741 instances, 687 slices, 31 macros(193 instances: 135 mslices 58 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Initial: Len = 64300.8, Over = 0
PHY-3001 : End spreading;  0.005472s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (285.5%)

PHY-3001 : Final: Len = 64300.8, Over = 0
PHY-3001 : End incremental legalization;  0.039322s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (119.2%)

OPT-0007 : Iter 1: improved WNS 105 TNS 0 NUM_FEPS 0 with 1 cells processed and 50 slack improved
OPT-0007 : Iter 2: improved WNS 105 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.148793s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.5%)

OPT-1001 : Current memory(MB): used = 197, reserve = 167, peak = 197.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1450/1669.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 85304, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 85320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019273s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (162.1%)

PHY-1001 : Congestion index: top1 = 33.92, top5 = 25.94, top10 = 20.91, top15 = 16.70.
OPT-1001 : End congestion update;  0.070903s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (110.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1667 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039682s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.8%)

OPT-0007 : Start: WNS 105 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 725 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 741 instances, 687 slices, 31 macros(193 instances: 135 mslices 58 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Initial: Len = 64174.8, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005401s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 64234.8, Over = 0
PHY-3001 : End incremental legalization;  0.039158s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (119.7%)

OPT-0007 : Iter 1: improved WNS 105 TNS 0 NUM_FEPS 0 with 1 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS 105 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 3: improved WNS 105 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.169599s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (110.6%)

OPT-1001 : Current memory(MB): used = 198, reserve = 168, peak = 198.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1667 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039681s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (118.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 198, reserve = 168, peak = 198.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1667 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039207s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.7%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1447/1669.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 85176, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 85184, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 85224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035330s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (132.7%)

PHY-1001 : Congestion index: top1 = 34.01, top5 = 25.95, top10 = 20.85, top15 = 16.66.
RUN-1001 : End congestion update;  0.087605s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (107.0%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.127056s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.4%)

OPT-1001 : Current memory(MB): used = 198, reserve = 168, peak = 198.
OPT-1001 : End physical optimization;  1.480533s wall, 1.531250s user + 0.156250s system = 1.687500s CPU (114.0%)

RUN-1003 : finish command "place" in  7.503605s wall, 8.906250s user + 7.968750s system = 16.875000s CPU (224.9%)

RUN-1004 : used memory is 177 MB, reserved memory is 146 MB, peak memory is 198 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240918_114613.log"
