// Seed: 1079253965
module module_0 (
    input id_1,
    input logic id_2,
    input logic id_3,
    output logic id_4,
    input id_5,
    output id_6
);
  initial id_1 <= id_5[1] | id_2;
endmodule
module module_1 (
    input id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input id_5,
    output logic id_6,
    input id_7,
    input id_8,
    input id_9,
    input id_10,
    output id_11
);
  assign id_8 = 1'b0;
  type_15 id_12 (
      .id_0(1 * id_11 - id_10),
      .id_1(1)
  );
endmodule
