V 53
K 74514475190 roach_ppc_cpld
F Case
|R 11:28_9-28-07
Y 0
D 0 0 440 280
Z 10
i 42
P 1 440 20 430 20 0 3 0
A 440 20 10 0 2 0 PINTYPE=OUT
L 430 20 10 0 8 0 1 0 BOOT_CFG2
P 2 440 30 430 30 0 3 0
A 440 30 10 0 2 0 PINTYPE=OUT
L 430 30 10 0 8 0 1 0 BOOT_CFG1
P 3 440 40 430 40 0 3 0
A 440 40 10 0 2 0 PINTYPE=OUT
L 430 40 10 0 8 0 1 0 BOOT_CFG0
P 4 0 60 10 60 0 2 0
A 0 60 10 0 8 0 PINTYPE=IN
L 10 60 10 0 2 0 1 0 M66EN
P 5 0 70 10 70 0 2 0
A 0 70 10 0 8 0 PINTYPE=IN
L 10 70 10 0 2 0 1 0 SX95T_D_OUT_BUSY_0
P 6 440 50 430 50 0 3 0
A 440 50 10 0 2 0 PINTYPE=OUT
L 430 50 10 0 8 0 1 0 SX95T_CS_B_0
P 7 440 60 430 60 0 3 0
A 440 60 10 0 2 0 PINTYPE=OUT
L 430 60 10 0 8 0 1 0 SX95T_D_IN_0
P 8 440 70 430 70 0 3 0
A 440 70 10 0 2 0 PINTYPE=OUT
L 430 70 10 0 8 0 1 0 SX95T_PROGRAM_B_0
P 9 440 80 430 80 0 3 0
A 440 80 10 0 2 0 PINTYPE=BI
L 430 80 10 0 8 0 1 0 SX95T_DONE_0
P 10 440 90 430 90 0 3 0
A 440 90 10 0 2 0 PINTYPE=BI
L 430 90 10 0 8 0 1 0 SX95T_INIT_B_0
P 11 440 100 430 100 0 3 0
A 440 100 10 0 2 0 PINTYPE=OUT
L 430 100 10 0 8 0 1 0 QDR2_BY0_1_SYS_RST_N
P 12 440 110 430 110 0 3 0
A 440 110 10 0 2 0 PINTYPE=OUT
L 430 110 10 0 8 0 1 0 RESET_CPLD#
P 13 440 120 430 120 0 3 0
A 440 120 10 0 2 0 PINTYPE=OUT
L 430 120 10 0 8 0 1 0 FWP#
P 14 440 130 430 130 0 3 0
A 440 130 10 0 2 0 PINTYPE=OUT
L 430 130 10 0 8 0 1 0 SX95T_RDWR_B_0
P 15 0 80 10 80 0 2 0
A 0 80 10 0 8 0 PINTYPE=IN
L 10 80 10 0 2 0 1 0 PCS_2
P 16 0 90 10 90 0 2 0
A 0 90 10 0 8 0 PINTYPE=IN
L 10 90 10 0 2 0 1 0 POE#
P 17 0 100 10 100 0 2 0
A 0 100 10 0 8 0 PINTYPE=IN
L 10 100 10 0 2 0 1 0 PR_W#
P 18 0 110 10 110 0 2 0
A 0 110 10 0 8 0 PINTYPE=IN
L 10 110 10 0 2 0 1 0 CLK_CPLD_50MHZ
P 19 0 120 10 120 0 2 0
A 0 120 10 0 8 0 PINTYPE=IN
L 10 120 10 0 2 0 1 0 CLK_PERCLK
P 20 440 140 430 140 0 3 0
A 440 140 10 0 2 0 PINTYPE=OUT
L 430 140 10 0 8 0 1 0 CLK_TMRCLK
P 21 440 150 430 150 0 3 0
A 440 150 10 0 2 0 PINTYPE=OUT
L 430 150 10 0 8 0 1 0 CLK_SEL_M66EN
P 22 440 160 430 160 0 3 0
A 440 160 10 0 2 0 PINTYPE=OUT
L 430 160 10 0 8 0 1 0 SEL_SYSCLK
P 23 0 130 10 130 0 2 0
A 0 130 10 0 8 0 PINTYPE=IN
L 10 130 10 0 2 0 1 0 DEBUG_TRST#
P 24 440 170 430 170 0 3 0
A 440 170 10 0 2 0 PINTYPE=OUT
L 430 170 10 0 8 0 1 0 CPU_TRST#
P 25 0 140 10 140 0 2 0
A 0 140 10 0 8 0 PINTYPE=IN
L 10 140 10 0 2 0 1 0 CLK_CPLD_33MHZ
P 26 0 150 10 150 0 2 0
A 0 150 10 0 8 0 PINTYPE=IN
L 10 150 10 0 2 0 1 0 SYSERR
P 27 0 160 10 160 0 2 0
A 0 160 10 0 8 0 PINTYPE=IN
L 10 160 10 0 2 0 1 0 FRY_BY#
P 28 440 180 430 180 0 3 0
A 440 180 10 0 2 0 PINTYPE=OUT
L 430 180 10 0 8 0 1 0 EE1_WP
P 29 440 190 430 190 0 3 0
A 440 190 10 0 2 0 PINTYPE=OUT
L 430 190 10 0 8 0 1 0 EE2_BOOT_WP
P 30 440 200 430 200 0 3 0
A 440 200 10 0 2 0 PINTYPE=OUT
L 430 200 10 0 8 0 1 0 STTM_AS
P 31 0 170 10 170 0 2 0
A 0 170 10 0 8 0 PINTYPE=IN
L 10 170 10 0 2 0 1 0 USB2_VCC_PI
P 32 0 180 10 180 0 2 0
A 0 180 10 0 8 0 PINTYPE=IN
L 10 180 10 0 2 0 1 0 PADD[27:31]
P 33 440 210 430 210 0 3 0
A 440 210 10 0 2 0 PINTYPE=BI
L 430 210 10 0 8 0 1 0 SX95T_CCLK_0
P 34 0 190 10 190 0 2 0
A 0 190 10 0 8 0 PINTYPE=IN
L 10 190 10 0 2 0 1 0 PWBE_0#
P 35 0 200 10 200 0 2 0
A 0 200 10 0 8 0 PINTYPE=IN
L 10 200 10 0 2 0 1 0 RESET_POR#
P 36 440 220 430 220 0 3 0
A 440 220 10 0 2 0 PINTYPE=OUT
L 430 220 10 0 8 0 1 0 RESET_PB_POR#
P 37 440 230 430 230 0 3 0
A 440 230 10 0 2 0 PINTYPE=BI
L 430 230 10 0 8 0 1 0 PDATA[0:7]
P 38 0 210 10 210 0 2 0
A 0 210 10 0 8 0 PINTYPE=IN
L 10 210 10 0 2 0 1 0 EXT_RESET#
P 39 440 240 430 240 0 3 0
A 440 240 10 0 2 0 PINTYPE=OUT
L 430 240 10 0 8 0 1 0 QDR2_BY2_3_SYS_RST_N
P 40 440 250 430 250 0 3 0
A 440 250 10 0 2 0 PINTYPE=OUT
L 430 250 10 0 8 0 1 0 PPC_DDR2_RESET_N
P 41 0 220 10 220 0 2 0
A 0 220 10 0 8 0 PINTYPE=IN
L 10 220 10 0 2 0 1 0 PWR_GOOD
P 42 440 260 430 260 0 3 0
A 440 260 10 0 2 0 PINTYPE=OUT
L 430 260 10 0 8 0 1 0 GETH0_RST#
b 10 10 430 270
U 11 280 10 0 2 3 DEVICE=ROACH_PPC_CPLD
E
