Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: SigGenSpiControl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SigGenSpiControl.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SigGenSpiControl"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : SigGenSpiControl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/tniel/Desktop/Skole arbejde/DTU/Digital techniques/Three_week_course_F22/ShiftReg.vhd" in Library work.
Architecture behavioral of Entity shiftreg is up to date.
Compiling vhdl file "C:/Users/tniel/Desktop/Skole arbejde/DTU/Digital techniques/Three_week_course_F22/Protokol.vhd" in Library work.
Entity <protokol> compiled.
Entity <protokol> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/tniel/Desktop/Skole arbejde/DTU/Digital techniques/Three_week_course_F22/Simpel_top.vhd" in Library work.
Entity <siggenspicontrol> compiled.
Entity <siggenspicontrol> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <SigGenSpiControl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ShiftReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Protokol> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <SigGenSpiControl> in library <work> (Architecture <behavioral>).
Entity <SigGenSpiControl> analyzed. Unit <SigGenSpiControl> generated.

Analyzing Entity <ShiftReg> in library <work> (Architecture <behavioral>).
Entity <ShiftReg> analyzed. Unit <ShiftReg> generated.

Analyzing Entity <Protokol> in library <work> (Architecture <behavioral>).
Entity <Protokol> analyzed. Unit <Protokol> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ShiftReg>.
    Related source file is "C:/Users/tniel/Desktop/Skole arbejde/DTU/Digital techniques/Three_week_course_F22/ShiftReg.vhd".
    Found 8-bit register for signal <Reg_val>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ShiftReg> synthesized.


Synthesizing Unit <Protokol>.
    Related source file is "C:/Users/tniel/Desktop/Skole arbejde/DTU/Digital techniques/Three_week_course_F22/Protokol.vhd".
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset_state                                    |
    | Power Up State     | shape_state                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <Freq>.
    Found 8-bit register for signal <Shape>.
    Found 8-bit register for signal <CRC_out>.
    Found 1-bit register for signal <SigEN>.
    Found 8-bit register for signal <Ampl>.
    Found 8-bit register for signal <ACK>.
    Found 1-bit register for signal <Adr>.
    Found 1-bit register for signal <Crc>.
    Found 8-bit register for signal <CRC_temp>.
    Found 1-bit register for signal <Data>.
    Found 8-bit register for signal <prev_SPIdat>.
    Found 8-bit comparator not equal for signal <State$cmp_ne0000> created at line 78.
    Found 8-bit register for signal <temp_Ampl>.
    Found 8-bit register for signal <temp_freq>.
    Found 8-bit register for signal <temp_Shape>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  84 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Protokol> synthesized.


Synthesizing Unit <SigGenSpiControl>.
    Related source file is "C:/Users/tniel/Desktop/Skole arbejde/DTU/Digital techniques/Three_week_course_F22/Simpel_top.vhd".
Unit <SigGenSpiControl> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 15
 1-bit register                                        : 4
 8-bit register                                        : 11
# Comparators                                          : 1
 8-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U2/State/FSM> on signal <State[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 shape_state  | 000
 ampl_state   | 001
 freq_state   | 010
 choose_state | 011
 reset_state  | 100
--------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 92
 Flip-Flops                                            : 92
# Comparators                                          : 1
 8-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SigGenSpiControl> ...

Optimizing unit <ShiftReg> ...

Optimizing unit <Protokol> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SigGenSpiControl, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 95
 Flip-Flops                                            : 95

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SigGenSpiControl.ngr
Top Level Output File Name         : SigGenSpiControl
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 37

Cell Usage :
# BELS                             : 131
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 1
#      LUT2_D                      : 2
#      LUT3                        : 5
#      LUT3_D                      : 2
#      LUT3_L                      : 3
#      LUT4                        : 85
#      LUT4_D                      : 6
#      LUT4_L                      : 20
#      MUXF5                       : 3
#      VCC                         : 1
# FlipFlops/Latches                : 95
#      FDC                         : 2
#      FDCE                        : 8
#      FDE                         : 84
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 3
#      OBUF                        : 33
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       76  out of    960     7%  
 Number of Slice Flip Flops:             95  out of   1920     4%  
 Number of 4 input LUTs:                126  out of   1920     6%  
 Number of IOs:                          37
 Number of bonded IOBs:                  37  out of     83    44%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SCK                                | BUFGP                  | 95    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset                              | IBUF                   | 11    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.816ns (Maximum Frequency: 146.714MHz)
   Minimum input arrival time before clock: 4.717ns
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SCK'
  Clock period: 6.816ns (frequency: 146.714MHz)
  Total number of paths / destination ports: 1359 / 93
-------------------------------------------------------------------------
Delay:               6.816ns (Levels of Logic = 4)
  Source:            U1/Reg_val_0 (FF)
  Destination:       U2/State_FSM_FFd2 (FF)
  Source Clock:      SCK rising
  Destination Clock: SCK rising

  Data Path: U1/Reg_val_0 to U2/State_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.591   1.089  U1/Reg_val_0 (U1/Reg_val_0)
     LUT4:I3->O            1   0.704   0.424  U2/State_cmp_ne0000146 (U2/State_cmp_ne0000146)
     LUT4:I3->O           19   0.704   1.164  U2/State_cmp_ne0000164 (U2/State_cmp_ne0000)
     LUT2_D:I1->O          1   0.704   0.424  U2/State_FSM_FFd2-In21 (U2/ACK_and0000)
     LUT4:I3->O            1   0.704   0.000  U2/State_FSM_FFd2-In (U2/State_FSM_FFd2-In)
     FDC:D                     0.308          U2/State_FSM_FFd2
    ----------------------------------------
    Total                      6.816ns (3.715ns logic, 3.101ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SCK'
  Total number of paths / destination ports: 93 / 93
-------------------------------------------------------------------------
Offset:              4.717ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       U2/Ampl_7 (FF)
  Destination Clock: SCK rising

  Data Path: Reset to U2/Ampl_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.218   0.961  Reset_IBUF (Reset_IBUF)
     INV:I->O             84   0.704   1.279  U2/Reset_inv1_INV_0 (U2/Reset_inv)
     FDE:CE                    0.555          U2/prev_SPIdat_0
    ----------------------------------------
    Total                      4.717ns (2.477ns logic, 2.240ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SCK'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            U2/SigEN (FF)
  Destination:       SigEN (PAD)
  Source Clock:      SCK rising

  Data Path: U2/SigEN to SigEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.447  U2/SigEN (U2/SigEN)
     OBUF:I->O                 3.272          SigEN_OBUF (SigEN)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.61 secs
 
--> 

Total memory usage is 4509808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

