// Seed: 3366629250
module module_0 (
    output tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wand id_4,
    output supply0 id_5,
    output tri0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input wor id_9,
    input tri id_10,
    input uwire id_11,
    input wand id_12,
    output tri id_13
    , id_15
);
  assign id_6 = !(1);
  wire id_16;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    input supply0 id_2
);
  id_4(
      1, id_2, id_2
  );
  wire id_5;
  module_0(
      id_0, id_2, id_2, id_1, id_2, id_0, id_0, id_1, id_1, id_2, id_2, id_1, id_2, id_0
  );
endmodule
