{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Functions\n",
    "\n",
    "CoHDL treats functions similar to macros in C-like programming languages. They are not turned into VHDL functions and instead inlined at their call site. That makes it possible to use arbitrary Python objects as function arguments. The same function can be called with different argument types to produce different VHDL representations.\n",
    "\n",
    "Function arguments can also have default values. Both positional and keyword arguments are supported."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity ExampleFn is\n",
      "  port (\n",
      "    inp_a : in signed(15 downto 0);\n",
      "    inp_b : in signed(15 downto 0);\n",
      "    sum_1 : out signed(15 downto 0);\n",
      "    sum_2 : out signed(15 downto 0);\n",
      "    sum_3 : out signed(15 downto 0)\n",
      "    );\n",
      "end ExampleFn;\n",
      "\n",
      "\n",
      "architecture arch_ExampleFn of ExampleFn is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_sum_1 : signed(15 downto 0);\n",
      "  signal buffer_sum_2 : signed(15 downto 0);\n",
      "  signal buffer_sum_3 : signed(15 downto 0);\n",
      "  signal temp : signed(15 downto 0);\n",
      "  signal temp_1 : signed(15 downto 0);\n",
      "  signal temp_2 : signed(15 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  sum_1 <= buffer_sum_1;\n",
      "  sum_2 <= buffer_sum_2;\n",
      "  sum_3 <= buffer_sum_3;\n",
      "  \n",
      "  -- CONCURRENT BLOCK (logic)\n",
      "  temp <= (inp_a) + (inp_b);\n",
      "  buffer_sum_1 <= temp;\n",
      "  temp_1 <= (inp_a) + (inp_b);\n",
      "  buffer_sum_2 <= temp_1;\n",
      "  temp_2 <= (inp_a) + (1);\n",
      "  buffer_sum_3 <= temp_2;\n",
      "end architecture arch_ExampleFn;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Signed\n",
    "from cohdl import std\n",
    "\n",
    "def add(a, b=1):\n",
    "    return a + b\n",
    "\n",
    "class ExampleFn(Entity):\n",
    "    inp_a = Port.input(Signed[16])\n",
    "    inp_b = Port.input(Signed[16])\n",
    "\n",
    "    sum_1 = Port.output(Signed[16])\n",
    "    sum_2 = Port.output(Signed[16])\n",
    "    sum_3 = Port.output(Signed[16])\n",
    "\n",
    "    def architecture(self):\n",
    "        @std.concurrent\n",
    "        def logic():\n",
    "            # functions are inlined at their call site\n",
    "            self.sum_1 <<= add(self.inp_a, self.inp_b)\n",
    "            # both positional and keyword arguments are supported\n",
    "            self.sum_2 <<= add(b=self.inp_b, a=self.inp_a)\n",
    "            # so are defaulted arguments\n",
    "            self.sum_3 <<= add(self.inp_a)\n",
    "\n",
    "print(std.VhdlCompiler.to_string(ExampleFn))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\n",
    "Functions can also be recursive as long as the maximal recursion depth is known at compile time. Functions with a variable number of arguments using the `*arg` or `**kwarg` syntax are supported."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity ExampleFn is\n",
      "  port (\n",
      "    inp_a : in signed(15 downto 0);\n",
      "    inp_b : in signed(15 downto 0);\n",
      "    inp_c : in signed(15 downto 0);\n",
      "    inp_d : in signed(15 downto 0);\n",
      "    sum_1 : out signed(15 downto 0);\n",
      "    sum_2 : out signed(15 downto 0)\n",
      "    );\n",
      "end ExampleFn;\n",
      "\n",
      "\n",
      "architecture arch_ExampleFn of ExampleFn is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_sum_1 : signed(15 downto 0);\n",
      "  signal buffer_sum_2 : signed(15 downto 0);\n",
      "  signal temp : signed(15 downto 0);\n",
      "  signal temp_1 : signed(15 downto 0);\n",
      "  signal temp_2 : signed(15 downto 0);\n",
      "  signal temp_3 : signed(15 downto 0);\n",
      "  signal temp_4 : signed(15 downto 0);\n",
      "  signal temp_5 : signed(15 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  sum_1 <= buffer_sum_1;\n",
      "  sum_2 <= buffer_sum_2;\n",
      "  \n",
      "  -- CONCURRENT BLOCK (logic)\n",
      "  temp <= (inp_c) + (inp_d);\n",
      "  temp_1 <= (inp_b) + (temp);\n",
      "  temp_2 <= (inp_a) + (temp_1);\n",
      "  buffer_sum_1 <= temp_2;\n",
      "  temp_3 <= (inp_c) + (inp_d);\n",
      "  temp_4 <= (inp_b) + (temp_3);\n",
      "  temp_5 <= (inp_a) + (temp_4);\n",
      "  buffer_sum_2 <= temp_5;\n",
      "end architecture arch_ExampleFn;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Signed\n",
    "from cohdl import std\n",
    "\n",
    "# functions can have a variable number of arguments\n",
    "def add_all(first, *rest):\n",
    "    # compile time recursion is supported\n",
    "    if len(rest) == 0:\n",
    "        return first\n",
    "    else:\n",
    "        return first + add_all(*rest)\n",
    "\n",
    "class ExampleFn(Entity):\n",
    "    inp_a = Port.input(Signed[16])\n",
    "    inp_b = Port.input(Signed[16])\n",
    "    inp_c = Port.input(Signed[16])\n",
    "    inp_d = Port.input(Signed[16])\n",
    "\n",
    "    sum_1 = Port.output(Signed[16])\n",
    "    sum_2 = Port.output(Signed[16])\n",
    "\n",
    "    def architecture(self):\n",
    "        all_inputs = [self.inp_a, self.inp_b, self.inp_c, self.inp_d]\n",
    "\n",
    "        @std.concurrent\n",
    "        def logic():\n",
    "            self.sum_1 <<= add_all(self.inp_a, self.inp_b, self.inp_c, self.inp_d)\n",
    "\n",
    "            # unpacking lists is supported\n",
    "            # this is equivalent to the previous call\n",
    "            self.sum_2 <<= add_all(*all_inputs)\n",
    "\n",
    "print(std.VhdlCompiler.to_string(ExampleFn))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Callback functions\n",
    "\n",
    "CoHDL functions can take arguments of arbitrary types including other functions.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity ExampleFn is\n",
      "  port (\n",
      "    inp_a : in signed(15 downto 0);\n",
      "    inp_b : in signed(15 downto 0);\n",
      "    inp_c : in signed(15 downto 0);\n",
      "    inp_d : in signed(15 downto 0);\n",
      "    out_and : out signed(15 downto 0);\n",
      "    out_or : out signed(15 downto 0)\n",
      "    );\n",
      "end ExampleFn;\n",
      "\n",
      "\n",
      "architecture arch_ExampleFn of ExampleFn is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_out_and : signed(15 downto 0);\n",
      "  signal buffer_out_or : signed(15 downto 0);\n",
      "  signal b : signed(15 downto 0);\n",
      "  signal b_1 : signed(15 downto 0);\n",
      "  signal temp : signed(15 downto 0);\n",
      "  signal b_2 : signed(15 downto 0);\n",
      "  signal b_3 : signed(15 downto 0);\n",
      "  signal temp_1 : signed(15 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  out_and <= buffer_out_and;\n",
      "  out_or <= buffer_out_or;\n",
      "  \n",
      "  -- CONCURRENT BLOCK (logic)\n",
      "  b <= (inp_c) and (inp_d);\n",
      "  b_1 <= (inp_b) and (b);\n",
      "  temp <= (inp_a) and (b_1);\n",
      "  buffer_out_and <= temp;\n",
      "  b_2 <= (inp_c) or (inp_d);\n",
      "  b_3 <= (inp_b) or (b_2);\n",
      "  temp_1 <= (inp_a) or (b_3);\n",
      "  buffer_out_or <= temp_1;\n",
      "end architecture arch_ExampleFn;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Signed\n",
    "from cohdl import std\n",
    "\n",
    "def and_op(a, b):\n",
    "    return a & b\n",
    "\n",
    "def or_op(a, b):\n",
    "    return a | b\n",
    "\n",
    "# generalization of add_all from the previous example\n",
    "def binary_fold(binop, first, *rest):\n",
    "    if len(rest) == 0:\n",
    "        return first\n",
    "    else:\n",
    "        return binop(first, binary_fold(binop, *rest))\n",
    "\n",
    "class ExampleFn(Entity):\n",
    "    inp_a = Port.input(Signed[16])\n",
    "    inp_b = Port.input(Signed[16])\n",
    "    inp_c = Port.input(Signed[16])\n",
    "    inp_d = Port.input(Signed[16])\n",
    "\n",
    "    out_and = Port.output(Signed[16])\n",
    "    out_or = Port.output(Signed[16])\n",
    "\n",
    "    def architecture(self):\n",
    "        all_inputs = [self.inp_a, self.inp_b, self.inp_c, self.inp_d]\n",
    "\n",
    "        @std.concurrent\n",
    "        def logic():\n",
    "            self.out_and <<= binary_fold(and_op, *all_inputs)\n",
    "            self.out_or <<= binary_fold(or_op, *all_inputs)\n",
    "\n",
    "print(std.VhdlCompiler.to_string(ExampleFn))"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "cohdl_venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.4"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "382de5f4f49c2aefd568eaa8cac1000c67ae8fef983dc014d1535fefa37c672c"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
