
lidar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c60  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08005e40  08005e40  00006e40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ed4  08005ed4  00007068  2**0
                  CONTENTS
  4 .ARM          00000008  08005ed4  08005ed4  00006ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005edc  08005edc  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005edc  08005edc  00006edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005ee0  08005ee0  00006ee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005ee4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c8  20000068  08005f4c  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000530  08005f4c  00007530  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d7b4  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020aa  00000000  00000000  0001484c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b08  00000000  00000000  000168f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000086e  00000000  00000000  00017400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001dc9d  00000000  00000000  00017c6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d43d  00000000  00000000  0003590b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b86ac  00000000  00000000  00042d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fb3f4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000034bc  00000000  00000000  000fb438  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000fe8f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005e28 	.word	0x08005e28

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	08005e28 	.word	0x08005e28

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__aeabi_d2f>:
 8000a6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a74:	bf24      	itt	cs
 8000a76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a7e:	d90d      	bls.n	8000a9c <__aeabi_d2f+0x30>
 8000a80:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a8c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a94:	bf08      	it	eq
 8000a96:	f020 0001 	biceq.w	r0, r0, #1
 8000a9a:	4770      	bx	lr
 8000a9c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000aa0:	d121      	bne.n	8000ae6 <__aeabi_d2f+0x7a>
 8000aa2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000aa6:	bfbc      	itt	lt
 8000aa8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000aac:	4770      	bxlt	lr
 8000aae:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ab2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ab6:	f1c2 0218 	rsb	r2, r2, #24
 8000aba:	f1c2 0c20 	rsb	ip, r2, #32
 8000abe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ac2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ac6:	bf18      	it	ne
 8000ac8:	f040 0001 	orrne.w	r0, r0, #1
 8000acc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ad4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ad8:	ea40 000c 	orr.w	r0, r0, ip
 8000adc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ae4:	e7cc      	b.n	8000a80 <__aeabi_d2f+0x14>
 8000ae6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aea:	d107      	bne.n	8000afc <__aeabi_d2f+0x90>
 8000aec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af0:	bf1e      	ittt	ne
 8000af2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000af6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000afa:	4770      	bxne	lr
 8000afc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b00:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop

08000b0c <__aeabi_uldivmod>:
 8000b0c:	b953      	cbnz	r3, 8000b24 <__aeabi_uldivmod+0x18>
 8000b0e:	b94a      	cbnz	r2, 8000b24 <__aeabi_uldivmod+0x18>
 8000b10:	2900      	cmp	r1, #0
 8000b12:	bf08      	it	eq
 8000b14:	2800      	cmpeq	r0, #0
 8000b16:	bf1c      	itt	ne
 8000b18:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000b1c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000b20:	f000 b96a 	b.w	8000df8 <__aeabi_idiv0>
 8000b24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b2c:	f000 f806 	bl	8000b3c <__udivmoddi4>
 8000b30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b38:	b004      	add	sp, #16
 8000b3a:	4770      	bx	lr

08000b3c <__udivmoddi4>:
 8000b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b40:	9d08      	ldr	r5, [sp, #32]
 8000b42:	460c      	mov	r4, r1
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d14e      	bne.n	8000be6 <__udivmoddi4+0xaa>
 8000b48:	4694      	mov	ip, r2
 8000b4a:	458c      	cmp	ip, r1
 8000b4c:	4686      	mov	lr, r0
 8000b4e:	fab2 f282 	clz	r2, r2
 8000b52:	d962      	bls.n	8000c1a <__udivmoddi4+0xde>
 8000b54:	b14a      	cbz	r2, 8000b6a <__udivmoddi4+0x2e>
 8000b56:	f1c2 0320 	rsb	r3, r2, #32
 8000b5a:	4091      	lsls	r1, r2
 8000b5c:	fa20 f303 	lsr.w	r3, r0, r3
 8000b60:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b64:	4319      	orrs	r1, r3
 8000b66:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b6e:	fa1f f68c 	uxth.w	r6, ip
 8000b72:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b76:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b7a:	fb07 1114 	mls	r1, r7, r4, r1
 8000b7e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b82:	fb04 f106 	mul.w	r1, r4, r6
 8000b86:	4299      	cmp	r1, r3
 8000b88:	d90a      	bls.n	8000ba0 <__udivmoddi4+0x64>
 8000b8a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b8e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000b92:	f080 8112 	bcs.w	8000dba <__udivmoddi4+0x27e>
 8000b96:	4299      	cmp	r1, r3
 8000b98:	f240 810f 	bls.w	8000dba <__udivmoddi4+0x27e>
 8000b9c:	3c02      	subs	r4, #2
 8000b9e:	4463      	add	r3, ip
 8000ba0:	1a59      	subs	r1, r3, r1
 8000ba2:	fa1f f38e 	uxth.w	r3, lr
 8000ba6:	fbb1 f0f7 	udiv	r0, r1, r7
 8000baa:	fb07 1110 	mls	r1, r7, r0, r1
 8000bae:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bb2:	fb00 f606 	mul.w	r6, r0, r6
 8000bb6:	429e      	cmp	r6, r3
 8000bb8:	d90a      	bls.n	8000bd0 <__udivmoddi4+0x94>
 8000bba:	eb1c 0303 	adds.w	r3, ip, r3
 8000bbe:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000bc2:	f080 80fc 	bcs.w	8000dbe <__udivmoddi4+0x282>
 8000bc6:	429e      	cmp	r6, r3
 8000bc8:	f240 80f9 	bls.w	8000dbe <__udivmoddi4+0x282>
 8000bcc:	4463      	add	r3, ip
 8000bce:	3802      	subs	r0, #2
 8000bd0:	1b9b      	subs	r3, r3, r6
 8000bd2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	b11d      	cbz	r5, 8000be2 <__udivmoddi4+0xa6>
 8000bda:	40d3      	lsrs	r3, r2
 8000bdc:	2200      	movs	r2, #0
 8000bde:	e9c5 3200 	strd	r3, r2, [r5]
 8000be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be6:	428b      	cmp	r3, r1
 8000be8:	d905      	bls.n	8000bf6 <__udivmoddi4+0xba>
 8000bea:	b10d      	cbz	r5, 8000bf0 <__udivmoddi4+0xb4>
 8000bec:	e9c5 0100 	strd	r0, r1, [r5]
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	4608      	mov	r0, r1
 8000bf4:	e7f5      	b.n	8000be2 <__udivmoddi4+0xa6>
 8000bf6:	fab3 f183 	clz	r1, r3
 8000bfa:	2900      	cmp	r1, #0
 8000bfc:	d146      	bne.n	8000c8c <__udivmoddi4+0x150>
 8000bfe:	42a3      	cmp	r3, r4
 8000c00:	d302      	bcc.n	8000c08 <__udivmoddi4+0xcc>
 8000c02:	4290      	cmp	r0, r2
 8000c04:	f0c0 80f0 	bcc.w	8000de8 <__udivmoddi4+0x2ac>
 8000c08:	1a86      	subs	r6, r0, r2
 8000c0a:	eb64 0303 	sbc.w	r3, r4, r3
 8000c0e:	2001      	movs	r0, #1
 8000c10:	2d00      	cmp	r5, #0
 8000c12:	d0e6      	beq.n	8000be2 <__udivmoddi4+0xa6>
 8000c14:	e9c5 6300 	strd	r6, r3, [r5]
 8000c18:	e7e3      	b.n	8000be2 <__udivmoddi4+0xa6>
 8000c1a:	2a00      	cmp	r2, #0
 8000c1c:	f040 8090 	bne.w	8000d40 <__udivmoddi4+0x204>
 8000c20:	eba1 040c 	sub.w	r4, r1, ip
 8000c24:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c28:	fa1f f78c 	uxth.w	r7, ip
 8000c2c:	2101      	movs	r1, #1
 8000c2e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c32:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c36:	fb08 4416 	mls	r4, r8, r6, r4
 8000c3a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c3e:	fb07 f006 	mul.w	r0, r7, r6
 8000c42:	4298      	cmp	r0, r3
 8000c44:	d908      	bls.n	8000c58 <__udivmoddi4+0x11c>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000c4e:	d202      	bcs.n	8000c56 <__udivmoddi4+0x11a>
 8000c50:	4298      	cmp	r0, r3
 8000c52:	f200 80cd 	bhi.w	8000df0 <__udivmoddi4+0x2b4>
 8000c56:	4626      	mov	r6, r4
 8000c58:	1a1c      	subs	r4, r3, r0
 8000c5a:	fa1f f38e 	uxth.w	r3, lr
 8000c5e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c62:	fb08 4410 	mls	r4, r8, r0, r4
 8000c66:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c6a:	fb00 f707 	mul.w	r7, r0, r7
 8000c6e:	429f      	cmp	r7, r3
 8000c70:	d908      	bls.n	8000c84 <__udivmoddi4+0x148>
 8000c72:	eb1c 0303 	adds.w	r3, ip, r3
 8000c76:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000c7a:	d202      	bcs.n	8000c82 <__udivmoddi4+0x146>
 8000c7c:	429f      	cmp	r7, r3
 8000c7e:	f200 80b0 	bhi.w	8000de2 <__udivmoddi4+0x2a6>
 8000c82:	4620      	mov	r0, r4
 8000c84:	1bdb      	subs	r3, r3, r7
 8000c86:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c8a:	e7a5      	b.n	8000bd8 <__udivmoddi4+0x9c>
 8000c8c:	f1c1 0620 	rsb	r6, r1, #32
 8000c90:	408b      	lsls	r3, r1
 8000c92:	fa22 f706 	lsr.w	r7, r2, r6
 8000c96:	431f      	orrs	r7, r3
 8000c98:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c9c:	fa04 f301 	lsl.w	r3, r4, r1
 8000ca0:	ea43 030c 	orr.w	r3, r3, ip
 8000ca4:	40f4      	lsrs	r4, r6
 8000ca6:	fa00 f801 	lsl.w	r8, r0, r1
 8000caa:	0c38      	lsrs	r0, r7, #16
 8000cac:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000cb0:	fbb4 fef0 	udiv	lr, r4, r0
 8000cb4:	fa1f fc87 	uxth.w	ip, r7
 8000cb8:	fb00 441e 	mls	r4, r0, lr, r4
 8000cbc:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000cc0:	fb0e f90c 	mul.w	r9, lr, ip
 8000cc4:	45a1      	cmp	r9, r4
 8000cc6:	fa02 f201 	lsl.w	r2, r2, r1
 8000cca:	d90a      	bls.n	8000ce2 <__udivmoddi4+0x1a6>
 8000ccc:	193c      	adds	r4, r7, r4
 8000cce:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000cd2:	f080 8084 	bcs.w	8000dde <__udivmoddi4+0x2a2>
 8000cd6:	45a1      	cmp	r9, r4
 8000cd8:	f240 8081 	bls.w	8000dde <__udivmoddi4+0x2a2>
 8000cdc:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ce0:	443c      	add	r4, r7
 8000ce2:	eba4 0409 	sub.w	r4, r4, r9
 8000ce6:	fa1f f983 	uxth.w	r9, r3
 8000cea:	fbb4 f3f0 	udiv	r3, r4, r0
 8000cee:	fb00 4413 	mls	r4, r0, r3, r4
 8000cf2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000cf6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	d907      	bls.n	8000d0e <__udivmoddi4+0x1d2>
 8000cfe:	193c      	adds	r4, r7, r4
 8000d00:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000d04:	d267      	bcs.n	8000dd6 <__udivmoddi4+0x29a>
 8000d06:	45a4      	cmp	ip, r4
 8000d08:	d965      	bls.n	8000dd6 <__udivmoddi4+0x29a>
 8000d0a:	3b02      	subs	r3, #2
 8000d0c:	443c      	add	r4, r7
 8000d0e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d12:	fba0 9302 	umull	r9, r3, r0, r2
 8000d16:	eba4 040c 	sub.w	r4, r4, ip
 8000d1a:	429c      	cmp	r4, r3
 8000d1c:	46ce      	mov	lr, r9
 8000d1e:	469c      	mov	ip, r3
 8000d20:	d351      	bcc.n	8000dc6 <__udivmoddi4+0x28a>
 8000d22:	d04e      	beq.n	8000dc2 <__udivmoddi4+0x286>
 8000d24:	b155      	cbz	r5, 8000d3c <__udivmoddi4+0x200>
 8000d26:	ebb8 030e 	subs.w	r3, r8, lr
 8000d2a:	eb64 040c 	sbc.w	r4, r4, ip
 8000d2e:	fa04 f606 	lsl.w	r6, r4, r6
 8000d32:	40cb      	lsrs	r3, r1
 8000d34:	431e      	orrs	r6, r3
 8000d36:	40cc      	lsrs	r4, r1
 8000d38:	e9c5 6400 	strd	r6, r4, [r5]
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	e750      	b.n	8000be2 <__udivmoddi4+0xa6>
 8000d40:	f1c2 0320 	rsb	r3, r2, #32
 8000d44:	fa20 f103 	lsr.w	r1, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	fa24 f303 	lsr.w	r3, r4, r3
 8000d50:	4094      	lsls	r4, r2
 8000d52:	430c      	orrs	r4, r1
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d5c:	fa1f f78c 	uxth.w	r7, ip
 8000d60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d64:	fb08 3110 	mls	r1, r8, r0, r3
 8000d68:	0c23      	lsrs	r3, r4, #16
 8000d6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6e:	fb00 f107 	mul.w	r1, r0, r7
 8000d72:	4299      	cmp	r1, r3
 8000d74:	d908      	bls.n	8000d88 <__udivmoddi4+0x24c>
 8000d76:	eb1c 0303 	adds.w	r3, ip, r3
 8000d7a:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000d7e:	d22c      	bcs.n	8000dda <__udivmoddi4+0x29e>
 8000d80:	4299      	cmp	r1, r3
 8000d82:	d92a      	bls.n	8000dda <__udivmoddi4+0x29e>
 8000d84:	3802      	subs	r0, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d90:	fb08 3311 	mls	r3, r8, r1, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb01 f307 	mul.w	r3, r1, r7
 8000d9c:	42a3      	cmp	r3, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x276>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000da8:	d213      	bcs.n	8000dd2 <__udivmoddi4+0x296>
 8000daa:	42a3      	cmp	r3, r4
 8000dac:	d911      	bls.n	8000dd2 <__udivmoddi4+0x296>
 8000dae:	3902      	subs	r1, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	1ae4      	subs	r4, r4, r3
 8000db4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000db8:	e739      	b.n	8000c2e <__udivmoddi4+0xf2>
 8000dba:	4604      	mov	r4, r0
 8000dbc:	e6f0      	b.n	8000ba0 <__udivmoddi4+0x64>
 8000dbe:	4608      	mov	r0, r1
 8000dc0:	e706      	b.n	8000bd0 <__udivmoddi4+0x94>
 8000dc2:	45c8      	cmp	r8, r9
 8000dc4:	d2ae      	bcs.n	8000d24 <__udivmoddi4+0x1e8>
 8000dc6:	ebb9 0e02 	subs.w	lr, r9, r2
 8000dca:	eb63 0c07 	sbc.w	ip, r3, r7
 8000dce:	3801      	subs	r0, #1
 8000dd0:	e7a8      	b.n	8000d24 <__udivmoddi4+0x1e8>
 8000dd2:	4631      	mov	r1, r6
 8000dd4:	e7ed      	b.n	8000db2 <__udivmoddi4+0x276>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	e799      	b.n	8000d0e <__udivmoddi4+0x1d2>
 8000dda:	4630      	mov	r0, r6
 8000ddc:	e7d4      	b.n	8000d88 <__udivmoddi4+0x24c>
 8000dde:	46d6      	mov	lr, sl
 8000de0:	e77f      	b.n	8000ce2 <__udivmoddi4+0x1a6>
 8000de2:	4463      	add	r3, ip
 8000de4:	3802      	subs	r0, #2
 8000de6:	e74d      	b.n	8000c84 <__udivmoddi4+0x148>
 8000de8:	4606      	mov	r6, r0
 8000dea:	4623      	mov	r3, r4
 8000dec:	4608      	mov	r0, r1
 8000dee:	e70f      	b.n	8000c10 <__udivmoddi4+0xd4>
 8000df0:	3e02      	subs	r6, #2
 8000df2:	4463      	add	r3, ip
 8000df4:	e730      	b.n	8000c58 <__udivmoddi4+0x11c>
 8000df6:	bf00      	nop

08000df8 <__aeabi_idiv0>:
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop

08000dfc <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
PUTCHAR_PROTOTYPE
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000e04:	1d39      	adds	r1, r7, #4
 8000e06:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	4803      	ldr	r0, [pc, #12]	@ (8000e1c <__io_putchar+0x20>)
 8000e0e:	f002 f831 	bl	8002e74 <HAL_UART_Transmit>
}
 8000e12:	bf00      	nop
 8000e14:	4618      	mov	r0, r3
 8000e16:	3708      	adds	r7, #8
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	20000118 	.word	0x20000118

08000e20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b08c      	sub	sp, #48	@ 0x30
 8000e24:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e26:	f000 fc28 	bl	800167a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e2a:	f000 f897 	bl	8000f5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e2e:	f000 f97b 	bl	8001128 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000e32:	f000 f92d 	bl	8001090 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000e36:	f000 f8dd 	bl	8000ff4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
    int i = 0;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    uint8_t message[40] = "";
 8000e3e:	2300      	movs	r3, #0
 8000e40:	603b      	str	r3, [r7, #0]
 8000e42:	1d3b      	adds	r3, r7, #4
 8000e44:	2224      	movs	r2, #36	@ 0x24
 8000e46:	2100      	movs	r1, #0
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f004 f993 	bl	8005174 <memset>
    int a = 0;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	62bb      	str	r3, [r7, #40]	@ 0x28

    HAL_UART_Receive_IT(&LIDAR_HUART, lidar_msg, size_msg);
 8000e52:	2207      	movs	r2, #7
 8000e54:	4938      	ldr	r1, [pc, #224]	@ (8000f38 <main+0x118>)
 8000e56:	4839      	ldr	r0, [pc, #228]	@ (8000f3c <main+0x11c>)
 8000e58:	f002 f89a 	bl	8002f90 <HAL_UART_Receive_IT>
    HAL_UART_Receive_IT(&PC_HUART, &caractere, 1); // A laisser proche de la boucle while(1)
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	4938      	ldr	r1, [pc, #224]	@ (8000f40 <main+0x120>)
 8000e60:	4838      	ldr	r0, [pc, #224]	@ (8000f44 <main+0x124>)
 8000e62:	f002 f895 	bl	8002f90 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (flag_reception_uart2 == 1) {
 8000e66:	4b38      	ldr	r3, [pc, #224]	@ (8000f48 <main+0x128>)
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	2b01      	cmp	r3, #1
 8000e6c:	d131      	bne.n	8000ed2 <main+0xb2>
	  		  if (caractere == '\n') {
 8000e6e:	4b34      	ldr	r3, [pc, #208]	@ (8000f40 <main+0x120>)
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	2b0a      	cmp	r3, #10
 8000e74:	d11c      	bne.n	8000eb0 <main+0x90>
	  			  HAL_UART_Transmit(&PC_HUART, message, strlen(message), HAL_MAX_DELAY);
 8000e76:	463b      	mov	r3, r7
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f7ff f9d1 	bl	8000220 <strlen>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	b29a      	uxth	r2, r3
 8000e82:	4639      	mov	r1, r7
 8000e84:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e88:	482e      	ldr	r0, [pc, #184]	@ (8000f44 <main+0x124>)
 8000e8a:	f001 fff3 	bl	8002e74 <HAL_UART_Transmit>
	  			  HAL_UART_Transmit(&LIDAR_HUART, message, strlen(message), HAL_MAX_DELAY);
 8000e8e:	463b      	mov	r3, r7
 8000e90:	4618      	mov	r0, r3
 8000e92:	f7ff f9c5 	bl	8000220 <strlen>
 8000e96:	4603      	mov	r3, r0
 8000e98:	b29a      	uxth	r2, r3
 8000e9a:	4639      	mov	r1, r7
 8000e9c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ea0:	4826      	ldr	r0, [pc, #152]	@ (8000f3c <main+0x11c>)
 8000ea2:	f001 ffe7 	bl	8002e74 <HAL_UART_Transmit>
	  			  //printf("%s", message);

	  			  message[0] = "\0";
 8000ea6:	4b29      	ldr	r3, [pc, #164]	@ (8000f4c <main+0x12c>)
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	703b      	strb	r3, [r7, #0]
	  			  i = 0;
 8000eac:	2300      	movs	r3, #0
 8000eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  		  }

	  		  message[i++] = caractere;
 8000eb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000eb2:	1c5a      	adds	r2, r3, #1
 8000eb4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000eb6:	4a22      	ldr	r2, [pc, #136]	@ (8000f40 <main+0x120>)
 8000eb8:	7812      	ldrb	r2, [r2, #0]
 8000eba:	3330      	adds	r3, #48	@ 0x30
 8000ebc:	443b      	add	r3, r7
 8000ebe:	f803 2c30 	strb.w	r2, [r3, #-48]
	  		  flag_reception_uart2 = 0;
 8000ec2:	4b21      	ldr	r3, [pc, #132]	@ (8000f48 <main+0x128>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	701a      	strb	r2, [r3, #0]

	  		  HAL_UART_Receive_IT(&PC_HUART, &caractere, 1);
 8000ec8:	2201      	movs	r2, #1
 8000eca:	491d      	ldr	r1, [pc, #116]	@ (8000f40 <main+0x120>)
 8000ecc:	481d      	ldr	r0, [pc, #116]	@ (8000f44 <main+0x124>)
 8000ece:	f002 f85f 	bl	8002f90 <HAL_UART_Receive_IT>

	  	  }


	  if (flag_reception_uart1 == 1  && a < number_point) {
 8000ed2:	4b1f      	ldr	r3, [pc, #124]	@ (8000f50 <main+0x130>)
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	2b01      	cmp	r3, #1
 8000ed8:	d124      	bne.n	8000f24 <main+0x104>
 8000eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000edc:	2b31      	cmp	r3, #49	@ 0x31
 8000ede:	dc21      	bgt.n	8000f24 <main+0x104>
	  	  		  flag_reception_uart1 = 0;
 8000ee0:	4b1b      	ldr	r3, [pc, #108]	@ (8000f50 <main+0x130>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	701a      	strb	r2, [r3, #0]
	  	  		  HAL_UART_Receive_IT(&huart1, lidar_msg[a], size_msg);
 8000ee6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000ee8:	4613      	mov	r3, r2
 8000eea:	00db      	lsls	r3, r3, #3
 8000eec:	1a9b      	subs	r3, r3, r2
 8000eee:	4a12      	ldr	r2, [pc, #72]	@ (8000f38 <main+0x118>)
 8000ef0:	4413      	add	r3, r2
 8000ef2:	2207      	movs	r2, #7
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4811      	ldr	r0, [pc, #68]	@ (8000f3c <main+0x11c>)
 8000ef8:	f002 f84a 	bl	8002f90 <HAL_UART_Receive_IT>
	  	  		  distance[a] = lidar_distance(lidar_msg[a]);
 8000efc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000efe:	4613      	mov	r3, r2
 8000f00:	00db      	lsls	r3, r3, #3
 8000f02:	1a9b      	subs	r3, r3, r2
 8000f04:	4a0c      	ldr	r2, [pc, #48]	@ (8000f38 <main+0x118>)
 8000f06:	4413      	add	r3, r2
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f000 f977 	bl	80011fc <lidar_distance>
 8000f0e:	eef0 7a40 	vmov.f32	s15, s0
 8000f12:	4a10      	ldr	r2, [pc, #64]	@ (8000f54 <main+0x134>)
 8000f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f16:	009b      	lsls	r3, r3, #2
 8000f18:	4413      	add	r3, r2
 8000f1a:	edc3 7a00 	vstr	s15, [r3]
	  	  		  a++;
 8000f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f20:	3301      	adds	r3, #1
 8000f22:	62bb      	str	r3, [r7, #40]	@ 0x28
	  }


	  if (number_point == a) {
 8000f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f26:	2b32      	cmp	r3, #50	@ 0x32
 8000f28:	d19d      	bne.n	8000e66 <main+0x46>
		  lidar_send_stop();
 8000f2a:	f000 f991 	bl	8001250 <lidar_send_stop>
		  printf("Fin capture");
 8000f2e:	480a      	ldr	r0, [pc, #40]	@ (8000f58 <main+0x138>)
 8000f30:	f004 f90e 	bl	8005150 <iprintf>
	  if (flag_reception_uart2 == 1) {
 8000f34:	e797      	b.n	8000e66 <main+0x46>
 8000f36:	bf00      	nop
 8000f38:	200001b0 	.word	0x200001b0
 8000f3c:	20000084 	.word	0x20000084
 8000f40:	200003d8 	.word	0x200003d8
 8000f44:	20000118 	.word	0x20000118
 8000f48:	200001ac 	.word	0x200001ac
 8000f4c:	08005e40 	.word	0x08005e40
 8000f50:	200001ad 	.word	0x200001ad
 8000f54:	20000310 	.word	0x20000310
 8000f58:	08005e44 	.word	0x08005e44

08000f5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b094      	sub	sp, #80	@ 0x50
 8000f60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f62:	f107 0318 	add.w	r3, r7, #24
 8000f66:	2238      	movs	r2, #56	@ 0x38
 8000f68:	2100      	movs	r1, #0
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f004 f902 	bl	8005174 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f70:	1d3b      	adds	r3, r7, #4
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]
 8000f76:	605a      	str	r2, [r3, #4]
 8000f78:	609a      	str	r2, [r3, #8]
 8000f7a:	60da      	str	r2, [r3, #12]
 8000f7c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000f7e:	2000      	movs	r0, #0
 8000f80:	f000 ff56 	bl	8001e30 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f84:	2302      	movs	r3, #2
 8000f86:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f8c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f8e:	2340      	movs	r3, #64	@ 0x40
 8000f90:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f92:	2302      	movs	r3, #2
 8000f94:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f96:	2302      	movs	r3, #2
 8000f98:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000f9a:	2304      	movs	r3, #4
 8000f9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000f9e:	2355      	movs	r3, #85	@ 0x55
 8000fa0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000faa:	2302      	movs	r3, #2
 8000fac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fae:	f107 0318 	add.w	r3, r7, #24
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f000 fff0 	bl	8001f98 <HAL_RCC_OscConfig>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000fbe:	f000 f967 	bl	8001290 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fc2:	230f      	movs	r3, #15
 8000fc4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fc6:	2303      	movs	r3, #3
 8000fc8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000fd6:	1d3b      	adds	r3, r7, #4
 8000fd8:	2104      	movs	r1, #4
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f001 faee 	bl	80025bc <HAL_RCC_ClockConfig>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000fe6:	f000 f953 	bl	8001290 <Error_Handler>
  }
}
 8000fea:	bf00      	nop
 8000fec:	3750      	adds	r7, #80	@ 0x50
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
	...

08000ff4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ff8:	4b22      	ldr	r3, [pc, #136]	@ (8001084 <MX_USART1_UART_Init+0x90>)
 8000ffa:	4a23      	ldr	r2, [pc, #140]	@ (8001088 <MX_USART1_UART_Init+0x94>)
 8000ffc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 1000000;
 8000ffe:	4b21      	ldr	r3, [pc, #132]	@ (8001084 <MX_USART1_UART_Init+0x90>)
 8001000:	4a22      	ldr	r2, [pc, #136]	@ (800108c <MX_USART1_UART_Init+0x98>)
 8001002:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001004:	4b1f      	ldr	r3, [pc, #124]	@ (8001084 <MX_USART1_UART_Init+0x90>)
 8001006:	2200      	movs	r2, #0
 8001008:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800100a:	4b1e      	ldr	r3, [pc, #120]	@ (8001084 <MX_USART1_UART_Init+0x90>)
 800100c:	2200      	movs	r2, #0
 800100e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001010:	4b1c      	ldr	r3, [pc, #112]	@ (8001084 <MX_USART1_UART_Init+0x90>)
 8001012:	2200      	movs	r2, #0
 8001014:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001016:	4b1b      	ldr	r3, [pc, #108]	@ (8001084 <MX_USART1_UART_Init+0x90>)
 8001018:	220c      	movs	r2, #12
 800101a:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800101c:	4b19      	ldr	r3, [pc, #100]	@ (8001084 <MX_USART1_UART_Init+0x90>)
 800101e:	2200      	movs	r2, #0
 8001020:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001022:	4b18      	ldr	r3, [pc, #96]	@ (8001084 <MX_USART1_UART_Init+0x90>)
 8001024:	2200      	movs	r2, #0
 8001026:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001028:	4b16      	ldr	r3, [pc, #88]	@ (8001084 <MX_USART1_UART_Init+0x90>)
 800102a:	2200      	movs	r2, #0
 800102c:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800102e:	4b15      	ldr	r3, [pc, #84]	@ (8001084 <MX_USART1_UART_Init+0x90>)
 8001030:	2200      	movs	r2, #0
 8001032:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001034:	4b13      	ldr	r3, [pc, #76]	@ (8001084 <MX_USART1_UART_Init+0x90>)
 8001036:	2200      	movs	r2, #0
 8001038:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800103a:	4812      	ldr	r0, [pc, #72]	@ (8001084 <MX_USART1_UART_Init+0x90>)
 800103c:	f001 feca 	bl	8002dd4 <HAL_UART_Init>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <MX_USART1_UART_Init+0x56>
  {
    Error_Handler();
 8001046:	f000 f923 	bl	8001290 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800104a:	2100      	movs	r1, #0
 800104c:	480d      	ldr	r0, [pc, #52]	@ (8001084 <MX_USART1_UART_Init+0x90>)
 800104e:	f003 fef2 	bl	8004e36 <HAL_UARTEx_SetTxFifoThreshold>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <MX_USART1_UART_Init+0x68>
  {
    Error_Handler();
 8001058:	f000 f91a 	bl	8001290 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800105c:	2100      	movs	r1, #0
 800105e:	4809      	ldr	r0, [pc, #36]	@ (8001084 <MX_USART1_UART_Init+0x90>)
 8001060:	f003 ff27 	bl	8004eb2 <HAL_UARTEx_SetRxFifoThreshold>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <MX_USART1_UART_Init+0x7a>
  {
    Error_Handler();
 800106a:	f000 f911 	bl	8001290 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800106e:	4805      	ldr	r0, [pc, #20]	@ (8001084 <MX_USART1_UART_Init+0x90>)
 8001070:	f003 fea8 	bl	8004dc4 <HAL_UARTEx_DisableFifoMode>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_USART1_UART_Init+0x8a>
  {
    Error_Handler();
 800107a:	f000 f909 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	20000084 	.word	0x20000084
 8001088:	40013800 	.word	0x40013800
 800108c:	000f4240 	.word	0x000f4240

08001090 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001094:	4b22      	ldr	r3, [pc, #136]	@ (8001120 <MX_USART2_UART_Init+0x90>)
 8001096:	4a23      	ldr	r2, [pc, #140]	@ (8001124 <MX_USART2_UART_Init+0x94>)
 8001098:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800109a:	4b21      	ldr	r3, [pc, #132]	@ (8001120 <MX_USART2_UART_Init+0x90>)
 800109c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001120 <MX_USART2_UART_Init+0x90>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001120 <MX_USART2_UART_Init+0x90>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001120 <MX_USART2_UART_Init+0x90>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001120 <MX_USART2_UART_Init+0x90>)
 80010b6:	220c      	movs	r2, #12
 80010b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ba:	4b19      	ldr	r3, [pc, #100]	@ (8001120 <MX_USART2_UART_Init+0x90>)
 80010bc:	2200      	movs	r2, #0
 80010be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010c0:	4b17      	ldr	r3, [pc, #92]	@ (8001120 <MX_USART2_UART_Init+0x90>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010c6:	4b16      	ldr	r3, [pc, #88]	@ (8001120 <MX_USART2_UART_Init+0x90>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010cc:	4b14      	ldr	r3, [pc, #80]	@ (8001120 <MX_USART2_UART_Init+0x90>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010d2:	4b13      	ldr	r3, [pc, #76]	@ (8001120 <MX_USART2_UART_Init+0x90>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010d8:	4811      	ldr	r0, [pc, #68]	@ (8001120 <MX_USART2_UART_Init+0x90>)
 80010da:	f001 fe7b 	bl	8002dd4 <HAL_UART_Init>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80010e4:	f000 f8d4 	bl	8001290 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010e8:	2100      	movs	r1, #0
 80010ea:	480d      	ldr	r0, [pc, #52]	@ (8001120 <MX_USART2_UART_Init+0x90>)
 80010ec:	f003 fea3 	bl	8004e36 <HAL_UARTEx_SetTxFifoThreshold>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80010f6:	f000 f8cb 	bl	8001290 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010fa:	2100      	movs	r1, #0
 80010fc:	4808      	ldr	r0, [pc, #32]	@ (8001120 <MX_USART2_UART_Init+0x90>)
 80010fe:	f003 fed8 	bl	8004eb2 <HAL_UARTEx_SetRxFifoThreshold>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001108:	f000 f8c2 	bl	8001290 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800110c:	4804      	ldr	r0, [pc, #16]	@ (8001120 <MX_USART2_UART_Init+0x90>)
 800110e:	f003 fe59 	bl	8004dc4 <HAL_UARTEx_DisableFifoMode>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001118:	f000 f8ba 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800111c:	bf00      	nop
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20000118 	.word	0x20000118
 8001124:	40004400 	.word	0x40004400

08001128 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b088      	sub	sp, #32
 800112c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112e:	f107 030c 	add.w	r3, r7, #12
 8001132:	2200      	movs	r2, #0
 8001134:	601a      	str	r2, [r3, #0]
 8001136:	605a      	str	r2, [r3, #4]
 8001138:	609a      	str	r2, [r3, #8]
 800113a:	60da      	str	r2, [r3, #12]
 800113c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800113e:	4b18      	ldr	r3, [pc, #96]	@ (80011a0 <MX_GPIO_Init+0x78>)
 8001140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001142:	4a17      	ldr	r2, [pc, #92]	@ (80011a0 <MX_GPIO_Init+0x78>)
 8001144:	f043 0301 	orr.w	r3, r3, #1
 8001148:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800114a:	4b15      	ldr	r3, [pc, #84]	@ (80011a0 <MX_GPIO_Init+0x78>)
 800114c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114e:	f003 0301 	and.w	r3, r3, #1
 8001152:	60bb      	str	r3, [r7, #8]
 8001154:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001156:	4b12      	ldr	r3, [pc, #72]	@ (80011a0 <MX_GPIO_Init+0x78>)
 8001158:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800115a:	4a11      	ldr	r2, [pc, #68]	@ (80011a0 <MX_GPIO_Init+0x78>)
 800115c:	f043 0302 	orr.w	r3, r3, #2
 8001160:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001162:	4b0f      	ldr	r3, [pc, #60]	@ (80011a0 <MX_GPIO_Init+0x78>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001166:	f003 0302 	and.w	r3, r3, #2
 800116a:	607b      	str	r3, [r7, #4]
 800116c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800116e:	2200      	movs	r2, #0
 8001170:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001174:	480b      	ldr	r0, [pc, #44]	@ (80011a4 <MX_GPIO_Init+0x7c>)
 8001176:	f000 fe43 	bl	8001e00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800117a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800117e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001180:	2301      	movs	r3, #1
 8001182:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001184:	2300      	movs	r3, #0
 8001186:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001188:	2300      	movs	r3, #0
 800118a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800118c:	f107 030c 	add.w	r3, r7, #12
 8001190:	4619      	mov	r1, r3
 8001192:	4804      	ldr	r0, [pc, #16]	@ (80011a4 <MX_GPIO_Init+0x7c>)
 8001194:	f000 fcb2 	bl	8001afc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001198:	bf00      	nop
 800119a:	3720      	adds	r7, #32
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	40021000 	.word	0x40021000
 80011a4:	48000400 	.word	0x48000400

080011a8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a0b      	ldr	r2, [pc, #44]	@ (80011e4 <HAL_UART_RxCpltCallback+0x3c>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d107      	bne.n	80011ca <HAL_UART_RxCpltCallback+0x22>
		flag_reception_uart2 = 1;
 80011ba:	4b0b      	ldr	r3, [pc, #44]	@ (80011e8 <HAL_UART_RxCpltCallback+0x40>)
 80011bc:	2201      	movs	r2, #1
 80011be:	701a      	strb	r2, [r3, #0]
		/*
		 * Relancer la réception dans l'interruption
	     */
		HAL_UART_Receive_IT(&PC_HUART, &caractere, 1);
 80011c0:	2201      	movs	r2, #1
 80011c2:	490a      	ldr	r1, [pc, #40]	@ (80011ec <HAL_UART_RxCpltCallback+0x44>)
 80011c4:	480a      	ldr	r0, [pc, #40]	@ (80011f0 <HAL_UART_RxCpltCallback+0x48>)
 80011c6:	f001 fee3 	bl	8002f90 <HAL_UART_Receive_IT>
	}

	if (huart->Instance == USART1) {
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a09      	ldr	r2, [pc, #36]	@ (80011f4 <HAL_UART_RxCpltCallback+0x4c>)
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d102      	bne.n	80011da <HAL_UART_RxCpltCallback+0x32>
		flag_reception_uart1 = 1;
 80011d4:	4b08      	ldr	r3, [pc, #32]	@ (80011f8 <HAL_UART_RxCpltCallback+0x50>)
 80011d6:	2201      	movs	r2, #1
 80011d8:	701a      	strb	r2, [r3, #0]
	}
}
 80011da:	bf00      	nop
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	40004400 	.word	0x40004400
 80011e8:	200001ac 	.word	0x200001ac
 80011ec:	200003d8 	.word	0x200003d8
 80011f0:	20000118 	.word	0x20000118
 80011f4:	40013800 	.word	0x40013800
 80011f8:	200001ad 	.word	0x200001ad

080011fc <lidar_distance>:


float lidar_distance(uint8_t trame[7]) {
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b084      	sub	sp, #16
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
   /**
	 * @brief Calcule la distance mesurée d'un point en mm
	 * @param la trame UART reçu
	 * @retval La distance entre le LIDAR et le point en mm
	 */
	uint16_t distance = (((uint16_t) trame[6] << 8) & 0xFF00) | (uint16_t) trame[5]; // TODO : A finir
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	3306      	adds	r3, #6
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	021b      	lsls	r3, r3, #8
 800120c:	b21a      	sxth	r2, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	3305      	adds	r3, #5
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	b21b      	sxth	r3, r3
 8001216:	4313      	orrs	r3, r2
 8001218:	b21b      	sxth	r3, r3
 800121a:	81fb      	strh	r3, [r7, #14]
	return distance / 4.0;
 800121c:	89fb      	ldrh	r3, [r7, #14]
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff f9a8 	bl	8000574 <__aeabi_i2d>
 8001224:	f04f 0200 	mov.w	r2, #0
 8001228:	4b08      	ldr	r3, [pc, #32]	@ (800124c <lidar_distance+0x50>)
 800122a:	f7ff fb37 	bl	800089c <__aeabi_ddiv>
 800122e:	4602      	mov	r2, r0
 8001230:	460b      	mov	r3, r1
 8001232:	4610      	mov	r0, r2
 8001234:	4619      	mov	r1, r3
 8001236:	f7ff fc19 	bl	8000a6c <__aeabi_d2f>
 800123a:	4603      	mov	r3, r0
 800123c:	ee07 3a90 	vmov	s15, r3
}
 8001240:	eeb0 0a67 	vmov.f32	s0, s15
 8001244:	3710      	adds	r7, #16
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40100000 	.word	0x40100000

08001250 <lidar_send_stop>:
	}

}


void lidar_send_stop() {
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
   /**
	 * @brief Envoi la commande d'arrêt de SCAN
	 * @retval void
	 */
	char command_stop[3] = "\xA5\x25";
 8001256:	4a0c      	ldr	r2, [pc, #48]	@ (8001288 <lidar_send_stop+0x38>)
 8001258:	1d3b      	adds	r3, r7, #4
 800125a:	6812      	ldr	r2, [r2, #0]
 800125c:	4611      	mov	r1, r2
 800125e:	8019      	strh	r1, [r3, #0]
 8001260:	3302      	adds	r3, #2
 8001262:	0c12      	lsrs	r2, r2, #16
 8001264:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, command_stop, strlen(command_stop), HAL_MAX_DELAY);
 8001266:	1d3b      	adds	r3, r7, #4
 8001268:	4618      	mov	r0, r3
 800126a:	f7fe ffd9 	bl	8000220 <strlen>
 800126e:	4603      	mov	r3, r0
 8001270:	b29a      	uxth	r2, r3
 8001272:	1d39      	adds	r1, r7, #4
 8001274:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001278:	4804      	ldr	r0, [pc, #16]	@ (800128c <lidar_send_stop+0x3c>)
 800127a:	f001 fdfb 	bl	8002e74 <HAL_UART_Transmit>
}
 800127e:	bf00      	nop
 8001280:	3708      	adds	r7, #8
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	08005e50 	.word	0x08005e50
 800128c:	20000084 	.word	0x20000084

08001290 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001294:	b672      	cpsid	i
}
 8001296:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <Error_Handler+0x8>

0800129c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012a2:	4b0f      	ldr	r3, [pc, #60]	@ (80012e0 <HAL_MspInit+0x44>)
 80012a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012a6:	4a0e      	ldr	r2, [pc, #56]	@ (80012e0 <HAL_MspInit+0x44>)
 80012a8:	f043 0301 	orr.w	r3, r3, #1
 80012ac:	6613      	str	r3, [r2, #96]	@ 0x60
 80012ae:	4b0c      	ldr	r3, [pc, #48]	@ (80012e0 <HAL_MspInit+0x44>)
 80012b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012b2:	f003 0301 	and.w	r3, r3, #1
 80012b6:	607b      	str	r3, [r7, #4]
 80012b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ba:	4b09      	ldr	r3, [pc, #36]	@ (80012e0 <HAL_MspInit+0x44>)
 80012bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012be:	4a08      	ldr	r2, [pc, #32]	@ (80012e0 <HAL_MspInit+0x44>)
 80012c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80012c6:	4b06      	ldr	r3, [pc, #24]	@ (80012e0 <HAL_MspInit+0x44>)
 80012c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012ce:	603b      	str	r3, [r7, #0]
 80012d0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80012d2:	f000 fe51 	bl	8001f78 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012d6:	bf00      	nop
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	40021000 	.word	0x40021000

080012e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b09c      	sub	sp, #112	@ 0x70
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ec:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80012f0:	2200      	movs	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
 80012f4:	605a      	str	r2, [r3, #4]
 80012f6:	609a      	str	r2, [r3, #8]
 80012f8:	60da      	str	r2, [r3, #12]
 80012fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012fc:	f107 0318 	add.w	r3, r7, #24
 8001300:	2244      	movs	r2, #68	@ 0x44
 8001302:	2100      	movs	r1, #0
 8001304:	4618      	mov	r0, r3
 8001306:	f003 ff35 	bl	8005174 <memset>
  if(huart->Instance==USART1)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a46      	ldr	r2, [pc, #280]	@ (8001428 <HAL_UART_MspInit+0x144>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d140      	bne.n	8001396 <HAL_UART_MspInit+0xb2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001314:	2301      	movs	r3, #1
 8001316:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001318:	2300      	movs	r3, #0
 800131a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800131c:	f107 0318 	add.w	r3, r7, #24
 8001320:	4618      	mov	r0, r3
 8001322:	f001 fb67 	bl	80029f4 <HAL_RCCEx_PeriphCLKConfig>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800132c:	f7ff ffb0 	bl	8001290 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001330:	4b3e      	ldr	r3, [pc, #248]	@ (800142c <HAL_UART_MspInit+0x148>)
 8001332:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001334:	4a3d      	ldr	r2, [pc, #244]	@ (800142c <HAL_UART_MspInit+0x148>)
 8001336:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800133a:	6613      	str	r3, [r2, #96]	@ 0x60
 800133c:	4b3b      	ldr	r3, [pc, #236]	@ (800142c <HAL_UART_MspInit+0x148>)
 800133e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001340:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001344:	617b      	str	r3, [r7, #20]
 8001346:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001348:	4b38      	ldr	r3, [pc, #224]	@ (800142c <HAL_UART_MspInit+0x148>)
 800134a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800134c:	4a37      	ldr	r2, [pc, #220]	@ (800142c <HAL_UART_MspInit+0x148>)
 800134e:	f043 0301 	orr.w	r3, r3, #1
 8001352:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001354:	4b35      	ldr	r3, [pc, #212]	@ (800142c <HAL_UART_MspInit+0x148>)
 8001356:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001358:	f003 0301 	and.w	r3, r3, #1
 800135c:	613b      	str	r3, [r7, #16]
 800135e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001360:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001364:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001366:	2302      	movs	r3, #2
 8001368:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136a:	2300      	movs	r3, #0
 800136c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136e:	2300      	movs	r3, #0
 8001370:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001372:	2307      	movs	r3, #7
 8001374:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001376:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800137a:	4619      	mov	r1, r3
 800137c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001380:	f000 fbbc 	bl	8001afc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001384:	2200      	movs	r2, #0
 8001386:	2100      	movs	r1, #0
 8001388:	2025      	movs	r0, #37	@ 0x25
 800138a:	f000 fac2 	bl	8001912 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800138e:	2025      	movs	r0, #37	@ 0x25
 8001390:	f000 fad9 	bl	8001946 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001394:	e043      	b.n	800141e <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART2)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a25      	ldr	r2, [pc, #148]	@ (8001430 <HAL_UART_MspInit+0x14c>)
 800139c:	4293      	cmp	r3, r2
 800139e:	d13e      	bne.n	800141e <HAL_UART_MspInit+0x13a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80013a0:	2302      	movs	r3, #2
 80013a2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80013a4:	2300      	movs	r3, #0
 80013a6:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013a8:	f107 0318 	add.w	r3, r7, #24
 80013ac:	4618      	mov	r0, r3
 80013ae:	f001 fb21 	bl	80029f4 <HAL_RCCEx_PeriphCLKConfig>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <HAL_UART_MspInit+0xd8>
      Error_Handler();
 80013b8:	f7ff ff6a 	bl	8001290 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80013bc:	4b1b      	ldr	r3, [pc, #108]	@ (800142c <HAL_UART_MspInit+0x148>)
 80013be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013c0:	4a1a      	ldr	r2, [pc, #104]	@ (800142c <HAL_UART_MspInit+0x148>)
 80013c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80013c8:	4b18      	ldr	r3, [pc, #96]	@ (800142c <HAL_UART_MspInit+0x148>)
 80013ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d4:	4b15      	ldr	r3, [pc, #84]	@ (800142c <HAL_UART_MspInit+0x148>)
 80013d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013d8:	4a14      	ldr	r2, [pc, #80]	@ (800142c <HAL_UART_MspInit+0x148>)
 80013da:	f043 0301 	orr.w	r3, r3, #1
 80013de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013e0:	4b12      	ldr	r3, [pc, #72]	@ (800142c <HAL_UART_MspInit+0x148>)
 80013e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013e4:	f003 0301 	and.w	r3, r3, #1
 80013e8:	60bb      	str	r3, [r7, #8]
 80013ea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 80013ec:	230c      	movs	r3, #12
 80013ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f0:	2302      	movs	r3, #2
 80013f2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f4:	2300      	movs	r3, #0
 80013f6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f8:	2300      	movs	r3, #0
 80013fa:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013fc:	2307      	movs	r3, #7
 80013fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001400:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001404:	4619      	mov	r1, r3
 8001406:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800140a:	f000 fb77 	bl	8001afc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800140e:	2200      	movs	r2, #0
 8001410:	2100      	movs	r1, #0
 8001412:	2026      	movs	r0, #38	@ 0x26
 8001414:	f000 fa7d 	bl	8001912 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001418:	2026      	movs	r0, #38	@ 0x26
 800141a:	f000 fa94 	bl	8001946 <HAL_NVIC_EnableIRQ>
}
 800141e:	bf00      	nop
 8001420:	3770      	adds	r7, #112	@ 0x70
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	40013800 	.word	0x40013800
 800142c:	40021000 	.word	0x40021000
 8001430:	40004400 	.word	0x40004400

08001434 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001438:	bf00      	nop
 800143a:	e7fd      	b.n	8001438 <NMI_Handler+0x4>

0800143c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001440:	bf00      	nop
 8001442:	e7fd      	b.n	8001440 <HardFault_Handler+0x4>

08001444 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001448:	bf00      	nop
 800144a:	e7fd      	b.n	8001448 <MemManage_Handler+0x4>

0800144c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001450:	bf00      	nop
 8001452:	e7fd      	b.n	8001450 <BusFault_Handler+0x4>

08001454 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001458:	bf00      	nop
 800145a:	e7fd      	b.n	8001458 <UsageFault_Handler+0x4>

0800145c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001460:	bf00      	nop
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr

0800146a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800146a:	b480      	push	{r7}
 800146c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800146e:	bf00      	nop
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr

08001478 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800147c:	bf00      	nop
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr

08001486 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001486:	b580      	push	{r7, lr}
 8001488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800148a:	f000 f949 	bl	8001720 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
	...

08001494 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001498:	4802      	ldr	r0, [pc, #8]	@ (80014a4 <USART1_IRQHandler+0x10>)
 800149a:	f001 fdc5 	bl	8003028 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	20000084 	.word	0x20000084

080014a8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80014ac:	4802      	ldr	r0, [pc, #8]	@ (80014b8 <USART2_IRQHandler+0x10>)
 80014ae:	f001 fdbb 	bl	8003028 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80014b2:	bf00      	nop
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	20000118 	.word	0x20000118

080014bc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014c8:	2300      	movs	r3, #0
 80014ca:	617b      	str	r3, [r7, #20]
 80014cc:	e00a      	b.n	80014e4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80014ce:	f3af 8000 	nop.w
 80014d2:	4601      	mov	r1, r0
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	1c5a      	adds	r2, r3, #1
 80014d8:	60ba      	str	r2, [r7, #8]
 80014da:	b2ca      	uxtb	r2, r1
 80014dc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	3301      	adds	r3, #1
 80014e2:	617b      	str	r3, [r7, #20]
 80014e4:	697a      	ldr	r2, [r7, #20]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	dbf0      	blt.n	80014ce <_read+0x12>
  }

  return len;
 80014ec:	687b      	ldr	r3, [r7, #4]
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3718      	adds	r7, #24
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}

080014f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014f6:	b580      	push	{r7, lr}
 80014f8:	b086      	sub	sp, #24
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	60f8      	str	r0, [r7, #12]
 80014fe:	60b9      	str	r1, [r7, #8]
 8001500:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001502:	2300      	movs	r3, #0
 8001504:	617b      	str	r3, [r7, #20]
 8001506:	e009      	b.n	800151c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	1c5a      	adds	r2, r3, #1
 800150c:	60ba      	str	r2, [r7, #8]
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	4618      	mov	r0, r3
 8001512:	f7ff fc73 	bl	8000dfc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	3301      	adds	r3, #1
 800151a:	617b      	str	r3, [r7, #20]
 800151c:	697a      	ldr	r2, [r7, #20]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	429a      	cmp	r2, r3
 8001522:	dbf1      	blt.n	8001508 <_write+0x12>
  }
  return len;
 8001524:	687b      	ldr	r3, [r7, #4]
}
 8001526:	4618      	mov	r0, r3
 8001528:	3718      	adds	r7, #24
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <_close>:

int _close(int file)
{
 800152e:	b480      	push	{r7}
 8001530:	b083      	sub	sp, #12
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001536:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800153a:	4618      	mov	r0, r3
 800153c:	370c      	adds	r7, #12
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr

08001546 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001546:	b480      	push	{r7}
 8001548:	b083      	sub	sp, #12
 800154a:	af00      	add	r7, sp, #0
 800154c:	6078      	str	r0, [r7, #4]
 800154e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001556:	605a      	str	r2, [r3, #4]
  return 0;
 8001558:	2300      	movs	r3, #0
}
 800155a:	4618      	mov	r0, r3
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr

08001566 <_isatty>:

int _isatty(int file)
{
 8001566:	b480      	push	{r7}
 8001568:	b083      	sub	sp, #12
 800156a:	af00      	add	r7, sp, #0
 800156c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800156e:	2301      	movs	r3, #1
}
 8001570:	4618      	mov	r0, r3
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr

0800157c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800157c:	b480      	push	{r7}
 800157e:	b085      	sub	sp, #20
 8001580:	af00      	add	r7, sp, #0
 8001582:	60f8      	str	r0, [r7, #12]
 8001584:	60b9      	str	r1, [r7, #8]
 8001586:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001588:	2300      	movs	r3, #0
}
 800158a:	4618      	mov	r0, r3
 800158c:	3714      	adds	r7, #20
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
	...

08001598 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b086      	sub	sp, #24
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015a0:	4a14      	ldr	r2, [pc, #80]	@ (80015f4 <_sbrk+0x5c>)
 80015a2:	4b15      	ldr	r3, [pc, #84]	@ (80015f8 <_sbrk+0x60>)
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015ac:	4b13      	ldr	r3, [pc, #76]	@ (80015fc <_sbrk+0x64>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d102      	bne.n	80015ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015b4:	4b11      	ldr	r3, [pc, #68]	@ (80015fc <_sbrk+0x64>)
 80015b6:	4a12      	ldr	r2, [pc, #72]	@ (8001600 <_sbrk+0x68>)
 80015b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015ba:	4b10      	ldr	r3, [pc, #64]	@ (80015fc <_sbrk+0x64>)
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4413      	add	r3, r2
 80015c2:	693a      	ldr	r2, [r7, #16]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d207      	bcs.n	80015d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015c8:	f003 fddc 	bl	8005184 <__errno>
 80015cc:	4603      	mov	r3, r0
 80015ce:	220c      	movs	r2, #12
 80015d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80015d6:	e009      	b.n	80015ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015d8:	4b08      	ldr	r3, [pc, #32]	@ (80015fc <_sbrk+0x64>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015de:	4b07      	ldr	r3, [pc, #28]	@ (80015fc <_sbrk+0x64>)
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4413      	add	r3, r2
 80015e6:	4a05      	ldr	r2, [pc, #20]	@ (80015fc <_sbrk+0x64>)
 80015e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015ea:	68fb      	ldr	r3, [r7, #12]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20008000 	.word	0x20008000
 80015f8:	00000400 	.word	0x00000400
 80015fc:	200003dc 	.word	0x200003dc
 8001600:	20000530 	.word	0x20000530

08001604 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001608:	4b06      	ldr	r3, [pc, #24]	@ (8001624 <SystemInit+0x20>)
 800160a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800160e:	4a05      	ldr	r2, [pc, #20]	@ (8001624 <SystemInit+0x20>)
 8001610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001618:	bf00      	nop
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	e000ed00 	.word	0xe000ed00

08001628 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001628:	480d      	ldr	r0, [pc, #52]	@ (8001660 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800162a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800162c:	f7ff ffea 	bl	8001604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001630:	480c      	ldr	r0, [pc, #48]	@ (8001664 <LoopForever+0x6>)
  ldr r1, =_edata
 8001632:	490d      	ldr	r1, [pc, #52]	@ (8001668 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001634:	4a0d      	ldr	r2, [pc, #52]	@ (800166c <LoopForever+0xe>)
  movs r3, #0
 8001636:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001638:	e002      	b.n	8001640 <LoopCopyDataInit>

0800163a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800163a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800163c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800163e:	3304      	adds	r3, #4

08001640 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001640:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001642:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001644:	d3f9      	bcc.n	800163a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001646:	4a0a      	ldr	r2, [pc, #40]	@ (8001670 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001648:	4c0a      	ldr	r4, [pc, #40]	@ (8001674 <LoopForever+0x16>)
  movs r3, #0
 800164a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800164c:	e001      	b.n	8001652 <LoopFillZerobss>

0800164e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800164e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001650:	3204      	adds	r2, #4

08001652 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001652:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001654:	d3fb      	bcc.n	800164e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001656:	f003 fd9b 	bl	8005190 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800165a:	f7ff fbe1 	bl	8000e20 <main>

0800165e <LoopForever>:

LoopForever:
    b LoopForever
 800165e:	e7fe      	b.n	800165e <LoopForever>
  ldr   r0, =_estack
 8001660:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001664:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001668:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800166c:	08005ee4 	.word	0x08005ee4
  ldr r2, =_sbss
 8001670:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001674:	20000530 	.word	0x20000530

08001678 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001678:	e7fe      	b.n	8001678 <ADC1_2_IRQHandler>

0800167a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	b082      	sub	sp, #8
 800167e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001680:	2300      	movs	r3, #0
 8001682:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001684:	2003      	movs	r0, #3
 8001686:	f000 f939 	bl	80018fc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800168a:	2000      	movs	r0, #0
 800168c:	f000 f80e 	bl	80016ac <HAL_InitTick>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d002      	beq.n	800169c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	71fb      	strb	r3, [r7, #7]
 800169a:	e001      	b.n	80016a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800169c:	f7ff fdfe 	bl	800129c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80016a0:	79fb      	ldrb	r3, [r7, #7]

}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
	...

080016ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80016b4:	2300      	movs	r3, #0
 80016b6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80016b8:	4b16      	ldr	r3, [pc, #88]	@ (8001714 <HAL_InitTick+0x68>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d022      	beq.n	8001706 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80016c0:	4b15      	ldr	r3, [pc, #84]	@ (8001718 <HAL_InitTick+0x6c>)
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	4b13      	ldr	r3, [pc, #76]	@ (8001714 <HAL_InitTick+0x68>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80016cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80016d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80016d4:	4618      	mov	r0, r3
 80016d6:	f000 f944 	bl	8001962 <HAL_SYSTICK_Config>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d10f      	bne.n	8001700 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2b0f      	cmp	r3, #15
 80016e4:	d809      	bhi.n	80016fa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016e6:	2200      	movs	r2, #0
 80016e8:	6879      	ldr	r1, [r7, #4]
 80016ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80016ee:	f000 f910 	bl	8001912 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016f2:	4a0a      	ldr	r2, [pc, #40]	@ (800171c <HAL_InitTick+0x70>)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6013      	str	r3, [r2, #0]
 80016f8:	e007      	b.n	800170a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	73fb      	strb	r3, [r7, #15]
 80016fe:	e004      	b.n	800170a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001700:	2301      	movs	r3, #1
 8001702:	73fb      	strb	r3, [r7, #15]
 8001704:	e001      	b.n	800170a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800170a:	7bfb      	ldrb	r3, [r7, #15]
}
 800170c:	4618      	mov	r0, r3
 800170e:	3710      	adds	r7, #16
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	20000008 	.word	0x20000008
 8001718:	20000000 	.word	0x20000000
 800171c:	20000004 	.word	0x20000004

08001720 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001724:	4b05      	ldr	r3, [pc, #20]	@ (800173c <HAL_IncTick+0x1c>)
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	4b05      	ldr	r3, [pc, #20]	@ (8001740 <HAL_IncTick+0x20>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4413      	add	r3, r2
 800172e:	4a03      	ldr	r2, [pc, #12]	@ (800173c <HAL_IncTick+0x1c>)
 8001730:	6013      	str	r3, [r2, #0]
}
 8001732:	bf00      	nop
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr
 800173c:	200003e0 	.word	0x200003e0
 8001740:	20000008 	.word	0x20000008

08001744 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  return uwTick;
 8001748:	4b03      	ldr	r3, [pc, #12]	@ (8001758 <HAL_GetTick+0x14>)
 800174a:	681b      	ldr	r3, [r3, #0]
}
 800174c:	4618      	mov	r0, r3
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	200003e0 	.word	0x200003e0

0800175c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800175c:	b480      	push	{r7}
 800175e:	b085      	sub	sp, #20
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	f003 0307 	and.w	r3, r3, #7
 800176a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800176c:	4b0c      	ldr	r3, [pc, #48]	@ (80017a0 <__NVIC_SetPriorityGrouping+0x44>)
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001772:	68ba      	ldr	r2, [r7, #8]
 8001774:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001778:	4013      	ands	r3, r2
 800177a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001784:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001788:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800178c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800178e:	4a04      	ldr	r2, [pc, #16]	@ (80017a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	60d3      	str	r3, [r2, #12]
}
 8001794:	bf00      	nop
 8001796:	3714      	adds	r7, #20
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr
 80017a0:	e000ed00 	.word	0xe000ed00

080017a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017a8:	4b04      	ldr	r3, [pc, #16]	@ (80017bc <__NVIC_GetPriorityGrouping+0x18>)
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	0a1b      	lsrs	r3, r3, #8
 80017ae:	f003 0307 	and.w	r3, r3, #7
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr
 80017bc:	e000ed00 	.word	0xe000ed00

080017c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	4603      	mov	r3, r0
 80017c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	db0b      	blt.n	80017ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017d2:	79fb      	ldrb	r3, [r7, #7]
 80017d4:	f003 021f 	and.w	r2, r3, #31
 80017d8:	4907      	ldr	r1, [pc, #28]	@ (80017f8 <__NVIC_EnableIRQ+0x38>)
 80017da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017de:	095b      	lsrs	r3, r3, #5
 80017e0:	2001      	movs	r0, #1
 80017e2:	fa00 f202 	lsl.w	r2, r0, r2
 80017e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80017ea:	bf00      	nop
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	e000e100 	.word	0xe000e100

080017fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	6039      	str	r1, [r7, #0]
 8001806:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180c:	2b00      	cmp	r3, #0
 800180e:	db0a      	blt.n	8001826 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	b2da      	uxtb	r2, r3
 8001814:	490c      	ldr	r1, [pc, #48]	@ (8001848 <__NVIC_SetPriority+0x4c>)
 8001816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181a:	0112      	lsls	r2, r2, #4
 800181c:	b2d2      	uxtb	r2, r2
 800181e:	440b      	add	r3, r1
 8001820:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001824:	e00a      	b.n	800183c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	b2da      	uxtb	r2, r3
 800182a:	4908      	ldr	r1, [pc, #32]	@ (800184c <__NVIC_SetPriority+0x50>)
 800182c:	79fb      	ldrb	r3, [r7, #7]
 800182e:	f003 030f 	and.w	r3, r3, #15
 8001832:	3b04      	subs	r3, #4
 8001834:	0112      	lsls	r2, r2, #4
 8001836:	b2d2      	uxtb	r2, r2
 8001838:	440b      	add	r3, r1
 800183a:	761a      	strb	r2, [r3, #24]
}
 800183c:	bf00      	nop
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr
 8001848:	e000e100 	.word	0xe000e100
 800184c:	e000ed00 	.word	0xe000ed00

08001850 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001850:	b480      	push	{r7}
 8001852:	b089      	sub	sp, #36	@ 0x24
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	60b9      	str	r1, [r7, #8]
 800185a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	f003 0307 	and.w	r3, r3, #7
 8001862:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	f1c3 0307 	rsb	r3, r3, #7
 800186a:	2b04      	cmp	r3, #4
 800186c:	bf28      	it	cs
 800186e:	2304      	movcs	r3, #4
 8001870:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	3304      	adds	r3, #4
 8001876:	2b06      	cmp	r3, #6
 8001878:	d902      	bls.n	8001880 <NVIC_EncodePriority+0x30>
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	3b03      	subs	r3, #3
 800187e:	e000      	b.n	8001882 <NVIC_EncodePriority+0x32>
 8001880:	2300      	movs	r3, #0
 8001882:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001884:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001888:	69bb      	ldr	r3, [r7, #24]
 800188a:	fa02 f303 	lsl.w	r3, r2, r3
 800188e:	43da      	mvns	r2, r3
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	401a      	ands	r2, r3
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001898:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	fa01 f303 	lsl.w	r3, r1, r3
 80018a2:	43d9      	mvns	r1, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a8:	4313      	orrs	r3, r2
         );
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3724      	adds	r7, #36	@ 0x24
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
	...

080018b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	3b01      	subs	r3, #1
 80018c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018c8:	d301      	bcc.n	80018ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018ca:	2301      	movs	r3, #1
 80018cc:	e00f      	b.n	80018ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018ce:	4a0a      	ldr	r2, [pc, #40]	@ (80018f8 <SysTick_Config+0x40>)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	3b01      	subs	r3, #1
 80018d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018d6:	210f      	movs	r1, #15
 80018d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80018dc:	f7ff ff8e 	bl	80017fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018e0:	4b05      	ldr	r3, [pc, #20]	@ (80018f8 <SysTick_Config+0x40>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018e6:	4b04      	ldr	r3, [pc, #16]	@ (80018f8 <SysTick_Config+0x40>)
 80018e8:	2207      	movs	r2, #7
 80018ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018ec:	2300      	movs	r3, #0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	e000e010 	.word	0xe000e010

080018fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	f7ff ff29 	bl	800175c <__NVIC_SetPriorityGrouping>
}
 800190a:	bf00      	nop
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}

08001912 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001912:	b580      	push	{r7, lr}
 8001914:	b086      	sub	sp, #24
 8001916:	af00      	add	r7, sp, #0
 8001918:	4603      	mov	r3, r0
 800191a:	60b9      	str	r1, [r7, #8]
 800191c:	607a      	str	r2, [r7, #4]
 800191e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001920:	f7ff ff40 	bl	80017a4 <__NVIC_GetPriorityGrouping>
 8001924:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	68b9      	ldr	r1, [r7, #8]
 800192a:	6978      	ldr	r0, [r7, #20]
 800192c:	f7ff ff90 	bl	8001850 <NVIC_EncodePriority>
 8001930:	4602      	mov	r2, r0
 8001932:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001936:	4611      	mov	r1, r2
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff ff5f 	bl	80017fc <__NVIC_SetPriority>
}
 800193e:	bf00      	nop
 8001940:	3718      	adds	r7, #24
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	b082      	sub	sp, #8
 800194a:	af00      	add	r7, sp, #0
 800194c:	4603      	mov	r3, r0
 800194e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff ff33 	bl	80017c0 <__NVIC_EnableIRQ>
}
 800195a:	bf00      	nop
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}

08001962 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	b082      	sub	sp, #8
 8001966:	af00      	add	r7, sp, #0
 8001968:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800196a:	6878      	ldr	r0, [r7, #4]
 800196c:	f7ff ffa4 	bl	80018b8 <SysTick_Config>
 8001970:	4603      	mov	r3, r0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}

0800197a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800197a:	b480      	push	{r7}
 800197c:	b085      	sub	sp, #20
 800197e:	af00      	add	r7, sp, #0
 8001980:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001982:	2300      	movs	r3, #0
 8001984:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800198c:	b2db      	uxtb	r3, r3
 800198e:	2b02      	cmp	r3, #2
 8001990:	d005      	beq.n	800199e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2204      	movs	r2, #4
 8001996:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	73fb      	strb	r3, [r7, #15]
 800199c:	e037      	b.n	8001a0e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f022 020e 	bic.w	r2, r2, #14
 80019ac:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019b8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80019bc:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f022 0201 	bic.w	r2, r2, #1
 80019cc:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d2:	f003 021f 	and.w	r2, r3, #31
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019da:	2101      	movs	r1, #1
 80019dc:	fa01 f202 	lsl.w	r2, r1, r2
 80019e0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019e6:	687a      	ldr	r2, [r7, #4]
 80019e8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80019ea:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d00c      	beq.n	8001a0e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019fe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001a02:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a08:	687a      	ldr	r2, [r7, #4]
 8001a0a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001a0c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2201      	movs	r2, #1
 8001a12:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8001a1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3714      	adds	r7, #20
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a34:	2300      	movs	r3, #0
 8001a36:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001a3e:	b2db      	uxtb	r3, r3
 8001a40:	2b02      	cmp	r3, #2
 8001a42:	d00d      	beq.n	8001a60 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2204      	movs	r2, #4
 8001a48:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2200      	movs	r2, #0
 8001a56:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	73fb      	strb	r3, [r7, #15]
 8001a5e:	e047      	b.n	8001af0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f022 020e 	bic.w	r2, r2, #14
 8001a6e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f022 0201 	bic.w	r2, r2, #1
 8001a7e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a8a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001a8e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a94:	f003 021f 	and.w	r2, r3, #31
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9c:	2101      	movs	r1, #1
 8001a9e:	fa01 f202 	lsl.w	r2, r1, r2
 8001aa2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aa8:	687a      	ldr	r2, [r7, #4]
 8001aaa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001aac:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d00c      	beq.n	8001ad0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ac0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ac4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001ace:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2200      	movs	r2, #0
 8001adc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d003      	beq.n	8001af0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001aec:	6878      	ldr	r0, [r7, #4]
 8001aee:	4798      	blx	r3
    }
  }
  return status;
 8001af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3710      	adds	r7, #16
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
	...

08001afc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b087      	sub	sp, #28
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001b06:	2300      	movs	r3, #0
 8001b08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001b0a:	e15a      	b.n	8001dc2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	2101      	movs	r1, #1
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	fa01 f303 	lsl.w	r3, r1, r3
 8001b18:	4013      	ands	r3, r2
 8001b1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	f000 814c 	beq.w	8001dbc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f003 0303 	and.w	r3, r3, #3
 8001b2c:	2b01      	cmp	r3, #1
 8001b2e:	d005      	beq.n	8001b3c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d130      	bne.n	8001b9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	005b      	lsls	r3, r3, #1
 8001b46:	2203      	movs	r2, #3
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	693a      	ldr	r2, [r7, #16]
 8001b50:	4013      	ands	r3, r2
 8001b52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	68da      	ldr	r2, [r3, #12]
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b60:	693a      	ldr	r2, [r7, #16]
 8001b62:	4313      	orrs	r3, r2
 8001b64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	693a      	ldr	r2, [r7, #16]
 8001b6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b72:	2201      	movs	r2, #1
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7a:	43db      	mvns	r3, r3
 8001b7c:	693a      	ldr	r2, [r7, #16]
 8001b7e:	4013      	ands	r3, r2
 8001b80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	091b      	lsrs	r3, r3, #4
 8001b88:	f003 0201 	and.w	r2, r3, #1
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f003 0303 	and.w	r3, r3, #3
 8001ba6:	2b03      	cmp	r3, #3
 8001ba8:	d017      	beq.n	8001bda <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	68db      	ldr	r3, [r3, #12]
 8001bae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	005b      	lsls	r3, r3, #1
 8001bb4:	2203      	movs	r2, #3
 8001bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bba:	43db      	mvns	r3, r3
 8001bbc:	693a      	ldr	r2, [r7, #16]
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	689a      	ldr	r2, [r3, #8]
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	005b      	lsls	r3, r3, #1
 8001bca:	fa02 f303 	lsl.w	r3, r2, r3
 8001bce:	693a      	ldr	r2, [r7, #16]
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	693a      	ldr	r2, [r7, #16]
 8001bd8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	f003 0303 	and.w	r3, r3, #3
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d123      	bne.n	8001c2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	08da      	lsrs	r2, r3, #3
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	3208      	adds	r2, #8
 8001bee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bf2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	f003 0307 	and.w	r3, r3, #7
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	220f      	movs	r2, #15
 8001bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001c02:	43db      	mvns	r3, r3
 8001c04:	693a      	ldr	r2, [r7, #16]
 8001c06:	4013      	ands	r3, r2
 8001c08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	691a      	ldr	r2, [r3, #16]
 8001c0e:	697b      	ldr	r3, [r7, #20]
 8001c10:	f003 0307 	and.w	r3, r3, #7
 8001c14:	009b      	lsls	r3, r3, #2
 8001c16:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1a:	693a      	ldr	r2, [r7, #16]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	08da      	lsrs	r2, r3, #3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	3208      	adds	r2, #8
 8001c28:	6939      	ldr	r1, [r7, #16]
 8001c2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	2203      	movs	r2, #3
 8001c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3e:	43db      	mvns	r3, r3
 8001c40:	693a      	ldr	r2, [r7, #16]
 8001c42:	4013      	ands	r3, r2
 8001c44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	f003 0203 	and.w	r2, r3, #3
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	005b      	lsls	r3, r3, #1
 8001c52:	fa02 f303 	lsl.w	r3, r2, r3
 8001c56:	693a      	ldr	r2, [r7, #16]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	693a      	ldr	r2, [r7, #16]
 8001c60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	f000 80a6 	beq.w	8001dbc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c70:	4b5b      	ldr	r3, [pc, #364]	@ (8001de0 <HAL_GPIO_Init+0x2e4>)
 8001c72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c74:	4a5a      	ldr	r2, [pc, #360]	@ (8001de0 <HAL_GPIO_Init+0x2e4>)
 8001c76:	f043 0301 	orr.w	r3, r3, #1
 8001c7a:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c7c:	4b58      	ldr	r3, [pc, #352]	@ (8001de0 <HAL_GPIO_Init+0x2e4>)
 8001c7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c80:	f003 0301 	and.w	r3, r3, #1
 8001c84:	60bb      	str	r3, [r7, #8]
 8001c86:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c88:	4a56      	ldr	r2, [pc, #344]	@ (8001de4 <HAL_GPIO_Init+0x2e8>)
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	089b      	lsrs	r3, r3, #2
 8001c8e:	3302      	adds	r3, #2
 8001c90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c94:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	f003 0303 	and.w	r3, r3, #3
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	220f      	movs	r2, #15
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	4013      	ands	r3, r2
 8001caa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001cb2:	d01f      	beq.n	8001cf4 <HAL_GPIO_Init+0x1f8>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4a4c      	ldr	r2, [pc, #304]	@ (8001de8 <HAL_GPIO_Init+0x2ec>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d019      	beq.n	8001cf0 <HAL_GPIO_Init+0x1f4>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	4a4b      	ldr	r2, [pc, #300]	@ (8001dec <HAL_GPIO_Init+0x2f0>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d013      	beq.n	8001cec <HAL_GPIO_Init+0x1f0>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	4a4a      	ldr	r2, [pc, #296]	@ (8001df0 <HAL_GPIO_Init+0x2f4>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d00d      	beq.n	8001ce8 <HAL_GPIO_Init+0x1ec>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	4a49      	ldr	r2, [pc, #292]	@ (8001df4 <HAL_GPIO_Init+0x2f8>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d007      	beq.n	8001ce4 <HAL_GPIO_Init+0x1e8>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	4a48      	ldr	r2, [pc, #288]	@ (8001df8 <HAL_GPIO_Init+0x2fc>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d101      	bne.n	8001ce0 <HAL_GPIO_Init+0x1e4>
 8001cdc:	2305      	movs	r3, #5
 8001cde:	e00a      	b.n	8001cf6 <HAL_GPIO_Init+0x1fa>
 8001ce0:	2306      	movs	r3, #6
 8001ce2:	e008      	b.n	8001cf6 <HAL_GPIO_Init+0x1fa>
 8001ce4:	2304      	movs	r3, #4
 8001ce6:	e006      	b.n	8001cf6 <HAL_GPIO_Init+0x1fa>
 8001ce8:	2303      	movs	r3, #3
 8001cea:	e004      	b.n	8001cf6 <HAL_GPIO_Init+0x1fa>
 8001cec:	2302      	movs	r3, #2
 8001cee:	e002      	b.n	8001cf6 <HAL_GPIO_Init+0x1fa>
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e000      	b.n	8001cf6 <HAL_GPIO_Init+0x1fa>
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	697a      	ldr	r2, [r7, #20]
 8001cf8:	f002 0203 	and.w	r2, r2, #3
 8001cfc:	0092      	lsls	r2, r2, #2
 8001cfe:	4093      	lsls	r3, r2
 8001d00:	693a      	ldr	r2, [r7, #16]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d06:	4937      	ldr	r1, [pc, #220]	@ (8001de4 <HAL_GPIO_Init+0x2e8>)
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	089b      	lsrs	r3, r3, #2
 8001d0c:	3302      	adds	r3, #2
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d14:	4b39      	ldr	r3, [pc, #228]	@ (8001dfc <HAL_GPIO_Init+0x300>)
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	43db      	mvns	r3, r3
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	4013      	ands	r3, r2
 8001d22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d003      	beq.n	8001d38 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001d30:	693a      	ldr	r2, [r7, #16]
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	4313      	orrs	r3, r2
 8001d36:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d38:	4a30      	ldr	r2, [pc, #192]	@ (8001dfc <HAL_GPIO_Init+0x300>)
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001d3e:	4b2f      	ldr	r3, [pc, #188]	@ (8001dfc <HAL_GPIO_Init+0x300>)
 8001d40:	68db      	ldr	r3, [r3, #12]
 8001d42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	43db      	mvns	r3, r3
 8001d48:	693a      	ldr	r2, [r7, #16]
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d003      	beq.n	8001d62 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d62:	4a26      	ldr	r2, [pc, #152]	@ (8001dfc <HAL_GPIO_Init+0x300>)
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001d68:	4b24      	ldr	r3, [pc, #144]	@ (8001dfc <HAL_GPIO_Init+0x300>)
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	43db      	mvns	r3, r3
 8001d72:	693a      	ldr	r2, [r7, #16]
 8001d74:	4013      	ands	r3, r2
 8001d76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d003      	beq.n	8001d8c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001d84:	693a      	ldr	r2, [r7, #16]
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d8c:	4a1b      	ldr	r2, [pc, #108]	@ (8001dfc <HAL_GPIO_Init+0x300>)
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001d92:	4b1a      	ldr	r3, [pc, #104]	@ (8001dfc <HAL_GPIO_Init+0x300>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	43db      	mvns	r3, r3
 8001d9c:	693a      	ldr	r2, [r7, #16]
 8001d9e:	4013      	ands	r3, r2
 8001da0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d003      	beq.n	8001db6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001dae:	693a      	ldr	r2, [r7, #16]
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001db6:	4a11      	ldr	r2, [pc, #68]	@ (8001dfc <HAL_GPIO_Init+0x300>)
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	fa22 f303 	lsr.w	r3, r2, r3
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	f47f ae9d 	bne.w	8001b0c <HAL_GPIO_Init+0x10>
  }
}
 8001dd2:	bf00      	nop
 8001dd4:	bf00      	nop
 8001dd6:	371c      	adds	r7, #28
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr
 8001de0:	40021000 	.word	0x40021000
 8001de4:	40010000 	.word	0x40010000
 8001de8:	48000400 	.word	0x48000400
 8001dec:	48000800 	.word	0x48000800
 8001df0:	48000c00 	.word	0x48000c00
 8001df4:	48001000 	.word	0x48001000
 8001df8:	48001400 	.word	0x48001400
 8001dfc:	40010400 	.word	0x40010400

08001e00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	460b      	mov	r3, r1
 8001e0a:	807b      	strh	r3, [r7, #2]
 8001e0c:	4613      	mov	r3, r2
 8001e0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e10:	787b      	ldrb	r3, [r7, #1]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d003      	beq.n	8001e1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e16:	887a      	ldrh	r2, [r7, #2]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e1c:	e002      	b.n	8001e24 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e1e:	887a      	ldrh	r2, [r7, #2]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e24:	bf00      	nop
 8001e26:	370c      	adds	r7, #12
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr

08001e30 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b085      	sub	sp, #20
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d141      	bne.n	8001ec2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001e3e:	4b4b      	ldr	r3, [pc, #300]	@ (8001f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001e46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e4a:	d131      	bne.n	8001eb0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001e4c:	4b47      	ldr	r3, [pc, #284]	@ (8001f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e52:	4a46      	ldr	r2, [pc, #280]	@ (8001f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e58:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e5c:	4b43      	ldr	r3, [pc, #268]	@ (8001f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001e64:	4a41      	ldr	r2, [pc, #260]	@ (8001f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e6a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001e6c:	4b40      	ldr	r3, [pc, #256]	@ (8001f70 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	2232      	movs	r2, #50	@ 0x32
 8001e72:	fb02 f303 	mul.w	r3, r2, r3
 8001e76:	4a3f      	ldr	r2, [pc, #252]	@ (8001f74 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001e78:	fba2 2303 	umull	r2, r3, r2, r3
 8001e7c:	0c9b      	lsrs	r3, r3, #18
 8001e7e:	3301      	adds	r3, #1
 8001e80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e82:	e002      	b.n	8001e8a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	3b01      	subs	r3, #1
 8001e88:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e8a:	4b38      	ldr	r3, [pc, #224]	@ (8001f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e8c:	695b      	ldr	r3, [r3, #20]
 8001e8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e96:	d102      	bne.n	8001e9e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d1f2      	bne.n	8001e84 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e9e:	4b33      	ldr	r3, [pc, #204]	@ (8001f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ea0:	695b      	ldr	r3, [r3, #20]
 8001ea2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ea6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001eaa:	d158      	bne.n	8001f5e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e057      	b.n	8001f60 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001eb0:	4b2e      	ldr	r3, [pc, #184]	@ (8001f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001eb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001eb6:	4a2d      	ldr	r2, [pc, #180]	@ (8001f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001eb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001ebc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001ec0:	e04d      	b.n	8001f5e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ec8:	d141      	bne.n	8001f4e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001eca:	4b28      	ldr	r3, [pc, #160]	@ (8001f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001ed2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ed6:	d131      	bne.n	8001f3c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001ed8:	4b24      	ldr	r3, [pc, #144]	@ (8001f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001eda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ede:	4a23      	ldr	r2, [pc, #140]	@ (8001f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ee0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ee4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ee8:	4b20      	ldr	r3, [pc, #128]	@ (8001f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001ef0:	4a1e      	ldr	r2, [pc, #120]	@ (8001f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ef2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ef6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001ef8:	4b1d      	ldr	r3, [pc, #116]	@ (8001f70 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	2232      	movs	r2, #50	@ 0x32
 8001efe:	fb02 f303 	mul.w	r3, r2, r3
 8001f02:	4a1c      	ldr	r2, [pc, #112]	@ (8001f74 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001f04:	fba2 2303 	umull	r2, r3, r2, r3
 8001f08:	0c9b      	lsrs	r3, r3, #18
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f0e:	e002      	b.n	8001f16 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	3b01      	subs	r3, #1
 8001f14:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f16:	4b15      	ldr	r3, [pc, #84]	@ (8001f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f18:	695b      	ldr	r3, [r3, #20]
 8001f1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f22:	d102      	bne.n	8001f2a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d1f2      	bne.n	8001f10 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f2a:	4b10      	ldr	r3, [pc, #64]	@ (8001f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f2c:	695b      	ldr	r3, [r3, #20]
 8001f2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f36:	d112      	bne.n	8001f5e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001f38:	2303      	movs	r3, #3
 8001f3a:	e011      	b.n	8001f60 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001f3c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f42:	4a0a      	ldr	r2, [pc, #40]	@ (8001f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f48:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001f4c:	e007      	b.n	8001f5e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f4e:	4b07      	ldr	r3, [pc, #28]	@ (8001f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f56:	4a05      	ldr	r2, [pc, #20]	@ (8001f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f58:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f5c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001f5e:	2300      	movs	r3, #0
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3714      	adds	r7, #20
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr
 8001f6c:	40007000 	.word	0x40007000
 8001f70:	20000000 	.word	0x20000000
 8001f74:	431bde83 	.word	0x431bde83

08001f78 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001f7c:	4b05      	ldr	r3, [pc, #20]	@ (8001f94 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	4a04      	ldr	r2, [pc, #16]	@ (8001f94 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001f82:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f86:	6093      	str	r3, [r2, #8]
}
 8001f88:	bf00      	nop
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	40007000 	.word	0x40007000

08001f98 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b088      	sub	sp, #32
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d101      	bne.n	8001faa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e2fe      	b.n	80025a8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0301 	and.w	r3, r3, #1
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d075      	beq.n	80020a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fb6:	4b97      	ldr	r3, [pc, #604]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	f003 030c 	and.w	r3, r3, #12
 8001fbe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fc0:	4b94      	ldr	r3, [pc, #592]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	f003 0303 	and.w	r3, r3, #3
 8001fc8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	2b0c      	cmp	r3, #12
 8001fce:	d102      	bne.n	8001fd6 <HAL_RCC_OscConfig+0x3e>
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	2b03      	cmp	r3, #3
 8001fd4:	d002      	beq.n	8001fdc <HAL_RCC_OscConfig+0x44>
 8001fd6:	69bb      	ldr	r3, [r7, #24]
 8001fd8:	2b08      	cmp	r3, #8
 8001fda:	d10b      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fdc:	4b8d      	ldr	r3, [pc, #564]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d05b      	beq.n	80020a0 <HAL_RCC_OscConfig+0x108>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d157      	bne.n	80020a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e2d9      	b.n	80025a8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ffc:	d106      	bne.n	800200c <HAL_RCC_OscConfig+0x74>
 8001ffe:	4b85      	ldr	r3, [pc, #532]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a84      	ldr	r2, [pc, #528]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 8002004:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002008:	6013      	str	r3, [r2, #0]
 800200a:	e01d      	b.n	8002048 <HAL_RCC_OscConfig+0xb0>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002014:	d10c      	bne.n	8002030 <HAL_RCC_OscConfig+0x98>
 8002016:	4b7f      	ldr	r3, [pc, #508]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a7e      	ldr	r2, [pc, #504]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 800201c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002020:	6013      	str	r3, [r2, #0]
 8002022:	4b7c      	ldr	r3, [pc, #496]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a7b      	ldr	r2, [pc, #492]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 8002028:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800202c:	6013      	str	r3, [r2, #0]
 800202e:	e00b      	b.n	8002048 <HAL_RCC_OscConfig+0xb0>
 8002030:	4b78      	ldr	r3, [pc, #480]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a77      	ldr	r2, [pc, #476]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 8002036:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800203a:	6013      	str	r3, [r2, #0]
 800203c:	4b75      	ldr	r3, [pc, #468]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a74      	ldr	r2, [pc, #464]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 8002042:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002046:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d013      	beq.n	8002078 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002050:	f7ff fb78 	bl	8001744 <HAL_GetTick>
 8002054:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002056:	e008      	b.n	800206a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002058:	f7ff fb74 	bl	8001744 <HAL_GetTick>
 800205c:	4602      	mov	r2, r0
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	2b64      	cmp	r3, #100	@ 0x64
 8002064:	d901      	bls.n	800206a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002066:	2303      	movs	r3, #3
 8002068:	e29e      	b.n	80025a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800206a:	4b6a      	ldr	r3, [pc, #424]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002072:	2b00      	cmp	r3, #0
 8002074:	d0f0      	beq.n	8002058 <HAL_RCC_OscConfig+0xc0>
 8002076:	e014      	b.n	80020a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002078:	f7ff fb64 	bl	8001744 <HAL_GetTick>
 800207c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800207e:	e008      	b.n	8002092 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002080:	f7ff fb60 	bl	8001744 <HAL_GetTick>
 8002084:	4602      	mov	r2, r0
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	2b64      	cmp	r3, #100	@ 0x64
 800208c:	d901      	bls.n	8002092 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800208e:	2303      	movs	r3, #3
 8002090:	e28a      	b.n	80025a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002092:	4b60      	ldr	r3, [pc, #384]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d1f0      	bne.n	8002080 <HAL_RCC_OscConfig+0xe8>
 800209e:	e000      	b.n	80020a2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0302 	and.w	r3, r3, #2
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d075      	beq.n	800219a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020ae:	4b59      	ldr	r3, [pc, #356]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	f003 030c 	and.w	r3, r3, #12
 80020b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020b8:	4b56      	ldr	r3, [pc, #344]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	f003 0303 	and.w	r3, r3, #3
 80020c0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80020c2:	69bb      	ldr	r3, [r7, #24]
 80020c4:	2b0c      	cmp	r3, #12
 80020c6:	d102      	bne.n	80020ce <HAL_RCC_OscConfig+0x136>
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	d002      	beq.n	80020d4 <HAL_RCC_OscConfig+0x13c>
 80020ce:	69bb      	ldr	r3, [r7, #24]
 80020d0:	2b04      	cmp	r3, #4
 80020d2:	d11f      	bne.n	8002114 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020d4:	4b4f      	ldr	r3, [pc, #316]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d005      	beq.n	80020ec <HAL_RCC_OscConfig+0x154>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d101      	bne.n	80020ec <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e25d      	b.n	80025a8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020ec:	4b49      	ldr	r3, [pc, #292]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	691b      	ldr	r3, [r3, #16]
 80020f8:	061b      	lsls	r3, r3, #24
 80020fa:	4946      	ldr	r1, [pc, #280]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 80020fc:	4313      	orrs	r3, r2
 80020fe:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002100:	4b45      	ldr	r3, [pc, #276]	@ (8002218 <HAL_RCC_OscConfig+0x280>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4618      	mov	r0, r3
 8002106:	f7ff fad1 	bl	80016ac <HAL_InitTick>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d043      	beq.n	8002198 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e249      	b.n	80025a8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	68db      	ldr	r3, [r3, #12]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d023      	beq.n	8002164 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800211c:	4b3d      	ldr	r3, [pc, #244]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a3c      	ldr	r2, [pc, #240]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 8002122:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002126:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002128:	f7ff fb0c 	bl	8001744 <HAL_GetTick>
 800212c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800212e:	e008      	b.n	8002142 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002130:	f7ff fb08 	bl	8001744 <HAL_GetTick>
 8002134:	4602      	mov	r2, r0
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	2b02      	cmp	r3, #2
 800213c:	d901      	bls.n	8002142 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800213e:	2303      	movs	r3, #3
 8002140:	e232      	b.n	80025a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002142:	4b34      	ldr	r3, [pc, #208]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800214a:	2b00      	cmp	r3, #0
 800214c:	d0f0      	beq.n	8002130 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800214e:	4b31      	ldr	r3, [pc, #196]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	691b      	ldr	r3, [r3, #16]
 800215a:	061b      	lsls	r3, r3, #24
 800215c:	492d      	ldr	r1, [pc, #180]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 800215e:	4313      	orrs	r3, r2
 8002160:	604b      	str	r3, [r1, #4]
 8002162:	e01a      	b.n	800219a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002164:	4b2b      	ldr	r3, [pc, #172]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a2a      	ldr	r2, [pc, #168]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 800216a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800216e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002170:	f7ff fae8 	bl	8001744 <HAL_GetTick>
 8002174:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002176:	e008      	b.n	800218a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002178:	f7ff fae4 	bl	8001744 <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	2b02      	cmp	r3, #2
 8002184:	d901      	bls.n	800218a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e20e      	b.n	80025a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800218a:	4b22      	ldr	r3, [pc, #136]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002192:	2b00      	cmp	r3, #0
 8002194:	d1f0      	bne.n	8002178 <HAL_RCC_OscConfig+0x1e0>
 8002196:	e000      	b.n	800219a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002198:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0308 	and.w	r3, r3, #8
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d041      	beq.n	800222a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	695b      	ldr	r3, [r3, #20]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d01c      	beq.n	80021e8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021ae:	4b19      	ldr	r3, [pc, #100]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 80021b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021b4:	4a17      	ldr	r2, [pc, #92]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 80021b6:	f043 0301 	orr.w	r3, r3, #1
 80021ba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021be:	f7ff fac1 	bl	8001744 <HAL_GetTick>
 80021c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80021c4:	e008      	b.n	80021d8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021c6:	f7ff fabd 	bl	8001744 <HAL_GetTick>
 80021ca:	4602      	mov	r2, r0
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	2b02      	cmp	r3, #2
 80021d2:	d901      	bls.n	80021d8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e1e7      	b.n	80025a8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80021d8:	4b0e      	ldr	r3, [pc, #56]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 80021da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021de:	f003 0302 	and.w	r3, r3, #2
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d0ef      	beq.n	80021c6 <HAL_RCC_OscConfig+0x22e>
 80021e6:	e020      	b.n	800222a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 80021ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021ee:	4a09      	ldr	r2, [pc, #36]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 80021f0:	f023 0301 	bic.w	r3, r3, #1
 80021f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021f8:	f7ff faa4 	bl	8001744 <HAL_GetTick>
 80021fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021fe:	e00d      	b.n	800221c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002200:	f7ff faa0 	bl	8001744 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	2b02      	cmp	r3, #2
 800220c:	d906      	bls.n	800221c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e1ca      	b.n	80025a8 <HAL_RCC_OscConfig+0x610>
 8002212:	bf00      	nop
 8002214:	40021000 	.word	0x40021000
 8002218:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800221c:	4b8c      	ldr	r3, [pc, #560]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 800221e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002222:	f003 0302 	and.w	r3, r3, #2
 8002226:	2b00      	cmp	r3, #0
 8002228:	d1ea      	bne.n	8002200 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 0304 	and.w	r3, r3, #4
 8002232:	2b00      	cmp	r3, #0
 8002234:	f000 80a6 	beq.w	8002384 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002238:	2300      	movs	r3, #0
 800223a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800223c:	4b84      	ldr	r3, [pc, #528]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 800223e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002240:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002244:	2b00      	cmp	r3, #0
 8002246:	d101      	bne.n	800224c <HAL_RCC_OscConfig+0x2b4>
 8002248:	2301      	movs	r3, #1
 800224a:	e000      	b.n	800224e <HAL_RCC_OscConfig+0x2b6>
 800224c:	2300      	movs	r3, #0
 800224e:	2b00      	cmp	r3, #0
 8002250:	d00d      	beq.n	800226e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002252:	4b7f      	ldr	r3, [pc, #508]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 8002254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002256:	4a7e      	ldr	r2, [pc, #504]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 8002258:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800225c:	6593      	str	r3, [r2, #88]	@ 0x58
 800225e:	4b7c      	ldr	r3, [pc, #496]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 8002260:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002262:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002266:	60fb      	str	r3, [r7, #12]
 8002268:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800226a:	2301      	movs	r3, #1
 800226c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800226e:	4b79      	ldr	r3, [pc, #484]	@ (8002454 <HAL_RCC_OscConfig+0x4bc>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002276:	2b00      	cmp	r3, #0
 8002278:	d118      	bne.n	80022ac <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800227a:	4b76      	ldr	r3, [pc, #472]	@ (8002454 <HAL_RCC_OscConfig+0x4bc>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a75      	ldr	r2, [pc, #468]	@ (8002454 <HAL_RCC_OscConfig+0x4bc>)
 8002280:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002284:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002286:	f7ff fa5d 	bl	8001744 <HAL_GetTick>
 800228a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800228c:	e008      	b.n	80022a0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800228e:	f7ff fa59 	bl	8001744 <HAL_GetTick>
 8002292:	4602      	mov	r2, r0
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	2b02      	cmp	r3, #2
 800229a:	d901      	bls.n	80022a0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800229c:	2303      	movs	r3, #3
 800229e:	e183      	b.n	80025a8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022a0:	4b6c      	ldr	r3, [pc, #432]	@ (8002454 <HAL_RCC_OscConfig+0x4bc>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d0f0      	beq.n	800228e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d108      	bne.n	80022c6 <HAL_RCC_OscConfig+0x32e>
 80022b4:	4b66      	ldr	r3, [pc, #408]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 80022b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022ba:	4a65      	ldr	r2, [pc, #404]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 80022bc:	f043 0301 	orr.w	r3, r3, #1
 80022c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80022c4:	e024      	b.n	8002310 <HAL_RCC_OscConfig+0x378>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	2b05      	cmp	r3, #5
 80022cc:	d110      	bne.n	80022f0 <HAL_RCC_OscConfig+0x358>
 80022ce:	4b60      	ldr	r3, [pc, #384]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 80022d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022d4:	4a5e      	ldr	r2, [pc, #376]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 80022d6:	f043 0304 	orr.w	r3, r3, #4
 80022da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80022de:	4b5c      	ldr	r3, [pc, #368]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 80022e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022e4:	4a5a      	ldr	r2, [pc, #360]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 80022e6:	f043 0301 	orr.w	r3, r3, #1
 80022ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80022ee:	e00f      	b.n	8002310 <HAL_RCC_OscConfig+0x378>
 80022f0:	4b57      	ldr	r3, [pc, #348]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 80022f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022f6:	4a56      	ldr	r2, [pc, #344]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 80022f8:	f023 0301 	bic.w	r3, r3, #1
 80022fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002300:	4b53      	ldr	r3, [pc, #332]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 8002302:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002306:	4a52      	ldr	r2, [pc, #328]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 8002308:	f023 0304 	bic.w	r3, r3, #4
 800230c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d016      	beq.n	8002346 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002318:	f7ff fa14 	bl	8001744 <HAL_GetTick>
 800231c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800231e:	e00a      	b.n	8002336 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002320:	f7ff fa10 	bl	8001744 <HAL_GetTick>
 8002324:	4602      	mov	r2, r0
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800232e:	4293      	cmp	r3, r2
 8002330:	d901      	bls.n	8002336 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e138      	b.n	80025a8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002336:	4b46      	ldr	r3, [pc, #280]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 8002338:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800233c:	f003 0302 	and.w	r3, r3, #2
 8002340:	2b00      	cmp	r3, #0
 8002342:	d0ed      	beq.n	8002320 <HAL_RCC_OscConfig+0x388>
 8002344:	e015      	b.n	8002372 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002346:	f7ff f9fd 	bl	8001744 <HAL_GetTick>
 800234a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800234c:	e00a      	b.n	8002364 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800234e:	f7ff f9f9 	bl	8001744 <HAL_GetTick>
 8002352:	4602      	mov	r2, r0
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	1ad3      	subs	r3, r2, r3
 8002358:	f241 3288 	movw	r2, #5000	@ 0x1388
 800235c:	4293      	cmp	r3, r2
 800235e:	d901      	bls.n	8002364 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002360:	2303      	movs	r3, #3
 8002362:	e121      	b.n	80025a8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002364:	4b3a      	ldr	r3, [pc, #232]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 8002366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800236a:	f003 0302 	and.w	r3, r3, #2
 800236e:	2b00      	cmp	r3, #0
 8002370:	d1ed      	bne.n	800234e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002372:	7ffb      	ldrb	r3, [r7, #31]
 8002374:	2b01      	cmp	r3, #1
 8002376:	d105      	bne.n	8002384 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002378:	4b35      	ldr	r3, [pc, #212]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 800237a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800237c:	4a34      	ldr	r2, [pc, #208]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 800237e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002382:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 0320 	and.w	r3, r3, #32
 800238c:	2b00      	cmp	r3, #0
 800238e:	d03c      	beq.n	800240a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	699b      	ldr	r3, [r3, #24]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d01c      	beq.n	80023d2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002398:	4b2d      	ldr	r3, [pc, #180]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 800239a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800239e:	4a2c      	ldr	r2, [pc, #176]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 80023a0:	f043 0301 	orr.w	r3, r3, #1
 80023a4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023a8:	f7ff f9cc 	bl	8001744 <HAL_GetTick>
 80023ac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80023ae:	e008      	b.n	80023c2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80023b0:	f7ff f9c8 	bl	8001744 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d901      	bls.n	80023c2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e0f2      	b.n	80025a8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80023c2:	4b23      	ldr	r3, [pc, #140]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 80023c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80023c8:	f003 0302 	and.w	r3, r3, #2
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d0ef      	beq.n	80023b0 <HAL_RCC_OscConfig+0x418>
 80023d0:	e01b      	b.n	800240a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80023d2:	4b1f      	ldr	r3, [pc, #124]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 80023d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80023d8:	4a1d      	ldr	r2, [pc, #116]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 80023da:	f023 0301 	bic.w	r3, r3, #1
 80023de:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023e2:	f7ff f9af 	bl	8001744 <HAL_GetTick>
 80023e6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80023e8:	e008      	b.n	80023fc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80023ea:	f7ff f9ab 	bl	8001744 <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d901      	bls.n	80023fc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	e0d5      	b.n	80025a8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80023fc:	4b14      	ldr	r3, [pc, #80]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 80023fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002402:	f003 0302 	and.w	r3, r3, #2
 8002406:	2b00      	cmp	r3, #0
 8002408:	d1ef      	bne.n	80023ea <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	69db      	ldr	r3, [r3, #28]
 800240e:	2b00      	cmp	r3, #0
 8002410:	f000 80c9 	beq.w	80025a6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002414:	4b0e      	ldr	r3, [pc, #56]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	f003 030c 	and.w	r3, r3, #12
 800241c:	2b0c      	cmp	r3, #12
 800241e:	f000 8083 	beq.w	8002528 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	69db      	ldr	r3, [r3, #28]
 8002426:	2b02      	cmp	r3, #2
 8002428:	d15e      	bne.n	80024e8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800242a:	4b09      	ldr	r3, [pc, #36]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a08      	ldr	r2, [pc, #32]	@ (8002450 <HAL_RCC_OscConfig+0x4b8>)
 8002430:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002434:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002436:	f7ff f985 	bl	8001744 <HAL_GetTick>
 800243a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800243c:	e00c      	b.n	8002458 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800243e:	f7ff f981 	bl	8001744 <HAL_GetTick>
 8002442:	4602      	mov	r2, r0
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	2b02      	cmp	r3, #2
 800244a:	d905      	bls.n	8002458 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800244c:	2303      	movs	r3, #3
 800244e:	e0ab      	b.n	80025a8 <HAL_RCC_OscConfig+0x610>
 8002450:	40021000 	.word	0x40021000
 8002454:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002458:	4b55      	ldr	r3, [pc, #340]	@ (80025b0 <HAL_RCC_OscConfig+0x618>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002460:	2b00      	cmp	r3, #0
 8002462:	d1ec      	bne.n	800243e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002464:	4b52      	ldr	r3, [pc, #328]	@ (80025b0 <HAL_RCC_OscConfig+0x618>)
 8002466:	68da      	ldr	r2, [r3, #12]
 8002468:	4b52      	ldr	r3, [pc, #328]	@ (80025b4 <HAL_RCC_OscConfig+0x61c>)
 800246a:	4013      	ands	r3, r2
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	6a11      	ldr	r1, [r2, #32]
 8002470:	687a      	ldr	r2, [r7, #4]
 8002472:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002474:	3a01      	subs	r2, #1
 8002476:	0112      	lsls	r2, r2, #4
 8002478:	4311      	orrs	r1, r2
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800247e:	0212      	lsls	r2, r2, #8
 8002480:	4311      	orrs	r1, r2
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002486:	0852      	lsrs	r2, r2, #1
 8002488:	3a01      	subs	r2, #1
 800248a:	0552      	lsls	r2, r2, #21
 800248c:	4311      	orrs	r1, r2
 800248e:	687a      	ldr	r2, [r7, #4]
 8002490:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002492:	0852      	lsrs	r2, r2, #1
 8002494:	3a01      	subs	r2, #1
 8002496:	0652      	lsls	r2, r2, #25
 8002498:	4311      	orrs	r1, r2
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800249e:	06d2      	lsls	r2, r2, #27
 80024a0:	430a      	orrs	r2, r1
 80024a2:	4943      	ldr	r1, [pc, #268]	@ (80025b0 <HAL_RCC_OscConfig+0x618>)
 80024a4:	4313      	orrs	r3, r2
 80024a6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024a8:	4b41      	ldr	r3, [pc, #260]	@ (80025b0 <HAL_RCC_OscConfig+0x618>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a40      	ldr	r2, [pc, #256]	@ (80025b0 <HAL_RCC_OscConfig+0x618>)
 80024ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80024b2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80024b4:	4b3e      	ldr	r3, [pc, #248]	@ (80025b0 <HAL_RCC_OscConfig+0x618>)
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	4a3d      	ldr	r2, [pc, #244]	@ (80025b0 <HAL_RCC_OscConfig+0x618>)
 80024ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80024be:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c0:	f7ff f940 	bl	8001744 <HAL_GetTick>
 80024c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024c6:	e008      	b.n	80024da <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024c8:	f7ff f93c 	bl	8001744 <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	2b02      	cmp	r3, #2
 80024d4:	d901      	bls.n	80024da <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80024d6:	2303      	movs	r3, #3
 80024d8:	e066      	b.n	80025a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024da:	4b35      	ldr	r3, [pc, #212]	@ (80025b0 <HAL_RCC_OscConfig+0x618>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d0f0      	beq.n	80024c8 <HAL_RCC_OscConfig+0x530>
 80024e6:	e05e      	b.n	80025a6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024e8:	4b31      	ldr	r3, [pc, #196]	@ (80025b0 <HAL_RCC_OscConfig+0x618>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a30      	ldr	r2, [pc, #192]	@ (80025b0 <HAL_RCC_OscConfig+0x618>)
 80024ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80024f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024f4:	f7ff f926 	bl	8001744 <HAL_GetTick>
 80024f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024fa:	e008      	b.n	800250e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024fc:	f7ff f922 	bl	8001744 <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b02      	cmp	r3, #2
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e04c      	b.n	80025a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800250e:	4b28      	ldr	r3, [pc, #160]	@ (80025b0 <HAL_RCC_OscConfig+0x618>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d1f0      	bne.n	80024fc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800251a:	4b25      	ldr	r3, [pc, #148]	@ (80025b0 <HAL_RCC_OscConfig+0x618>)
 800251c:	68da      	ldr	r2, [r3, #12]
 800251e:	4924      	ldr	r1, [pc, #144]	@ (80025b0 <HAL_RCC_OscConfig+0x618>)
 8002520:	4b25      	ldr	r3, [pc, #148]	@ (80025b8 <HAL_RCC_OscConfig+0x620>)
 8002522:	4013      	ands	r3, r2
 8002524:	60cb      	str	r3, [r1, #12]
 8002526:	e03e      	b.n	80025a6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	69db      	ldr	r3, [r3, #28]
 800252c:	2b01      	cmp	r3, #1
 800252e:	d101      	bne.n	8002534 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e039      	b.n	80025a8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002534:	4b1e      	ldr	r3, [pc, #120]	@ (80025b0 <HAL_RCC_OscConfig+0x618>)
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	f003 0203 	and.w	r2, r3, #3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6a1b      	ldr	r3, [r3, #32]
 8002544:	429a      	cmp	r2, r3
 8002546:	d12c      	bne.n	80025a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002552:	3b01      	subs	r3, #1
 8002554:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002556:	429a      	cmp	r2, r3
 8002558:	d123      	bne.n	80025a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002564:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002566:	429a      	cmp	r2, r3
 8002568:	d11b      	bne.n	80025a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002574:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002576:	429a      	cmp	r2, r3
 8002578:	d113      	bne.n	80025a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002584:	085b      	lsrs	r3, r3, #1
 8002586:	3b01      	subs	r3, #1
 8002588:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800258a:	429a      	cmp	r2, r3
 800258c:	d109      	bne.n	80025a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002598:	085b      	lsrs	r3, r3, #1
 800259a:	3b01      	subs	r3, #1
 800259c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800259e:	429a      	cmp	r2, r3
 80025a0:	d001      	beq.n	80025a6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e000      	b.n	80025a8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80025a6:	2300      	movs	r3, #0
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3720      	adds	r7, #32
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	40021000 	.word	0x40021000
 80025b4:	019f800c 	.word	0x019f800c
 80025b8:	feeefffc 	.word	0xfeeefffc

080025bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b086      	sub	sp, #24
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80025c6:	2300      	movs	r3, #0
 80025c8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d101      	bne.n	80025d4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e11e      	b.n	8002812 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025d4:	4b91      	ldr	r3, [pc, #580]	@ (800281c <HAL_RCC_ClockConfig+0x260>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 030f 	and.w	r3, r3, #15
 80025dc:	683a      	ldr	r2, [r7, #0]
 80025de:	429a      	cmp	r2, r3
 80025e0:	d910      	bls.n	8002604 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025e2:	4b8e      	ldr	r3, [pc, #568]	@ (800281c <HAL_RCC_ClockConfig+0x260>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f023 020f 	bic.w	r2, r3, #15
 80025ea:	498c      	ldr	r1, [pc, #560]	@ (800281c <HAL_RCC_ClockConfig+0x260>)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025f2:	4b8a      	ldr	r3, [pc, #552]	@ (800281c <HAL_RCC_ClockConfig+0x260>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 030f 	and.w	r3, r3, #15
 80025fa:	683a      	ldr	r2, [r7, #0]
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d001      	beq.n	8002604 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e106      	b.n	8002812 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 0301 	and.w	r3, r3, #1
 800260c:	2b00      	cmp	r3, #0
 800260e:	d073      	beq.n	80026f8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	2b03      	cmp	r3, #3
 8002616:	d129      	bne.n	800266c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002618:	4b81      	ldr	r3, [pc, #516]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002620:	2b00      	cmp	r3, #0
 8002622:	d101      	bne.n	8002628 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	e0f4      	b.n	8002812 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002628:	f000 f99e 	bl	8002968 <RCC_GetSysClockFreqFromPLLSource>
 800262c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	4a7c      	ldr	r2, [pc, #496]	@ (8002824 <HAL_RCC_ClockConfig+0x268>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d93f      	bls.n	80026b6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002636:	4b7a      	ldr	r3, [pc, #488]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d009      	beq.n	8002656 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800264a:	2b00      	cmp	r3, #0
 800264c:	d033      	beq.n	80026b6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002652:	2b00      	cmp	r3, #0
 8002654:	d12f      	bne.n	80026b6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002656:	4b72      	ldr	r3, [pc, #456]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800265e:	4a70      	ldr	r2, [pc, #448]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 8002660:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002664:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002666:	2380      	movs	r3, #128	@ 0x80
 8002668:	617b      	str	r3, [r7, #20]
 800266a:	e024      	b.n	80026b6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	2b02      	cmp	r3, #2
 8002672:	d107      	bne.n	8002684 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002674:	4b6a      	ldr	r3, [pc, #424]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d109      	bne.n	8002694 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e0c6      	b.n	8002812 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002684:	4b66      	ldr	r3, [pc, #408]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800268c:	2b00      	cmp	r3, #0
 800268e:	d101      	bne.n	8002694 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	e0be      	b.n	8002812 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002694:	f000 f8ce 	bl	8002834 <HAL_RCC_GetSysClockFreq>
 8002698:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	4a61      	ldr	r2, [pc, #388]	@ (8002824 <HAL_RCC_ClockConfig+0x268>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d909      	bls.n	80026b6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80026a2:	4b5f      	ldr	r3, [pc, #380]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80026aa:	4a5d      	ldr	r2, [pc, #372]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 80026ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80026b0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80026b2:	2380      	movs	r3, #128	@ 0x80
 80026b4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80026b6:	4b5a      	ldr	r3, [pc, #360]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	f023 0203 	bic.w	r2, r3, #3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	4957      	ldr	r1, [pc, #348]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 80026c4:	4313      	orrs	r3, r2
 80026c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026c8:	f7ff f83c 	bl	8001744 <HAL_GetTick>
 80026cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026ce:	e00a      	b.n	80026e6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026d0:	f7ff f838 	bl	8001744 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026de:	4293      	cmp	r3, r2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e095      	b.n	8002812 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026e6:	4b4e      	ldr	r3, [pc, #312]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	f003 020c 	and.w	r2, r3, #12
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d1eb      	bne.n	80026d0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 0302 	and.w	r3, r3, #2
 8002700:	2b00      	cmp	r3, #0
 8002702:	d023      	beq.n	800274c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 0304 	and.w	r3, r3, #4
 800270c:	2b00      	cmp	r3, #0
 800270e:	d005      	beq.n	800271c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002710:	4b43      	ldr	r3, [pc, #268]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	4a42      	ldr	r2, [pc, #264]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 8002716:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800271a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0308 	and.w	r3, r3, #8
 8002724:	2b00      	cmp	r3, #0
 8002726:	d007      	beq.n	8002738 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002728:	4b3d      	ldr	r3, [pc, #244]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002730:	4a3b      	ldr	r2, [pc, #236]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 8002732:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002736:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002738:	4b39      	ldr	r3, [pc, #228]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	4936      	ldr	r1, [pc, #216]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 8002746:	4313      	orrs	r3, r2
 8002748:	608b      	str	r3, [r1, #8]
 800274a:	e008      	b.n	800275e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	2b80      	cmp	r3, #128	@ 0x80
 8002750:	d105      	bne.n	800275e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002752:	4b33      	ldr	r3, [pc, #204]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	4a32      	ldr	r2, [pc, #200]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 8002758:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800275c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800275e:	4b2f      	ldr	r3, [pc, #188]	@ (800281c <HAL_RCC_ClockConfig+0x260>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 030f 	and.w	r3, r3, #15
 8002766:	683a      	ldr	r2, [r7, #0]
 8002768:	429a      	cmp	r2, r3
 800276a:	d21d      	bcs.n	80027a8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800276c:	4b2b      	ldr	r3, [pc, #172]	@ (800281c <HAL_RCC_ClockConfig+0x260>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f023 020f 	bic.w	r2, r3, #15
 8002774:	4929      	ldr	r1, [pc, #164]	@ (800281c <HAL_RCC_ClockConfig+0x260>)
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	4313      	orrs	r3, r2
 800277a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800277c:	f7fe ffe2 	bl	8001744 <HAL_GetTick>
 8002780:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002782:	e00a      	b.n	800279a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002784:	f7fe ffde 	bl	8001744 <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002792:	4293      	cmp	r3, r2
 8002794:	d901      	bls.n	800279a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002796:	2303      	movs	r3, #3
 8002798:	e03b      	b.n	8002812 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800279a:	4b20      	ldr	r3, [pc, #128]	@ (800281c <HAL_RCC_ClockConfig+0x260>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 030f 	and.w	r3, r3, #15
 80027a2:	683a      	ldr	r2, [r7, #0]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d1ed      	bne.n	8002784 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0304 	and.w	r3, r3, #4
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d008      	beq.n	80027c6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	4917      	ldr	r1, [pc, #92]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 80027c2:	4313      	orrs	r3, r2
 80027c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0308 	and.w	r3, r3, #8
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d009      	beq.n	80027e6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027d2:	4b13      	ldr	r3, [pc, #76]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	691b      	ldr	r3, [r3, #16]
 80027de:	00db      	lsls	r3, r3, #3
 80027e0:	490f      	ldr	r1, [pc, #60]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 80027e2:	4313      	orrs	r3, r2
 80027e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80027e6:	f000 f825 	bl	8002834 <HAL_RCC_GetSysClockFreq>
 80027ea:	4602      	mov	r2, r0
 80027ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002820 <HAL_RCC_ClockConfig+0x264>)
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	091b      	lsrs	r3, r3, #4
 80027f2:	f003 030f 	and.w	r3, r3, #15
 80027f6:	490c      	ldr	r1, [pc, #48]	@ (8002828 <HAL_RCC_ClockConfig+0x26c>)
 80027f8:	5ccb      	ldrb	r3, [r1, r3]
 80027fa:	f003 031f 	and.w	r3, r3, #31
 80027fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002802:	4a0a      	ldr	r2, [pc, #40]	@ (800282c <HAL_RCC_ClockConfig+0x270>)
 8002804:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002806:	4b0a      	ldr	r3, [pc, #40]	@ (8002830 <HAL_RCC_ClockConfig+0x274>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4618      	mov	r0, r3
 800280c:	f7fe ff4e 	bl	80016ac <HAL_InitTick>
 8002810:	4603      	mov	r3, r0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3718      	adds	r7, #24
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	40022000 	.word	0x40022000
 8002820:	40021000 	.word	0x40021000
 8002824:	04c4b400 	.word	0x04c4b400
 8002828:	08005e60 	.word	0x08005e60
 800282c:	20000000 	.word	0x20000000
 8002830:	20000004 	.word	0x20000004

08002834 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002834:	b480      	push	{r7}
 8002836:	b087      	sub	sp, #28
 8002838:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800283a:	4b2c      	ldr	r3, [pc, #176]	@ (80028ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	f003 030c 	and.w	r3, r3, #12
 8002842:	2b04      	cmp	r3, #4
 8002844:	d102      	bne.n	800284c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002846:	4b2a      	ldr	r3, [pc, #168]	@ (80028f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002848:	613b      	str	r3, [r7, #16]
 800284a:	e047      	b.n	80028dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800284c:	4b27      	ldr	r3, [pc, #156]	@ (80028ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	f003 030c 	and.w	r3, r3, #12
 8002854:	2b08      	cmp	r3, #8
 8002856:	d102      	bne.n	800285e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002858:	4b26      	ldr	r3, [pc, #152]	@ (80028f4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800285a:	613b      	str	r3, [r7, #16]
 800285c:	e03e      	b.n	80028dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800285e:	4b23      	ldr	r3, [pc, #140]	@ (80028ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	f003 030c 	and.w	r3, r3, #12
 8002866:	2b0c      	cmp	r3, #12
 8002868:	d136      	bne.n	80028d8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800286a:	4b20      	ldr	r3, [pc, #128]	@ (80028ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	f003 0303 	and.w	r3, r3, #3
 8002872:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002874:	4b1d      	ldr	r3, [pc, #116]	@ (80028ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	091b      	lsrs	r3, r3, #4
 800287a:	f003 030f 	and.w	r3, r3, #15
 800287e:	3301      	adds	r3, #1
 8002880:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	2b03      	cmp	r3, #3
 8002886:	d10c      	bne.n	80028a2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002888:	4a1a      	ldr	r2, [pc, #104]	@ (80028f4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002890:	4a16      	ldr	r2, [pc, #88]	@ (80028ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002892:	68d2      	ldr	r2, [r2, #12]
 8002894:	0a12      	lsrs	r2, r2, #8
 8002896:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800289a:	fb02 f303 	mul.w	r3, r2, r3
 800289e:	617b      	str	r3, [r7, #20]
      break;
 80028a0:	e00c      	b.n	80028bc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80028a2:	4a13      	ldr	r2, [pc, #76]	@ (80028f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80028aa:	4a10      	ldr	r2, [pc, #64]	@ (80028ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80028ac:	68d2      	ldr	r2, [r2, #12]
 80028ae:	0a12      	lsrs	r2, r2, #8
 80028b0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80028b4:	fb02 f303 	mul.w	r3, r2, r3
 80028b8:	617b      	str	r3, [r7, #20]
      break;
 80028ba:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80028bc:	4b0b      	ldr	r3, [pc, #44]	@ (80028ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	0e5b      	lsrs	r3, r3, #25
 80028c2:	f003 0303 	and.w	r3, r3, #3
 80028c6:	3301      	adds	r3, #1
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80028cc:	697a      	ldr	r2, [r7, #20]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80028d4:	613b      	str	r3, [r7, #16]
 80028d6:	e001      	b.n	80028dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80028d8:	2300      	movs	r3, #0
 80028da:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80028dc:	693b      	ldr	r3, [r7, #16]
}
 80028de:	4618      	mov	r0, r3
 80028e0:	371c      	adds	r7, #28
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	40021000 	.word	0x40021000
 80028f0:	00f42400 	.word	0x00f42400
 80028f4:	007a1200 	.word	0x007a1200

080028f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028fc:	4b03      	ldr	r3, [pc, #12]	@ (800290c <HAL_RCC_GetHCLKFreq+0x14>)
 80028fe:	681b      	ldr	r3, [r3, #0]
}
 8002900:	4618      	mov	r0, r3
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	20000000 	.word	0x20000000

08002910 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002914:	f7ff fff0 	bl	80028f8 <HAL_RCC_GetHCLKFreq>
 8002918:	4602      	mov	r2, r0
 800291a:	4b06      	ldr	r3, [pc, #24]	@ (8002934 <HAL_RCC_GetPCLK1Freq+0x24>)
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	0a1b      	lsrs	r3, r3, #8
 8002920:	f003 0307 	and.w	r3, r3, #7
 8002924:	4904      	ldr	r1, [pc, #16]	@ (8002938 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002926:	5ccb      	ldrb	r3, [r1, r3]
 8002928:	f003 031f 	and.w	r3, r3, #31
 800292c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002930:	4618      	mov	r0, r3
 8002932:	bd80      	pop	{r7, pc}
 8002934:	40021000 	.word	0x40021000
 8002938:	08005e70 	.word	0x08005e70

0800293c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002940:	f7ff ffda 	bl	80028f8 <HAL_RCC_GetHCLKFreq>
 8002944:	4602      	mov	r2, r0
 8002946:	4b06      	ldr	r3, [pc, #24]	@ (8002960 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	0adb      	lsrs	r3, r3, #11
 800294c:	f003 0307 	and.w	r3, r3, #7
 8002950:	4904      	ldr	r1, [pc, #16]	@ (8002964 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002952:	5ccb      	ldrb	r3, [r1, r3]
 8002954:	f003 031f 	and.w	r3, r3, #31
 8002958:	fa22 f303 	lsr.w	r3, r2, r3
}
 800295c:	4618      	mov	r0, r3
 800295e:	bd80      	pop	{r7, pc}
 8002960:	40021000 	.word	0x40021000
 8002964:	08005e70 	.word	0x08005e70

08002968 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002968:	b480      	push	{r7}
 800296a:	b087      	sub	sp, #28
 800296c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800296e:	4b1e      	ldr	r3, [pc, #120]	@ (80029e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	f003 0303 	and.w	r3, r3, #3
 8002976:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002978:	4b1b      	ldr	r3, [pc, #108]	@ (80029e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	091b      	lsrs	r3, r3, #4
 800297e:	f003 030f 	and.w	r3, r3, #15
 8002982:	3301      	adds	r3, #1
 8002984:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	2b03      	cmp	r3, #3
 800298a:	d10c      	bne.n	80029a6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800298c:	4a17      	ldr	r2, [pc, #92]	@ (80029ec <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	fbb2 f3f3 	udiv	r3, r2, r3
 8002994:	4a14      	ldr	r2, [pc, #80]	@ (80029e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002996:	68d2      	ldr	r2, [r2, #12]
 8002998:	0a12      	lsrs	r2, r2, #8
 800299a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800299e:	fb02 f303 	mul.w	r3, r2, r3
 80029a2:	617b      	str	r3, [r7, #20]
    break;
 80029a4:	e00c      	b.n	80029c0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80029a6:	4a12      	ldr	r2, [pc, #72]	@ (80029f0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80029ae:	4a0e      	ldr	r2, [pc, #56]	@ (80029e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80029b0:	68d2      	ldr	r2, [r2, #12]
 80029b2:	0a12      	lsrs	r2, r2, #8
 80029b4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80029b8:	fb02 f303 	mul.w	r3, r2, r3
 80029bc:	617b      	str	r3, [r7, #20]
    break;
 80029be:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80029c0:	4b09      	ldr	r3, [pc, #36]	@ (80029e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80029c2:	68db      	ldr	r3, [r3, #12]
 80029c4:	0e5b      	lsrs	r3, r3, #25
 80029c6:	f003 0303 	and.w	r3, r3, #3
 80029ca:	3301      	adds	r3, #1
 80029cc:	005b      	lsls	r3, r3, #1
 80029ce:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80029d0:	697a      	ldr	r2, [r7, #20]
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80029d8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80029da:	687b      	ldr	r3, [r7, #4]
}
 80029dc:	4618      	mov	r0, r3
 80029de:	371c      	adds	r7, #28
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr
 80029e8:	40021000 	.word	0x40021000
 80029ec:	007a1200 	.word	0x007a1200
 80029f0:	00f42400 	.word	0x00f42400

080029f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b086      	sub	sp, #24
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80029fc:	2300      	movs	r3, #0
 80029fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002a00:	2300      	movs	r3, #0
 8002a02:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	f000 8098 	beq.w	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a12:	2300      	movs	r3, #0
 8002a14:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a16:	4b43      	ldr	r3, [pc, #268]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d10d      	bne.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a22:	4b40      	ldr	r3, [pc, #256]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a26:	4a3f      	ldr	r2, [pc, #252]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a2e:	4b3d      	ldr	r3, [pc, #244]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a36:	60bb      	str	r3, [r7, #8]
 8002a38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a3e:	4b3a      	ldr	r3, [pc, #232]	@ (8002b28 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a39      	ldr	r2, [pc, #228]	@ (8002b28 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002a44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a48:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002a4a:	f7fe fe7b 	bl	8001744 <HAL_GetTick>
 8002a4e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a50:	e009      	b.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a52:	f7fe fe77 	bl	8001744 <HAL_GetTick>
 8002a56:	4602      	mov	r2, r0
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	1ad3      	subs	r3, r2, r3
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d902      	bls.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002a60:	2303      	movs	r3, #3
 8002a62:	74fb      	strb	r3, [r7, #19]
        break;
 8002a64:	e005      	b.n	8002a72 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a66:	4b30      	ldr	r3, [pc, #192]	@ (8002b28 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d0ef      	beq.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002a72:	7cfb      	ldrb	r3, [r7, #19]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d159      	bne.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002a78:	4b2a      	ldr	r3, [pc, #168]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a82:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d01e      	beq.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8e:	697a      	ldr	r2, [r7, #20]
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d019      	beq.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002a94:	4b23      	ldr	r3, [pc, #140]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a9e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002aa0:	4b20      	ldr	r3, [pc, #128]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002aa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aa6:	4a1f      	ldr	r2, [pc, #124]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002aa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002aac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ab0:	4b1c      	ldr	r3, [pc, #112]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ab6:	4a1b      	ldr	r2, [pc, #108]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ab8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002abc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ac0:	4a18      	ldr	r2, [pc, #96]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	f003 0301 	and.w	r3, r3, #1
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d016      	beq.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ad2:	f7fe fe37 	bl	8001744 <HAL_GetTick>
 8002ad6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ad8:	e00b      	b.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ada:	f7fe fe33 	bl	8001744 <HAL_GetTick>
 8002ade:	4602      	mov	r2, r0
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	1ad3      	subs	r3, r2, r3
 8002ae4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d902      	bls.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002aec:	2303      	movs	r3, #3
 8002aee:	74fb      	strb	r3, [r7, #19]
            break;
 8002af0:	e006      	b.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002af2:	4b0c      	ldr	r3, [pc, #48]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002af8:	f003 0302 	and.w	r3, r3, #2
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d0ec      	beq.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002b00:	7cfb      	ldrb	r3, [r7, #19]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d10b      	bne.n	8002b1e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b06:	4b07      	ldr	r3, [pc, #28]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b0c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b14:	4903      	ldr	r1, [pc, #12]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b16:	4313      	orrs	r3, r2
 8002b18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002b1c:	e008      	b.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002b1e:	7cfb      	ldrb	r3, [r7, #19]
 8002b20:	74bb      	strb	r3, [r7, #18]
 8002b22:	e005      	b.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002b24:	40021000 	.word	0x40021000
 8002b28:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b2c:	7cfb      	ldrb	r3, [r7, #19]
 8002b2e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b30:	7c7b      	ldrb	r3, [r7, #17]
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d105      	bne.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b36:	4ba6      	ldr	r3, [pc, #664]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b3a:	4aa5      	ldr	r2, [pc, #660]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b40:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0301 	and.w	r3, r3, #1
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d00a      	beq.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b4e:	4ba0      	ldr	r3, [pc, #640]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b54:	f023 0203 	bic.w	r2, r3, #3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	499c      	ldr	r1, [pc, #624]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0302 	and.w	r3, r3, #2
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d00a      	beq.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b70:	4b97      	ldr	r3, [pc, #604]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b76:	f023 020c 	bic.w	r2, r3, #12
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	4994      	ldr	r1, [pc, #592]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b80:	4313      	orrs	r3, r2
 8002b82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 0304 	and.w	r3, r3, #4
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d00a      	beq.n	8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002b92:	4b8f      	ldr	r3, [pc, #572]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b98:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	498b      	ldr	r1, [pc, #556]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0308 	and.w	r3, r3, #8
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d00a      	beq.n	8002bca <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002bb4:	4b86      	ldr	r3, [pc, #536]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	691b      	ldr	r3, [r3, #16]
 8002bc2:	4983      	ldr	r1, [pc, #524]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 0320 	and.w	r3, r3, #32
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d00a      	beq.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002bd6:	4b7e      	ldr	r3, [pc, #504]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002bd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bdc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	695b      	ldr	r3, [r3, #20]
 8002be4:	497a      	ldr	r1, [pc, #488]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002be6:	4313      	orrs	r3, r2
 8002be8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d00a      	beq.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002bf8:	4b75      	ldr	r3, [pc, #468]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bfe:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	699b      	ldr	r3, [r3, #24]
 8002c06:	4972      	ldr	r1, [pc, #456]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d00a      	beq.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002c1a:	4b6d      	ldr	r3, [pc, #436]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c20:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	69db      	ldr	r3, [r3, #28]
 8002c28:	4969      	ldr	r1, [pc, #420]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d00a      	beq.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002c3c:	4b64      	ldr	r3, [pc, #400]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c42:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a1b      	ldr	r3, [r3, #32]
 8002c4a:	4961      	ldr	r1, [pc, #388]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d00a      	beq.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002c5e:	4b5c      	ldr	r3, [pc, #368]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c64:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c6c:	4958      	ldr	r1, [pc, #352]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d015      	beq.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c80:	4b53      	ldr	r3, [pc, #332]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c86:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c8e:	4950      	ldr	r1, [pc, #320]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c90:	4313      	orrs	r3, r2
 8002c92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002c9e:	d105      	bne.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ca0:	4b4b      	ldr	r3, [pc, #300]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	4a4a      	ldr	r2, [pc, #296]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ca6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002caa:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d015      	beq.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002cb8:	4b45      	ldr	r3, [pc, #276]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cbe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc6:	4942      	ldr	r1, [pc, #264]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cd2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002cd6:	d105      	bne.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002cd8:	4b3d      	ldr	r3, [pc, #244]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	4a3c      	ldr	r2, [pc, #240]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cde:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ce2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d015      	beq.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002cf0:	4b37      	ldr	r3, [pc, #220]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cf6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cfe:	4934      	ldr	r1, [pc, #208]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d00:	4313      	orrs	r3, r2
 8002d02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d0e:	d105      	bne.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d10:	4b2f      	ldr	r3, [pc, #188]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	4a2e      	ldr	r2, [pc, #184]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d1a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d015      	beq.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d28:	4b29      	ldr	r3, [pc, #164]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d2e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d36:	4926      	ldr	r1, [pc, #152]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d46:	d105      	bne.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d48:	4b21      	ldr	r3, [pc, #132]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	4a20      	ldr	r2, [pc, #128]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d52:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d015      	beq.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002d60:	4b1b      	ldr	r3, [pc, #108]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d66:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d6e:	4918      	ldr	r1, [pc, #96]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d70:	4313      	orrs	r3, r2
 8002d72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d7e:	d105      	bne.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d80:	4b13      	ldr	r3, [pc, #76]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	4a12      	ldr	r2, [pc, #72]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d8a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d015      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002d98:	4b0d      	ldr	r3, [pc, #52]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d9e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002da6:	490a      	ldr	r1, [pc, #40]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002da8:	4313      	orrs	r3, r2
 8002daa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002db2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002db6:	d105      	bne.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002db8:	4b05      	ldr	r3, [pc, #20]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	4a04      	ldr	r2, [pc, #16]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dbe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dc2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002dc4:	7cbb      	ldrb	r3, [r7, #18]
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3718      	adds	r7, #24
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	40021000 	.word	0x40021000

08002dd4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d101      	bne.n	8002de6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e042      	b.n	8002e6c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d106      	bne.n	8002dfe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2200      	movs	r2, #0
 8002df4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002df8:	6878      	ldr	r0, [r7, #4]
 8002dfa:	f7fe fa73 	bl	80012e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2224      	movs	r2, #36	@ 0x24
 8002e02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 0201 	bic.w	r2, r2, #1
 8002e14:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d002      	beq.n	8002e24 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f000 ff12 	bl	8003c48 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e24:	6878      	ldr	r0, [r7, #4]
 8002e26:	f000 fc43 	bl	80036b0 <UART_SetConfig>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d101      	bne.n	8002e34 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e01b      	b.n	8002e6c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	685a      	ldr	r2, [r3, #4]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	689a      	ldr	r2, [r3, #8]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e52:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f042 0201 	orr.w	r2, r2, #1
 8002e62:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f000 ff91 	bl	8003d8c <UART_CheckIdleState>
 8002e6a:	4603      	mov	r3, r0
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3708      	adds	r7, #8
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b08a      	sub	sp, #40	@ 0x28
 8002e78:	af02      	add	r7, sp, #8
 8002e7a:	60f8      	str	r0, [r7, #12]
 8002e7c:	60b9      	str	r1, [r7, #8]
 8002e7e:	603b      	str	r3, [r7, #0]
 8002e80:	4613      	mov	r3, r2
 8002e82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e8a:	2b20      	cmp	r3, #32
 8002e8c:	d17b      	bne.n	8002f86 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d002      	beq.n	8002e9a <HAL_UART_Transmit+0x26>
 8002e94:	88fb      	ldrh	r3, [r7, #6]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d101      	bne.n	8002e9e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e074      	b.n	8002f88 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2221      	movs	r2, #33	@ 0x21
 8002eaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002eae:	f7fe fc49 	bl	8001744 <HAL_GetTick>
 8002eb2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	88fa      	ldrh	r2, [r7, #6]
 8002eb8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	88fa      	ldrh	r2, [r7, #6]
 8002ec0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ecc:	d108      	bne.n	8002ee0 <HAL_UART_Transmit+0x6c>
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	691b      	ldr	r3, [r3, #16]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d104      	bne.n	8002ee0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	61bb      	str	r3, [r7, #24]
 8002ede:	e003      	b.n	8002ee8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002ee8:	e030      	b.n	8002f4c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	2180      	movs	r1, #128	@ 0x80
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f000 fff3 	bl	8003ee0 <UART_WaitOnFlagUntilTimeout>
 8002efa:	4603      	mov	r3, r0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d005      	beq.n	8002f0c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2220      	movs	r2, #32
 8002f04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e03d      	b.n	8002f88 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d10b      	bne.n	8002f2a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f12:	69bb      	ldr	r3, [r7, #24]
 8002f14:	881b      	ldrh	r3, [r3, #0]
 8002f16:	461a      	mov	r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f20:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	3302      	adds	r3, #2
 8002f26:	61bb      	str	r3, [r7, #24]
 8002f28:	e007      	b.n	8002f3a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	781a      	ldrb	r2, [r3, #0]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	3301      	adds	r3, #1
 8002f38:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	3b01      	subs	r3, #1
 8002f44:	b29a      	uxth	r2, r3
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d1c8      	bne.n	8002eea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	9300      	str	r3, [sp, #0]
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	2140      	movs	r1, #64	@ 0x40
 8002f62:	68f8      	ldr	r0, [r7, #12]
 8002f64:	f000 ffbc 	bl	8003ee0 <UART_WaitOnFlagUntilTimeout>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d005      	beq.n	8002f7a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2220      	movs	r2, #32
 8002f72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8002f76:	2303      	movs	r3, #3
 8002f78:	e006      	b.n	8002f88 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2220      	movs	r2, #32
 8002f7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8002f82:	2300      	movs	r3, #0
 8002f84:	e000      	b.n	8002f88 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8002f86:	2302      	movs	r3, #2
  }
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3720      	adds	r7, #32
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b08a      	sub	sp, #40	@ 0x28
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	60f8      	str	r0, [r7, #12]
 8002f98:	60b9      	str	r1, [r7, #8]
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fa4:	2b20      	cmp	r3, #32
 8002fa6:	d137      	bne.n	8003018 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d002      	beq.n	8002fb4 <HAL_UART_Receive_IT+0x24>
 8002fae:	88fb      	ldrh	r3, [r7, #6]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d101      	bne.n	8002fb8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e030      	b.n	800301a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a18      	ldr	r2, [pc, #96]	@ (8003024 <HAL_UART_Receive_IT+0x94>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d01f      	beq.n	8003008 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d018      	beq.n	8003008 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	e853 3f00 	ldrex	r3, [r3]
 8002fe2:	613b      	str	r3, [r7, #16]
   return(result);
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002fea:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	461a      	mov	r2, r3
 8002ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff4:	623b      	str	r3, [r7, #32]
 8002ff6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ff8:	69f9      	ldr	r1, [r7, #28]
 8002ffa:	6a3a      	ldr	r2, [r7, #32]
 8002ffc:	e841 2300 	strex	r3, r2, [r1]
 8003000:	61bb      	str	r3, [r7, #24]
   return(result);
 8003002:	69bb      	ldr	r3, [r7, #24]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d1e6      	bne.n	8002fd6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003008:	88fb      	ldrh	r3, [r7, #6]
 800300a:	461a      	mov	r2, r3
 800300c:	68b9      	ldr	r1, [r7, #8]
 800300e:	68f8      	ldr	r0, [r7, #12]
 8003010:	f000 ffd4 	bl	8003fbc <UART_Start_Receive_IT>
 8003014:	4603      	mov	r3, r0
 8003016:	e000      	b.n	800301a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003018:	2302      	movs	r3, #2
  }
}
 800301a:	4618      	mov	r0, r3
 800301c:	3728      	adds	r7, #40	@ 0x28
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	40008000 	.word	0x40008000

08003028 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b0ba      	sub	sp, #232	@ 0xe8
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	69db      	ldr	r3, [r3, #28]
 8003036:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800304e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003052:	f640 030f 	movw	r3, #2063	@ 0x80f
 8003056:	4013      	ands	r3, r2
 8003058:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800305c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003060:	2b00      	cmp	r3, #0
 8003062:	d11b      	bne.n	800309c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003064:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003068:	f003 0320 	and.w	r3, r3, #32
 800306c:	2b00      	cmp	r3, #0
 800306e:	d015      	beq.n	800309c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003070:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003074:	f003 0320 	and.w	r3, r3, #32
 8003078:	2b00      	cmp	r3, #0
 800307a:	d105      	bne.n	8003088 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800307c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003080:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d009      	beq.n	800309c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800308c:	2b00      	cmp	r3, #0
 800308e:	f000 82e3 	beq.w	8003658 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	4798      	blx	r3
      }
      return;
 800309a:	e2dd      	b.n	8003658 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800309c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	f000 8123 	beq.w	80032ec <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80030a6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80030aa:	4b8d      	ldr	r3, [pc, #564]	@ (80032e0 <HAL_UART_IRQHandler+0x2b8>)
 80030ac:	4013      	ands	r3, r2
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d106      	bne.n	80030c0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80030b2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80030b6:	4b8b      	ldr	r3, [pc, #556]	@ (80032e4 <HAL_UART_IRQHandler+0x2bc>)
 80030b8:	4013      	ands	r3, r2
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	f000 8116 	beq.w	80032ec <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80030c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030c4:	f003 0301 	and.w	r3, r3, #1
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d011      	beq.n	80030f0 <HAL_UART_IRQHandler+0xc8>
 80030cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d00b      	beq.n	80030f0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2201      	movs	r2, #1
 80030de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030e6:	f043 0201 	orr.w	r2, r3, #1
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80030f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030f4:	f003 0302 	and.w	r3, r3, #2
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d011      	beq.n	8003120 <HAL_UART_IRQHandler+0xf8>
 80030fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003100:	f003 0301 	and.w	r3, r3, #1
 8003104:	2b00      	cmp	r3, #0
 8003106:	d00b      	beq.n	8003120 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2202      	movs	r2, #2
 800310e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003116:	f043 0204 	orr.w	r2, r3, #4
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003124:	f003 0304 	and.w	r3, r3, #4
 8003128:	2b00      	cmp	r3, #0
 800312a:	d011      	beq.n	8003150 <HAL_UART_IRQHandler+0x128>
 800312c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003130:	f003 0301 	and.w	r3, r3, #1
 8003134:	2b00      	cmp	r3, #0
 8003136:	d00b      	beq.n	8003150 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	2204      	movs	r2, #4
 800313e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003146:	f043 0202 	orr.w	r2, r3, #2
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003150:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003154:	f003 0308 	and.w	r3, r3, #8
 8003158:	2b00      	cmp	r3, #0
 800315a:	d017      	beq.n	800318c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800315c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003160:	f003 0320 	and.w	r3, r3, #32
 8003164:	2b00      	cmp	r3, #0
 8003166:	d105      	bne.n	8003174 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8003168:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800316c:	4b5c      	ldr	r3, [pc, #368]	@ (80032e0 <HAL_UART_IRQHandler+0x2b8>)
 800316e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003170:	2b00      	cmp	r3, #0
 8003172:	d00b      	beq.n	800318c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	2208      	movs	r2, #8
 800317a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003182:	f043 0208 	orr.w	r2, r3, #8
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800318c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003190:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003194:	2b00      	cmp	r3, #0
 8003196:	d012      	beq.n	80031be <HAL_UART_IRQHandler+0x196>
 8003198:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800319c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d00c      	beq.n	80031be <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80031ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031b4:	f043 0220 	orr.w	r2, r3, #32
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	f000 8249 	beq.w	800365c <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80031ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031ce:	f003 0320 	and.w	r3, r3, #32
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d013      	beq.n	80031fe <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80031d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031da:	f003 0320 	and.w	r3, r3, #32
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d105      	bne.n	80031ee <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80031e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80031e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d007      	beq.n	80031fe <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d003      	beq.n	80031fe <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003204:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003212:	2b40      	cmp	r3, #64	@ 0x40
 8003214:	d005      	beq.n	8003222 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003216:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800321a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800321e:	2b00      	cmp	r3, #0
 8003220:	d054      	beq.n	80032cc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f000 ffec 	bl	8004200 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003232:	2b40      	cmp	r3, #64	@ 0x40
 8003234:	d146      	bne.n	80032c4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	3308      	adds	r3, #8
 800323c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003240:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003244:	e853 3f00 	ldrex	r3, [r3]
 8003248:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800324c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003250:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003254:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	3308      	adds	r3, #8
 800325e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003262:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003266:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800326a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800326e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003272:	e841 2300 	strex	r3, r2, [r1]
 8003276:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800327a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d1d9      	bne.n	8003236 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003288:	2b00      	cmp	r3, #0
 800328a:	d017      	beq.n	80032bc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003292:	4a15      	ldr	r2, [pc, #84]	@ (80032e8 <HAL_UART_IRQHandler+0x2c0>)
 8003294:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800329c:	4618      	mov	r0, r3
 800329e:	f7fe fbc5 	bl	8001a2c <HAL_DMA_Abort_IT>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d019      	beq.n	80032dc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80032b6:	4610      	mov	r0, r2
 80032b8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032ba:	e00f      	b.n	80032dc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80032bc:	6878      	ldr	r0, [r7, #4]
 80032be:	f000 f9e1 	bl	8003684 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032c2:	e00b      	b.n	80032dc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f000 f9dd 	bl	8003684 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032ca:	e007      	b.n	80032dc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	f000 f9d9 	bl	8003684 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80032da:	e1bf      	b.n	800365c <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032dc:	bf00      	nop
    return;
 80032de:	e1bd      	b.n	800365c <HAL_UART_IRQHandler+0x634>
 80032e0:	10000001 	.word	0x10000001
 80032e4:	04000120 	.word	0x04000120
 80032e8:	080042cd 	.word	0x080042cd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	f040 8153 	bne.w	800359c <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80032f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80032fa:	f003 0310 	and.w	r3, r3, #16
 80032fe:	2b00      	cmp	r3, #0
 8003300:	f000 814c 	beq.w	800359c <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003304:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003308:	f003 0310 	and.w	r3, r3, #16
 800330c:	2b00      	cmp	r3, #0
 800330e:	f000 8145 	beq.w	800359c <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	2210      	movs	r2, #16
 8003318:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003324:	2b40      	cmp	r3, #64	@ 0x40
 8003326:	f040 80bb 	bne.w	80034a0 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003338:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800333c:	2b00      	cmp	r3, #0
 800333e:	f000 818f 	beq.w	8003660 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003348:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800334c:	429a      	cmp	r2, r3
 800334e:	f080 8187 	bcs.w	8003660 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003358:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0320 	and.w	r3, r3, #32
 800336a:	2b00      	cmp	r3, #0
 800336c:	f040 8087 	bne.w	800347e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003378:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800337c:	e853 3f00 	ldrex	r3, [r3]
 8003380:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003384:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003388:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800338c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	461a      	mov	r2, r3
 8003396:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800339a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800339e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033a2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80033a6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80033aa:	e841 2300 	strex	r3, r2, [r1]
 80033ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80033b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1da      	bne.n	8003370 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	3308      	adds	r3, #8
 80033c0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033c4:	e853 3f00 	ldrex	r3, [r3]
 80033c8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80033ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80033cc:	f023 0301 	bic.w	r3, r3, #1
 80033d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	3308      	adds	r3, #8
 80033da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80033de:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80033e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033e4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80033e6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80033ea:	e841 2300 	strex	r3, r2, [r1]
 80033ee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80033f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d1e1      	bne.n	80033ba <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	3308      	adds	r3, #8
 80033fc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003400:	e853 3f00 	ldrex	r3, [r3]
 8003404:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003406:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003408:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800340c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	3308      	adds	r3, #8
 8003416:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800341a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800341c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800341e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003420:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003422:	e841 2300 	strex	r3, r2, [r1]
 8003426:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003428:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800342a:	2b00      	cmp	r3, #0
 800342c:	d1e3      	bne.n	80033f6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2220      	movs	r2, #32
 8003432:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003442:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003444:	e853 3f00 	ldrex	r3, [r3]
 8003448:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800344a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800344c:	f023 0310 	bic.w	r3, r3, #16
 8003450:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	461a      	mov	r2, r3
 800345a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800345e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003460:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003462:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003464:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003466:	e841 2300 	strex	r3, r2, [r1]
 800346a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800346c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800346e:	2b00      	cmp	r3, #0
 8003470:	d1e4      	bne.n	800343c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003478:	4618      	mov	r0, r3
 800347a:	f7fe fa7e 	bl	800197a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2202      	movs	r2, #2
 8003482:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003490:	b29b      	uxth	r3, r3
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	b29b      	uxth	r3, r3
 8003496:	4619      	mov	r1, r3
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	f000 f8fd 	bl	8003698 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800349e:	e0df      	b.n	8003660 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80034ac:	b29b      	uxth	r3, r3
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	2b00      	cmp	r3, #0
 80034be:	f000 80d1 	beq.w	8003664 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 80034c2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	f000 80cc 	beq.w	8003664 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034d4:	e853 3f00 	ldrex	r3, [r3]
 80034d8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80034da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80034e0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	461a      	mov	r2, r3
 80034ea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80034ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80034f0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034f2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80034f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80034f6:	e841 2300 	strex	r3, r2, [r1]
 80034fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80034fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d1e4      	bne.n	80034cc <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	3308      	adds	r3, #8
 8003508:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800350a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350c:	e853 3f00 	ldrex	r3, [r3]
 8003510:	623b      	str	r3, [r7, #32]
   return(result);
 8003512:	6a3b      	ldr	r3, [r7, #32]
 8003514:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003518:	f023 0301 	bic.w	r3, r3, #1
 800351c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	3308      	adds	r3, #8
 8003526:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800352a:	633a      	str	r2, [r7, #48]	@ 0x30
 800352c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800352e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003530:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003532:	e841 2300 	strex	r3, r2, [r1]
 8003536:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800353a:	2b00      	cmp	r3, #0
 800353c:	d1e1      	bne.n	8003502 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2220      	movs	r2, #32
 8003542:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	e853 3f00 	ldrex	r3, [r3]
 800355e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	f023 0310 	bic.w	r3, r3, #16
 8003566:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	461a      	mov	r2, r3
 8003570:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003574:	61fb      	str	r3, [r7, #28]
 8003576:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003578:	69b9      	ldr	r1, [r7, #24]
 800357a:	69fa      	ldr	r2, [r7, #28]
 800357c:	e841 2300 	strex	r3, r2, [r1]
 8003580:	617b      	str	r3, [r7, #20]
   return(result);
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d1e4      	bne.n	8003552 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2202      	movs	r2, #2
 800358c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800358e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003592:	4619      	mov	r1, r3
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f000 f87f 	bl	8003698 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800359a:	e063      	b.n	8003664 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800359c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d00e      	beq.n	80035c6 <HAL_UART_IRQHandler+0x59e>
 80035a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80035ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d008      	beq.n	80035c6 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80035bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f001 fbe2 	bl	8004d88 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80035c4:	e051      	b.n	800366a <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80035c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d014      	beq.n	80035fc <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80035d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d105      	bne.n	80035ea <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80035de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80035e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d008      	beq.n	80035fc <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d03a      	beq.n	8003668 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	4798      	blx	r3
    }
    return;
 80035fa:	e035      	b.n	8003668 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80035fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003600:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003604:	2b00      	cmp	r3, #0
 8003606:	d009      	beq.n	800361c <HAL_UART_IRQHandler+0x5f4>
 8003608:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800360c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003610:	2b00      	cmp	r3, #0
 8003612:	d003      	beq.n	800361c <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8003614:	6878      	ldr	r0, [r7, #4]
 8003616:	f000 fe6f 	bl	80042f8 <UART_EndTransmit_IT>
    return;
 800361a:	e026      	b.n	800366a <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800361c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003620:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003624:	2b00      	cmp	r3, #0
 8003626:	d009      	beq.n	800363c <HAL_UART_IRQHandler+0x614>
 8003628:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800362c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003630:	2b00      	cmp	r3, #0
 8003632:	d003      	beq.n	800363c <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003634:	6878      	ldr	r0, [r7, #4]
 8003636:	f001 fbbb 	bl	8004db0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800363a:	e016      	b.n	800366a <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800363c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003640:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003644:	2b00      	cmp	r3, #0
 8003646:	d010      	beq.n	800366a <HAL_UART_IRQHandler+0x642>
 8003648:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800364c:	2b00      	cmp	r3, #0
 800364e:	da0c      	bge.n	800366a <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f001 fba3 	bl	8004d9c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003656:	e008      	b.n	800366a <HAL_UART_IRQHandler+0x642>
      return;
 8003658:	bf00      	nop
 800365a:	e006      	b.n	800366a <HAL_UART_IRQHandler+0x642>
    return;
 800365c:	bf00      	nop
 800365e:	e004      	b.n	800366a <HAL_UART_IRQHandler+0x642>
      return;
 8003660:	bf00      	nop
 8003662:	e002      	b.n	800366a <HAL_UART_IRQHandler+0x642>
      return;
 8003664:	bf00      	nop
 8003666:	e000      	b.n	800366a <HAL_UART_IRQHandler+0x642>
    return;
 8003668:	bf00      	nop
  }
}
 800366a:	37e8      	adds	r7, #232	@ 0xe8
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}

08003670 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003678:	bf00      	nop
 800367a:	370c      	adds	r7, #12
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003684:	b480      	push	{r7}
 8003686:	b083      	sub	sp, #12
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800368c:	bf00      	nop
 800368e:	370c      	adds	r7, #12
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr

08003698 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003698:	b480      	push	{r7}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	460b      	mov	r3, r1
 80036a2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80036a4:	bf00      	nop
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr

080036b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80036b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80036b4:	b08c      	sub	sp, #48	@ 0x30
 80036b6:	af00      	add	r7, sp, #0
 80036b8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80036ba:	2300      	movs	r3, #0
 80036bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	689a      	ldr	r2, [r3, #8]
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	691b      	ldr	r3, [r3, #16]
 80036c8:	431a      	orrs	r2, r3
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	695b      	ldr	r3, [r3, #20]
 80036ce:	431a      	orrs	r2, r3
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	69db      	ldr	r3, [r3, #28]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	4bab      	ldr	r3, [pc, #684]	@ (800398c <UART_SetConfig+0x2dc>)
 80036e0:	4013      	ands	r3, r2
 80036e2:	697a      	ldr	r2, [r7, #20]
 80036e4:	6812      	ldr	r2, [r2, #0]
 80036e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80036e8:	430b      	orrs	r3, r1
 80036ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	68da      	ldr	r2, [r3, #12]
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	430a      	orrs	r2, r1
 8003700:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	699b      	ldr	r3, [r3, #24]
 8003706:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4aa0      	ldr	r2, [pc, #640]	@ (8003990 <UART_SetConfig+0x2e0>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d004      	beq.n	800371c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	6a1b      	ldr	r3, [r3, #32]
 8003716:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003718:	4313      	orrs	r3, r2
 800371a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003726:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800372a:	697a      	ldr	r2, [r7, #20]
 800372c:	6812      	ldr	r2, [r2, #0]
 800372e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003730:	430b      	orrs	r3, r1
 8003732:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800373a:	f023 010f 	bic.w	r1, r3, #15
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	430a      	orrs	r2, r1
 8003748:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a91      	ldr	r2, [pc, #580]	@ (8003994 <UART_SetConfig+0x2e4>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d125      	bne.n	80037a0 <UART_SetConfig+0xf0>
 8003754:	4b90      	ldr	r3, [pc, #576]	@ (8003998 <UART_SetConfig+0x2e8>)
 8003756:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800375a:	f003 0303 	and.w	r3, r3, #3
 800375e:	2b03      	cmp	r3, #3
 8003760:	d81a      	bhi.n	8003798 <UART_SetConfig+0xe8>
 8003762:	a201      	add	r2, pc, #4	@ (adr r2, 8003768 <UART_SetConfig+0xb8>)
 8003764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003768:	08003779 	.word	0x08003779
 800376c:	08003789 	.word	0x08003789
 8003770:	08003781 	.word	0x08003781
 8003774:	08003791 	.word	0x08003791
 8003778:	2301      	movs	r3, #1
 800377a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800377e:	e0d6      	b.n	800392e <UART_SetConfig+0x27e>
 8003780:	2302      	movs	r3, #2
 8003782:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003786:	e0d2      	b.n	800392e <UART_SetConfig+0x27e>
 8003788:	2304      	movs	r3, #4
 800378a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800378e:	e0ce      	b.n	800392e <UART_SetConfig+0x27e>
 8003790:	2308      	movs	r3, #8
 8003792:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003796:	e0ca      	b.n	800392e <UART_SetConfig+0x27e>
 8003798:	2310      	movs	r3, #16
 800379a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800379e:	e0c6      	b.n	800392e <UART_SetConfig+0x27e>
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a7d      	ldr	r2, [pc, #500]	@ (800399c <UART_SetConfig+0x2ec>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d138      	bne.n	800381c <UART_SetConfig+0x16c>
 80037aa:	4b7b      	ldr	r3, [pc, #492]	@ (8003998 <UART_SetConfig+0x2e8>)
 80037ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037b0:	f003 030c 	and.w	r3, r3, #12
 80037b4:	2b0c      	cmp	r3, #12
 80037b6:	d82d      	bhi.n	8003814 <UART_SetConfig+0x164>
 80037b8:	a201      	add	r2, pc, #4	@ (adr r2, 80037c0 <UART_SetConfig+0x110>)
 80037ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037be:	bf00      	nop
 80037c0:	080037f5 	.word	0x080037f5
 80037c4:	08003815 	.word	0x08003815
 80037c8:	08003815 	.word	0x08003815
 80037cc:	08003815 	.word	0x08003815
 80037d0:	08003805 	.word	0x08003805
 80037d4:	08003815 	.word	0x08003815
 80037d8:	08003815 	.word	0x08003815
 80037dc:	08003815 	.word	0x08003815
 80037e0:	080037fd 	.word	0x080037fd
 80037e4:	08003815 	.word	0x08003815
 80037e8:	08003815 	.word	0x08003815
 80037ec:	08003815 	.word	0x08003815
 80037f0:	0800380d 	.word	0x0800380d
 80037f4:	2300      	movs	r3, #0
 80037f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037fa:	e098      	b.n	800392e <UART_SetConfig+0x27e>
 80037fc:	2302      	movs	r3, #2
 80037fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003802:	e094      	b.n	800392e <UART_SetConfig+0x27e>
 8003804:	2304      	movs	r3, #4
 8003806:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800380a:	e090      	b.n	800392e <UART_SetConfig+0x27e>
 800380c:	2308      	movs	r3, #8
 800380e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003812:	e08c      	b.n	800392e <UART_SetConfig+0x27e>
 8003814:	2310      	movs	r3, #16
 8003816:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800381a:	e088      	b.n	800392e <UART_SetConfig+0x27e>
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a5f      	ldr	r2, [pc, #380]	@ (80039a0 <UART_SetConfig+0x2f0>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d125      	bne.n	8003872 <UART_SetConfig+0x1c2>
 8003826:	4b5c      	ldr	r3, [pc, #368]	@ (8003998 <UART_SetConfig+0x2e8>)
 8003828:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800382c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003830:	2b30      	cmp	r3, #48	@ 0x30
 8003832:	d016      	beq.n	8003862 <UART_SetConfig+0x1b2>
 8003834:	2b30      	cmp	r3, #48	@ 0x30
 8003836:	d818      	bhi.n	800386a <UART_SetConfig+0x1ba>
 8003838:	2b20      	cmp	r3, #32
 800383a:	d00a      	beq.n	8003852 <UART_SetConfig+0x1a2>
 800383c:	2b20      	cmp	r3, #32
 800383e:	d814      	bhi.n	800386a <UART_SetConfig+0x1ba>
 8003840:	2b00      	cmp	r3, #0
 8003842:	d002      	beq.n	800384a <UART_SetConfig+0x19a>
 8003844:	2b10      	cmp	r3, #16
 8003846:	d008      	beq.n	800385a <UART_SetConfig+0x1aa>
 8003848:	e00f      	b.n	800386a <UART_SetConfig+0x1ba>
 800384a:	2300      	movs	r3, #0
 800384c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003850:	e06d      	b.n	800392e <UART_SetConfig+0x27e>
 8003852:	2302      	movs	r3, #2
 8003854:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003858:	e069      	b.n	800392e <UART_SetConfig+0x27e>
 800385a:	2304      	movs	r3, #4
 800385c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003860:	e065      	b.n	800392e <UART_SetConfig+0x27e>
 8003862:	2308      	movs	r3, #8
 8003864:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003868:	e061      	b.n	800392e <UART_SetConfig+0x27e>
 800386a:	2310      	movs	r3, #16
 800386c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003870:	e05d      	b.n	800392e <UART_SetConfig+0x27e>
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a4b      	ldr	r2, [pc, #300]	@ (80039a4 <UART_SetConfig+0x2f4>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d125      	bne.n	80038c8 <UART_SetConfig+0x218>
 800387c:	4b46      	ldr	r3, [pc, #280]	@ (8003998 <UART_SetConfig+0x2e8>)
 800387e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003882:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003886:	2bc0      	cmp	r3, #192	@ 0xc0
 8003888:	d016      	beq.n	80038b8 <UART_SetConfig+0x208>
 800388a:	2bc0      	cmp	r3, #192	@ 0xc0
 800388c:	d818      	bhi.n	80038c0 <UART_SetConfig+0x210>
 800388e:	2b80      	cmp	r3, #128	@ 0x80
 8003890:	d00a      	beq.n	80038a8 <UART_SetConfig+0x1f8>
 8003892:	2b80      	cmp	r3, #128	@ 0x80
 8003894:	d814      	bhi.n	80038c0 <UART_SetConfig+0x210>
 8003896:	2b00      	cmp	r3, #0
 8003898:	d002      	beq.n	80038a0 <UART_SetConfig+0x1f0>
 800389a:	2b40      	cmp	r3, #64	@ 0x40
 800389c:	d008      	beq.n	80038b0 <UART_SetConfig+0x200>
 800389e:	e00f      	b.n	80038c0 <UART_SetConfig+0x210>
 80038a0:	2300      	movs	r3, #0
 80038a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038a6:	e042      	b.n	800392e <UART_SetConfig+0x27e>
 80038a8:	2302      	movs	r3, #2
 80038aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038ae:	e03e      	b.n	800392e <UART_SetConfig+0x27e>
 80038b0:	2304      	movs	r3, #4
 80038b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038b6:	e03a      	b.n	800392e <UART_SetConfig+0x27e>
 80038b8:	2308      	movs	r3, #8
 80038ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038be:	e036      	b.n	800392e <UART_SetConfig+0x27e>
 80038c0:	2310      	movs	r3, #16
 80038c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038c6:	e032      	b.n	800392e <UART_SetConfig+0x27e>
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a30      	ldr	r2, [pc, #192]	@ (8003990 <UART_SetConfig+0x2e0>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d12a      	bne.n	8003928 <UART_SetConfig+0x278>
 80038d2:	4b31      	ldr	r3, [pc, #196]	@ (8003998 <UART_SetConfig+0x2e8>)
 80038d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038d8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80038dc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80038e0:	d01a      	beq.n	8003918 <UART_SetConfig+0x268>
 80038e2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80038e6:	d81b      	bhi.n	8003920 <UART_SetConfig+0x270>
 80038e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038ec:	d00c      	beq.n	8003908 <UART_SetConfig+0x258>
 80038ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038f2:	d815      	bhi.n	8003920 <UART_SetConfig+0x270>
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d003      	beq.n	8003900 <UART_SetConfig+0x250>
 80038f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038fc:	d008      	beq.n	8003910 <UART_SetConfig+0x260>
 80038fe:	e00f      	b.n	8003920 <UART_SetConfig+0x270>
 8003900:	2300      	movs	r3, #0
 8003902:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003906:	e012      	b.n	800392e <UART_SetConfig+0x27e>
 8003908:	2302      	movs	r3, #2
 800390a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800390e:	e00e      	b.n	800392e <UART_SetConfig+0x27e>
 8003910:	2304      	movs	r3, #4
 8003912:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003916:	e00a      	b.n	800392e <UART_SetConfig+0x27e>
 8003918:	2308      	movs	r3, #8
 800391a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800391e:	e006      	b.n	800392e <UART_SetConfig+0x27e>
 8003920:	2310      	movs	r3, #16
 8003922:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003926:	e002      	b.n	800392e <UART_SetConfig+0x27e>
 8003928:	2310      	movs	r3, #16
 800392a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a17      	ldr	r2, [pc, #92]	@ (8003990 <UART_SetConfig+0x2e0>)
 8003934:	4293      	cmp	r3, r2
 8003936:	f040 80a8 	bne.w	8003a8a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800393a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800393e:	2b08      	cmp	r3, #8
 8003940:	d834      	bhi.n	80039ac <UART_SetConfig+0x2fc>
 8003942:	a201      	add	r2, pc, #4	@ (adr r2, 8003948 <UART_SetConfig+0x298>)
 8003944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003948:	0800396d 	.word	0x0800396d
 800394c:	080039ad 	.word	0x080039ad
 8003950:	08003975 	.word	0x08003975
 8003954:	080039ad 	.word	0x080039ad
 8003958:	0800397b 	.word	0x0800397b
 800395c:	080039ad 	.word	0x080039ad
 8003960:	080039ad 	.word	0x080039ad
 8003964:	080039ad 	.word	0x080039ad
 8003968:	08003983 	.word	0x08003983
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800396c:	f7fe ffd0 	bl	8002910 <HAL_RCC_GetPCLK1Freq>
 8003970:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003972:	e021      	b.n	80039b8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003974:	4b0c      	ldr	r3, [pc, #48]	@ (80039a8 <UART_SetConfig+0x2f8>)
 8003976:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003978:	e01e      	b.n	80039b8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800397a:	f7fe ff5b 	bl	8002834 <HAL_RCC_GetSysClockFreq>
 800397e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003980:	e01a      	b.n	80039b8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003982:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003986:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003988:	e016      	b.n	80039b8 <UART_SetConfig+0x308>
 800398a:	bf00      	nop
 800398c:	cfff69f3 	.word	0xcfff69f3
 8003990:	40008000 	.word	0x40008000
 8003994:	40013800 	.word	0x40013800
 8003998:	40021000 	.word	0x40021000
 800399c:	40004400 	.word	0x40004400
 80039a0:	40004800 	.word	0x40004800
 80039a4:	40004c00 	.word	0x40004c00
 80039a8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80039ac:	2300      	movs	r3, #0
 80039ae:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80039b6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80039b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	f000 812a 	beq.w	8003c14 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c4:	4a9e      	ldr	r2, [pc, #632]	@ (8003c40 <UART_SetConfig+0x590>)
 80039c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039ca:	461a      	mov	r2, r3
 80039cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80039d2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	685a      	ldr	r2, [r3, #4]
 80039d8:	4613      	mov	r3, r2
 80039da:	005b      	lsls	r3, r3, #1
 80039dc:	4413      	add	r3, r2
 80039de:	69ba      	ldr	r2, [r7, #24]
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d305      	bcc.n	80039f0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80039ea:	69ba      	ldr	r2, [r7, #24]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d903      	bls.n	80039f8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80039f6:	e10d      	b.n	8003c14 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80039f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039fa:	2200      	movs	r2, #0
 80039fc:	60bb      	str	r3, [r7, #8]
 80039fe:	60fa      	str	r2, [r7, #12]
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a04:	4a8e      	ldr	r2, [pc, #568]	@ (8003c40 <UART_SetConfig+0x590>)
 8003a06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	603b      	str	r3, [r7, #0]
 8003a10:	607a      	str	r2, [r7, #4]
 8003a12:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a16:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003a1a:	f7fd f877 	bl	8000b0c <__aeabi_uldivmod>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	460b      	mov	r3, r1
 8003a22:	4610      	mov	r0, r2
 8003a24:	4619      	mov	r1, r3
 8003a26:	f04f 0200 	mov.w	r2, #0
 8003a2a:	f04f 0300 	mov.w	r3, #0
 8003a2e:	020b      	lsls	r3, r1, #8
 8003a30:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003a34:	0202      	lsls	r2, r0, #8
 8003a36:	6979      	ldr	r1, [r7, #20]
 8003a38:	6849      	ldr	r1, [r1, #4]
 8003a3a:	0849      	lsrs	r1, r1, #1
 8003a3c:	2000      	movs	r0, #0
 8003a3e:	460c      	mov	r4, r1
 8003a40:	4605      	mov	r5, r0
 8003a42:	eb12 0804 	adds.w	r8, r2, r4
 8003a46:	eb43 0905 	adc.w	r9, r3, r5
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	469a      	mov	sl, r3
 8003a52:	4693      	mov	fp, r2
 8003a54:	4652      	mov	r2, sl
 8003a56:	465b      	mov	r3, fp
 8003a58:	4640      	mov	r0, r8
 8003a5a:	4649      	mov	r1, r9
 8003a5c:	f7fd f856 	bl	8000b0c <__aeabi_uldivmod>
 8003a60:	4602      	mov	r2, r0
 8003a62:	460b      	mov	r3, r1
 8003a64:	4613      	mov	r3, r2
 8003a66:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003a68:	6a3b      	ldr	r3, [r7, #32]
 8003a6a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a6e:	d308      	bcc.n	8003a82 <UART_SetConfig+0x3d2>
 8003a70:	6a3b      	ldr	r3, [r7, #32]
 8003a72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a76:	d204      	bcs.n	8003a82 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	6a3a      	ldr	r2, [r7, #32]
 8003a7e:	60da      	str	r2, [r3, #12]
 8003a80:	e0c8      	b.n	8003c14 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003a88:	e0c4      	b.n	8003c14 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	69db      	ldr	r3, [r3, #28]
 8003a8e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a92:	d167      	bne.n	8003b64 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003a94:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003a98:	2b08      	cmp	r3, #8
 8003a9a:	d828      	bhi.n	8003aee <UART_SetConfig+0x43e>
 8003a9c:	a201      	add	r2, pc, #4	@ (adr r2, 8003aa4 <UART_SetConfig+0x3f4>)
 8003a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aa2:	bf00      	nop
 8003aa4:	08003ac9 	.word	0x08003ac9
 8003aa8:	08003ad1 	.word	0x08003ad1
 8003aac:	08003ad9 	.word	0x08003ad9
 8003ab0:	08003aef 	.word	0x08003aef
 8003ab4:	08003adf 	.word	0x08003adf
 8003ab8:	08003aef 	.word	0x08003aef
 8003abc:	08003aef 	.word	0x08003aef
 8003ac0:	08003aef 	.word	0x08003aef
 8003ac4:	08003ae7 	.word	0x08003ae7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ac8:	f7fe ff22 	bl	8002910 <HAL_RCC_GetPCLK1Freq>
 8003acc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003ace:	e014      	b.n	8003afa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ad0:	f7fe ff34 	bl	800293c <HAL_RCC_GetPCLK2Freq>
 8003ad4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003ad6:	e010      	b.n	8003afa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ad8:	4b5a      	ldr	r3, [pc, #360]	@ (8003c44 <UART_SetConfig+0x594>)
 8003ada:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003adc:	e00d      	b.n	8003afa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ade:	f7fe fea9 	bl	8002834 <HAL_RCC_GetSysClockFreq>
 8003ae2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003ae4:	e009      	b.n	8003afa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ae6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003aea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003aec:	e005      	b.n	8003afa <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003aee:	2300      	movs	r3, #0
 8003af0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003af8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	f000 8089 	beq.w	8003c14 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b06:	4a4e      	ldr	r2, [pc, #312]	@ (8003c40 <UART_SetConfig+0x590>)
 8003b08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b10:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b14:	005a      	lsls	r2, r3, #1
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	085b      	lsrs	r3, r3, #1
 8003b1c:	441a      	add	r2, r3
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b26:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b28:	6a3b      	ldr	r3, [r7, #32]
 8003b2a:	2b0f      	cmp	r3, #15
 8003b2c:	d916      	bls.n	8003b5c <UART_SetConfig+0x4ac>
 8003b2e:	6a3b      	ldr	r3, [r7, #32]
 8003b30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b34:	d212      	bcs.n	8003b5c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003b36:	6a3b      	ldr	r3, [r7, #32]
 8003b38:	b29b      	uxth	r3, r3
 8003b3a:	f023 030f 	bic.w	r3, r3, #15
 8003b3e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003b40:	6a3b      	ldr	r3, [r7, #32]
 8003b42:	085b      	lsrs	r3, r3, #1
 8003b44:	b29b      	uxth	r3, r3
 8003b46:	f003 0307 	and.w	r3, r3, #7
 8003b4a:	b29a      	uxth	r2, r3
 8003b4c:	8bfb      	ldrh	r3, [r7, #30]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	8bfa      	ldrh	r2, [r7, #30]
 8003b58:	60da      	str	r2, [r3, #12]
 8003b5a:	e05b      	b.n	8003c14 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003b62:	e057      	b.n	8003c14 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003b64:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003b68:	2b08      	cmp	r3, #8
 8003b6a:	d828      	bhi.n	8003bbe <UART_SetConfig+0x50e>
 8003b6c:	a201      	add	r2, pc, #4	@ (adr r2, 8003b74 <UART_SetConfig+0x4c4>)
 8003b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b72:	bf00      	nop
 8003b74:	08003b99 	.word	0x08003b99
 8003b78:	08003ba1 	.word	0x08003ba1
 8003b7c:	08003ba9 	.word	0x08003ba9
 8003b80:	08003bbf 	.word	0x08003bbf
 8003b84:	08003baf 	.word	0x08003baf
 8003b88:	08003bbf 	.word	0x08003bbf
 8003b8c:	08003bbf 	.word	0x08003bbf
 8003b90:	08003bbf 	.word	0x08003bbf
 8003b94:	08003bb7 	.word	0x08003bb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b98:	f7fe feba 	bl	8002910 <HAL_RCC_GetPCLK1Freq>
 8003b9c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003b9e:	e014      	b.n	8003bca <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ba0:	f7fe fecc 	bl	800293c <HAL_RCC_GetPCLK2Freq>
 8003ba4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003ba6:	e010      	b.n	8003bca <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ba8:	4b26      	ldr	r3, [pc, #152]	@ (8003c44 <UART_SetConfig+0x594>)
 8003baa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003bac:	e00d      	b.n	8003bca <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003bae:	f7fe fe41 	bl	8002834 <HAL_RCC_GetSysClockFreq>
 8003bb2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003bb4:	e009      	b.n	8003bca <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003bb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003bba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003bbc:	e005      	b.n	8003bca <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003bc8:	bf00      	nop
    }

    if (pclk != 0U)
 8003bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d021      	beq.n	8003c14 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd4:	4a1a      	ldr	r2, [pc, #104]	@ (8003c40 <UART_SetConfig+0x590>)
 8003bd6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003bda:	461a      	mov	r2, r3
 8003bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bde:	fbb3 f2f2 	udiv	r2, r3, r2
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	085b      	lsrs	r3, r3, #1
 8003be8:	441a      	add	r2, r3
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bf2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003bf4:	6a3b      	ldr	r3, [r7, #32]
 8003bf6:	2b0f      	cmp	r3, #15
 8003bf8:	d909      	bls.n	8003c0e <UART_SetConfig+0x55e>
 8003bfa:	6a3b      	ldr	r3, [r7, #32]
 8003bfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c00:	d205      	bcs.n	8003c0e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003c02:	6a3b      	ldr	r3, [r7, #32]
 8003c04:	b29a      	uxth	r2, r3
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	60da      	str	r2, [r3, #12]
 8003c0c:	e002      	b.n	8003c14 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	2200      	movs	r2, #0
 8003c28:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003c30:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3730      	adds	r7, #48	@ 0x30
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c3e:	bf00      	nop
 8003c40:	08005e78 	.word	0x08005e78
 8003c44:	00f42400 	.word	0x00f42400

08003c48 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c54:	f003 0308 	and.w	r3, r3, #8
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d00a      	beq.n	8003c72 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	430a      	orrs	r2, r1
 8003c70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c76:	f003 0301 	and.w	r3, r3, #1
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d00a      	beq.n	8003c94 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	430a      	orrs	r2, r1
 8003c92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c98:	f003 0302 	and.w	r3, r3, #2
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d00a      	beq.n	8003cb6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cba:	f003 0304 	and.w	r3, r3, #4
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00a      	beq.n	8003cd8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	430a      	orrs	r2, r1
 8003cd6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cdc:	f003 0310 	and.w	r3, r3, #16
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d00a      	beq.n	8003cfa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	430a      	orrs	r2, r1
 8003cf8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cfe:	f003 0320 	and.w	r3, r3, #32
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d00a      	beq.n	8003d1c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	430a      	orrs	r2, r1
 8003d1a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d01a      	beq.n	8003d5e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	430a      	orrs	r2, r1
 8003d3c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d46:	d10a      	bne.n	8003d5e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	430a      	orrs	r2, r1
 8003d5c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00a      	beq.n	8003d80 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	430a      	orrs	r2, r1
 8003d7e:	605a      	str	r2, [r3, #4]
  }
}
 8003d80:	bf00      	nop
 8003d82:	370c      	adds	r7, #12
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr

08003d8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b098      	sub	sp, #96	@ 0x60
 8003d90:	af02      	add	r7, sp, #8
 8003d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003d9c:	f7fd fcd2 	bl	8001744 <HAL_GetTick>
 8003da0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 0308 	and.w	r3, r3, #8
 8003dac:	2b08      	cmp	r3, #8
 8003dae:	d12f      	bne.n	8003e10 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003db0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003db4:	9300      	str	r3, [sp, #0]
 8003db6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003db8:	2200      	movs	r2, #0
 8003dba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f000 f88e 	bl	8003ee0 <UART_WaitOnFlagUntilTimeout>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d022      	beq.n	8003e10 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dd2:	e853 3f00 	ldrex	r3, [r3]
 8003dd6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003dd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dda:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003dde:	653b      	str	r3, [r7, #80]	@ 0x50
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	461a      	mov	r2, r3
 8003de6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003de8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003dea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003dee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003df0:	e841 2300 	strex	r3, r2, [r1]
 8003df4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003df6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d1e6      	bne.n	8003dca <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2220      	movs	r2, #32
 8003e00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e063      	b.n	8003ed8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0304 	and.w	r3, r3, #4
 8003e1a:	2b04      	cmp	r3, #4
 8003e1c:	d149      	bne.n	8003eb2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e1e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003e22:	9300      	str	r3, [sp, #0]
 8003e24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e26:	2200      	movs	r2, #0
 8003e28:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f000 f857 	bl	8003ee0 <UART_WaitOnFlagUntilTimeout>
 8003e32:	4603      	mov	r3, r0
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d03c      	beq.n	8003eb2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e40:	e853 3f00 	ldrex	r3, [r3]
 8003e44:	623b      	str	r3, [r7, #32]
   return(result);
 8003e46:	6a3b      	ldr	r3, [r7, #32]
 8003e48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	461a      	mov	r2, r3
 8003e54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e56:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e58:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e5a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003e5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e5e:	e841 2300 	strex	r3, r2, [r1]
 8003e62:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d1e6      	bne.n	8003e38 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	3308      	adds	r3, #8
 8003e70:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	e853 3f00 	ldrex	r3, [r3]
 8003e78:	60fb      	str	r3, [r7, #12]
   return(result);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f023 0301 	bic.w	r3, r3, #1
 8003e80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	3308      	adds	r3, #8
 8003e88:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e8a:	61fa      	str	r2, [r7, #28]
 8003e8c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e8e:	69b9      	ldr	r1, [r7, #24]
 8003e90:	69fa      	ldr	r2, [r7, #28]
 8003e92:	e841 2300 	strex	r3, r2, [r1]
 8003e96:	617b      	str	r3, [r7, #20]
   return(result);
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d1e5      	bne.n	8003e6a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2220      	movs	r2, #32
 8003ea2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e012      	b.n	8003ed8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2220      	movs	r2, #32
 8003eb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2220      	movs	r2, #32
 8003ebe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003ed6:	2300      	movs	r3, #0
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3758      	adds	r7, #88	@ 0x58
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b084      	sub	sp, #16
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	60f8      	str	r0, [r7, #12]
 8003ee8:	60b9      	str	r1, [r7, #8]
 8003eea:	603b      	str	r3, [r7, #0]
 8003eec:	4613      	mov	r3, r2
 8003eee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ef0:	e04f      	b.n	8003f92 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ef2:	69bb      	ldr	r3, [r7, #24]
 8003ef4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ef8:	d04b      	beq.n	8003f92 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003efa:	f7fd fc23 	bl	8001744 <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	69ba      	ldr	r2, [r7, #24]
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d302      	bcc.n	8003f10 <UART_WaitOnFlagUntilTimeout+0x30>
 8003f0a:	69bb      	ldr	r3, [r7, #24]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d101      	bne.n	8003f14 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	e04e      	b.n	8003fb2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0304 	and.w	r3, r3, #4
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d037      	beq.n	8003f92 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	2b80      	cmp	r3, #128	@ 0x80
 8003f26:	d034      	beq.n	8003f92 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	2b40      	cmp	r3, #64	@ 0x40
 8003f2c:	d031      	beq.n	8003f92 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	69db      	ldr	r3, [r3, #28]
 8003f34:	f003 0308 	and.w	r3, r3, #8
 8003f38:	2b08      	cmp	r3, #8
 8003f3a:	d110      	bne.n	8003f5e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	2208      	movs	r2, #8
 8003f42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003f44:	68f8      	ldr	r0, [r7, #12]
 8003f46:	f000 f95b 	bl	8004200 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2208      	movs	r2, #8
 8003f4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2200      	movs	r2, #0
 8003f56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e029      	b.n	8003fb2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	69db      	ldr	r3, [r3, #28]
 8003f64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f6c:	d111      	bne.n	8003f92 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003f76:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003f78:	68f8      	ldr	r0, [r7, #12]
 8003f7a:	f000 f941 	bl	8004200 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2220      	movs	r2, #32
 8003f82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	e00f      	b.n	8003fb2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	69da      	ldr	r2, [r3, #28]
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	68ba      	ldr	r2, [r7, #8]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	bf0c      	ite	eq
 8003fa2:	2301      	moveq	r3, #1
 8003fa4:	2300      	movne	r3, #0
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	461a      	mov	r2, r3
 8003faa:	79fb      	ldrb	r3, [r7, #7]
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d0a0      	beq.n	8003ef2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3710      	adds	r7, #16
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
	...

08003fbc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b0a3      	sub	sp, #140	@ 0x8c
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	60b9      	str	r1, [r7, #8]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	68ba      	ldr	r2, [r7, #8]
 8003fce:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	88fa      	ldrh	r2, [r7, #6]
 8003fd4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	88fa      	ldrh	r2, [r7, #6]
 8003fdc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fee:	d10e      	bne.n	800400e <UART_Start_Receive_IT+0x52>
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	691b      	ldr	r3, [r3, #16]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d105      	bne.n	8004004 <UART_Start_Receive_IT+0x48>
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003ffe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004002:	e02d      	b.n	8004060 <UART_Start_Receive_IT+0xa4>
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	22ff      	movs	r2, #255	@ 0xff
 8004008:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800400c:	e028      	b.n	8004060 <UART_Start_Receive_IT+0xa4>
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d10d      	bne.n	8004032 <UART_Start_Receive_IT+0x76>
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	691b      	ldr	r3, [r3, #16]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d104      	bne.n	8004028 <UART_Start_Receive_IT+0x6c>
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	22ff      	movs	r2, #255	@ 0xff
 8004022:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004026:	e01b      	b.n	8004060 <UART_Start_Receive_IT+0xa4>
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	227f      	movs	r2, #127	@ 0x7f
 800402c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004030:	e016      	b.n	8004060 <UART_Start_Receive_IT+0xa4>
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800403a:	d10d      	bne.n	8004058 <UART_Start_Receive_IT+0x9c>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	691b      	ldr	r3, [r3, #16]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d104      	bne.n	800404e <UART_Start_Receive_IT+0x92>
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	227f      	movs	r2, #127	@ 0x7f
 8004048:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800404c:	e008      	b.n	8004060 <UART_Start_Receive_IT+0xa4>
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	223f      	movs	r2, #63	@ 0x3f
 8004052:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004056:	e003      	b.n	8004060 <UART_Start_Receive_IT+0xa4>
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2200      	movs	r2, #0
 800405c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2200      	movs	r2, #0
 8004064:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2222      	movs	r2, #34	@ 0x22
 800406c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	3308      	adds	r3, #8
 8004076:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004078:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800407a:	e853 3f00 	ldrex	r3, [r3]
 800407e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8004080:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004082:	f043 0301 	orr.w	r3, r3, #1
 8004086:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	3308      	adds	r3, #8
 8004090:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004094:	673a      	str	r2, [r7, #112]	@ 0x70
 8004096:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004098:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800409a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800409c:	e841 2300 	strex	r3, r2, [r1]
 80040a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80040a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d1e3      	bne.n	8004070 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80040ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80040b0:	d14f      	bne.n	8004152 <UART_Start_Receive_IT+0x196>
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80040b8:	88fa      	ldrh	r2, [r7, #6]
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d349      	bcc.n	8004152 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040c6:	d107      	bne.n	80040d8 <UART_Start_Receive_IT+0x11c>
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	691b      	ldr	r3, [r3, #16]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d103      	bne.n	80040d8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	4a47      	ldr	r2, [pc, #284]	@ (80041f0 <UART_Start_Receive_IT+0x234>)
 80040d4:	675a      	str	r2, [r3, #116]	@ 0x74
 80040d6:	e002      	b.n	80040de <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	4a46      	ldr	r2, [pc, #280]	@ (80041f4 <UART_Start_Receive_IT+0x238>)
 80040dc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	691b      	ldr	r3, [r3, #16]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d01a      	beq.n	800411c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80040ee:	e853 3f00 	ldrex	r3, [r3]
 80040f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80040f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80040f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	461a      	mov	r2, r3
 8004104:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004108:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800410a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800410c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800410e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004110:	e841 2300 	strex	r3, r2, [r1]
 8004114:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8004116:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004118:	2b00      	cmp	r3, #0
 800411a:	d1e4      	bne.n	80040e6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	3308      	adds	r3, #8
 8004122:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004124:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004126:	e853 3f00 	ldrex	r3, [r3]
 800412a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800412c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800412e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004132:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	3308      	adds	r3, #8
 800413a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800413c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800413e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004140:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004142:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004144:	e841 2300 	strex	r3, r2, [r1]
 8004148:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800414a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800414c:	2b00      	cmp	r3, #0
 800414e:	d1e5      	bne.n	800411c <UART_Start_Receive_IT+0x160>
 8004150:	e046      	b.n	80041e0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800415a:	d107      	bne.n	800416c <UART_Start_Receive_IT+0x1b0>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	691b      	ldr	r3, [r3, #16]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d103      	bne.n	800416c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	4a24      	ldr	r2, [pc, #144]	@ (80041f8 <UART_Start_Receive_IT+0x23c>)
 8004168:	675a      	str	r2, [r3, #116]	@ 0x74
 800416a:	e002      	b.n	8004172 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	4a23      	ldr	r2, [pc, #140]	@ (80041fc <UART_Start_Receive_IT+0x240>)
 8004170:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d019      	beq.n	80041ae <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004182:	e853 3f00 	ldrex	r3, [r3]
 8004186:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800418a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800418e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	461a      	mov	r2, r3
 8004196:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004198:	637b      	str	r3, [r7, #52]	@ 0x34
 800419a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800419c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800419e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80041a0:	e841 2300 	strex	r3, r2, [r1]
 80041a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80041a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d1e6      	bne.n	800417a <UART_Start_Receive_IT+0x1be>
 80041ac:	e018      	b.n	80041e0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	e853 3f00 	ldrex	r3, [r3]
 80041ba:	613b      	str	r3, [r7, #16]
   return(result);
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	f043 0320 	orr.w	r3, r3, #32
 80041c2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	461a      	mov	r2, r3
 80041ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80041cc:	623b      	str	r3, [r7, #32]
 80041ce:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041d0:	69f9      	ldr	r1, [r7, #28]
 80041d2:	6a3a      	ldr	r2, [r7, #32]
 80041d4:	e841 2300 	strex	r3, r2, [r1]
 80041d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80041da:	69bb      	ldr	r3, [r7, #24]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d1e6      	bne.n	80041ae <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80041e0:	2300      	movs	r3, #0
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	378c      	adds	r7, #140	@ 0x8c
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	08004a21 	.word	0x08004a21
 80041f4:	080046c1 	.word	0x080046c1
 80041f8:	08004509 	.word	0x08004509
 80041fc:	08004351 	.word	0x08004351

08004200 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004200:	b480      	push	{r7}
 8004202:	b095      	sub	sp, #84	@ 0x54
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800420e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004210:	e853 3f00 	ldrex	r3, [r3]
 8004214:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004218:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800421c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	461a      	mov	r2, r3
 8004224:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004226:	643b      	str	r3, [r7, #64]	@ 0x40
 8004228:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800422c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800422e:	e841 2300 	strex	r3, r2, [r1]
 8004232:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1e6      	bne.n	8004208 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	3308      	adds	r3, #8
 8004240:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004242:	6a3b      	ldr	r3, [r7, #32]
 8004244:	e853 3f00 	ldrex	r3, [r3]
 8004248:	61fb      	str	r3, [r7, #28]
   return(result);
 800424a:	69fb      	ldr	r3, [r7, #28]
 800424c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004250:	f023 0301 	bic.w	r3, r3, #1
 8004254:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	3308      	adds	r3, #8
 800425c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800425e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004260:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004262:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004264:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004266:	e841 2300 	strex	r3, r2, [r1]
 800426a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800426c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800426e:	2b00      	cmp	r3, #0
 8004270:	d1e3      	bne.n	800423a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004276:	2b01      	cmp	r3, #1
 8004278:	d118      	bne.n	80042ac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	e853 3f00 	ldrex	r3, [r3]
 8004286:	60bb      	str	r3, [r7, #8]
   return(result);
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	f023 0310 	bic.w	r3, r3, #16
 800428e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	461a      	mov	r2, r3
 8004296:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004298:	61bb      	str	r3, [r7, #24]
 800429a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800429c:	6979      	ldr	r1, [r7, #20]
 800429e:	69ba      	ldr	r2, [r7, #24]
 80042a0:	e841 2300 	strex	r3, r2, [r1]
 80042a4:	613b      	str	r3, [r7, #16]
   return(result);
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d1e6      	bne.n	800427a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2220      	movs	r2, #32
 80042b0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2200      	movs	r2, #0
 80042b8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80042c0:	bf00      	nop
 80042c2:	3754      	adds	r7, #84	@ 0x54
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr

080042cc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042d8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2200      	movs	r2, #0
 80042de:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80042ea:	68f8      	ldr	r0, [r7, #12]
 80042ec:	f7ff f9ca 	bl	8003684 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80042f0:	bf00      	nop
 80042f2:	3710      	adds	r7, #16
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b088      	sub	sp, #32
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	e853 3f00 	ldrex	r3, [r3]
 800430c:	60bb      	str	r3, [r7, #8]
   return(result);
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004314:	61fb      	str	r3, [r7, #28]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	461a      	mov	r2, r3
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	61bb      	str	r3, [r7, #24]
 8004320:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004322:	6979      	ldr	r1, [r7, #20]
 8004324:	69ba      	ldr	r2, [r7, #24]
 8004326:	e841 2300 	strex	r3, r2, [r1]
 800432a:	613b      	str	r3, [r7, #16]
   return(result);
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d1e6      	bne.n	8004300 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2220      	movs	r2, #32
 8004336:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2200      	movs	r2, #0
 800433e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004340:	6878      	ldr	r0, [r7, #4]
 8004342:	f7ff f995 	bl	8003670 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004346:	bf00      	nop
 8004348:	3720      	adds	r7, #32
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}
	...

08004350 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b09c      	sub	sp, #112	@ 0x70
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800435e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004368:	2b22      	cmp	r3, #34	@ 0x22
 800436a:	f040 80be 	bne.w	80044ea <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004374:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004378:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800437c:	b2d9      	uxtb	r1, r3
 800437e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004382:	b2da      	uxtb	r2, r3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004388:	400a      	ands	r2, r1
 800438a:	b2d2      	uxtb	r2, r2
 800438c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004392:	1c5a      	adds	r2, r3, #1
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800439e:	b29b      	uxth	r3, r3
 80043a0:	3b01      	subs	r3, #1
 80043a2:	b29a      	uxth	r2, r3
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80043b0:	b29b      	uxth	r3, r3
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	f040 80a1 	bne.w	80044fa <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043c0:	e853 3f00 	ldrex	r3, [r3]
 80043c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80043c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80043c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80043cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	461a      	mov	r2, r3
 80043d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80043d6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80043d8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043da:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80043dc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80043de:	e841 2300 	strex	r3, r2, [r1]
 80043e2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80043e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d1e6      	bne.n	80043b8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	3308      	adds	r3, #8
 80043f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043f4:	e853 3f00 	ldrex	r3, [r3]
 80043f8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80043fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043fc:	f023 0301 	bic.w	r3, r3, #1
 8004400:	667b      	str	r3, [r7, #100]	@ 0x64
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	3308      	adds	r3, #8
 8004408:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800440a:	647a      	str	r2, [r7, #68]	@ 0x44
 800440c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800440e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004410:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004412:	e841 2300 	strex	r3, r2, [r1]
 8004416:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004418:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800441a:	2b00      	cmp	r3, #0
 800441c:	d1e5      	bne.n	80043ea <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2220      	movs	r2, #32
 8004422:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2200      	movs	r2, #0
 800442a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a33      	ldr	r2, [pc, #204]	@ (8004504 <UART_RxISR_8BIT+0x1b4>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d01f      	beq.n	800447c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d018      	beq.n	800447c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004452:	e853 3f00 	ldrex	r3, [r3]
 8004456:	623b      	str	r3, [r7, #32]
   return(result);
 8004458:	6a3b      	ldr	r3, [r7, #32]
 800445a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800445e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	461a      	mov	r2, r3
 8004466:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004468:	633b      	str	r3, [r7, #48]	@ 0x30
 800446a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800446c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800446e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004470:	e841 2300 	strex	r3, r2, [r1]
 8004474:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004478:	2b00      	cmp	r3, #0
 800447a:	d1e6      	bne.n	800444a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004480:	2b01      	cmp	r3, #1
 8004482:	d12e      	bne.n	80044e2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	e853 3f00 	ldrex	r3, [r3]
 8004496:	60fb      	str	r3, [r7, #12]
   return(result);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f023 0310 	bic.w	r3, r3, #16
 800449e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	461a      	mov	r2, r3
 80044a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80044a8:	61fb      	str	r3, [r7, #28]
 80044aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ac:	69b9      	ldr	r1, [r7, #24]
 80044ae:	69fa      	ldr	r2, [r7, #28]
 80044b0:	e841 2300 	strex	r3, r2, [r1]
 80044b4:	617b      	str	r3, [r7, #20]
   return(result);
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d1e6      	bne.n	800448a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	69db      	ldr	r3, [r3, #28]
 80044c2:	f003 0310 	and.w	r3, r3, #16
 80044c6:	2b10      	cmp	r3, #16
 80044c8:	d103      	bne.n	80044d2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2210      	movs	r2, #16
 80044d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80044d8:	4619      	mov	r1, r3
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f7ff f8dc 	bl	8003698 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80044e0:	e00b      	b.n	80044fa <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f7fc fe60 	bl	80011a8 <HAL_UART_RxCpltCallback>
}
 80044e8:	e007      	b.n	80044fa <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	699a      	ldr	r2, [r3, #24]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f042 0208 	orr.w	r2, r2, #8
 80044f8:	619a      	str	r2, [r3, #24]
}
 80044fa:	bf00      	nop
 80044fc:	3770      	adds	r7, #112	@ 0x70
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	40008000 	.word	0x40008000

08004508 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b09c      	sub	sp, #112	@ 0x70
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8004516:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004520:	2b22      	cmp	r3, #34	@ 0x22
 8004522:	f040 80be 	bne.w	80046a2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800452c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004534:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8004536:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800453a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800453e:	4013      	ands	r3, r2
 8004540:	b29a      	uxth	r2, r3
 8004542:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004544:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800454a:	1c9a      	adds	r2, r3, #2
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004556:	b29b      	uxth	r3, r3
 8004558:	3b01      	subs	r3, #1
 800455a:	b29a      	uxth	r2, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004568:	b29b      	uxth	r3, r3
 800456a:	2b00      	cmp	r3, #0
 800456c:	f040 80a1 	bne.w	80046b2 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004576:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004578:	e853 3f00 	ldrex	r3, [r3]
 800457c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800457e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004580:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004584:	667b      	str	r3, [r7, #100]	@ 0x64
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	461a      	mov	r2, r3
 800458c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800458e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004590:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004592:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004594:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004596:	e841 2300 	strex	r3, r2, [r1]
 800459a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800459c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d1e6      	bne.n	8004570 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	3308      	adds	r3, #8
 80045a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045ac:	e853 3f00 	ldrex	r3, [r3]
 80045b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80045b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045b4:	f023 0301 	bic.w	r3, r3, #1
 80045b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	3308      	adds	r3, #8
 80045c0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80045c2:	643a      	str	r2, [r7, #64]	@ 0x40
 80045c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80045c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80045ca:	e841 2300 	strex	r3, r2, [r1]
 80045ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80045d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d1e5      	bne.n	80045a2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2220      	movs	r2, #32
 80045da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a33      	ldr	r2, [pc, #204]	@ (80046bc <UART_RxISR_16BIT+0x1b4>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d01f      	beq.n	8004634 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d018      	beq.n	8004634 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004608:	6a3b      	ldr	r3, [r7, #32]
 800460a:	e853 3f00 	ldrex	r3, [r3]
 800460e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004610:	69fb      	ldr	r3, [r7, #28]
 8004612:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004616:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	461a      	mov	r2, r3
 800461e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004620:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004622:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004624:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004626:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004628:	e841 2300 	strex	r3, r2, [r1]
 800462c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800462e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004630:	2b00      	cmp	r3, #0
 8004632:	d1e6      	bne.n	8004602 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004638:	2b01      	cmp	r3, #1
 800463a:	d12e      	bne.n	800469a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	e853 3f00 	ldrex	r3, [r3]
 800464e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	f023 0310 	bic.w	r3, r3, #16
 8004656:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	461a      	mov	r2, r3
 800465e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004660:	61bb      	str	r3, [r7, #24]
 8004662:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004664:	6979      	ldr	r1, [r7, #20]
 8004666:	69ba      	ldr	r2, [r7, #24]
 8004668:	e841 2300 	strex	r3, r2, [r1]
 800466c:	613b      	str	r3, [r7, #16]
   return(result);
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d1e6      	bne.n	8004642 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	69db      	ldr	r3, [r3, #28]
 800467a:	f003 0310 	and.w	r3, r3, #16
 800467e:	2b10      	cmp	r3, #16
 8004680:	d103      	bne.n	800468a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	2210      	movs	r2, #16
 8004688:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004690:	4619      	mov	r1, r3
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f7ff f800 	bl	8003698 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004698:	e00b      	b.n	80046b2 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f7fc fd84 	bl	80011a8 <HAL_UART_RxCpltCallback>
}
 80046a0:	e007      	b.n	80046b2 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	699a      	ldr	r2, [r3, #24]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f042 0208 	orr.w	r2, r2, #8
 80046b0:	619a      	str	r2, [r3, #24]
}
 80046b2:	bf00      	nop
 80046b4:	3770      	adds	r7, #112	@ 0x70
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	bf00      	nop
 80046bc:	40008000 	.word	0x40008000

080046c0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b0ac      	sub	sp, #176	@ 0xb0
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80046ce:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	69db      	ldr	r3, [r3, #28]
 80046d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046f6:	2b22      	cmp	r3, #34	@ 0x22
 80046f8:	f040 8182 	bne.w	8004a00 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8004702:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004706:	e125      	b.n	8004954 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800470e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004712:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8004716:	b2d9      	uxtb	r1, r3
 8004718:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800471c:	b2da      	uxtb	r2, r3
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004722:	400a      	ands	r2, r1
 8004724:	b2d2      	uxtb	r2, r2
 8004726:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800472c:	1c5a      	adds	r2, r3, #1
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004738:	b29b      	uxth	r3, r3
 800473a:	3b01      	subs	r3, #1
 800473c:	b29a      	uxth	r2, r3
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	69db      	ldr	r3, [r3, #28]
 800474a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800474e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004752:	f003 0307 	and.w	r3, r3, #7
 8004756:	2b00      	cmp	r3, #0
 8004758:	d053      	beq.n	8004802 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800475a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800475e:	f003 0301 	and.w	r3, r3, #1
 8004762:	2b00      	cmp	r3, #0
 8004764:	d011      	beq.n	800478a <UART_RxISR_8BIT_FIFOEN+0xca>
 8004766:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800476a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800476e:	2b00      	cmp	r3, #0
 8004770:	d00b      	beq.n	800478a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	2201      	movs	r2, #1
 8004778:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004780:	f043 0201 	orr.w	r2, r3, #1
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800478a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800478e:	f003 0302 	and.w	r3, r3, #2
 8004792:	2b00      	cmp	r3, #0
 8004794:	d011      	beq.n	80047ba <UART_RxISR_8BIT_FIFOEN+0xfa>
 8004796:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800479a:	f003 0301 	and.w	r3, r3, #1
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d00b      	beq.n	80047ba <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2202      	movs	r2, #2
 80047a8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047b0:	f043 0204 	orr.w	r2, r3, #4
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80047ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80047be:	f003 0304 	and.w	r3, r3, #4
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d011      	beq.n	80047ea <UART_RxISR_8BIT_FIFOEN+0x12a>
 80047c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80047ca:	f003 0301 	and.w	r3, r3, #1
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d00b      	beq.n	80047ea <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	2204      	movs	r2, #4
 80047d8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047e0:	f043 0202 	orr.w	r2, r3, #2
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d006      	beq.n	8004802 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f7fe ff45 	bl	8003684 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2200      	movs	r2, #0
 80047fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004808:	b29b      	uxth	r3, r3
 800480a:	2b00      	cmp	r3, #0
 800480c:	f040 80a2 	bne.w	8004954 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004816:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004818:	e853 3f00 	ldrex	r3, [r3]
 800481c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800481e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004820:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004824:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	461a      	mov	r2, r3
 800482e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004832:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004834:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004836:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8004838:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800483a:	e841 2300 	strex	r3, r2, [r1]
 800483e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8004840:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1e4      	bne.n	8004810 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	3308      	adds	r3, #8
 800484c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800484e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004850:	e853 3f00 	ldrex	r3, [r3]
 8004854:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8004856:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004858:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800485c:	f023 0301 	bic.w	r3, r3, #1
 8004860:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	3308      	adds	r3, #8
 800486a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800486e:	66ba      	str	r2, [r7, #104]	@ 0x68
 8004870:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004872:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8004874:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004876:	e841 2300 	strex	r3, r2, [r1]
 800487a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800487c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800487e:	2b00      	cmp	r3, #0
 8004880:	d1e1      	bne.n	8004846 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2220      	movs	r2, #32
 8004886:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2200      	movs	r2, #0
 800488e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a5f      	ldr	r2, [pc, #380]	@ (8004a18 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d021      	beq.n	80048e4 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d01a      	beq.n	80048e4 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048b6:	e853 3f00 	ldrex	r3, [r3]
 80048ba:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80048bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048be:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80048c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	461a      	mov	r2, r3
 80048cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80048d0:	657b      	str	r3, [r7, #84]	@ 0x54
 80048d2:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048d4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80048d6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80048d8:	e841 2300 	strex	r3, r2, [r1]
 80048dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80048de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d1e4      	bne.n	80048ae <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	d130      	bne.n	800494e <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048fa:	e853 3f00 	ldrex	r3, [r3]
 80048fe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004902:	f023 0310 	bic.w	r3, r3, #16
 8004906:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	461a      	mov	r2, r3
 8004910:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004914:	643b      	str	r3, [r7, #64]	@ 0x40
 8004916:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004918:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800491a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800491c:	e841 2300 	strex	r3, r2, [r1]
 8004920:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004924:	2b00      	cmp	r3, #0
 8004926:	d1e4      	bne.n	80048f2 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	69db      	ldr	r3, [r3, #28]
 800492e:	f003 0310 	and.w	r3, r3, #16
 8004932:	2b10      	cmp	r3, #16
 8004934:	d103      	bne.n	800493e <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	2210      	movs	r2, #16
 800493c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004944:	4619      	mov	r1, r3
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f7fe fea6 	bl	8003698 <HAL_UARTEx_RxEventCallback>
 800494c:	e002      	b.n	8004954 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f7fc fc2a 	bl	80011a8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004954:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8004958:	2b00      	cmp	r3, #0
 800495a:	d006      	beq.n	800496a <UART_RxISR_8BIT_FIFOEN+0x2aa>
 800495c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004960:	f003 0320 	and.w	r3, r3, #32
 8004964:	2b00      	cmp	r3, #0
 8004966:	f47f aecf 	bne.w	8004708 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004970:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004974:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8004978:	2b00      	cmp	r3, #0
 800497a:	d049      	beq.n	8004a10 <UART_RxISR_8BIT_FIFOEN+0x350>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8004982:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8004986:	429a      	cmp	r2, r3
 8004988:	d242      	bcs.n	8004a10 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	3308      	adds	r3, #8
 8004990:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004992:	6a3b      	ldr	r3, [r7, #32]
 8004994:	e853 3f00 	ldrex	r3, [r3]
 8004998:	61fb      	str	r3, [r7, #28]
   return(result);
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	3308      	adds	r3, #8
 80049aa:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80049ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80049b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80049b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049b6:	e841 2300 	strex	r3, r2, [r1]
 80049ba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80049bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d1e3      	bne.n	800498a <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4a15      	ldr	r2, [pc, #84]	@ (8004a1c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80049c6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	e853 3f00 	ldrex	r3, [r3]
 80049d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	f043 0320 	orr.w	r3, r3, #32
 80049dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	461a      	mov	r2, r3
 80049e6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80049ea:	61bb      	str	r3, [r7, #24]
 80049ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ee:	6979      	ldr	r1, [r7, #20]
 80049f0:	69ba      	ldr	r2, [r7, #24]
 80049f2:	e841 2300 	strex	r3, r2, [r1]
 80049f6:	613b      	str	r3, [r7, #16]
   return(result);
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d1e4      	bne.n	80049c8 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80049fe:	e007      	b.n	8004a10 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	699a      	ldr	r2, [r3, #24]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f042 0208 	orr.w	r2, r2, #8
 8004a0e:	619a      	str	r2, [r3, #24]
}
 8004a10:	bf00      	nop
 8004a12:	37b0      	adds	r7, #176	@ 0xb0
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}
 8004a18:	40008000 	.word	0x40008000
 8004a1c:	08004351 	.word	0x08004351

08004a20 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b0ae      	sub	sp, #184	@ 0xb8
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8004a2e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	69db      	ldr	r3, [r3, #28]
 8004a38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a56:	2b22      	cmp	r3, #34	@ 0x22
 8004a58:	f040 8186 	bne.w	8004d68 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8004a62:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004a66:	e129      	b.n	8004cbc <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a6e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8004a7a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8004a7e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8004a82:	4013      	ands	r3, r2
 8004a84:	b29a      	uxth	r2, r3
 8004a86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004a8a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a90:	1c9a      	adds	r2, r3, #2
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004a9c:	b29b      	uxth	r3, r3
 8004a9e:	3b01      	subs	r3, #1
 8004aa0:	b29a      	uxth	r2, r3
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	69db      	ldr	r3, [r3, #28]
 8004aae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004ab2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004ab6:	f003 0307 	and.w	r3, r3, #7
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d053      	beq.n	8004b66 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004abe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004ac2:	f003 0301 	and.w	r3, r3, #1
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d011      	beq.n	8004aee <UART_RxISR_16BIT_FIFOEN+0xce>
 8004aca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ace:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d00b      	beq.n	8004aee <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	2201      	movs	r2, #1
 8004adc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ae4:	f043 0201 	orr.w	r2, r3, #1
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004aee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004af2:	f003 0302 	and.w	r3, r3, #2
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d011      	beq.n	8004b1e <UART_RxISR_16BIT_FIFOEN+0xfe>
 8004afa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004afe:	f003 0301 	and.w	r3, r3, #1
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d00b      	beq.n	8004b1e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	2202      	movs	r2, #2
 8004b0c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b14:	f043 0204 	orr.w	r2, r3, #4
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004b22:	f003 0304 	and.w	r3, r3, #4
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d011      	beq.n	8004b4e <UART_RxISR_16BIT_FIFOEN+0x12e>
 8004b2a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004b2e:	f003 0301 	and.w	r3, r3, #1
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d00b      	beq.n	8004b4e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	2204      	movs	r2, #4
 8004b3c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b44:	f043 0202 	orr.w	r2, r3, #2
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d006      	beq.n	8004b66 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f7fe fd93 	bl	8003684 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004b6c:	b29b      	uxth	r3, r3
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	f040 80a4 	bne.w	8004cbc <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b7c:	e853 3f00 	ldrex	r3, [r3]
 8004b80:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004b82:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	461a      	mov	r2, r3
 8004b92:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004b96:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004b9a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b9c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004b9e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004ba2:	e841 2300 	strex	r3, r2, [r1]
 8004ba6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004ba8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d1e2      	bne.n	8004b74 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	3308      	adds	r3, #8
 8004bb4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004bb8:	e853 3f00 	ldrex	r3, [r3]
 8004bbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004bbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bc0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004bc4:	f023 0301 	bic.w	r3, r3, #1
 8004bc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	3308      	adds	r3, #8
 8004bd2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8004bd6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004bd8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bda:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004bdc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004bde:	e841 2300 	strex	r3, r2, [r1]
 8004be2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004be4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d1e1      	bne.n	8004bae <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2220      	movs	r2, #32
 8004bee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a5f      	ldr	r2, [pc, #380]	@ (8004d80 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d021      	beq.n	8004c4c <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d01a      	beq.n	8004c4c <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c1e:	e853 3f00 	ldrex	r3, [r3]
 8004c22:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004c24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c26:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004c2a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	461a      	mov	r2, r3
 8004c34:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004c38:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c3a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c3c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004c3e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004c40:	e841 2300 	strex	r3, r2, [r1]
 8004c44:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004c46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d1e4      	bne.n	8004c16 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d130      	bne.n	8004cb6 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2200      	movs	r2, #0
 8004c58:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c62:	e853 3f00 	ldrex	r3, [r3]
 8004c66:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004c68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c6a:	f023 0310 	bic.w	r3, r3, #16
 8004c6e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	461a      	mov	r2, r3
 8004c78:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004c7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c7e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004c82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c84:	e841 2300 	strex	r3, r2, [r1]
 8004c88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004c8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d1e4      	bne.n	8004c5a <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	69db      	ldr	r3, [r3, #28]
 8004c96:	f003 0310 	and.w	r3, r3, #16
 8004c9a:	2b10      	cmp	r3, #16
 8004c9c:	d103      	bne.n	8004ca6 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	2210      	movs	r2, #16
 8004ca4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004cac:	4619      	mov	r1, r3
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f7fe fcf2 	bl	8003698 <HAL_UARTEx_RxEventCallback>
 8004cb4:	e002      	b.n	8004cbc <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f7fc fa76 	bl	80011a8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004cbc:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d006      	beq.n	8004cd2 <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8004cc4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004cc8:	f003 0320 	and.w	r3, r3, #32
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f47f aecb 	bne.w	8004a68 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004cd8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004cdc:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d049      	beq.n	8004d78 <UART_RxISR_16BIT_FIFOEN+0x358>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8004cea:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d242      	bcs.n	8004d78 <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	3308      	adds	r3, #8
 8004cf8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cfc:	e853 3f00 	ldrex	r3, [r3]
 8004d00:	623b      	str	r3, [r7, #32]
   return(result);
 8004d02:	6a3b      	ldr	r3, [r7, #32]
 8004d04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	3308      	adds	r3, #8
 8004d12:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8004d16:	633a      	str	r2, [r7, #48]	@ 0x30
 8004d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d1e:	e841 2300 	strex	r3, r2, [r1]
 8004d22:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d1e3      	bne.n	8004cf2 <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a15      	ldr	r2, [pc, #84]	@ (8004d84 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8004d2e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	e853 3f00 	ldrex	r3, [r3]
 8004d3c:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	f043 0320 	orr.w	r3, r3, #32
 8004d44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004d52:	61fb      	str	r3, [r7, #28]
 8004d54:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d56:	69b9      	ldr	r1, [r7, #24]
 8004d58:	69fa      	ldr	r2, [r7, #28]
 8004d5a:	e841 2300 	strex	r3, r2, [r1]
 8004d5e:	617b      	str	r3, [r7, #20]
   return(result);
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d1e4      	bne.n	8004d30 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004d66:	e007      	b.n	8004d78 <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	699a      	ldr	r2, [r3, #24]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f042 0208 	orr.w	r2, r2, #8
 8004d76:	619a      	str	r2, [r3, #24]
}
 8004d78:	bf00      	nop
 8004d7a:	37b8      	adds	r7, #184	@ 0xb8
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}
 8004d80:	40008000 	.word	0x40008000
 8004d84:	08004509 	.word	0x08004509

08004d88 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004d90:	bf00      	nop
 8004d92:	370c      	adds	r7, #12
 8004d94:	46bd      	mov	sp, r7
 8004d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9a:	4770      	bx	lr

08004d9c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b083      	sub	sp, #12
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8004da4:	bf00      	nop
 8004da6:	370c      	adds	r7, #12
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr

08004db0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8004db8:	bf00      	nop
 8004dba:	370c      	adds	r7, #12
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc2:	4770      	bx	lr

08004dc4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b085      	sub	sp, #20
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	d101      	bne.n	8004dda <HAL_UARTEx_DisableFifoMode+0x16>
 8004dd6:	2302      	movs	r3, #2
 8004dd8:	e027      	b.n	8004e2a <HAL_UARTEx_DisableFifoMode+0x66>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2201      	movs	r2, #1
 8004dde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2224      	movs	r2, #36	@ 0x24
 8004de6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f022 0201 	bic.w	r2, r2, #1
 8004e00:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004e08:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	68fa      	ldr	r2, [r7, #12]
 8004e16:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2220      	movs	r2, #32
 8004e1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2200      	movs	r2, #0
 8004e24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004e28:	2300      	movs	r3, #0
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3714      	adds	r7, #20
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e34:	4770      	bx	lr

08004e36 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004e36:	b580      	push	{r7, lr}
 8004e38:	b084      	sub	sp, #16
 8004e3a:	af00      	add	r7, sp, #0
 8004e3c:	6078      	str	r0, [r7, #4]
 8004e3e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d101      	bne.n	8004e4e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004e4a:	2302      	movs	r3, #2
 8004e4c:	e02d      	b.n	8004eaa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2201      	movs	r2, #1
 8004e52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2224      	movs	r2, #36	@ 0x24
 8004e5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f022 0201 	bic.w	r2, r2, #1
 8004e74:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	683a      	ldr	r2, [r7, #0]
 8004e86:	430a      	orrs	r2, r1
 8004e88:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f000 f850 	bl	8004f30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	68fa      	ldr	r2, [r7, #12]
 8004e96:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2220      	movs	r2, #32
 8004e9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004ea8:	2300      	movs	r3, #0
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3710      	adds	r7, #16
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}

08004eb2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004eb2:	b580      	push	{r7, lr}
 8004eb4:	b084      	sub	sp, #16
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	6078      	str	r0, [r7, #4]
 8004eba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d101      	bne.n	8004eca <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004ec6:	2302      	movs	r3, #2
 8004ec8:	e02d      	b.n	8004f26 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2201      	movs	r2, #1
 8004ece:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2224      	movs	r2, #36	@ 0x24
 8004ed6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f022 0201 	bic.w	r2, r2, #1
 8004ef0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	683a      	ldr	r2, [r7, #0]
 8004f02:	430a      	orrs	r2, r1
 8004f04:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004f06:	6878      	ldr	r0, [r7, #4]
 8004f08:	f000 f812 	bl	8004f30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	68fa      	ldr	r2, [r7, #12]
 8004f12:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2220      	movs	r2, #32
 8004f18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3710      	adds	r7, #16
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
	...

08004f30 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b085      	sub	sp, #20
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d108      	bne.n	8004f52 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004f50:	e031      	b.n	8004fb6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004f52:	2308      	movs	r3, #8
 8004f54:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004f56:	2308      	movs	r3, #8
 8004f58:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	0e5b      	lsrs	r3, r3, #25
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	f003 0307 	and.w	r3, r3, #7
 8004f68:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	0f5b      	lsrs	r3, r3, #29
 8004f72:	b2db      	uxtb	r3, r3
 8004f74:	f003 0307 	and.w	r3, r3, #7
 8004f78:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004f7a:	7bbb      	ldrb	r3, [r7, #14]
 8004f7c:	7b3a      	ldrb	r2, [r7, #12]
 8004f7e:	4911      	ldr	r1, [pc, #68]	@ (8004fc4 <UARTEx_SetNbDataToProcess+0x94>)
 8004f80:	5c8a      	ldrb	r2, [r1, r2]
 8004f82:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004f86:	7b3a      	ldrb	r2, [r7, #12]
 8004f88:	490f      	ldr	r1, [pc, #60]	@ (8004fc8 <UARTEx_SetNbDataToProcess+0x98>)
 8004f8a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004f8c:	fb93 f3f2 	sdiv	r3, r3, r2
 8004f90:	b29a      	uxth	r2, r3
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004f98:	7bfb      	ldrb	r3, [r7, #15]
 8004f9a:	7b7a      	ldrb	r2, [r7, #13]
 8004f9c:	4909      	ldr	r1, [pc, #36]	@ (8004fc4 <UARTEx_SetNbDataToProcess+0x94>)
 8004f9e:	5c8a      	ldrb	r2, [r1, r2]
 8004fa0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004fa4:	7b7a      	ldrb	r2, [r7, #13]
 8004fa6:	4908      	ldr	r1, [pc, #32]	@ (8004fc8 <UARTEx_SetNbDataToProcess+0x98>)
 8004fa8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004faa:	fb93 f3f2 	sdiv	r3, r3, r2
 8004fae:	b29a      	uxth	r2, r3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004fb6:	bf00      	nop
 8004fb8:	3714      	adds	r7, #20
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc0:	4770      	bx	lr
 8004fc2:	bf00      	nop
 8004fc4:	08005e90 	.word	0x08005e90
 8004fc8:	08005e98 	.word	0x08005e98

08004fcc <std>:
 8004fcc:	2300      	movs	r3, #0
 8004fce:	b510      	push	{r4, lr}
 8004fd0:	4604      	mov	r4, r0
 8004fd2:	e9c0 3300 	strd	r3, r3, [r0]
 8004fd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004fda:	6083      	str	r3, [r0, #8]
 8004fdc:	8181      	strh	r1, [r0, #12]
 8004fde:	6643      	str	r3, [r0, #100]	@ 0x64
 8004fe0:	81c2      	strh	r2, [r0, #14]
 8004fe2:	6183      	str	r3, [r0, #24]
 8004fe4:	4619      	mov	r1, r3
 8004fe6:	2208      	movs	r2, #8
 8004fe8:	305c      	adds	r0, #92	@ 0x5c
 8004fea:	f000 f8c3 	bl	8005174 <memset>
 8004fee:	4b0d      	ldr	r3, [pc, #52]	@ (8005024 <std+0x58>)
 8004ff0:	6263      	str	r3, [r4, #36]	@ 0x24
 8004ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8005028 <std+0x5c>)
 8004ff4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800502c <std+0x60>)
 8004ff8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8005030 <std+0x64>)
 8004ffc:	6323      	str	r3, [r4, #48]	@ 0x30
 8004ffe:	4b0d      	ldr	r3, [pc, #52]	@ (8005034 <std+0x68>)
 8005000:	6224      	str	r4, [r4, #32]
 8005002:	429c      	cmp	r4, r3
 8005004:	d006      	beq.n	8005014 <std+0x48>
 8005006:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800500a:	4294      	cmp	r4, r2
 800500c:	d002      	beq.n	8005014 <std+0x48>
 800500e:	33d0      	adds	r3, #208	@ 0xd0
 8005010:	429c      	cmp	r4, r3
 8005012:	d105      	bne.n	8005020 <std+0x54>
 8005014:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005018:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800501c:	f000 b8dc 	b.w	80051d8 <__retarget_lock_init_recursive>
 8005020:	bd10      	pop	{r4, pc}
 8005022:	bf00      	nop
 8005024:	08005a31 	.word	0x08005a31
 8005028:	08005a53 	.word	0x08005a53
 800502c:	08005a8b 	.word	0x08005a8b
 8005030:	08005aaf 	.word	0x08005aaf
 8005034:	200003e4 	.word	0x200003e4

08005038 <stdio_exit_handler>:
 8005038:	4a02      	ldr	r2, [pc, #8]	@ (8005044 <stdio_exit_handler+0xc>)
 800503a:	4903      	ldr	r1, [pc, #12]	@ (8005048 <stdio_exit_handler+0x10>)
 800503c:	4803      	ldr	r0, [pc, #12]	@ (800504c <stdio_exit_handler+0x14>)
 800503e:	f000 b869 	b.w	8005114 <_fwalk_sglue>
 8005042:	bf00      	nop
 8005044:	2000000c 	.word	0x2000000c
 8005048:	080059c9 	.word	0x080059c9
 800504c:	2000001c 	.word	0x2000001c

08005050 <cleanup_stdio>:
 8005050:	6841      	ldr	r1, [r0, #4]
 8005052:	4b0c      	ldr	r3, [pc, #48]	@ (8005084 <cleanup_stdio+0x34>)
 8005054:	4299      	cmp	r1, r3
 8005056:	b510      	push	{r4, lr}
 8005058:	4604      	mov	r4, r0
 800505a:	d001      	beq.n	8005060 <cleanup_stdio+0x10>
 800505c:	f000 fcb4 	bl	80059c8 <_fflush_r>
 8005060:	68a1      	ldr	r1, [r4, #8]
 8005062:	4b09      	ldr	r3, [pc, #36]	@ (8005088 <cleanup_stdio+0x38>)
 8005064:	4299      	cmp	r1, r3
 8005066:	d002      	beq.n	800506e <cleanup_stdio+0x1e>
 8005068:	4620      	mov	r0, r4
 800506a:	f000 fcad 	bl	80059c8 <_fflush_r>
 800506e:	68e1      	ldr	r1, [r4, #12]
 8005070:	4b06      	ldr	r3, [pc, #24]	@ (800508c <cleanup_stdio+0x3c>)
 8005072:	4299      	cmp	r1, r3
 8005074:	d004      	beq.n	8005080 <cleanup_stdio+0x30>
 8005076:	4620      	mov	r0, r4
 8005078:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800507c:	f000 bca4 	b.w	80059c8 <_fflush_r>
 8005080:	bd10      	pop	{r4, pc}
 8005082:	bf00      	nop
 8005084:	200003e4 	.word	0x200003e4
 8005088:	2000044c 	.word	0x2000044c
 800508c:	200004b4 	.word	0x200004b4

08005090 <global_stdio_init.part.0>:
 8005090:	b510      	push	{r4, lr}
 8005092:	4b0b      	ldr	r3, [pc, #44]	@ (80050c0 <global_stdio_init.part.0+0x30>)
 8005094:	4c0b      	ldr	r4, [pc, #44]	@ (80050c4 <global_stdio_init.part.0+0x34>)
 8005096:	4a0c      	ldr	r2, [pc, #48]	@ (80050c8 <global_stdio_init.part.0+0x38>)
 8005098:	601a      	str	r2, [r3, #0]
 800509a:	4620      	mov	r0, r4
 800509c:	2200      	movs	r2, #0
 800509e:	2104      	movs	r1, #4
 80050a0:	f7ff ff94 	bl	8004fcc <std>
 80050a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80050a8:	2201      	movs	r2, #1
 80050aa:	2109      	movs	r1, #9
 80050ac:	f7ff ff8e 	bl	8004fcc <std>
 80050b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80050b4:	2202      	movs	r2, #2
 80050b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050ba:	2112      	movs	r1, #18
 80050bc:	f7ff bf86 	b.w	8004fcc <std>
 80050c0:	2000051c 	.word	0x2000051c
 80050c4:	200003e4 	.word	0x200003e4
 80050c8:	08005039 	.word	0x08005039

080050cc <__sfp_lock_acquire>:
 80050cc:	4801      	ldr	r0, [pc, #4]	@ (80050d4 <__sfp_lock_acquire+0x8>)
 80050ce:	f000 b884 	b.w	80051da <__retarget_lock_acquire_recursive>
 80050d2:	bf00      	nop
 80050d4:	20000521 	.word	0x20000521

080050d8 <__sfp_lock_release>:
 80050d8:	4801      	ldr	r0, [pc, #4]	@ (80050e0 <__sfp_lock_release+0x8>)
 80050da:	f000 b87f 	b.w	80051dc <__retarget_lock_release_recursive>
 80050de:	bf00      	nop
 80050e0:	20000521 	.word	0x20000521

080050e4 <__sinit>:
 80050e4:	b510      	push	{r4, lr}
 80050e6:	4604      	mov	r4, r0
 80050e8:	f7ff fff0 	bl	80050cc <__sfp_lock_acquire>
 80050ec:	6a23      	ldr	r3, [r4, #32]
 80050ee:	b11b      	cbz	r3, 80050f8 <__sinit+0x14>
 80050f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050f4:	f7ff bff0 	b.w	80050d8 <__sfp_lock_release>
 80050f8:	4b04      	ldr	r3, [pc, #16]	@ (800510c <__sinit+0x28>)
 80050fa:	6223      	str	r3, [r4, #32]
 80050fc:	4b04      	ldr	r3, [pc, #16]	@ (8005110 <__sinit+0x2c>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d1f5      	bne.n	80050f0 <__sinit+0xc>
 8005104:	f7ff ffc4 	bl	8005090 <global_stdio_init.part.0>
 8005108:	e7f2      	b.n	80050f0 <__sinit+0xc>
 800510a:	bf00      	nop
 800510c:	08005051 	.word	0x08005051
 8005110:	2000051c 	.word	0x2000051c

08005114 <_fwalk_sglue>:
 8005114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005118:	4607      	mov	r7, r0
 800511a:	4688      	mov	r8, r1
 800511c:	4614      	mov	r4, r2
 800511e:	2600      	movs	r6, #0
 8005120:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005124:	f1b9 0901 	subs.w	r9, r9, #1
 8005128:	d505      	bpl.n	8005136 <_fwalk_sglue+0x22>
 800512a:	6824      	ldr	r4, [r4, #0]
 800512c:	2c00      	cmp	r4, #0
 800512e:	d1f7      	bne.n	8005120 <_fwalk_sglue+0xc>
 8005130:	4630      	mov	r0, r6
 8005132:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005136:	89ab      	ldrh	r3, [r5, #12]
 8005138:	2b01      	cmp	r3, #1
 800513a:	d907      	bls.n	800514c <_fwalk_sglue+0x38>
 800513c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005140:	3301      	adds	r3, #1
 8005142:	d003      	beq.n	800514c <_fwalk_sglue+0x38>
 8005144:	4629      	mov	r1, r5
 8005146:	4638      	mov	r0, r7
 8005148:	47c0      	blx	r8
 800514a:	4306      	orrs	r6, r0
 800514c:	3568      	adds	r5, #104	@ 0x68
 800514e:	e7e9      	b.n	8005124 <_fwalk_sglue+0x10>

08005150 <iprintf>:
 8005150:	b40f      	push	{r0, r1, r2, r3}
 8005152:	b507      	push	{r0, r1, r2, lr}
 8005154:	4906      	ldr	r1, [pc, #24]	@ (8005170 <iprintf+0x20>)
 8005156:	ab04      	add	r3, sp, #16
 8005158:	6808      	ldr	r0, [r1, #0]
 800515a:	f853 2b04 	ldr.w	r2, [r3], #4
 800515e:	6881      	ldr	r1, [r0, #8]
 8005160:	9301      	str	r3, [sp, #4]
 8005162:	f000 f865 	bl	8005230 <_vfiprintf_r>
 8005166:	b003      	add	sp, #12
 8005168:	f85d eb04 	ldr.w	lr, [sp], #4
 800516c:	b004      	add	sp, #16
 800516e:	4770      	bx	lr
 8005170:	20000018 	.word	0x20000018

08005174 <memset>:
 8005174:	4402      	add	r2, r0
 8005176:	4603      	mov	r3, r0
 8005178:	4293      	cmp	r3, r2
 800517a:	d100      	bne.n	800517e <memset+0xa>
 800517c:	4770      	bx	lr
 800517e:	f803 1b01 	strb.w	r1, [r3], #1
 8005182:	e7f9      	b.n	8005178 <memset+0x4>

08005184 <__errno>:
 8005184:	4b01      	ldr	r3, [pc, #4]	@ (800518c <__errno+0x8>)
 8005186:	6818      	ldr	r0, [r3, #0]
 8005188:	4770      	bx	lr
 800518a:	bf00      	nop
 800518c:	20000018 	.word	0x20000018

08005190 <__libc_init_array>:
 8005190:	b570      	push	{r4, r5, r6, lr}
 8005192:	4d0d      	ldr	r5, [pc, #52]	@ (80051c8 <__libc_init_array+0x38>)
 8005194:	4c0d      	ldr	r4, [pc, #52]	@ (80051cc <__libc_init_array+0x3c>)
 8005196:	1b64      	subs	r4, r4, r5
 8005198:	10a4      	asrs	r4, r4, #2
 800519a:	2600      	movs	r6, #0
 800519c:	42a6      	cmp	r6, r4
 800519e:	d109      	bne.n	80051b4 <__libc_init_array+0x24>
 80051a0:	4d0b      	ldr	r5, [pc, #44]	@ (80051d0 <__libc_init_array+0x40>)
 80051a2:	4c0c      	ldr	r4, [pc, #48]	@ (80051d4 <__libc_init_array+0x44>)
 80051a4:	f000 fe40 	bl	8005e28 <_init>
 80051a8:	1b64      	subs	r4, r4, r5
 80051aa:	10a4      	asrs	r4, r4, #2
 80051ac:	2600      	movs	r6, #0
 80051ae:	42a6      	cmp	r6, r4
 80051b0:	d105      	bne.n	80051be <__libc_init_array+0x2e>
 80051b2:	bd70      	pop	{r4, r5, r6, pc}
 80051b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80051b8:	4798      	blx	r3
 80051ba:	3601      	adds	r6, #1
 80051bc:	e7ee      	b.n	800519c <__libc_init_array+0xc>
 80051be:	f855 3b04 	ldr.w	r3, [r5], #4
 80051c2:	4798      	blx	r3
 80051c4:	3601      	adds	r6, #1
 80051c6:	e7f2      	b.n	80051ae <__libc_init_array+0x1e>
 80051c8:	08005edc 	.word	0x08005edc
 80051cc:	08005edc 	.word	0x08005edc
 80051d0:	08005edc 	.word	0x08005edc
 80051d4:	08005ee0 	.word	0x08005ee0

080051d8 <__retarget_lock_init_recursive>:
 80051d8:	4770      	bx	lr

080051da <__retarget_lock_acquire_recursive>:
 80051da:	4770      	bx	lr

080051dc <__retarget_lock_release_recursive>:
 80051dc:	4770      	bx	lr

080051de <__sfputc_r>:
 80051de:	6893      	ldr	r3, [r2, #8]
 80051e0:	3b01      	subs	r3, #1
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	b410      	push	{r4}
 80051e6:	6093      	str	r3, [r2, #8]
 80051e8:	da08      	bge.n	80051fc <__sfputc_r+0x1e>
 80051ea:	6994      	ldr	r4, [r2, #24]
 80051ec:	42a3      	cmp	r3, r4
 80051ee:	db01      	blt.n	80051f4 <__sfputc_r+0x16>
 80051f0:	290a      	cmp	r1, #10
 80051f2:	d103      	bne.n	80051fc <__sfputc_r+0x1e>
 80051f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80051f8:	f000 bc5d 	b.w	8005ab6 <__swbuf_r>
 80051fc:	6813      	ldr	r3, [r2, #0]
 80051fe:	1c58      	adds	r0, r3, #1
 8005200:	6010      	str	r0, [r2, #0]
 8005202:	7019      	strb	r1, [r3, #0]
 8005204:	4608      	mov	r0, r1
 8005206:	f85d 4b04 	ldr.w	r4, [sp], #4
 800520a:	4770      	bx	lr

0800520c <__sfputs_r>:
 800520c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800520e:	4606      	mov	r6, r0
 8005210:	460f      	mov	r7, r1
 8005212:	4614      	mov	r4, r2
 8005214:	18d5      	adds	r5, r2, r3
 8005216:	42ac      	cmp	r4, r5
 8005218:	d101      	bne.n	800521e <__sfputs_r+0x12>
 800521a:	2000      	movs	r0, #0
 800521c:	e007      	b.n	800522e <__sfputs_r+0x22>
 800521e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005222:	463a      	mov	r2, r7
 8005224:	4630      	mov	r0, r6
 8005226:	f7ff ffda 	bl	80051de <__sfputc_r>
 800522a:	1c43      	adds	r3, r0, #1
 800522c:	d1f3      	bne.n	8005216 <__sfputs_r+0xa>
 800522e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005230 <_vfiprintf_r>:
 8005230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005234:	460d      	mov	r5, r1
 8005236:	b09d      	sub	sp, #116	@ 0x74
 8005238:	4614      	mov	r4, r2
 800523a:	4698      	mov	r8, r3
 800523c:	4606      	mov	r6, r0
 800523e:	b118      	cbz	r0, 8005248 <_vfiprintf_r+0x18>
 8005240:	6a03      	ldr	r3, [r0, #32]
 8005242:	b90b      	cbnz	r3, 8005248 <_vfiprintf_r+0x18>
 8005244:	f7ff ff4e 	bl	80050e4 <__sinit>
 8005248:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800524a:	07d9      	lsls	r1, r3, #31
 800524c:	d405      	bmi.n	800525a <_vfiprintf_r+0x2a>
 800524e:	89ab      	ldrh	r3, [r5, #12]
 8005250:	059a      	lsls	r2, r3, #22
 8005252:	d402      	bmi.n	800525a <_vfiprintf_r+0x2a>
 8005254:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005256:	f7ff ffc0 	bl	80051da <__retarget_lock_acquire_recursive>
 800525a:	89ab      	ldrh	r3, [r5, #12]
 800525c:	071b      	lsls	r3, r3, #28
 800525e:	d501      	bpl.n	8005264 <_vfiprintf_r+0x34>
 8005260:	692b      	ldr	r3, [r5, #16]
 8005262:	b99b      	cbnz	r3, 800528c <_vfiprintf_r+0x5c>
 8005264:	4629      	mov	r1, r5
 8005266:	4630      	mov	r0, r6
 8005268:	f000 fc64 	bl	8005b34 <__swsetup_r>
 800526c:	b170      	cbz	r0, 800528c <_vfiprintf_r+0x5c>
 800526e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005270:	07dc      	lsls	r4, r3, #31
 8005272:	d504      	bpl.n	800527e <_vfiprintf_r+0x4e>
 8005274:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005278:	b01d      	add	sp, #116	@ 0x74
 800527a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800527e:	89ab      	ldrh	r3, [r5, #12]
 8005280:	0598      	lsls	r0, r3, #22
 8005282:	d4f7      	bmi.n	8005274 <_vfiprintf_r+0x44>
 8005284:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005286:	f7ff ffa9 	bl	80051dc <__retarget_lock_release_recursive>
 800528a:	e7f3      	b.n	8005274 <_vfiprintf_r+0x44>
 800528c:	2300      	movs	r3, #0
 800528e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005290:	2320      	movs	r3, #32
 8005292:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005296:	f8cd 800c 	str.w	r8, [sp, #12]
 800529a:	2330      	movs	r3, #48	@ 0x30
 800529c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800544c <_vfiprintf_r+0x21c>
 80052a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80052a4:	f04f 0901 	mov.w	r9, #1
 80052a8:	4623      	mov	r3, r4
 80052aa:	469a      	mov	sl, r3
 80052ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80052b0:	b10a      	cbz	r2, 80052b6 <_vfiprintf_r+0x86>
 80052b2:	2a25      	cmp	r2, #37	@ 0x25
 80052b4:	d1f9      	bne.n	80052aa <_vfiprintf_r+0x7a>
 80052b6:	ebba 0b04 	subs.w	fp, sl, r4
 80052ba:	d00b      	beq.n	80052d4 <_vfiprintf_r+0xa4>
 80052bc:	465b      	mov	r3, fp
 80052be:	4622      	mov	r2, r4
 80052c0:	4629      	mov	r1, r5
 80052c2:	4630      	mov	r0, r6
 80052c4:	f7ff ffa2 	bl	800520c <__sfputs_r>
 80052c8:	3001      	adds	r0, #1
 80052ca:	f000 80a7 	beq.w	800541c <_vfiprintf_r+0x1ec>
 80052ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80052d0:	445a      	add	r2, fp
 80052d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80052d4:	f89a 3000 	ldrb.w	r3, [sl]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	f000 809f 	beq.w	800541c <_vfiprintf_r+0x1ec>
 80052de:	2300      	movs	r3, #0
 80052e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80052e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80052e8:	f10a 0a01 	add.w	sl, sl, #1
 80052ec:	9304      	str	r3, [sp, #16]
 80052ee:	9307      	str	r3, [sp, #28]
 80052f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80052f4:	931a      	str	r3, [sp, #104]	@ 0x68
 80052f6:	4654      	mov	r4, sl
 80052f8:	2205      	movs	r2, #5
 80052fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052fe:	4853      	ldr	r0, [pc, #332]	@ (800544c <_vfiprintf_r+0x21c>)
 8005300:	f7fa ff96 	bl	8000230 <memchr>
 8005304:	9a04      	ldr	r2, [sp, #16]
 8005306:	b9d8      	cbnz	r0, 8005340 <_vfiprintf_r+0x110>
 8005308:	06d1      	lsls	r1, r2, #27
 800530a:	bf44      	itt	mi
 800530c:	2320      	movmi	r3, #32
 800530e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005312:	0713      	lsls	r3, r2, #28
 8005314:	bf44      	itt	mi
 8005316:	232b      	movmi	r3, #43	@ 0x2b
 8005318:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800531c:	f89a 3000 	ldrb.w	r3, [sl]
 8005320:	2b2a      	cmp	r3, #42	@ 0x2a
 8005322:	d015      	beq.n	8005350 <_vfiprintf_r+0x120>
 8005324:	9a07      	ldr	r2, [sp, #28]
 8005326:	4654      	mov	r4, sl
 8005328:	2000      	movs	r0, #0
 800532a:	f04f 0c0a 	mov.w	ip, #10
 800532e:	4621      	mov	r1, r4
 8005330:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005334:	3b30      	subs	r3, #48	@ 0x30
 8005336:	2b09      	cmp	r3, #9
 8005338:	d94b      	bls.n	80053d2 <_vfiprintf_r+0x1a2>
 800533a:	b1b0      	cbz	r0, 800536a <_vfiprintf_r+0x13a>
 800533c:	9207      	str	r2, [sp, #28]
 800533e:	e014      	b.n	800536a <_vfiprintf_r+0x13a>
 8005340:	eba0 0308 	sub.w	r3, r0, r8
 8005344:	fa09 f303 	lsl.w	r3, r9, r3
 8005348:	4313      	orrs	r3, r2
 800534a:	9304      	str	r3, [sp, #16]
 800534c:	46a2      	mov	sl, r4
 800534e:	e7d2      	b.n	80052f6 <_vfiprintf_r+0xc6>
 8005350:	9b03      	ldr	r3, [sp, #12]
 8005352:	1d19      	adds	r1, r3, #4
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	9103      	str	r1, [sp, #12]
 8005358:	2b00      	cmp	r3, #0
 800535a:	bfbb      	ittet	lt
 800535c:	425b      	neglt	r3, r3
 800535e:	f042 0202 	orrlt.w	r2, r2, #2
 8005362:	9307      	strge	r3, [sp, #28]
 8005364:	9307      	strlt	r3, [sp, #28]
 8005366:	bfb8      	it	lt
 8005368:	9204      	strlt	r2, [sp, #16]
 800536a:	7823      	ldrb	r3, [r4, #0]
 800536c:	2b2e      	cmp	r3, #46	@ 0x2e
 800536e:	d10a      	bne.n	8005386 <_vfiprintf_r+0x156>
 8005370:	7863      	ldrb	r3, [r4, #1]
 8005372:	2b2a      	cmp	r3, #42	@ 0x2a
 8005374:	d132      	bne.n	80053dc <_vfiprintf_r+0x1ac>
 8005376:	9b03      	ldr	r3, [sp, #12]
 8005378:	1d1a      	adds	r2, r3, #4
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	9203      	str	r2, [sp, #12]
 800537e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005382:	3402      	adds	r4, #2
 8005384:	9305      	str	r3, [sp, #20]
 8005386:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800545c <_vfiprintf_r+0x22c>
 800538a:	7821      	ldrb	r1, [r4, #0]
 800538c:	2203      	movs	r2, #3
 800538e:	4650      	mov	r0, sl
 8005390:	f7fa ff4e 	bl	8000230 <memchr>
 8005394:	b138      	cbz	r0, 80053a6 <_vfiprintf_r+0x176>
 8005396:	9b04      	ldr	r3, [sp, #16]
 8005398:	eba0 000a 	sub.w	r0, r0, sl
 800539c:	2240      	movs	r2, #64	@ 0x40
 800539e:	4082      	lsls	r2, r0
 80053a0:	4313      	orrs	r3, r2
 80053a2:	3401      	adds	r4, #1
 80053a4:	9304      	str	r3, [sp, #16]
 80053a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053aa:	4829      	ldr	r0, [pc, #164]	@ (8005450 <_vfiprintf_r+0x220>)
 80053ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80053b0:	2206      	movs	r2, #6
 80053b2:	f7fa ff3d 	bl	8000230 <memchr>
 80053b6:	2800      	cmp	r0, #0
 80053b8:	d03f      	beq.n	800543a <_vfiprintf_r+0x20a>
 80053ba:	4b26      	ldr	r3, [pc, #152]	@ (8005454 <_vfiprintf_r+0x224>)
 80053bc:	bb1b      	cbnz	r3, 8005406 <_vfiprintf_r+0x1d6>
 80053be:	9b03      	ldr	r3, [sp, #12]
 80053c0:	3307      	adds	r3, #7
 80053c2:	f023 0307 	bic.w	r3, r3, #7
 80053c6:	3308      	adds	r3, #8
 80053c8:	9303      	str	r3, [sp, #12]
 80053ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053cc:	443b      	add	r3, r7
 80053ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80053d0:	e76a      	b.n	80052a8 <_vfiprintf_r+0x78>
 80053d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80053d6:	460c      	mov	r4, r1
 80053d8:	2001      	movs	r0, #1
 80053da:	e7a8      	b.n	800532e <_vfiprintf_r+0xfe>
 80053dc:	2300      	movs	r3, #0
 80053de:	3401      	adds	r4, #1
 80053e0:	9305      	str	r3, [sp, #20]
 80053e2:	4619      	mov	r1, r3
 80053e4:	f04f 0c0a 	mov.w	ip, #10
 80053e8:	4620      	mov	r0, r4
 80053ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80053ee:	3a30      	subs	r2, #48	@ 0x30
 80053f0:	2a09      	cmp	r2, #9
 80053f2:	d903      	bls.n	80053fc <_vfiprintf_r+0x1cc>
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d0c6      	beq.n	8005386 <_vfiprintf_r+0x156>
 80053f8:	9105      	str	r1, [sp, #20]
 80053fa:	e7c4      	b.n	8005386 <_vfiprintf_r+0x156>
 80053fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8005400:	4604      	mov	r4, r0
 8005402:	2301      	movs	r3, #1
 8005404:	e7f0      	b.n	80053e8 <_vfiprintf_r+0x1b8>
 8005406:	ab03      	add	r3, sp, #12
 8005408:	9300      	str	r3, [sp, #0]
 800540a:	462a      	mov	r2, r5
 800540c:	4b12      	ldr	r3, [pc, #72]	@ (8005458 <_vfiprintf_r+0x228>)
 800540e:	a904      	add	r1, sp, #16
 8005410:	4630      	mov	r0, r6
 8005412:	f3af 8000 	nop.w
 8005416:	4607      	mov	r7, r0
 8005418:	1c78      	adds	r0, r7, #1
 800541a:	d1d6      	bne.n	80053ca <_vfiprintf_r+0x19a>
 800541c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800541e:	07d9      	lsls	r1, r3, #31
 8005420:	d405      	bmi.n	800542e <_vfiprintf_r+0x1fe>
 8005422:	89ab      	ldrh	r3, [r5, #12]
 8005424:	059a      	lsls	r2, r3, #22
 8005426:	d402      	bmi.n	800542e <_vfiprintf_r+0x1fe>
 8005428:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800542a:	f7ff fed7 	bl	80051dc <__retarget_lock_release_recursive>
 800542e:	89ab      	ldrh	r3, [r5, #12]
 8005430:	065b      	lsls	r3, r3, #25
 8005432:	f53f af1f 	bmi.w	8005274 <_vfiprintf_r+0x44>
 8005436:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005438:	e71e      	b.n	8005278 <_vfiprintf_r+0x48>
 800543a:	ab03      	add	r3, sp, #12
 800543c:	9300      	str	r3, [sp, #0]
 800543e:	462a      	mov	r2, r5
 8005440:	4b05      	ldr	r3, [pc, #20]	@ (8005458 <_vfiprintf_r+0x228>)
 8005442:	a904      	add	r1, sp, #16
 8005444:	4630      	mov	r0, r6
 8005446:	f000 f91b 	bl	8005680 <_printf_i>
 800544a:	e7e4      	b.n	8005416 <_vfiprintf_r+0x1e6>
 800544c:	08005ea0 	.word	0x08005ea0
 8005450:	08005eaa 	.word	0x08005eaa
 8005454:	00000000 	.word	0x00000000
 8005458:	0800520d 	.word	0x0800520d
 800545c:	08005ea6 	.word	0x08005ea6

08005460 <sbrk_aligned>:
 8005460:	b570      	push	{r4, r5, r6, lr}
 8005462:	4e0f      	ldr	r6, [pc, #60]	@ (80054a0 <sbrk_aligned+0x40>)
 8005464:	460c      	mov	r4, r1
 8005466:	6831      	ldr	r1, [r6, #0]
 8005468:	4605      	mov	r5, r0
 800546a:	b911      	cbnz	r1, 8005472 <sbrk_aligned+0x12>
 800546c:	f000 fc70 	bl	8005d50 <_sbrk_r>
 8005470:	6030      	str	r0, [r6, #0]
 8005472:	4621      	mov	r1, r4
 8005474:	4628      	mov	r0, r5
 8005476:	f000 fc6b 	bl	8005d50 <_sbrk_r>
 800547a:	1c43      	adds	r3, r0, #1
 800547c:	d103      	bne.n	8005486 <sbrk_aligned+0x26>
 800547e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005482:	4620      	mov	r0, r4
 8005484:	bd70      	pop	{r4, r5, r6, pc}
 8005486:	1cc4      	adds	r4, r0, #3
 8005488:	f024 0403 	bic.w	r4, r4, #3
 800548c:	42a0      	cmp	r0, r4
 800548e:	d0f8      	beq.n	8005482 <sbrk_aligned+0x22>
 8005490:	1a21      	subs	r1, r4, r0
 8005492:	4628      	mov	r0, r5
 8005494:	f000 fc5c 	bl	8005d50 <_sbrk_r>
 8005498:	3001      	adds	r0, #1
 800549a:	d1f2      	bne.n	8005482 <sbrk_aligned+0x22>
 800549c:	e7ef      	b.n	800547e <sbrk_aligned+0x1e>
 800549e:	bf00      	nop
 80054a0:	20000524 	.word	0x20000524

080054a4 <_malloc_r>:
 80054a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054a8:	1ccd      	adds	r5, r1, #3
 80054aa:	f025 0503 	bic.w	r5, r5, #3
 80054ae:	3508      	adds	r5, #8
 80054b0:	2d0c      	cmp	r5, #12
 80054b2:	bf38      	it	cc
 80054b4:	250c      	movcc	r5, #12
 80054b6:	2d00      	cmp	r5, #0
 80054b8:	4606      	mov	r6, r0
 80054ba:	db01      	blt.n	80054c0 <_malloc_r+0x1c>
 80054bc:	42a9      	cmp	r1, r5
 80054be:	d904      	bls.n	80054ca <_malloc_r+0x26>
 80054c0:	230c      	movs	r3, #12
 80054c2:	6033      	str	r3, [r6, #0]
 80054c4:	2000      	movs	r0, #0
 80054c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80055a0 <_malloc_r+0xfc>
 80054ce:	f000 faa3 	bl	8005a18 <__malloc_lock>
 80054d2:	f8d8 3000 	ldr.w	r3, [r8]
 80054d6:	461c      	mov	r4, r3
 80054d8:	bb44      	cbnz	r4, 800552c <_malloc_r+0x88>
 80054da:	4629      	mov	r1, r5
 80054dc:	4630      	mov	r0, r6
 80054de:	f7ff ffbf 	bl	8005460 <sbrk_aligned>
 80054e2:	1c43      	adds	r3, r0, #1
 80054e4:	4604      	mov	r4, r0
 80054e6:	d158      	bne.n	800559a <_malloc_r+0xf6>
 80054e8:	f8d8 4000 	ldr.w	r4, [r8]
 80054ec:	4627      	mov	r7, r4
 80054ee:	2f00      	cmp	r7, #0
 80054f0:	d143      	bne.n	800557a <_malloc_r+0xd6>
 80054f2:	2c00      	cmp	r4, #0
 80054f4:	d04b      	beq.n	800558e <_malloc_r+0xea>
 80054f6:	6823      	ldr	r3, [r4, #0]
 80054f8:	4639      	mov	r1, r7
 80054fa:	4630      	mov	r0, r6
 80054fc:	eb04 0903 	add.w	r9, r4, r3
 8005500:	f000 fc26 	bl	8005d50 <_sbrk_r>
 8005504:	4581      	cmp	r9, r0
 8005506:	d142      	bne.n	800558e <_malloc_r+0xea>
 8005508:	6821      	ldr	r1, [r4, #0]
 800550a:	1a6d      	subs	r5, r5, r1
 800550c:	4629      	mov	r1, r5
 800550e:	4630      	mov	r0, r6
 8005510:	f7ff ffa6 	bl	8005460 <sbrk_aligned>
 8005514:	3001      	adds	r0, #1
 8005516:	d03a      	beq.n	800558e <_malloc_r+0xea>
 8005518:	6823      	ldr	r3, [r4, #0]
 800551a:	442b      	add	r3, r5
 800551c:	6023      	str	r3, [r4, #0]
 800551e:	f8d8 3000 	ldr.w	r3, [r8]
 8005522:	685a      	ldr	r2, [r3, #4]
 8005524:	bb62      	cbnz	r2, 8005580 <_malloc_r+0xdc>
 8005526:	f8c8 7000 	str.w	r7, [r8]
 800552a:	e00f      	b.n	800554c <_malloc_r+0xa8>
 800552c:	6822      	ldr	r2, [r4, #0]
 800552e:	1b52      	subs	r2, r2, r5
 8005530:	d420      	bmi.n	8005574 <_malloc_r+0xd0>
 8005532:	2a0b      	cmp	r2, #11
 8005534:	d917      	bls.n	8005566 <_malloc_r+0xc2>
 8005536:	1961      	adds	r1, r4, r5
 8005538:	42a3      	cmp	r3, r4
 800553a:	6025      	str	r5, [r4, #0]
 800553c:	bf18      	it	ne
 800553e:	6059      	strne	r1, [r3, #4]
 8005540:	6863      	ldr	r3, [r4, #4]
 8005542:	bf08      	it	eq
 8005544:	f8c8 1000 	streq.w	r1, [r8]
 8005548:	5162      	str	r2, [r4, r5]
 800554a:	604b      	str	r3, [r1, #4]
 800554c:	4630      	mov	r0, r6
 800554e:	f000 fa69 	bl	8005a24 <__malloc_unlock>
 8005552:	f104 000b 	add.w	r0, r4, #11
 8005556:	1d23      	adds	r3, r4, #4
 8005558:	f020 0007 	bic.w	r0, r0, #7
 800555c:	1ac2      	subs	r2, r0, r3
 800555e:	bf1c      	itt	ne
 8005560:	1a1b      	subne	r3, r3, r0
 8005562:	50a3      	strne	r3, [r4, r2]
 8005564:	e7af      	b.n	80054c6 <_malloc_r+0x22>
 8005566:	6862      	ldr	r2, [r4, #4]
 8005568:	42a3      	cmp	r3, r4
 800556a:	bf0c      	ite	eq
 800556c:	f8c8 2000 	streq.w	r2, [r8]
 8005570:	605a      	strne	r2, [r3, #4]
 8005572:	e7eb      	b.n	800554c <_malloc_r+0xa8>
 8005574:	4623      	mov	r3, r4
 8005576:	6864      	ldr	r4, [r4, #4]
 8005578:	e7ae      	b.n	80054d8 <_malloc_r+0x34>
 800557a:	463c      	mov	r4, r7
 800557c:	687f      	ldr	r7, [r7, #4]
 800557e:	e7b6      	b.n	80054ee <_malloc_r+0x4a>
 8005580:	461a      	mov	r2, r3
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	42a3      	cmp	r3, r4
 8005586:	d1fb      	bne.n	8005580 <_malloc_r+0xdc>
 8005588:	2300      	movs	r3, #0
 800558a:	6053      	str	r3, [r2, #4]
 800558c:	e7de      	b.n	800554c <_malloc_r+0xa8>
 800558e:	230c      	movs	r3, #12
 8005590:	6033      	str	r3, [r6, #0]
 8005592:	4630      	mov	r0, r6
 8005594:	f000 fa46 	bl	8005a24 <__malloc_unlock>
 8005598:	e794      	b.n	80054c4 <_malloc_r+0x20>
 800559a:	6005      	str	r5, [r0, #0]
 800559c:	e7d6      	b.n	800554c <_malloc_r+0xa8>
 800559e:	bf00      	nop
 80055a0:	20000528 	.word	0x20000528

080055a4 <_printf_common>:
 80055a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055a8:	4616      	mov	r6, r2
 80055aa:	4698      	mov	r8, r3
 80055ac:	688a      	ldr	r2, [r1, #8]
 80055ae:	690b      	ldr	r3, [r1, #16]
 80055b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80055b4:	4293      	cmp	r3, r2
 80055b6:	bfb8      	it	lt
 80055b8:	4613      	movlt	r3, r2
 80055ba:	6033      	str	r3, [r6, #0]
 80055bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80055c0:	4607      	mov	r7, r0
 80055c2:	460c      	mov	r4, r1
 80055c4:	b10a      	cbz	r2, 80055ca <_printf_common+0x26>
 80055c6:	3301      	adds	r3, #1
 80055c8:	6033      	str	r3, [r6, #0]
 80055ca:	6823      	ldr	r3, [r4, #0]
 80055cc:	0699      	lsls	r1, r3, #26
 80055ce:	bf42      	ittt	mi
 80055d0:	6833      	ldrmi	r3, [r6, #0]
 80055d2:	3302      	addmi	r3, #2
 80055d4:	6033      	strmi	r3, [r6, #0]
 80055d6:	6825      	ldr	r5, [r4, #0]
 80055d8:	f015 0506 	ands.w	r5, r5, #6
 80055dc:	d106      	bne.n	80055ec <_printf_common+0x48>
 80055de:	f104 0a19 	add.w	sl, r4, #25
 80055e2:	68e3      	ldr	r3, [r4, #12]
 80055e4:	6832      	ldr	r2, [r6, #0]
 80055e6:	1a9b      	subs	r3, r3, r2
 80055e8:	42ab      	cmp	r3, r5
 80055ea:	dc26      	bgt.n	800563a <_printf_common+0x96>
 80055ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80055f0:	6822      	ldr	r2, [r4, #0]
 80055f2:	3b00      	subs	r3, #0
 80055f4:	bf18      	it	ne
 80055f6:	2301      	movne	r3, #1
 80055f8:	0692      	lsls	r2, r2, #26
 80055fa:	d42b      	bmi.n	8005654 <_printf_common+0xb0>
 80055fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005600:	4641      	mov	r1, r8
 8005602:	4638      	mov	r0, r7
 8005604:	47c8      	blx	r9
 8005606:	3001      	adds	r0, #1
 8005608:	d01e      	beq.n	8005648 <_printf_common+0xa4>
 800560a:	6823      	ldr	r3, [r4, #0]
 800560c:	6922      	ldr	r2, [r4, #16]
 800560e:	f003 0306 	and.w	r3, r3, #6
 8005612:	2b04      	cmp	r3, #4
 8005614:	bf02      	ittt	eq
 8005616:	68e5      	ldreq	r5, [r4, #12]
 8005618:	6833      	ldreq	r3, [r6, #0]
 800561a:	1aed      	subeq	r5, r5, r3
 800561c:	68a3      	ldr	r3, [r4, #8]
 800561e:	bf0c      	ite	eq
 8005620:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005624:	2500      	movne	r5, #0
 8005626:	4293      	cmp	r3, r2
 8005628:	bfc4      	itt	gt
 800562a:	1a9b      	subgt	r3, r3, r2
 800562c:	18ed      	addgt	r5, r5, r3
 800562e:	2600      	movs	r6, #0
 8005630:	341a      	adds	r4, #26
 8005632:	42b5      	cmp	r5, r6
 8005634:	d11a      	bne.n	800566c <_printf_common+0xc8>
 8005636:	2000      	movs	r0, #0
 8005638:	e008      	b.n	800564c <_printf_common+0xa8>
 800563a:	2301      	movs	r3, #1
 800563c:	4652      	mov	r2, sl
 800563e:	4641      	mov	r1, r8
 8005640:	4638      	mov	r0, r7
 8005642:	47c8      	blx	r9
 8005644:	3001      	adds	r0, #1
 8005646:	d103      	bne.n	8005650 <_printf_common+0xac>
 8005648:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800564c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005650:	3501      	adds	r5, #1
 8005652:	e7c6      	b.n	80055e2 <_printf_common+0x3e>
 8005654:	18e1      	adds	r1, r4, r3
 8005656:	1c5a      	adds	r2, r3, #1
 8005658:	2030      	movs	r0, #48	@ 0x30
 800565a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800565e:	4422      	add	r2, r4
 8005660:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005664:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005668:	3302      	adds	r3, #2
 800566a:	e7c7      	b.n	80055fc <_printf_common+0x58>
 800566c:	2301      	movs	r3, #1
 800566e:	4622      	mov	r2, r4
 8005670:	4641      	mov	r1, r8
 8005672:	4638      	mov	r0, r7
 8005674:	47c8      	blx	r9
 8005676:	3001      	adds	r0, #1
 8005678:	d0e6      	beq.n	8005648 <_printf_common+0xa4>
 800567a:	3601      	adds	r6, #1
 800567c:	e7d9      	b.n	8005632 <_printf_common+0x8e>
	...

08005680 <_printf_i>:
 8005680:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005684:	7e0f      	ldrb	r7, [r1, #24]
 8005686:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005688:	2f78      	cmp	r7, #120	@ 0x78
 800568a:	4691      	mov	r9, r2
 800568c:	4680      	mov	r8, r0
 800568e:	460c      	mov	r4, r1
 8005690:	469a      	mov	sl, r3
 8005692:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005696:	d807      	bhi.n	80056a8 <_printf_i+0x28>
 8005698:	2f62      	cmp	r7, #98	@ 0x62
 800569a:	d80a      	bhi.n	80056b2 <_printf_i+0x32>
 800569c:	2f00      	cmp	r7, #0
 800569e:	f000 80d2 	beq.w	8005846 <_printf_i+0x1c6>
 80056a2:	2f58      	cmp	r7, #88	@ 0x58
 80056a4:	f000 80b9 	beq.w	800581a <_printf_i+0x19a>
 80056a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80056ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80056b0:	e03a      	b.n	8005728 <_printf_i+0xa8>
 80056b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80056b6:	2b15      	cmp	r3, #21
 80056b8:	d8f6      	bhi.n	80056a8 <_printf_i+0x28>
 80056ba:	a101      	add	r1, pc, #4	@ (adr r1, 80056c0 <_printf_i+0x40>)
 80056bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80056c0:	08005719 	.word	0x08005719
 80056c4:	0800572d 	.word	0x0800572d
 80056c8:	080056a9 	.word	0x080056a9
 80056cc:	080056a9 	.word	0x080056a9
 80056d0:	080056a9 	.word	0x080056a9
 80056d4:	080056a9 	.word	0x080056a9
 80056d8:	0800572d 	.word	0x0800572d
 80056dc:	080056a9 	.word	0x080056a9
 80056e0:	080056a9 	.word	0x080056a9
 80056e4:	080056a9 	.word	0x080056a9
 80056e8:	080056a9 	.word	0x080056a9
 80056ec:	0800582d 	.word	0x0800582d
 80056f0:	08005757 	.word	0x08005757
 80056f4:	080057e7 	.word	0x080057e7
 80056f8:	080056a9 	.word	0x080056a9
 80056fc:	080056a9 	.word	0x080056a9
 8005700:	0800584f 	.word	0x0800584f
 8005704:	080056a9 	.word	0x080056a9
 8005708:	08005757 	.word	0x08005757
 800570c:	080056a9 	.word	0x080056a9
 8005710:	080056a9 	.word	0x080056a9
 8005714:	080057ef 	.word	0x080057ef
 8005718:	6833      	ldr	r3, [r6, #0]
 800571a:	1d1a      	adds	r2, r3, #4
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	6032      	str	r2, [r6, #0]
 8005720:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005724:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005728:	2301      	movs	r3, #1
 800572a:	e09d      	b.n	8005868 <_printf_i+0x1e8>
 800572c:	6833      	ldr	r3, [r6, #0]
 800572e:	6820      	ldr	r0, [r4, #0]
 8005730:	1d19      	adds	r1, r3, #4
 8005732:	6031      	str	r1, [r6, #0]
 8005734:	0606      	lsls	r6, r0, #24
 8005736:	d501      	bpl.n	800573c <_printf_i+0xbc>
 8005738:	681d      	ldr	r5, [r3, #0]
 800573a:	e003      	b.n	8005744 <_printf_i+0xc4>
 800573c:	0645      	lsls	r5, r0, #25
 800573e:	d5fb      	bpl.n	8005738 <_printf_i+0xb8>
 8005740:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005744:	2d00      	cmp	r5, #0
 8005746:	da03      	bge.n	8005750 <_printf_i+0xd0>
 8005748:	232d      	movs	r3, #45	@ 0x2d
 800574a:	426d      	negs	r5, r5
 800574c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005750:	4859      	ldr	r0, [pc, #356]	@ (80058b8 <_printf_i+0x238>)
 8005752:	230a      	movs	r3, #10
 8005754:	e011      	b.n	800577a <_printf_i+0xfa>
 8005756:	6821      	ldr	r1, [r4, #0]
 8005758:	6833      	ldr	r3, [r6, #0]
 800575a:	0608      	lsls	r0, r1, #24
 800575c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005760:	d402      	bmi.n	8005768 <_printf_i+0xe8>
 8005762:	0649      	lsls	r1, r1, #25
 8005764:	bf48      	it	mi
 8005766:	b2ad      	uxthmi	r5, r5
 8005768:	2f6f      	cmp	r7, #111	@ 0x6f
 800576a:	4853      	ldr	r0, [pc, #332]	@ (80058b8 <_printf_i+0x238>)
 800576c:	6033      	str	r3, [r6, #0]
 800576e:	bf14      	ite	ne
 8005770:	230a      	movne	r3, #10
 8005772:	2308      	moveq	r3, #8
 8005774:	2100      	movs	r1, #0
 8005776:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800577a:	6866      	ldr	r6, [r4, #4]
 800577c:	60a6      	str	r6, [r4, #8]
 800577e:	2e00      	cmp	r6, #0
 8005780:	bfa2      	ittt	ge
 8005782:	6821      	ldrge	r1, [r4, #0]
 8005784:	f021 0104 	bicge.w	r1, r1, #4
 8005788:	6021      	strge	r1, [r4, #0]
 800578a:	b90d      	cbnz	r5, 8005790 <_printf_i+0x110>
 800578c:	2e00      	cmp	r6, #0
 800578e:	d04b      	beq.n	8005828 <_printf_i+0x1a8>
 8005790:	4616      	mov	r6, r2
 8005792:	fbb5 f1f3 	udiv	r1, r5, r3
 8005796:	fb03 5711 	mls	r7, r3, r1, r5
 800579a:	5dc7      	ldrb	r7, [r0, r7]
 800579c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80057a0:	462f      	mov	r7, r5
 80057a2:	42bb      	cmp	r3, r7
 80057a4:	460d      	mov	r5, r1
 80057a6:	d9f4      	bls.n	8005792 <_printf_i+0x112>
 80057a8:	2b08      	cmp	r3, #8
 80057aa:	d10b      	bne.n	80057c4 <_printf_i+0x144>
 80057ac:	6823      	ldr	r3, [r4, #0]
 80057ae:	07df      	lsls	r7, r3, #31
 80057b0:	d508      	bpl.n	80057c4 <_printf_i+0x144>
 80057b2:	6923      	ldr	r3, [r4, #16]
 80057b4:	6861      	ldr	r1, [r4, #4]
 80057b6:	4299      	cmp	r1, r3
 80057b8:	bfde      	ittt	le
 80057ba:	2330      	movle	r3, #48	@ 0x30
 80057bc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80057c0:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80057c4:	1b92      	subs	r2, r2, r6
 80057c6:	6122      	str	r2, [r4, #16]
 80057c8:	f8cd a000 	str.w	sl, [sp]
 80057cc:	464b      	mov	r3, r9
 80057ce:	aa03      	add	r2, sp, #12
 80057d0:	4621      	mov	r1, r4
 80057d2:	4640      	mov	r0, r8
 80057d4:	f7ff fee6 	bl	80055a4 <_printf_common>
 80057d8:	3001      	adds	r0, #1
 80057da:	d14a      	bne.n	8005872 <_printf_i+0x1f2>
 80057dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80057e0:	b004      	add	sp, #16
 80057e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057e6:	6823      	ldr	r3, [r4, #0]
 80057e8:	f043 0320 	orr.w	r3, r3, #32
 80057ec:	6023      	str	r3, [r4, #0]
 80057ee:	4833      	ldr	r0, [pc, #204]	@ (80058bc <_printf_i+0x23c>)
 80057f0:	2778      	movs	r7, #120	@ 0x78
 80057f2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80057f6:	6823      	ldr	r3, [r4, #0]
 80057f8:	6831      	ldr	r1, [r6, #0]
 80057fa:	061f      	lsls	r7, r3, #24
 80057fc:	f851 5b04 	ldr.w	r5, [r1], #4
 8005800:	d402      	bmi.n	8005808 <_printf_i+0x188>
 8005802:	065f      	lsls	r7, r3, #25
 8005804:	bf48      	it	mi
 8005806:	b2ad      	uxthmi	r5, r5
 8005808:	6031      	str	r1, [r6, #0]
 800580a:	07d9      	lsls	r1, r3, #31
 800580c:	bf44      	itt	mi
 800580e:	f043 0320 	orrmi.w	r3, r3, #32
 8005812:	6023      	strmi	r3, [r4, #0]
 8005814:	b11d      	cbz	r5, 800581e <_printf_i+0x19e>
 8005816:	2310      	movs	r3, #16
 8005818:	e7ac      	b.n	8005774 <_printf_i+0xf4>
 800581a:	4827      	ldr	r0, [pc, #156]	@ (80058b8 <_printf_i+0x238>)
 800581c:	e7e9      	b.n	80057f2 <_printf_i+0x172>
 800581e:	6823      	ldr	r3, [r4, #0]
 8005820:	f023 0320 	bic.w	r3, r3, #32
 8005824:	6023      	str	r3, [r4, #0]
 8005826:	e7f6      	b.n	8005816 <_printf_i+0x196>
 8005828:	4616      	mov	r6, r2
 800582a:	e7bd      	b.n	80057a8 <_printf_i+0x128>
 800582c:	6833      	ldr	r3, [r6, #0]
 800582e:	6825      	ldr	r5, [r4, #0]
 8005830:	6961      	ldr	r1, [r4, #20]
 8005832:	1d18      	adds	r0, r3, #4
 8005834:	6030      	str	r0, [r6, #0]
 8005836:	062e      	lsls	r6, r5, #24
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	d501      	bpl.n	8005840 <_printf_i+0x1c0>
 800583c:	6019      	str	r1, [r3, #0]
 800583e:	e002      	b.n	8005846 <_printf_i+0x1c6>
 8005840:	0668      	lsls	r0, r5, #25
 8005842:	d5fb      	bpl.n	800583c <_printf_i+0x1bc>
 8005844:	8019      	strh	r1, [r3, #0]
 8005846:	2300      	movs	r3, #0
 8005848:	6123      	str	r3, [r4, #16]
 800584a:	4616      	mov	r6, r2
 800584c:	e7bc      	b.n	80057c8 <_printf_i+0x148>
 800584e:	6833      	ldr	r3, [r6, #0]
 8005850:	1d1a      	adds	r2, r3, #4
 8005852:	6032      	str	r2, [r6, #0]
 8005854:	681e      	ldr	r6, [r3, #0]
 8005856:	6862      	ldr	r2, [r4, #4]
 8005858:	2100      	movs	r1, #0
 800585a:	4630      	mov	r0, r6
 800585c:	f7fa fce8 	bl	8000230 <memchr>
 8005860:	b108      	cbz	r0, 8005866 <_printf_i+0x1e6>
 8005862:	1b80      	subs	r0, r0, r6
 8005864:	6060      	str	r0, [r4, #4]
 8005866:	6863      	ldr	r3, [r4, #4]
 8005868:	6123      	str	r3, [r4, #16]
 800586a:	2300      	movs	r3, #0
 800586c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005870:	e7aa      	b.n	80057c8 <_printf_i+0x148>
 8005872:	6923      	ldr	r3, [r4, #16]
 8005874:	4632      	mov	r2, r6
 8005876:	4649      	mov	r1, r9
 8005878:	4640      	mov	r0, r8
 800587a:	47d0      	blx	sl
 800587c:	3001      	adds	r0, #1
 800587e:	d0ad      	beq.n	80057dc <_printf_i+0x15c>
 8005880:	6823      	ldr	r3, [r4, #0]
 8005882:	079b      	lsls	r3, r3, #30
 8005884:	d413      	bmi.n	80058ae <_printf_i+0x22e>
 8005886:	68e0      	ldr	r0, [r4, #12]
 8005888:	9b03      	ldr	r3, [sp, #12]
 800588a:	4298      	cmp	r0, r3
 800588c:	bfb8      	it	lt
 800588e:	4618      	movlt	r0, r3
 8005890:	e7a6      	b.n	80057e0 <_printf_i+0x160>
 8005892:	2301      	movs	r3, #1
 8005894:	4632      	mov	r2, r6
 8005896:	4649      	mov	r1, r9
 8005898:	4640      	mov	r0, r8
 800589a:	47d0      	blx	sl
 800589c:	3001      	adds	r0, #1
 800589e:	d09d      	beq.n	80057dc <_printf_i+0x15c>
 80058a0:	3501      	adds	r5, #1
 80058a2:	68e3      	ldr	r3, [r4, #12]
 80058a4:	9903      	ldr	r1, [sp, #12]
 80058a6:	1a5b      	subs	r3, r3, r1
 80058a8:	42ab      	cmp	r3, r5
 80058aa:	dcf2      	bgt.n	8005892 <_printf_i+0x212>
 80058ac:	e7eb      	b.n	8005886 <_printf_i+0x206>
 80058ae:	2500      	movs	r5, #0
 80058b0:	f104 0619 	add.w	r6, r4, #25
 80058b4:	e7f5      	b.n	80058a2 <_printf_i+0x222>
 80058b6:	bf00      	nop
 80058b8:	08005eb1 	.word	0x08005eb1
 80058bc:	08005ec2 	.word	0x08005ec2

080058c0 <__sflush_r>:
 80058c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80058c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058c8:	0716      	lsls	r6, r2, #28
 80058ca:	4605      	mov	r5, r0
 80058cc:	460c      	mov	r4, r1
 80058ce:	d454      	bmi.n	800597a <__sflush_r+0xba>
 80058d0:	684b      	ldr	r3, [r1, #4]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	dc02      	bgt.n	80058dc <__sflush_r+0x1c>
 80058d6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80058d8:	2b00      	cmp	r3, #0
 80058da:	dd48      	ble.n	800596e <__sflush_r+0xae>
 80058dc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80058de:	2e00      	cmp	r6, #0
 80058e0:	d045      	beq.n	800596e <__sflush_r+0xae>
 80058e2:	2300      	movs	r3, #0
 80058e4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80058e8:	682f      	ldr	r7, [r5, #0]
 80058ea:	6a21      	ldr	r1, [r4, #32]
 80058ec:	602b      	str	r3, [r5, #0]
 80058ee:	d030      	beq.n	8005952 <__sflush_r+0x92>
 80058f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80058f2:	89a3      	ldrh	r3, [r4, #12]
 80058f4:	0759      	lsls	r1, r3, #29
 80058f6:	d505      	bpl.n	8005904 <__sflush_r+0x44>
 80058f8:	6863      	ldr	r3, [r4, #4]
 80058fa:	1ad2      	subs	r2, r2, r3
 80058fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80058fe:	b10b      	cbz	r3, 8005904 <__sflush_r+0x44>
 8005900:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005902:	1ad2      	subs	r2, r2, r3
 8005904:	2300      	movs	r3, #0
 8005906:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005908:	6a21      	ldr	r1, [r4, #32]
 800590a:	4628      	mov	r0, r5
 800590c:	47b0      	blx	r6
 800590e:	1c43      	adds	r3, r0, #1
 8005910:	89a3      	ldrh	r3, [r4, #12]
 8005912:	d106      	bne.n	8005922 <__sflush_r+0x62>
 8005914:	6829      	ldr	r1, [r5, #0]
 8005916:	291d      	cmp	r1, #29
 8005918:	d82b      	bhi.n	8005972 <__sflush_r+0xb2>
 800591a:	4a2a      	ldr	r2, [pc, #168]	@ (80059c4 <__sflush_r+0x104>)
 800591c:	410a      	asrs	r2, r1
 800591e:	07d6      	lsls	r6, r2, #31
 8005920:	d427      	bmi.n	8005972 <__sflush_r+0xb2>
 8005922:	2200      	movs	r2, #0
 8005924:	6062      	str	r2, [r4, #4]
 8005926:	04d9      	lsls	r1, r3, #19
 8005928:	6922      	ldr	r2, [r4, #16]
 800592a:	6022      	str	r2, [r4, #0]
 800592c:	d504      	bpl.n	8005938 <__sflush_r+0x78>
 800592e:	1c42      	adds	r2, r0, #1
 8005930:	d101      	bne.n	8005936 <__sflush_r+0x76>
 8005932:	682b      	ldr	r3, [r5, #0]
 8005934:	b903      	cbnz	r3, 8005938 <__sflush_r+0x78>
 8005936:	6560      	str	r0, [r4, #84]	@ 0x54
 8005938:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800593a:	602f      	str	r7, [r5, #0]
 800593c:	b1b9      	cbz	r1, 800596e <__sflush_r+0xae>
 800593e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005942:	4299      	cmp	r1, r3
 8005944:	d002      	beq.n	800594c <__sflush_r+0x8c>
 8005946:	4628      	mov	r0, r5
 8005948:	f000 fa24 	bl	8005d94 <_free_r>
 800594c:	2300      	movs	r3, #0
 800594e:	6363      	str	r3, [r4, #52]	@ 0x34
 8005950:	e00d      	b.n	800596e <__sflush_r+0xae>
 8005952:	2301      	movs	r3, #1
 8005954:	4628      	mov	r0, r5
 8005956:	47b0      	blx	r6
 8005958:	4602      	mov	r2, r0
 800595a:	1c50      	adds	r0, r2, #1
 800595c:	d1c9      	bne.n	80058f2 <__sflush_r+0x32>
 800595e:	682b      	ldr	r3, [r5, #0]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d0c6      	beq.n	80058f2 <__sflush_r+0x32>
 8005964:	2b1d      	cmp	r3, #29
 8005966:	d001      	beq.n	800596c <__sflush_r+0xac>
 8005968:	2b16      	cmp	r3, #22
 800596a:	d11e      	bne.n	80059aa <__sflush_r+0xea>
 800596c:	602f      	str	r7, [r5, #0]
 800596e:	2000      	movs	r0, #0
 8005970:	e022      	b.n	80059b8 <__sflush_r+0xf8>
 8005972:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005976:	b21b      	sxth	r3, r3
 8005978:	e01b      	b.n	80059b2 <__sflush_r+0xf2>
 800597a:	690f      	ldr	r7, [r1, #16]
 800597c:	2f00      	cmp	r7, #0
 800597e:	d0f6      	beq.n	800596e <__sflush_r+0xae>
 8005980:	0793      	lsls	r3, r2, #30
 8005982:	680e      	ldr	r6, [r1, #0]
 8005984:	bf08      	it	eq
 8005986:	694b      	ldreq	r3, [r1, #20]
 8005988:	600f      	str	r7, [r1, #0]
 800598a:	bf18      	it	ne
 800598c:	2300      	movne	r3, #0
 800598e:	eba6 0807 	sub.w	r8, r6, r7
 8005992:	608b      	str	r3, [r1, #8]
 8005994:	f1b8 0f00 	cmp.w	r8, #0
 8005998:	dde9      	ble.n	800596e <__sflush_r+0xae>
 800599a:	6a21      	ldr	r1, [r4, #32]
 800599c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800599e:	4643      	mov	r3, r8
 80059a0:	463a      	mov	r2, r7
 80059a2:	4628      	mov	r0, r5
 80059a4:	47b0      	blx	r6
 80059a6:	2800      	cmp	r0, #0
 80059a8:	dc08      	bgt.n	80059bc <__sflush_r+0xfc>
 80059aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80059b2:	81a3      	strh	r3, [r4, #12]
 80059b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80059b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059bc:	4407      	add	r7, r0
 80059be:	eba8 0800 	sub.w	r8, r8, r0
 80059c2:	e7e7      	b.n	8005994 <__sflush_r+0xd4>
 80059c4:	dfbffffe 	.word	0xdfbffffe

080059c8 <_fflush_r>:
 80059c8:	b538      	push	{r3, r4, r5, lr}
 80059ca:	690b      	ldr	r3, [r1, #16]
 80059cc:	4605      	mov	r5, r0
 80059ce:	460c      	mov	r4, r1
 80059d0:	b913      	cbnz	r3, 80059d8 <_fflush_r+0x10>
 80059d2:	2500      	movs	r5, #0
 80059d4:	4628      	mov	r0, r5
 80059d6:	bd38      	pop	{r3, r4, r5, pc}
 80059d8:	b118      	cbz	r0, 80059e2 <_fflush_r+0x1a>
 80059da:	6a03      	ldr	r3, [r0, #32]
 80059dc:	b90b      	cbnz	r3, 80059e2 <_fflush_r+0x1a>
 80059de:	f7ff fb81 	bl	80050e4 <__sinit>
 80059e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d0f3      	beq.n	80059d2 <_fflush_r+0xa>
 80059ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80059ec:	07d0      	lsls	r0, r2, #31
 80059ee:	d404      	bmi.n	80059fa <_fflush_r+0x32>
 80059f0:	0599      	lsls	r1, r3, #22
 80059f2:	d402      	bmi.n	80059fa <_fflush_r+0x32>
 80059f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80059f6:	f7ff fbf0 	bl	80051da <__retarget_lock_acquire_recursive>
 80059fa:	4628      	mov	r0, r5
 80059fc:	4621      	mov	r1, r4
 80059fe:	f7ff ff5f 	bl	80058c0 <__sflush_r>
 8005a02:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005a04:	07da      	lsls	r2, r3, #31
 8005a06:	4605      	mov	r5, r0
 8005a08:	d4e4      	bmi.n	80059d4 <_fflush_r+0xc>
 8005a0a:	89a3      	ldrh	r3, [r4, #12]
 8005a0c:	059b      	lsls	r3, r3, #22
 8005a0e:	d4e1      	bmi.n	80059d4 <_fflush_r+0xc>
 8005a10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005a12:	f7ff fbe3 	bl	80051dc <__retarget_lock_release_recursive>
 8005a16:	e7dd      	b.n	80059d4 <_fflush_r+0xc>

08005a18 <__malloc_lock>:
 8005a18:	4801      	ldr	r0, [pc, #4]	@ (8005a20 <__malloc_lock+0x8>)
 8005a1a:	f7ff bbde 	b.w	80051da <__retarget_lock_acquire_recursive>
 8005a1e:	bf00      	nop
 8005a20:	20000520 	.word	0x20000520

08005a24 <__malloc_unlock>:
 8005a24:	4801      	ldr	r0, [pc, #4]	@ (8005a2c <__malloc_unlock+0x8>)
 8005a26:	f7ff bbd9 	b.w	80051dc <__retarget_lock_release_recursive>
 8005a2a:	bf00      	nop
 8005a2c:	20000520 	.word	0x20000520

08005a30 <__sread>:
 8005a30:	b510      	push	{r4, lr}
 8005a32:	460c      	mov	r4, r1
 8005a34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a38:	f000 f978 	bl	8005d2c <_read_r>
 8005a3c:	2800      	cmp	r0, #0
 8005a3e:	bfab      	itete	ge
 8005a40:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005a42:	89a3      	ldrhlt	r3, [r4, #12]
 8005a44:	181b      	addge	r3, r3, r0
 8005a46:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005a4a:	bfac      	ite	ge
 8005a4c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005a4e:	81a3      	strhlt	r3, [r4, #12]
 8005a50:	bd10      	pop	{r4, pc}

08005a52 <__swrite>:
 8005a52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a56:	461f      	mov	r7, r3
 8005a58:	898b      	ldrh	r3, [r1, #12]
 8005a5a:	05db      	lsls	r3, r3, #23
 8005a5c:	4605      	mov	r5, r0
 8005a5e:	460c      	mov	r4, r1
 8005a60:	4616      	mov	r6, r2
 8005a62:	d505      	bpl.n	8005a70 <__swrite+0x1e>
 8005a64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a68:	2302      	movs	r3, #2
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	f000 f94c 	bl	8005d08 <_lseek_r>
 8005a70:	89a3      	ldrh	r3, [r4, #12]
 8005a72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a76:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a7a:	81a3      	strh	r3, [r4, #12]
 8005a7c:	4632      	mov	r2, r6
 8005a7e:	463b      	mov	r3, r7
 8005a80:	4628      	mov	r0, r5
 8005a82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a86:	f000 b973 	b.w	8005d70 <_write_r>

08005a8a <__sseek>:
 8005a8a:	b510      	push	{r4, lr}
 8005a8c:	460c      	mov	r4, r1
 8005a8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a92:	f000 f939 	bl	8005d08 <_lseek_r>
 8005a96:	1c43      	adds	r3, r0, #1
 8005a98:	89a3      	ldrh	r3, [r4, #12]
 8005a9a:	bf15      	itete	ne
 8005a9c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005a9e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005aa2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005aa6:	81a3      	strheq	r3, [r4, #12]
 8005aa8:	bf18      	it	ne
 8005aaa:	81a3      	strhne	r3, [r4, #12]
 8005aac:	bd10      	pop	{r4, pc}

08005aae <__sclose>:
 8005aae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ab2:	f000 b8f7 	b.w	8005ca4 <_close_r>

08005ab6 <__swbuf_r>:
 8005ab6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ab8:	460e      	mov	r6, r1
 8005aba:	4614      	mov	r4, r2
 8005abc:	4605      	mov	r5, r0
 8005abe:	b118      	cbz	r0, 8005ac8 <__swbuf_r+0x12>
 8005ac0:	6a03      	ldr	r3, [r0, #32]
 8005ac2:	b90b      	cbnz	r3, 8005ac8 <__swbuf_r+0x12>
 8005ac4:	f7ff fb0e 	bl	80050e4 <__sinit>
 8005ac8:	69a3      	ldr	r3, [r4, #24]
 8005aca:	60a3      	str	r3, [r4, #8]
 8005acc:	89a3      	ldrh	r3, [r4, #12]
 8005ace:	071a      	lsls	r2, r3, #28
 8005ad0:	d501      	bpl.n	8005ad6 <__swbuf_r+0x20>
 8005ad2:	6923      	ldr	r3, [r4, #16]
 8005ad4:	b943      	cbnz	r3, 8005ae8 <__swbuf_r+0x32>
 8005ad6:	4621      	mov	r1, r4
 8005ad8:	4628      	mov	r0, r5
 8005ada:	f000 f82b 	bl	8005b34 <__swsetup_r>
 8005ade:	b118      	cbz	r0, 8005ae8 <__swbuf_r+0x32>
 8005ae0:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005ae4:	4638      	mov	r0, r7
 8005ae6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ae8:	6823      	ldr	r3, [r4, #0]
 8005aea:	6922      	ldr	r2, [r4, #16]
 8005aec:	1a98      	subs	r0, r3, r2
 8005aee:	6963      	ldr	r3, [r4, #20]
 8005af0:	b2f6      	uxtb	r6, r6
 8005af2:	4283      	cmp	r3, r0
 8005af4:	4637      	mov	r7, r6
 8005af6:	dc05      	bgt.n	8005b04 <__swbuf_r+0x4e>
 8005af8:	4621      	mov	r1, r4
 8005afa:	4628      	mov	r0, r5
 8005afc:	f7ff ff64 	bl	80059c8 <_fflush_r>
 8005b00:	2800      	cmp	r0, #0
 8005b02:	d1ed      	bne.n	8005ae0 <__swbuf_r+0x2a>
 8005b04:	68a3      	ldr	r3, [r4, #8]
 8005b06:	3b01      	subs	r3, #1
 8005b08:	60a3      	str	r3, [r4, #8]
 8005b0a:	6823      	ldr	r3, [r4, #0]
 8005b0c:	1c5a      	adds	r2, r3, #1
 8005b0e:	6022      	str	r2, [r4, #0]
 8005b10:	701e      	strb	r6, [r3, #0]
 8005b12:	6962      	ldr	r2, [r4, #20]
 8005b14:	1c43      	adds	r3, r0, #1
 8005b16:	429a      	cmp	r2, r3
 8005b18:	d004      	beq.n	8005b24 <__swbuf_r+0x6e>
 8005b1a:	89a3      	ldrh	r3, [r4, #12]
 8005b1c:	07db      	lsls	r3, r3, #31
 8005b1e:	d5e1      	bpl.n	8005ae4 <__swbuf_r+0x2e>
 8005b20:	2e0a      	cmp	r6, #10
 8005b22:	d1df      	bne.n	8005ae4 <__swbuf_r+0x2e>
 8005b24:	4621      	mov	r1, r4
 8005b26:	4628      	mov	r0, r5
 8005b28:	f7ff ff4e 	bl	80059c8 <_fflush_r>
 8005b2c:	2800      	cmp	r0, #0
 8005b2e:	d0d9      	beq.n	8005ae4 <__swbuf_r+0x2e>
 8005b30:	e7d6      	b.n	8005ae0 <__swbuf_r+0x2a>
	...

08005b34 <__swsetup_r>:
 8005b34:	b538      	push	{r3, r4, r5, lr}
 8005b36:	4b29      	ldr	r3, [pc, #164]	@ (8005bdc <__swsetup_r+0xa8>)
 8005b38:	4605      	mov	r5, r0
 8005b3a:	6818      	ldr	r0, [r3, #0]
 8005b3c:	460c      	mov	r4, r1
 8005b3e:	b118      	cbz	r0, 8005b48 <__swsetup_r+0x14>
 8005b40:	6a03      	ldr	r3, [r0, #32]
 8005b42:	b90b      	cbnz	r3, 8005b48 <__swsetup_r+0x14>
 8005b44:	f7ff face 	bl	80050e4 <__sinit>
 8005b48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b4c:	0719      	lsls	r1, r3, #28
 8005b4e:	d422      	bmi.n	8005b96 <__swsetup_r+0x62>
 8005b50:	06da      	lsls	r2, r3, #27
 8005b52:	d407      	bmi.n	8005b64 <__swsetup_r+0x30>
 8005b54:	2209      	movs	r2, #9
 8005b56:	602a      	str	r2, [r5, #0]
 8005b58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b5c:	81a3      	strh	r3, [r4, #12]
 8005b5e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005b62:	e033      	b.n	8005bcc <__swsetup_r+0x98>
 8005b64:	0758      	lsls	r0, r3, #29
 8005b66:	d512      	bpl.n	8005b8e <__swsetup_r+0x5a>
 8005b68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005b6a:	b141      	cbz	r1, 8005b7e <__swsetup_r+0x4a>
 8005b6c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005b70:	4299      	cmp	r1, r3
 8005b72:	d002      	beq.n	8005b7a <__swsetup_r+0x46>
 8005b74:	4628      	mov	r0, r5
 8005b76:	f000 f90d 	bl	8005d94 <_free_r>
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	6363      	str	r3, [r4, #52]	@ 0x34
 8005b7e:	89a3      	ldrh	r3, [r4, #12]
 8005b80:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005b84:	81a3      	strh	r3, [r4, #12]
 8005b86:	2300      	movs	r3, #0
 8005b88:	6063      	str	r3, [r4, #4]
 8005b8a:	6923      	ldr	r3, [r4, #16]
 8005b8c:	6023      	str	r3, [r4, #0]
 8005b8e:	89a3      	ldrh	r3, [r4, #12]
 8005b90:	f043 0308 	orr.w	r3, r3, #8
 8005b94:	81a3      	strh	r3, [r4, #12]
 8005b96:	6923      	ldr	r3, [r4, #16]
 8005b98:	b94b      	cbnz	r3, 8005bae <__swsetup_r+0x7a>
 8005b9a:	89a3      	ldrh	r3, [r4, #12]
 8005b9c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005ba0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ba4:	d003      	beq.n	8005bae <__swsetup_r+0x7a>
 8005ba6:	4621      	mov	r1, r4
 8005ba8:	4628      	mov	r0, r5
 8005baa:	f000 f83f 	bl	8005c2c <__smakebuf_r>
 8005bae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005bb2:	f013 0201 	ands.w	r2, r3, #1
 8005bb6:	d00a      	beq.n	8005bce <__swsetup_r+0x9a>
 8005bb8:	2200      	movs	r2, #0
 8005bba:	60a2      	str	r2, [r4, #8]
 8005bbc:	6962      	ldr	r2, [r4, #20]
 8005bbe:	4252      	negs	r2, r2
 8005bc0:	61a2      	str	r2, [r4, #24]
 8005bc2:	6922      	ldr	r2, [r4, #16]
 8005bc4:	b942      	cbnz	r2, 8005bd8 <__swsetup_r+0xa4>
 8005bc6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005bca:	d1c5      	bne.n	8005b58 <__swsetup_r+0x24>
 8005bcc:	bd38      	pop	{r3, r4, r5, pc}
 8005bce:	0799      	lsls	r1, r3, #30
 8005bd0:	bf58      	it	pl
 8005bd2:	6962      	ldrpl	r2, [r4, #20]
 8005bd4:	60a2      	str	r2, [r4, #8]
 8005bd6:	e7f4      	b.n	8005bc2 <__swsetup_r+0x8e>
 8005bd8:	2000      	movs	r0, #0
 8005bda:	e7f7      	b.n	8005bcc <__swsetup_r+0x98>
 8005bdc:	20000018 	.word	0x20000018

08005be0 <__swhatbuf_r>:
 8005be0:	b570      	push	{r4, r5, r6, lr}
 8005be2:	460c      	mov	r4, r1
 8005be4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005be8:	2900      	cmp	r1, #0
 8005bea:	b096      	sub	sp, #88	@ 0x58
 8005bec:	4615      	mov	r5, r2
 8005bee:	461e      	mov	r6, r3
 8005bf0:	da0d      	bge.n	8005c0e <__swhatbuf_r+0x2e>
 8005bf2:	89a3      	ldrh	r3, [r4, #12]
 8005bf4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005bf8:	f04f 0100 	mov.w	r1, #0
 8005bfc:	bf14      	ite	ne
 8005bfe:	2340      	movne	r3, #64	@ 0x40
 8005c00:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005c04:	2000      	movs	r0, #0
 8005c06:	6031      	str	r1, [r6, #0]
 8005c08:	602b      	str	r3, [r5, #0]
 8005c0a:	b016      	add	sp, #88	@ 0x58
 8005c0c:	bd70      	pop	{r4, r5, r6, pc}
 8005c0e:	466a      	mov	r2, sp
 8005c10:	f000 f858 	bl	8005cc4 <_fstat_r>
 8005c14:	2800      	cmp	r0, #0
 8005c16:	dbec      	blt.n	8005bf2 <__swhatbuf_r+0x12>
 8005c18:	9901      	ldr	r1, [sp, #4]
 8005c1a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005c1e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005c22:	4259      	negs	r1, r3
 8005c24:	4159      	adcs	r1, r3
 8005c26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c2a:	e7eb      	b.n	8005c04 <__swhatbuf_r+0x24>

08005c2c <__smakebuf_r>:
 8005c2c:	898b      	ldrh	r3, [r1, #12]
 8005c2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c30:	079d      	lsls	r5, r3, #30
 8005c32:	4606      	mov	r6, r0
 8005c34:	460c      	mov	r4, r1
 8005c36:	d507      	bpl.n	8005c48 <__smakebuf_r+0x1c>
 8005c38:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005c3c:	6023      	str	r3, [r4, #0]
 8005c3e:	6123      	str	r3, [r4, #16]
 8005c40:	2301      	movs	r3, #1
 8005c42:	6163      	str	r3, [r4, #20]
 8005c44:	b003      	add	sp, #12
 8005c46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c48:	ab01      	add	r3, sp, #4
 8005c4a:	466a      	mov	r2, sp
 8005c4c:	f7ff ffc8 	bl	8005be0 <__swhatbuf_r>
 8005c50:	9f00      	ldr	r7, [sp, #0]
 8005c52:	4605      	mov	r5, r0
 8005c54:	4639      	mov	r1, r7
 8005c56:	4630      	mov	r0, r6
 8005c58:	f7ff fc24 	bl	80054a4 <_malloc_r>
 8005c5c:	b948      	cbnz	r0, 8005c72 <__smakebuf_r+0x46>
 8005c5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c62:	059a      	lsls	r2, r3, #22
 8005c64:	d4ee      	bmi.n	8005c44 <__smakebuf_r+0x18>
 8005c66:	f023 0303 	bic.w	r3, r3, #3
 8005c6a:	f043 0302 	orr.w	r3, r3, #2
 8005c6e:	81a3      	strh	r3, [r4, #12]
 8005c70:	e7e2      	b.n	8005c38 <__smakebuf_r+0xc>
 8005c72:	89a3      	ldrh	r3, [r4, #12]
 8005c74:	6020      	str	r0, [r4, #0]
 8005c76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c7a:	81a3      	strh	r3, [r4, #12]
 8005c7c:	9b01      	ldr	r3, [sp, #4]
 8005c7e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005c82:	b15b      	cbz	r3, 8005c9c <__smakebuf_r+0x70>
 8005c84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c88:	4630      	mov	r0, r6
 8005c8a:	f000 f82d 	bl	8005ce8 <_isatty_r>
 8005c8e:	b128      	cbz	r0, 8005c9c <__smakebuf_r+0x70>
 8005c90:	89a3      	ldrh	r3, [r4, #12]
 8005c92:	f023 0303 	bic.w	r3, r3, #3
 8005c96:	f043 0301 	orr.w	r3, r3, #1
 8005c9a:	81a3      	strh	r3, [r4, #12]
 8005c9c:	89a3      	ldrh	r3, [r4, #12]
 8005c9e:	431d      	orrs	r5, r3
 8005ca0:	81a5      	strh	r5, [r4, #12]
 8005ca2:	e7cf      	b.n	8005c44 <__smakebuf_r+0x18>

08005ca4 <_close_r>:
 8005ca4:	b538      	push	{r3, r4, r5, lr}
 8005ca6:	4d06      	ldr	r5, [pc, #24]	@ (8005cc0 <_close_r+0x1c>)
 8005ca8:	2300      	movs	r3, #0
 8005caa:	4604      	mov	r4, r0
 8005cac:	4608      	mov	r0, r1
 8005cae:	602b      	str	r3, [r5, #0]
 8005cb0:	f7fb fc3d 	bl	800152e <_close>
 8005cb4:	1c43      	adds	r3, r0, #1
 8005cb6:	d102      	bne.n	8005cbe <_close_r+0x1a>
 8005cb8:	682b      	ldr	r3, [r5, #0]
 8005cba:	b103      	cbz	r3, 8005cbe <_close_r+0x1a>
 8005cbc:	6023      	str	r3, [r4, #0]
 8005cbe:	bd38      	pop	{r3, r4, r5, pc}
 8005cc0:	2000052c 	.word	0x2000052c

08005cc4 <_fstat_r>:
 8005cc4:	b538      	push	{r3, r4, r5, lr}
 8005cc6:	4d07      	ldr	r5, [pc, #28]	@ (8005ce4 <_fstat_r+0x20>)
 8005cc8:	2300      	movs	r3, #0
 8005cca:	4604      	mov	r4, r0
 8005ccc:	4608      	mov	r0, r1
 8005cce:	4611      	mov	r1, r2
 8005cd0:	602b      	str	r3, [r5, #0]
 8005cd2:	f7fb fc38 	bl	8001546 <_fstat>
 8005cd6:	1c43      	adds	r3, r0, #1
 8005cd8:	d102      	bne.n	8005ce0 <_fstat_r+0x1c>
 8005cda:	682b      	ldr	r3, [r5, #0]
 8005cdc:	b103      	cbz	r3, 8005ce0 <_fstat_r+0x1c>
 8005cde:	6023      	str	r3, [r4, #0]
 8005ce0:	bd38      	pop	{r3, r4, r5, pc}
 8005ce2:	bf00      	nop
 8005ce4:	2000052c 	.word	0x2000052c

08005ce8 <_isatty_r>:
 8005ce8:	b538      	push	{r3, r4, r5, lr}
 8005cea:	4d06      	ldr	r5, [pc, #24]	@ (8005d04 <_isatty_r+0x1c>)
 8005cec:	2300      	movs	r3, #0
 8005cee:	4604      	mov	r4, r0
 8005cf0:	4608      	mov	r0, r1
 8005cf2:	602b      	str	r3, [r5, #0]
 8005cf4:	f7fb fc37 	bl	8001566 <_isatty>
 8005cf8:	1c43      	adds	r3, r0, #1
 8005cfa:	d102      	bne.n	8005d02 <_isatty_r+0x1a>
 8005cfc:	682b      	ldr	r3, [r5, #0]
 8005cfe:	b103      	cbz	r3, 8005d02 <_isatty_r+0x1a>
 8005d00:	6023      	str	r3, [r4, #0]
 8005d02:	bd38      	pop	{r3, r4, r5, pc}
 8005d04:	2000052c 	.word	0x2000052c

08005d08 <_lseek_r>:
 8005d08:	b538      	push	{r3, r4, r5, lr}
 8005d0a:	4d07      	ldr	r5, [pc, #28]	@ (8005d28 <_lseek_r+0x20>)
 8005d0c:	4604      	mov	r4, r0
 8005d0e:	4608      	mov	r0, r1
 8005d10:	4611      	mov	r1, r2
 8005d12:	2200      	movs	r2, #0
 8005d14:	602a      	str	r2, [r5, #0]
 8005d16:	461a      	mov	r2, r3
 8005d18:	f7fb fc30 	bl	800157c <_lseek>
 8005d1c:	1c43      	adds	r3, r0, #1
 8005d1e:	d102      	bne.n	8005d26 <_lseek_r+0x1e>
 8005d20:	682b      	ldr	r3, [r5, #0]
 8005d22:	b103      	cbz	r3, 8005d26 <_lseek_r+0x1e>
 8005d24:	6023      	str	r3, [r4, #0]
 8005d26:	bd38      	pop	{r3, r4, r5, pc}
 8005d28:	2000052c 	.word	0x2000052c

08005d2c <_read_r>:
 8005d2c:	b538      	push	{r3, r4, r5, lr}
 8005d2e:	4d07      	ldr	r5, [pc, #28]	@ (8005d4c <_read_r+0x20>)
 8005d30:	4604      	mov	r4, r0
 8005d32:	4608      	mov	r0, r1
 8005d34:	4611      	mov	r1, r2
 8005d36:	2200      	movs	r2, #0
 8005d38:	602a      	str	r2, [r5, #0]
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	f7fb fbbe 	bl	80014bc <_read>
 8005d40:	1c43      	adds	r3, r0, #1
 8005d42:	d102      	bne.n	8005d4a <_read_r+0x1e>
 8005d44:	682b      	ldr	r3, [r5, #0]
 8005d46:	b103      	cbz	r3, 8005d4a <_read_r+0x1e>
 8005d48:	6023      	str	r3, [r4, #0]
 8005d4a:	bd38      	pop	{r3, r4, r5, pc}
 8005d4c:	2000052c 	.word	0x2000052c

08005d50 <_sbrk_r>:
 8005d50:	b538      	push	{r3, r4, r5, lr}
 8005d52:	4d06      	ldr	r5, [pc, #24]	@ (8005d6c <_sbrk_r+0x1c>)
 8005d54:	2300      	movs	r3, #0
 8005d56:	4604      	mov	r4, r0
 8005d58:	4608      	mov	r0, r1
 8005d5a:	602b      	str	r3, [r5, #0]
 8005d5c:	f7fb fc1c 	bl	8001598 <_sbrk>
 8005d60:	1c43      	adds	r3, r0, #1
 8005d62:	d102      	bne.n	8005d6a <_sbrk_r+0x1a>
 8005d64:	682b      	ldr	r3, [r5, #0]
 8005d66:	b103      	cbz	r3, 8005d6a <_sbrk_r+0x1a>
 8005d68:	6023      	str	r3, [r4, #0]
 8005d6a:	bd38      	pop	{r3, r4, r5, pc}
 8005d6c:	2000052c 	.word	0x2000052c

08005d70 <_write_r>:
 8005d70:	b538      	push	{r3, r4, r5, lr}
 8005d72:	4d07      	ldr	r5, [pc, #28]	@ (8005d90 <_write_r+0x20>)
 8005d74:	4604      	mov	r4, r0
 8005d76:	4608      	mov	r0, r1
 8005d78:	4611      	mov	r1, r2
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	602a      	str	r2, [r5, #0]
 8005d7e:	461a      	mov	r2, r3
 8005d80:	f7fb fbb9 	bl	80014f6 <_write>
 8005d84:	1c43      	adds	r3, r0, #1
 8005d86:	d102      	bne.n	8005d8e <_write_r+0x1e>
 8005d88:	682b      	ldr	r3, [r5, #0]
 8005d8a:	b103      	cbz	r3, 8005d8e <_write_r+0x1e>
 8005d8c:	6023      	str	r3, [r4, #0]
 8005d8e:	bd38      	pop	{r3, r4, r5, pc}
 8005d90:	2000052c 	.word	0x2000052c

08005d94 <_free_r>:
 8005d94:	b538      	push	{r3, r4, r5, lr}
 8005d96:	4605      	mov	r5, r0
 8005d98:	2900      	cmp	r1, #0
 8005d9a:	d041      	beq.n	8005e20 <_free_r+0x8c>
 8005d9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005da0:	1f0c      	subs	r4, r1, #4
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	bfb8      	it	lt
 8005da6:	18e4      	addlt	r4, r4, r3
 8005da8:	f7ff fe36 	bl	8005a18 <__malloc_lock>
 8005dac:	4a1d      	ldr	r2, [pc, #116]	@ (8005e24 <_free_r+0x90>)
 8005dae:	6813      	ldr	r3, [r2, #0]
 8005db0:	b933      	cbnz	r3, 8005dc0 <_free_r+0x2c>
 8005db2:	6063      	str	r3, [r4, #4]
 8005db4:	6014      	str	r4, [r2, #0]
 8005db6:	4628      	mov	r0, r5
 8005db8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005dbc:	f7ff be32 	b.w	8005a24 <__malloc_unlock>
 8005dc0:	42a3      	cmp	r3, r4
 8005dc2:	d908      	bls.n	8005dd6 <_free_r+0x42>
 8005dc4:	6820      	ldr	r0, [r4, #0]
 8005dc6:	1821      	adds	r1, r4, r0
 8005dc8:	428b      	cmp	r3, r1
 8005dca:	bf01      	itttt	eq
 8005dcc:	6819      	ldreq	r1, [r3, #0]
 8005dce:	685b      	ldreq	r3, [r3, #4]
 8005dd0:	1809      	addeq	r1, r1, r0
 8005dd2:	6021      	streq	r1, [r4, #0]
 8005dd4:	e7ed      	b.n	8005db2 <_free_r+0x1e>
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	b10b      	cbz	r3, 8005de0 <_free_r+0x4c>
 8005ddc:	42a3      	cmp	r3, r4
 8005dde:	d9fa      	bls.n	8005dd6 <_free_r+0x42>
 8005de0:	6811      	ldr	r1, [r2, #0]
 8005de2:	1850      	adds	r0, r2, r1
 8005de4:	42a0      	cmp	r0, r4
 8005de6:	d10b      	bne.n	8005e00 <_free_r+0x6c>
 8005de8:	6820      	ldr	r0, [r4, #0]
 8005dea:	4401      	add	r1, r0
 8005dec:	1850      	adds	r0, r2, r1
 8005dee:	4283      	cmp	r3, r0
 8005df0:	6011      	str	r1, [r2, #0]
 8005df2:	d1e0      	bne.n	8005db6 <_free_r+0x22>
 8005df4:	6818      	ldr	r0, [r3, #0]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	6053      	str	r3, [r2, #4]
 8005dfa:	4408      	add	r0, r1
 8005dfc:	6010      	str	r0, [r2, #0]
 8005dfe:	e7da      	b.n	8005db6 <_free_r+0x22>
 8005e00:	d902      	bls.n	8005e08 <_free_r+0x74>
 8005e02:	230c      	movs	r3, #12
 8005e04:	602b      	str	r3, [r5, #0]
 8005e06:	e7d6      	b.n	8005db6 <_free_r+0x22>
 8005e08:	6820      	ldr	r0, [r4, #0]
 8005e0a:	1821      	adds	r1, r4, r0
 8005e0c:	428b      	cmp	r3, r1
 8005e0e:	bf04      	itt	eq
 8005e10:	6819      	ldreq	r1, [r3, #0]
 8005e12:	685b      	ldreq	r3, [r3, #4]
 8005e14:	6063      	str	r3, [r4, #4]
 8005e16:	bf04      	itt	eq
 8005e18:	1809      	addeq	r1, r1, r0
 8005e1a:	6021      	streq	r1, [r4, #0]
 8005e1c:	6054      	str	r4, [r2, #4]
 8005e1e:	e7ca      	b.n	8005db6 <_free_r+0x22>
 8005e20:	bd38      	pop	{r3, r4, r5, pc}
 8005e22:	bf00      	nop
 8005e24:	20000528 	.word	0x20000528

08005e28 <_init>:
 8005e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e2a:	bf00      	nop
 8005e2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e2e:	bc08      	pop	{r3}
 8005e30:	469e      	mov	lr, r3
 8005e32:	4770      	bx	lr

08005e34 <_fini>:
 8005e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e36:	bf00      	nop
 8005e38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e3a:	bc08      	pop	{r3}
 8005e3c:	469e      	mov	lr, r3
 8005e3e:	4770      	bx	lr
