
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v
# synth_design -part xc7z020clg484-3 -top resulttransmit -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top resulttransmit -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 142451 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.527 ; gain = 25.895 ; free physical = 247531 ; free virtual = 315276
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'resulttransmit' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:3]
WARNING: [Synth 8-567] referenced signal 'id01a' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'id01b' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'hit01al' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'hit01bl' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'hit01cl' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'id01c' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'u01a' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'u01b' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'u01c' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'v01a' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'v01b' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'v01c' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'id10a' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'id10b' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'hit10al' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'hit10bl' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'hit10cl' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'id10c' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'u10a' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'u10b' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'u10c' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'v10a' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'v10b' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
WARNING: [Synth 8-567] referenced signal 'v10c' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:104]
INFO: [Synth 8-6155] done synthesizing module 'resulttransmit' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.293 ; gain = 71.660 ; free physical = 247434 ; free virtual = 315179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.293 ; gain = 71.660 ; free physical = 247421 ; free virtual = 315167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.293 ; gain = 79.660 ; free physical = 247420 ; free virtual = 315166
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'resulttransmit'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_rgResultData" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_rgResultReady" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'temp_rgResultData_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:126]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:111]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:111]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                        000000001 |                             0000
                 iSTATE2 |                        000000010 |                             0001
                 iSTATE1 |                        000000100 |                             0010
                  iSTATE |                        000001000 |                             0011
                 iSTATE0 |                        000010000 |                             0100
                 iSTATE7 |                        000100000 |                             0101
                 iSTATE5 |                        001000000 |                             0110
                 iSTATE4 |                        010000000 |                             0111
                 iSTATE6 |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'resulttransmit'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:111]
WARNING: [Synth 8-327] inferring latch for variable 'temp_rgResultReady_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:127]
WARNING: [Synth 8-327] inferring latch for variable 'temp_rgResultSource_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v:128]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1570.301 ; gain = 95.668 ; free physical = 247375 ; free virtual = 315121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module resulttransmit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1703.938 ; gain = 229.305 ; free physical = 246808 ; free virtual = 314557
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.938 ; gain = 229.305 ; free physical = 246851 ; free virtual = 314602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.938 ; gain = 229.305 ; free physical = 246861 ; free virtual = 314610
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.938 ; gain = 229.305 ; free physical = 246781 ; free virtual = 314531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.938 ; gain = 229.305 ; free physical = 246781 ; free virtual = 314530
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.938 ; gain = 229.305 ; free physical = 246780 ; free virtual = 314530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.938 ; gain = 229.305 ; free physical = 246780 ; free virtual = 314529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.938 ; gain = 229.305 ; free physical = 246779 ; free virtual = 314528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.938 ; gain = 229.305 ; free physical = 246779 ; free virtual = 314528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
|2     |LUT3 |    27|
|3     |LUT4 |     8|
|4     |LUT5 |    29|
|5     |LUT6 |    49|
|6     |FDRE |    53|
|7     |FDSE |     1|
|8     |LD   |    44|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   215|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.938 ; gain = 229.305 ; free physical = 246778 ; free virtual = 314528
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.938 ; gain = 229.305 ; free physical = 246776 ; free virtual = 314525
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.938 ; gain = 229.305 ; free physical = 246788 ; free virtual = 314538
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1847.094 ; gain = 0.000 ; free physical = 246521 ; free virtual = 314272
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  LD => LDCE: 44 instances

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1847.094 ; gain = 372.559 ; free physical = 246567 ; free virtual = 314318
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.750 ; gain = 561.656 ; free physical = 245723 ; free virtual = 313474
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.750 ; gain = 0.000 ; free physical = 245722 ; free virtual = 313473
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2432.762 ; gain = 0.000 ; free physical = 245711 ; free virtual = 313462
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2502.824 ; gain = 0.000 ; free physical = 245471 ; free virtual = 313222

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: a006e523

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.824 ; gain = 0.000 ; free physical = 245471 ; free virtual = 313222

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a006e523

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2502.824 ; gain = 0.000 ; free physical = 245460 ; free virtual = 313211
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a006e523

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2502.824 ; gain = 0.000 ; free physical = 245460 ; free virtual = 313211
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a006e523

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2502.824 ; gain = 0.000 ; free physical = 245460 ; free virtual = 313211
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a006e523

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2502.824 ; gain = 0.000 ; free physical = 245460 ; free virtual = 313211
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: a006e523

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2502.824 ; gain = 0.000 ; free physical = 245460 ; free virtual = 313211
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a006e523

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2502.824 ; gain = 0.000 ; free physical = 245460 ; free virtual = 313211
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.824 ; gain = 0.000 ; free physical = 245460 ; free virtual = 313211
Ending Logic Optimization Task | Checksum: a006e523

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2502.824 ; gain = 0.000 ; free physical = 245460 ; free virtual = 313211

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a006e523

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2502.824 ; gain = 0.000 ; free physical = 245459 ; free virtual = 313210

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a006e523

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.824 ; gain = 0.000 ; free physical = 245459 ; free virtual = 313210

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.824 ; gain = 0.000 ; free physical = 245459 ; free virtual = 313210
Ending Netlist Obfuscation Task | Checksum: a006e523

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.824 ; gain = 0.000 ; free physical = 245459 ; free virtual = 313210
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2502.824 ; gain = 0.000 ; free physical = 245459 ; free virtual = 313210
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: a006e523
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module resulttransmit ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2518.816 ; gain = 0.000 ; free physical = 245443 ; free virtual = 313194
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.816 ; gain = 0.000 ; free physical = 245441 ; free virtual = 313192
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.863 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2518.816 ; gain = 0.000 ; free physical = 245410 ; free virtual = 313161
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2703.980 ; gain = 185.164 ; free physical = 245410 ; free virtual = 313161
Power optimization passes: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2703.980 ; gain = 185.164 ; free physical = 245410 ; free virtual = 313161

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 245420 ; free virtual = 313171


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design resulttransmit ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 2 accepted clusters 2

Number of Slice Registers augmented: 0 newly gated: 6 Total: 54
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/6 RAMS dropped: 0/0 Clusters dropped: 0/2 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: b35cefe2

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 245356 ; free virtual = 313107
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: b35cefe2
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2703.980 ; gain = 201.156 ; free physical = 245427 ; free virtual = 313178
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28645384 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 741f0e6a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 245459 ; free virtual = 313210
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 741f0e6a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 245459 ; free virtual = 313210
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 741f0e6a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 245459 ; free virtual = 313210
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 741f0e6a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 245458 ; free virtual = 313209
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 741f0e6a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 245457 ; free virtual = 313208

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 245457 ; free virtual = 313208
Ending Netlist Obfuscation Task | Checksum: 741f0e6a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 245457 ; free virtual = 313208
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246181 ; free virtual = 313930
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 333ed266

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246181 ; free virtual = 313930
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246194 ; free virtual = 313943

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b98c58cc

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246176 ; free virtual = 313925

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 196b18551

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246187 ; free virtual = 313937

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 196b18551

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246187 ; free virtual = 313936
Phase 1 Placer Initialization | Checksum: 196b18551

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246186 ; free virtual = 313936

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1793bfb64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246174 ; free virtual = 313923

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246152 ; free virtual = 313902

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: cdf7b634

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246152 ; free virtual = 313902
Phase 2 Global Placement | Checksum: be8ca1d3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246151 ; free virtual = 313900

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: be8ca1d3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246151 ; free virtual = 313900

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c037541a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246151 ; free virtual = 313900

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10ba3a010

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246151 ; free virtual = 313900

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c3dd9813

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246151 ; free virtual = 313900

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a4b83828

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246148 ; free virtual = 313898

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: feb69df3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246148 ; free virtual = 313898

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1367ce5f0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246148 ; free virtual = 313897
Phase 3 Detail Placement | Checksum: 1367ce5f0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246148 ; free virtual = 313897

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11d6417b7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 11d6417b7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246146 ; free virtual = 313896
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.452. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16acc1005

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246146 ; free virtual = 313896
Phase 4.1 Post Commit Optimization | Checksum: 16acc1005

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246146 ; free virtual = 313895

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16acc1005

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246147 ; free virtual = 313897

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16acc1005

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246147 ; free virtual = 313897

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246147 ; free virtual = 313897
Phase 4.4 Final Placement Cleanup | Checksum: 1b3582c83

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246147 ; free virtual = 313897
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b3582c83

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246147 ; free virtual = 313897
Ending Placer Task | Checksum: f6e5fa57

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246161 ; free virtual = 313910
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246161 ; free virtual = 313910
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246125 ; free virtual = 313874
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246121 ; free virtual = 313871
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246080 ; free virtual = 313831
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3468a7f0 ConstDB: 0 ShapeSum: c27d5267 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "id01b[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01b[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01c[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01c[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10b[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10b[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v01c[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v01c[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u01c[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u01c[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v01a[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v01a[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u01a[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u01a[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01b[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01b[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01c[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01c[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v10b[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v10b[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u10b[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u10b[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10c[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10c[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10b[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10b[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v01b[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v01b[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u01b[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u01b[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01c[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01c[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01b[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01b[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v10c[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v10c[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u10c[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u10c[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10c[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10c[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10b[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10b[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v01c[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v01c[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u01c[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u01c[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "globalreset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "globalreset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "valid01" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "valid01". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "valid10" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "valid10". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v10c[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v10c[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u10c[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u10c[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10c[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10c[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v10a[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v10a[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u10a[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u10a[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01b[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01b[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01c[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01c[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v10b[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v10b[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u10b[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u10b[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10c[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10c[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10b[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10b[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v01b[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v01b[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u01b[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u01b[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01c[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01c[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v10a[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v10a[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u10a[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u10a[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v10a[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v10a[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u10a[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u10a[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v01a[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v01a[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u01a[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u01a[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01b[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01b[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v10b[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v10b[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u10b[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u10b[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10c[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10c[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10b[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10b[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v01b[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v01b[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u01b[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u01b[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v01a[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v01a[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u01a[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u01a[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01b[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01b[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01c[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01c[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v10c[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v10c[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u10c[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u10c[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10c[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10c[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10b[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10b[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v01c[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v01c[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u01c[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u01c[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01c[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01c[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v10a[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v10a[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u10a[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u10a[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v01a[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v01a[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u01a[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u01a[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v01a[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v01a[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u01a[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u01a[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v10a[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v10a[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u10a[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u10a[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01a[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01a[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id01b[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id01b[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v10c[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v10c[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u10c[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u10c[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10c[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10c[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10b[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10b[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v01c[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v01c[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "u01c[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "u01c[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "id10a[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "id10a[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 115d22b70

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246262 ; free virtual = 314011
Post Restoration Checksum: NetGraph: 69c7ee5c NumContArr: ac0a3d14 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 115d22b70

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246256 ; free virtual = 314006

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 115d22b70

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246221 ; free virtual = 313971

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 115d22b70

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246221 ; free virtual = 313971
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 150551dc7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246211 ; free virtual = 313960
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.487  | TNS=0.000  | WHS=0.113  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 17c90ffa7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246209 ; free virtual = 313959

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18b818489

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246196 ; free virtual = 313946

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.650  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fbb788d1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246198 ; free virtual = 313947
Phase 4 Rip-up And Reroute | Checksum: 1fbb788d1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246198 ; free virtual = 313947

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1fbb788d1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246197 ; free virtual = 313947

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fbb788d1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246197 ; free virtual = 313947
Phase 5 Delay and Skew Optimization | Checksum: 1fbb788d1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246197 ; free virtual = 313946

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18b307071

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246195 ; free virtual = 313944
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.650  | TNS=0.000  | WHS=0.162  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18b307071

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246195 ; free virtual = 313944
Phase 6 Post Hold Fix | Checksum: 18b307071

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246195 ; free virtual = 313944

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0121156 %
  Global Horizontal Routing Utilization  = 0.0165652 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18b307071

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246190 ; free virtual = 313939

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18b307071

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246188 ; free virtual = 313938

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11faccb59

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246187 ; free virtual = 313936

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.650  | TNS=0.000  | WHS=0.162  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11faccb59

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246186 ; free virtual = 313936
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246214 ; free virtual = 313964

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246214 ; free virtual = 313964
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246213 ; free virtual = 313963
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246209 ; free virtual = 313960
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2703.980 ; gain = 0.000 ; free physical = 246206 ; free virtual = 313957
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2724.070 ; gain = 0.000 ; free physical = 245470 ; free virtual = 313221
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 22:14:43 2022...
