<html xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="copyright" content="(C) Copyright 2005"/>
<meta name="DC.rights.owner" content="(C) Copyright 2005"/>
<meta name="DC.Type" content="concept"/>
<meta name="DC.Title" content="Asynchronous Clock Domain Crossings"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="concept_aqj_x3c_d5"/>
<link rel="stylesheet" type="text/css" href="../../commonltr.css"/>
<title>Asynchronous Clock Domain Crossings</title>
</head>
<body id="concept_aqj_x3c_d5">


 <h1 class="title topictitle1">Asynchronous Clock Domain Crossings</h1>

 <div class="body conbody">
  <div class="section"><h2 class="title sectiontitle">Understanding Asynchronous Clock Domain Crossings</h2>
   
   <div class="fig fignone" id="concept_aqj_x3c_d5__fig_vxf_xmc_d5"><p class="figcap"><span class="figtitleprefix">Figure: </span>Example of a safe clock domain crossing (CDC) between asynchronous clocks</p>
    
    <br/><img class="image" id="concept_aqj_x3c_d5__image_wxf_xmc_d5" src="../../images/clock_domain_crossings.png"/><br/>
   </div>

   <p class="p">In this example, the design clocks, clk0 and clk1, enter the device through different input
    ports and have no known phase relationship: they are asynchronous. By default, the path from FD0
    to FD1a is reported by the Vivado<sup>®</sup> tools like a regular synchronous path unless
    it is covered by a timing exception, such as set_clock_groups, set_false_path, or set_max_delay
    -datapath_only. These timing exceptions can safely be applied if proper asynchronous clock
    domain crossing circuitry is used on all the crossing paths. Because clk0 and clk1 are
    asynchronous, the setup and hold slacks cannot be accurately computed on FD1a/D, which means
    that FD1a can become metastable. </p>

   <p class="p">In this example, a double-register synchronizer is present: FD1a and FD1b. This synchronizer
    will greatly reduce the chance for a metastable state to propagate. When the <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug912-vivado-properties.pdf;a=xASYNC_REG" target="_blank">ASYNC_REG</a> property is set to TRUE on both synchronizer
    flops (FD1a and FD1b), Vivado Synthesis maps these flip-flops into fabric registers (for
    example, FDRE), and Vivado placer packs them into the same slice (7-series) or CLB
     (UltraScale™ devices) to optimize the mean time before failure (MTBF). Finally,
    in this example, there is only one path from clk0 to clk1 and no path from clk1 to clk0, so
    either of the following constraints can be used: </p>

   <pre Class="codeblock">set_clock_groups -asynchronous -group clk0 -group clk1
-or-
set_false_path -from [get_clocks clk0] -to [get_clocks clk1]</pre>

   <p class="p"><strong class="ph b">IMPORTANT</strong>: It is possible to control the max delay for asynchronous clock domain
    crossing paths by using the <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug835-vivado-tcl-commands.pdf;a=xset_max_delay">set_max_delay</a> -datapath_only constraint. Because <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug835-vivado-tcl-commands.pdf;a=xset_clock_groups" target="_blank">set_clock_groups</a> and <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug835-vivado-tcl-commands.pdf;a=xset_false_path" target="_blank">set_false_path</a> have higher precedence than set_max_delay,
    it is not possible to combine these timing exceptions on the same path. The Timing Constraints
    Wizard will not recommend set_clock_groups or set_false_path between two asynchronous clocks if
    one or both paths between the two clocks also has a set_max_delay -datapath_only constraint.
    However, you can manually define the set_clock_groups or set_false_path constraints for these
    paths. </p>

   <p class="p">The Timing Constraints wizard provides two tables on asynchronous clock domain crossings
    (CDC): Recommended Constraints and Non-Recommended Constraints.</p>

  </div>

  <div class="section"><h2 class="title sectiontitle">Recommended Constraints </h2>
   
   <p class="p">This table shows the clock pairs between which the paths can be safely ignored because they
    satisfy the following conditions: </p>

   <ul class="ul" id="concept_aqj_x3c_d5__ul_i4w_5tc_d5">
    <li class="li">All paths are properly synchronized.</li>

    <li class="li">The ASYNC_REG property is set to true on all synchronizers.</li>

    <li class="li">No path from/to these clocks is covered by a set_max_delay -datapath_only  constraint.</li>

   </ul>

   <div Class="note_important"><span class="importanttitle">Important:</span> The Timing Constraints Wizard currently recommends clock group or false path exceptions
    even when the ASYNC_REG property is missing on some synchronizers. To display a list, click the
    number in the  Synchronized w/o ASYNC_REG  column. You must manually add the missing ASYNC_REG
    properties. </div>

  </div>

  <div class="section"><h2 class="title sectiontitle">Non-Recommended Constraints </h2>
   
   <p class="p">This table shows the clock pairs for which a clock group or false path timing exception cannot
    be recommended because of one of the following reasons:</p>

   <ul class="ul" id="concept_aqj_x3c_d5__ul_krr_g5c_d5">
    <li class="li">Some CDC paths are not synchronized.</li>

    <li class="li">Some paths are constrained by set_max_delay -datapath_only.</li>

   </ul>

  </div>

  <div class="section">
   <ul class="ul" id="concept_aqj_x3c_d5__ul_nl4_qdh_45">
    <li class="li"><span Class="uicontrol">Tcl Command Preview</span>: Displays the Tcl commands used to define the
     safe paths. These are the constraints that will be added to the design. </li>

    <li class="li"><span Class="uicontrol">Existing Constraints</span>: Displays currently defined constraints. </li>

   </ul>

   <p class="p">Each of the preceding sections also has a toolbar menu that provides access to one or more of
    the following commands: </p>

   
<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="concept_aqj_x3c_d5__table_rdz_bvv_y5" class="table" frame="void" border="0" rules="none">
     
     
     
     <tbody class="tbody">
      <tr class="row">
       <td class="entry" align="center" valign="top" width="8.130081300813009%"><img class="image" id="concept_aqj_x3c_d5__image_gdk_ts3_45" src="../../images/search_button.png"/></td>

       <td class="entry" align="left" valign="top" width="18.3739837398374%"><span Class="uicontrol">Search</span></td>

       <td class="entry" align="left" valign="top" width="73.4959349593496%">Displays a text entry field to enter a search string. </td>

      </tr>

      <tr class="row">
       <td class="entry" align="center" valign="top" width="8.130081300813009%"><img class="image" id="concept_aqj_x3c_d5__image_wtn_b53_45" src="../../images/clock_networks_button.png"/></td>

       <td class="entry" align="left" valign="top" width="18.3739837398374%"><span Class="uicontrol">Clock Networks</span></td>

       <td class="entry" align="left" valign="top" width="73.4959349593496%">Displays a sub-menu to provide access to the <span Class="uicontrol">Report Clock
         Networks</span> command to generate a new clock network report and the <span Class="uicontrol">View
         Clock Networks</span> command to open an existing report.</td>

      </tr>

     </tbody>

    </table>
</div>

  </div>

  <div class="section"><h2 class="title sectiontitle">Next steps</h2>
   
   <p class="p">If some asynchronous clock pairs are still timed together because the Timing Constraints
    Wizard cannot recommend a safe constraint, you need to:</p>

   <ul class="ul" id="concept_aqj_x3c_d5__ul_uvt_l5c_d5">
    <li class="li">Add the missing synchronizers in the RTL + ASYNC_REG properties. The missing synchronizers
     can be listed by clicking on the numbers in the  Not Synchronized  column.</li>

    <li class="li">Add point-to-point false path exceptions on the CDC paths that are synchronized and not
     covered by  set_max_delay -datapath_only . These paths can be displayed by generating timing
     reports from/to the asynchronous clocks. The Clock Interaction Report in the Vivado IDE
     provides convenient shortcuts for generating such timing reports. For more information see
     <a class="xref" href="report_clock_interaction_dialog.html">Report Clock
      Interaction</a>. </li>

   </ul>

  </div>

  <div class="section"><h2 class="title sectiontitle">See Also</h2>
   
   <table cellpadding="4" cellspacing="0" summary="" id="concept_aqj_x3c_d5__simpletable_clj_v5r_b5" border="0" class="simpletable"><tr class="strow">
     <td valign="top" class="stentry" width="4.761904761904762%"><img class="image" id="concept_aqj_x3c_d5__image_vvv_3pq_d5" src="../../images/book_icon.png" alt="Icon"/></td>

     <td valign="top" class="stentry" width="95.23809523809524%"><cite class="cite">UltraFast™ Design Methodology Guide for the Vivado Design
       Suite</cite> (UG949), <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?d=ug949-vivado-design-methodology.pdf;a=xDefiningClockGroupsAndCDCConstraints" target="_blank">Defining Clock Groups and CDC Constraints</a></td>

    </tr>
<tr class="strow">
     <td valign="top" class="stentry"><img class="image" id="concept_aqj_x3c_d5__image_smm_1vr_b5" src="../../images/book_icon.png" alt="Icon"/></td>

     <td valign="top" class="stentry"><cite class="cite">Vivado Design Suite User Guide: Using Constraints</cite> (UG903), <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug903-vivado-using-constraints.pdf;a=xClockGroups" target="_blank">Clock Groups</a></td>

    </tr>
<tr class="strow">
     <td valign="top" class="stentry"><img class="image" id="concept_aqj_x3c_d5__image_vgj_2k5_g5" src="../../images/book_icon.png" alt="Icon"/></td>

     <td valign="top" class="stentry"><cite class="cite">Vivado Design Suite User Guide: Design Analysis and Closure Techniques</cite>
      (UG906), <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug906-vivado-design-analysis.pdf;a=xTimingAnalysisFeatures" target="_blank">Timing Analysis Features</a></td>

    </tr>
<tr class="strow">
     <td valign="top" class="stentry"><img class="image" id="concept_aqj_x3c_d5__image_av4_jvr_b5" src="../../images/play.png" alt="Icon"/></td>

     <td valign="top" class="stentry"><a class="xref" href="http://www.xilinx.com/cgi-bin/docs/ndoc?t=video;d=hardware/timing-exception-clock-group-constraints.html" target="_blank">Vivado Design Suite QuickTake Video: Cross Clock Domain Checking - CDC
       Analysis</a></td>

    </tr>
</table>

  </div>

 </div>


</body>
</html>