// Seed: 3735945466
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_10;
  assign id_7 = 1;
  wire id_11, id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial id_1 <= 1;
  reg id_7 = id_3;
  assign id_1 = 1;
  id_8(
      id_7, id_3 == -1
  );
  always begin : LABEL_0
    id_3 <= #1 -1;
  end
  module_0 modCall_1 (
      id_2,
      id_6,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_6,
      id_5
  );
  assign id_3 = id_4;
  wire id_9;
endmodule
