# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../yuda_assembly01.srcs/sources_1/new/register_file.sv" \
"../../../../yuda_assembly01.srcs/sim_1/new/register_file_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
