

================================================================
== Vivado HLS Report for 'scaled_fixed2ieee'
================================================================
* Date:           Wed Jul 29 20:31:18 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DOA_Estimation_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.537|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   19|   27|   19|   27|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    9|    9|         3|          -|          -|      3|    no    |
        |- Loop 2  |    4|    4|         1|          -|          -|      4|    no    |
        |- Loop 3  |    2|    9|         2|          -|          -| 1 ~ 4 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 5 6 
6 --> 7 
7 --> 6 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_bits_2_V = alloca i32"   --->   Operation 9 'alloca' 'out_bits_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_bits_2_V_1 = alloca i32"   --->   Operation 10 'alloca' 'out_bits_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_bits_2_V_2 = alloca i32"   --->   Operation 11 'alloca' 'out_bits_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%prescale_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %prescale)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:411]   --->   Operation 12 'read' 'prescale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_V_read = call i63 @_ssdm_op_Read.ap_auto.i63(i63 %in_V)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:411]   --->   Operation 13 'read' 'in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %.preheader" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:423]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %.preheader.preheader ], [ %i, %.preheader.backedge ]"   --->   Operation 15 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%out_bits_2_V_load = load i32* %out_bits_2_V"   --->   Operation 16 'load' 'out_bits_2_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%out_bits_2_V_1_load = load i32* %out_bits_2_V_1"   --->   Operation 17 'load' 'out_bits_2_V_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%out_bits_2_V_2_load = load i32* %out_bits_2_V_2"   --->   Operation 18 'load' 'out_bits_2_V_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.95ns)   --->   "%icmp_ln423 = icmp eq i2 %i_0, -1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:423]   --->   Operation 19 'icmp' 'icmp_ln423' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 20 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.56ns)   --->   "%i = add i2 %i_0, 1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:423]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln423, label %1, label %0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:423]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i_0, i4 0)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:424]   --->   Operation 23 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.82ns)   --->   "%sub_ln424 = sub i6 -2, %shl_ln" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:424]   --->   Operation 24 'sub' 'sub_ln424' <Predicate = (!icmp_ln423)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.82ns)   --->   "%sub_ln425 = sub i6 -17, %shl_ln" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 25 'sub' 'sub_ln425' <Predicate = (!icmp_ln423)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.42ns)   --->   "%icmp_ln566 = icmp ugt i6 %sub_ln425, %sub_ln424" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 26 'icmp' 'icmp_ln566' <Predicate = (!icmp_ln423)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.82ns)   --->   "%sub_ln566_1 = sub i6 -2, %sub_ln425" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 27 'sub' 'sub_ln566_1' <Predicate = (!icmp_ln423)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%c_3 = alloca i32"   --->   Operation 28 'alloca' 'c_3' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%c_3_1 = alloca i32"   --->   Operation 29 'alloca' 'c_3_1' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%c_3_2 = alloca i32"   --->   Operation 30 'alloca' 'c_3_2' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%c_3_3 = alloca i32"   --->   Operation 31 'alloca' 'c_3_3' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln566 = trunc i63 %in_V_read to i15" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:429]   --->   Operation 32 'trunc' 'trunc_ln566' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_6 = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %trunc_ln566, i1 true)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 33 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_45 = call i32 @_ssdm_op_PartSet.i32.i32.i16.i32.i32(i32 undef, i16 %tmp_6, i32 16, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 34 'partset' 'p_Result_45' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %branch8" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:434]   --->   Operation 35 'br' <Predicate = (icmp_ln423)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 7.53>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln566)   --->   "%tmp = call i63 @llvm.part.select.i63(i63 %in_V_read, i32 62, i32 0)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 36 'partselect' 'tmp' <Predicate = (icmp_ln566)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.82ns)   --->   "%sub_ln566 = sub i6 %sub_ln425, %sub_ln424" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 37 'sub' 'sub_ln566' <Predicate = (icmp_ln566)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.82ns)   --->   "%sub_ln566_2 = sub i6 %sub_ln424, %sub_ln425" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 38 'sub' 'sub_ln566_2' <Predicate = (!icmp_ln566)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node sub_ln566_3)   --->   "%select_ln566 = select i1 %icmp_ln566, i6 %sub_ln566, i6 %sub_ln566_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 39 'select' 'select_ln566' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln566)   --->   "%select_ln566_1 = select i1 %icmp_ln566, i63 %tmp, i63 %in_V_read" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 40 'select' 'select_ln566_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln566)   --->   "%select_ln566_2 = select i1 %icmp_ln566, i6 %sub_ln566_1, i6 %sub_ln425" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 41 'select' 'select_ln566_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln566_3 = sub i6 -2, %select_ln566" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 42 'sub' 'sub_ln566_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln566)   --->   "%zext_ln566 = zext i6 %select_ln566_2 to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 43 'zext' 'zext_ln566' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln566_1 = zext i6 %sub_ln566_3 to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 44 'zext' 'zext_ln566_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (4.59ns) (out node of the LUT)   --->   "%lshr_ln566 = lshr i63 %select_ln566_1, %zext_ln566" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 45 'lshr' 'lshr_ln566' <Predicate = true> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln566_1 = lshr i63 -1, %zext_ln566_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 46 'lshr' 'lshr_ln566_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (2.94ns) (out node of the LUT)   --->   "%p_Result_s = and i63 %lshr_ln566, %lshr_ln566_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 47 'and' 'p_Result_s' <Predicate = true> <Delay = 2.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.81ns)   --->   "switch i2 %i_0, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 48 'switch' <Predicate = true> <Delay = 1.81>
ST_3 : Operation 49 [1/1] (1.81ns)   --->   "br label %branch0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 49 'br' <Predicate = (i_0 == 1)> <Delay = 1.81>
ST_3 : Operation 50 [1/1] (1.81ns)   --->   "br label %branch0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 50 'br' <Predicate = (i_0 != 0 & i_0 != 1)> <Delay = 1.81>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln169 = trunc i63 %p_Result_s to i16" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 51 'trunc' 'trunc_ln169' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.13>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ %out_bits_2_V_1_load, %branch1 ], [ %out_bits_2_V_2_load, %branch2 ], [ %out_bits_2_V_load, %0 ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 52 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_8 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %trunc_ln169, i1 true)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 53 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%out_bits_0_V = call i32 @_ssdm_op_PartSet.i32.i32.i17.i32.i32(i32 %p_Val2_s, i17 %tmp_8, i32 15, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 54 'partset' 'out_bits_0_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.13ns)   --->   "switch i2 %i_0, label %branch6 [
    i2 0, label %branch0..preheader.backedge_crit_edge
    i2 1, label %branch5
  ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 55 'switch' <Predicate = true> <Delay = 1.13>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "store i32 %out_bits_0_V, i32* %out_bits_2_V_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 56 'store' <Predicate = (i_0 == 1)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 57 'br' <Predicate = (i_0 == 1)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "store i32 %out_bits_0_V, i32* %out_bits_2_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 58 'store' <Predicate = (i_0 == 0)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 59 'br' <Predicate = (i_0 == 0)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %out_bits_0_V, i32* %out_bits_2_V_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 60 'store' <Predicate = (i_0 != 0 & i_0 != 1)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 61 'br' <Predicate = (i_0 != 0 & i_0 != 1)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 5.35>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%i1_0 = phi i3 [ 0, %1 ], [ %i_3, %branch8.backedge ]"   --->   Operation 63 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.13ns)   --->   "%icmp_ln434 = icmp eq i3 %i1_0, -4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:434]   --->   Operation 64 'icmp' 'icmp_ln434' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 65 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.65ns)   --->   "%i_3 = add i3 %i1_0, 1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:434]   --->   Operation 66 'add' 'i_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln434, label %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader, label %2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:434]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln510 = trunc i3 %i1_0 to i2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 68 'trunc' 'trunc_ln510' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.95ns)   --->   "%p_Val2_59 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %out_bits_2_V_load, i32 %out_bits_2_V_1_load, i32 %out_bits_2_V_2_load, i32 %p_Result_45, i2 %trunc_ln510)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 69 'mux' 'p_Val2_59' <Predicate = (!icmp_ln434)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_46 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_59, i32 31, i32 0) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:110->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 70 'partselect' 'p_Result_46' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (3.39ns)   --->   "%c_0 = call i32 @llvm.cttz.i32(i32 %p_Result_46, i1 true) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:110->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 71 'cttz' 'c_0' <Predicate = (!icmp_ln434)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln510, label %branch11 [
    i2 0, label %.branch8.backedge_crit_edge
    i2 1, label %branch9
    i2 -2, label %branch10
  ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 72 'switch' <Predicate = (!icmp_ln434)> <Delay = 1.30>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "store i32 %c_0, i32* %c_3_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 73 'store' <Predicate = (!icmp_ln434 & trunc_ln510 == 2)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br label %branch8.backedge" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 74 'br' <Predicate = (!icmp_ln434 & trunc_ln510 == 2)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "store i32 %c_0, i32* %c_3_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 75 'store' <Predicate = (!icmp_ln434 & trunc_ln510 == 1)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br label %branch8.backedge" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 76 'br' <Predicate = (!icmp_ln434 & trunc_ln510 == 1)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "store i32 %c_0, i32* %c_3_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 77 'store' <Predicate = (!icmp_ln434 & trunc_ln510 == 0)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br label %branch8.backedge" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 78 'br' <Predicate = (!icmp_ln434 & trunc_ln510 == 0)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "store i32 %c_0, i32* %c_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 79 'store' <Predicate = (!icmp_ln434 & trunc_ln510 == 3)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %branch8.backedge" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 80 'br' <Predicate = (!icmp_ln434 & trunc_ln510 == 3)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "br label %branch8"   --->   Operation 81 'br' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:441]   --->   Operation 82 'br' <Predicate = (icmp_ln434)> <Delay = 1.76>

State 6 <SV = 3> <Delay = 4.51>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%p_0119_0 = phi i63 [ %r_V_44, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ], [ %in_V_read, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader ]"   --->   Operation 83 'phi' 'p_0119_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%shift_0 = phi i32 [ %shift, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ], [ 0, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader ]"   --->   Operation 84 'phi' 'shift_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%i2_0 = phi i3 [ %i_4, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ], [ 0, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader ]"   --->   Operation 85 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.13ns)   --->   "%icmp_ln441 = icmp eq i3 %i2_0, -4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:441]   --->   Operation 86 'icmp' 'icmp_ln441' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2)"   --->   Operation 87 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.65ns)   --->   "%i_4 = add i3 %i2_0, 1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:441]   --->   Operation 88 'add' 'i_4' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (1.76ns)   --->   "br i1 %icmp_ln441, label %.loopexit_ifconv, label %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:441]   --->   Operation 89 'br' <Predicate = true> <Delay = 1.76>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%c_3_load = load i32* %c_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:442]   --->   Operation 90 'load' 'c_3_load' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%c_3_1_load = load i32* %c_3_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:442]   --->   Operation 91 'load' 'c_3_1_load' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%c_3_2_load = load i32* %c_3_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:442]   --->   Operation 92 'load' 'c_3_2_load' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%c_3_3_load = load i32* %c_3_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:442]   --->   Operation 93 'load' 'c_3_3_load' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln442 = trunc i3 %i2_0 to i2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:442]   --->   Operation 94 'trunc' 'trunc_ln442' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.95ns)   --->   "%sh_assign = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %c_3_1_load, i32 %c_3_2_load, i32 %c_3_3_load, i32 %c_3_load, i2 %trunc_ln442)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:442]   --->   Operation 95 'mux' 'sh_assign' <Predicate = (!icmp_ln441)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sh_assign, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 96 'bitselect' 'isNeg' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (2.55ns)   --->   "%sub_ln1311 = sub nsw i32 0, %sh_assign" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 97 'sub' 'sub_ln1311' <Predicate = (!icmp_ln441)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 4> <Delay = 5.29>
ST_7 : Operation 98 [1/1] (2.55ns)   --->   "%shift = add nsw i32 %sh_assign, %shift_0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:442]   --->   Operation 98 'add' 'shift' <Predicate = (!icmp_ln441)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i32 %sub_ln1311, i32 %sh_assign" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 99 'select' 'ush' <Predicate = (!icmp_ln441)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1287 = zext i32 %ush to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 100 'zext' 'zext_ln1287' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node r_V_44)   --->   "%r_V = ashr i63 %p_0119_0, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 101 'ashr' 'r_V' <Predicate = (!icmp_ln441 & isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node r_V_44)   --->   "%r_V_42 = shl i63 %p_0119_0, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 102 'shl' 'r_V_42' <Predicate = (!icmp_ln441 & !isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (4.59ns) (out node of the LUT)   --->   "%r_V_44 = select i1 %isNeg, i63 %r_V, i63 %r_V_42" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 103 'select' 'r_V_44' <Predicate = (!icmp_ln441)> <Delay = 4.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (2.47ns)   --->   "%icmp_ln444 = icmp eq i32 %sh_assign, 16" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 104 'icmp' 'icmp_ln444' <Predicate = (!icmp_ln441)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (1.76ns)   --->   "br i1 %icmp_ln444, label %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, label %.loopexit_ifconv" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 105 'br' <Predicate = (!icmp_ln441)> <Delay = 1.76>
ST_7 : Operation 106 [1/1] (2.78ns)   --->   "%icmp_ln1452 = icmp eq i63 %in_V_read, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 106 'icmp' 'icmp_ln1452' <Predicate = (!icmp_ln444) | (icmp_ln441)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 6.03>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node significand_V)   --->   "%p_Val2_63 = phi i63 [ %p_0119_0, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %r_V_44, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ]"   --->   Operation 107 'phi' 'p_Val2_63' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%shift_1 = phi i32 [ %shift_0, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %shift, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ]"   --->   Operation 108 'phi' 'shift_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (1.54ns)   --->   "%sub_ln452 = sub i12 1023, %prescale_read" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:452]   --->   Operation 109 'sub' 'sub_ln452' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%sext_ln452 = sext i12 %sub_ln452 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:452]   --->   Operation 110 'sext' 'sext_ln452' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (2.55ns) (out node of the LUT)   --->   "%newexp = sub i32 %sext_ln452, %shift_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:452]   --->   Operation 111 'sub' 'newexp' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %newexp, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 112 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.97ns)   --->   "%or_ln453 = or i1 %tmp_12, %icmp_ln1452" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 113 'or' 'or_ln453' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%empty = trunc i32 %newexp to i11" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:452]   --->   Operation 114 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node significand_V)   --->   "%phitmp2 = call i52 @_ssdm_op_PartSelect.i52.i63.i32.i32(i63 %p_Val2_63, i32 10, i32 61)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 115 'partselect' 'phitmp2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.95ns) (out node of the LUT)   --->   "%significand_V = select i1 %or_ln453, i52 0, i52 %phitmp2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 116 'select' 'significand_V' <Predicate = true> <Delay = 0.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.69ns)   --->   "%out_exp_V = select i1 %or_ln453, i11 0, i11 %empty" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 117 'select' 'out_exp_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_47 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 false, i11 %out_exp_V, i52 %significand_V)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:495->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466]   --->   Operation 118 'bitconcatenate' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%bitcast_ln512 = bitcast i64 %p_Result_47 to double" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466]   --->   Operation 119 'bitcast' 'bitcast_ln512' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "ret double %bitcast_ln512" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467]   --->   Operation 120 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prescale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_bits_2_V          (alloca           ) [ 001110000]
out_bits_2_V_1        (alloca           ) [ 001110000]
out_bits_2_V_2        (alloca           ) [ 001110000]
prescale_read         (read             ) [ 001111111]
in_V_read             (read             ) [ 001111110]
br_ln423              (br               ) [ 011110000]
i_0                   (phi              ) [ 001110000]
out_bits_2_V_load     (load             ) [ 000111000]
out_bits_2_V_1_load   (load             ) [ 000111000]
out_bits_2_V_2_load   (load             ) [ 000111000]
icmp_ln423            (icmp             ) [ 001110000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
i                     (add              ) [ 011110000]
br_ln423              (br               ) [ 000000000]
shl_ln                (bitconcatenate   ) [ 000000000]
sub_ln424             (sub              ) [ 000100000]
sub_ln425             (sub              ) [ 000100000]
icmp_ln566            (icmp             ) [ 000100000]
sub_ln566_1           (sub              ) [ 000100000]
c_3                   (alloca           ) [ 000001110]
c_3_1                 (alloca           ) [ 000001110]
c_3_2                 (alloca           ) [ 000001110]
c_3_3                 (alloca           ) [ 000001110]
trunc_ln566           (trunc            ) [ 000000000]
tmp_6                 (bitconcatenate   ) [ 000000000]
p_Result_45           (partset          ) [ 000001000]
br_ln434              (br               ) [ 001111000]
tmp                   (partselect       ) [ 000000000]
sub_ln566             (sub              ) [ 000000000]
sub_ln566_2           (sub              ) [ 000000000]
select_ln566          (select           ) [ 000000000]
select_ln566_1        (select           ) [ 000000000]
select_ln566_2        (select           ) [ 000000000]
sub_ln566_3           (sub              ) [ 000000000]
zext_ln566            (zext             ) [ 000000000]
zext_ln566_1          (zext             ) [ 000000000]
lshr_ln566            (lshr             ) [ 000000000]
lshr_ln566_1          (lshr             ) [ 000000000]
p_Result_s            (and              ) [ 000000000]
switch_ln425          (switch           ) [ 001110000]
br_ln425              (br               ) [ 001110000]
br_ln425              (br               ) [ 001110000]
trunc_ln169           (trunc            ) [ 000010000]
p_Val2_s              (phi              ) [ 000010000]
tmp_8                 (bitconcatenate   ) [ 000000000]
out_bits_0_V          (partset          ) [ 000000000]
switch_ln426          (switch           ) [ 000000000]
store_ln426           (store            ) [ 000000000]
br_ln426              (br               ) [ 000000000]
store_ln426           (store            ) [ 000000000]
br_ln426              (br               ) [ 000000000]
store_ln426           (store            ) [ 000000000]
br_ln426              (br               ) [ 000000000]
br_ln0                (br               ) [ 011110000]
i1_0                  (phi              ) [ 000001000]
icmp_ln434            (icmp             ) [ 000001000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
i_3                   (add              ) [ 001001000]
br_ln434              (br               ) [ 000000000]
trunc_ln510           (trunc            ) [ 000001000]
p_Val2_59             (mux              ) [ 000000000]
p_Result_46           (partselect       ) [ 000000000]
c_0                   (cttz             ) [ 000000000]
switch_ln435          (switch           ) [ 000000000]
store_ln435           (store            ) [ 000000000]
br_ln435              (br               ) [ 000000000]
store_ln435           (store            ) [ 000000000]
br_ln435              (br               ) [ 000000000]
store_ln435           (store            ) [ 000000000]
br_ln435              (br               ) [ 000000000]
store_ln435           (store            ) [ 000000000]
br_ln435              (br               ) [ 000000000]
br_ln0                (br               ) [ 001001000]
br_ln441              (br               ) [ 000001110]
p_0119_0              (phi              ) [ 000000111]
shift_0               (phi              ) [ 000000111]
i2_0                  (phi              ) [ 000000100]
icmp_ln441            (icmp             ) [ 000000110]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
i_4                   (add              ) [ 000001110]
br_ln441              (br               ) [ 000000111]
c_3_load              (load             ) [ 000000000]
c_3_1_load            (load             ) [ 000000000]
c_3_2_load            (load             ) [ 000000000]
c_3_3_load            (load             ) [ 000000000]
trunc_ln442           (trunc            ) [ 000000000]
sh_assign             (mux              ) [ 000000010]
isNeg                 (bitselect        ) [ 000000010]
sub_ln1311            (sub              ) [ 000000010]
shift                 (add              ) [ 000001111]
ush                   (select           ) [ 000000000]
zext_ln1287           (zext             ) [ 000000000]
r_V                   (ashr             ) [ 000000000]
r_V_42                (shl              ) [ 000000000]
r_V_44                (select           ) [ 000001111]
icmp_ln444            (icmp             ) [ 000000110]
br_ln444              (br               ) [ 000001111]
icmp_ln1452           (icmp             ) [ 000000001]
p_Val2_63             (phi              ) [ 000000001]
shift_1               (phi              ) [ 000000001]
sub_ln452             (sub              ) [ 000000000]
sext_ln452            (sext             ) [ 000000000]
newexp                (sub              ) [ 000000000]
tmp_12                (bitselect        ) [ 000000000]
or_ln453              (or               ) [ 000000000]
empty                 (trunc            ) [ 000000000]
phitmp2               (partselect       ) [ 000000000]
significand_V         (select           ) [ 000000000]
out_exp_V             (select           ) [ 000000000]
p_Result_47           (bitconcatenate   ) [ 000000000]
bitcast_ln512         (bitcast          ) [ 000000000]
ret_ln467             (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prescale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prescale"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i63"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="out_bits_2_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_2_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="out_bits_2_V_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_2_V_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="out_bits_2_V_2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_2_V_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="c_3_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="c_3_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3_1/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="c_3_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3_2/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="c_3_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3_3/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="prescale_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="12" slack="0"/>
<pin id="124" dir="0" index="1" bw="12" slack="0"/>
<pin id="125" dir="1" index="2" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prescale_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="in_V_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="63" slack="0"/>
<pin id="130" dir="0" index="1" bw="63" slack="0"/>
<pin id="131" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="134" class="1005" name="i_0_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="1"/>
<pin id="136" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_0_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="2" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="p_Val2_s_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_Val2_s_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="2"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="32" slack="2"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="4" bw="32" slack="2"/>
<pin id="155" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="157" class="1005" name="i1_0_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="1"/>
<pin id="159" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="i1_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="3" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="168" class="1005" name="p_0119_0_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="63" slack="1"/>
<pin id="170" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="p_0119_0 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_0119_0_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="63" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="63" slack="3"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0119_0/6 "/>
</bind>
</comp>

<comp id="178" class="1005" name="shift_0_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_0 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="shift_0_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_0/6 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i2_0_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="1"/>
<pin id="192" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="i2_0_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="1" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/6 "/>
</bind>
</comp>

<comp id="201" class="1005" name="p_Val2_63_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="63" slack="2147483647"/>
<pin id="203" dir="1" index="1" bw="63" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_63 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_Val2_63_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="63" slack="2"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="63" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_63/8 "/>
</bind>
</comp>

<comp id="211" class="1005" name="shift_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="213" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="shift_1 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="shift_1_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="2"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="32" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_1/8 "/>
</bind>
</comp>

<comp id="221" class="1004" name="out_bits_2_V_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_bits_2_V_load/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="out_bits_2_V_1_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_bits_2_V_1_load/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="out_bits_2_V_2_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_bits_2_V_2_load/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln423_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln423/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="i_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="shl_ln_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="0" index="1" bw="2" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sub_ln424_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="0"/>
<pin id="252" dir="0" index="1" bw="6" slack="0"/>
<pin id="253" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln424/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sub_ln425_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="0" index="1" bw="6" slack="0"/>
<pin id="259" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln425/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln566_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="6" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln566/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sub_ln566_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="0" index="1" bw="6" slack="0"/>
<pin id="271" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln566_1/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln566_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="63" slack="1"/>
<pin id="276" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln566/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_6_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="15" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_Result_45_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="16" slack="0"/>
<pin id="289" dir="0" index="3" bw="6" slack="0"/>
<pin id="290" dir="0" index="4" bw="6" slack="0"/>
<pin id="291" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_45/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="63" slack="0"/>
<pin id="299" dir="0" index="1" bw="63" slack="2"/>
<pin id="300" dir="0" index="2" bw="7" slack="0"/>
<pin id="301" dir="0" index="3" bw="1" slack="0"/>
<pin id="302" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sub_ln566_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="1"/>
<pin id="308" dir="0" index="1" bw="6" slack="1"/>
<pin id="309" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln566/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sub_ln566_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="1"/>
<pin id="312" dir="0" index="1" bw="6" slack="1"/>
<pin id="313" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln566_2/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln566_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="6" slack="0"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln566/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="select_ln566_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="63" slack="0"/>
<pin id="324" dir="0" index="2" bw="63" slack="2"/>
<pin id="325" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln566_1/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="select_ln566_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="0" index="1" bw="6" slack="1"/>
<pin id="330" dir="0" index="2" bw="6" slack="1"/>
<pin id="331" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln566_2/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sub_ln566_3_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="0" index="1" bw="6" slack="0"/>
<pin id="335" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln566_3/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln566_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln566/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln566_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln566_1/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="lshr_ln566_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="63" slack="0"/>
<pin id="348" dir="0" index="1" bw="6" slack="0"/>
<pin id="349" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln566/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="lshr_ln566_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="6" slack="0"/>
<pin id="355" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln566_1/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_Result_s_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="63" slack="0"/>
<pin id="360" dir="0" index="1" bw="63" slack="0"/>
<pin id="361" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln169_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="63" slack="0"/>
<pin id="366" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln169/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_8_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="17" slack="0"/>
<pin id="370" dir="0" index="1" bw="16" slack="1"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="out_bits_0_V_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="0" index="2" bw="17" slack="0"/>
<pin id="379" dir="0" index="3" bw="5" slack="0"/>
<pin id="380" dir="0" index="4" bw="6" slack="0"/>
<pin id="381" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="out_bits_0_V/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln426_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="3"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln426/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln426_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="3"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln426/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln426_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="3"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln426/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln434_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="0"/>
<pin id="404" dir="0" index="1" bw="3" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln434/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="i_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln510_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="0"/>
<pin id="416" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln510/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_Val2_59_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="1"/>
<pin id="421" dir="0" index="2" bw="32" slack="1"/>
<pin id="422" dir="0" index="3" bw="32" slack="1"/>
<pin id="423" dir="0" index="4" bw="32" slack="1"/>
<pin id="424" dir="0" index="5" bw="2" slack="0"/>
<pin id="425" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_59/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_Result_46_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="6" slack="0"/>
<pin id="432" dir="0" index="3" bw="1" slack="0"/>
<pin id="433" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_46/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="c_0_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="c_0/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln435_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="1"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln435/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln435_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="1"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln435/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln435_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="1"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln435/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln435_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="1"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln435/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln441_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="0"/>
<pin id="468" dir="0" index="1" bw="3" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln441/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="i_4_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="3" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="c_3_load_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="2"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_load/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="c_3_1_load_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="2"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_1_load/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="c_3_2_load_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="2"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_2_load/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="c_3_3_load_load_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="2"/>
<pin id="489" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_3_load/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="trunc_ln442_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="3" slack="0"/>
<pin id="492" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln442/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sh_assign_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="0" index="2" bw="32" slack="0"/>
<pin id="498" dir="0" index="3" bw="32" slack="0"/>
<pin id="499" dir="0" index="4" bw="32" slack="0"/>
<pin id="500" dir="0" index="5" bw="2" slack="0"/>
<pin id="501" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="sh_assign/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="isNeg_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="0" index="2" bw="6" slack="0"/>
<pin id="512" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sub_ln1311_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/6 "/>
</bind>
</comp>

<comp id="522" class="1004" name="shift_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="0" index="1" bw="32" slack="1"/>
<pin id="525" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="ush_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="0" index="1" bw="32" slack="1"/>
<pin id="530" dir="0" index="2" bw="32" slack="1"/>
<pin id="531" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln1287_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="r_V_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="63" slack="1"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="r_V_42_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="63" slack="1"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_42/7 "/>
</bind>
</comp>

<comp id="548" class="1004" name="r_V_44_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="0" index="1" bw="63" slack="0"/>
<pin id="551" dir="0" index="2" bw="63" slack="0"/>
<pin id="552" dir="1" index="3" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_44/7 "/>
</bind>
</comp>

<comp id="555" class="1004" name="icmp_ln444_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="0" index="1" bw="6" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln444/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="icmp_ln1452_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="63" slack="4"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1452/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sub_ln452_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="11" slack="0"/>
<pin id="567" dir="0" index="1" bw="12" slack="5"/>
<pin id="568" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln452/8 "/>
</bind>
</comp>

<comp id="570" class="1004" name="sext_ln452_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="12" slack="0"/>
<pin id="572" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln452/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="newexp_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="12" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_12_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="0" index="2" bw="6" slack="0"/>
<pin id="584" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="588" class="1004" name="or_ln453_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="1"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln453/8 "/>
</bind>
</comp>

<comp id="593" class="1004" name="empty_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/8 "/>
</bind>
</comp>

<comp id="597" class="1004" name="phitmp2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="52" slack="0"/>
<pin id="599" dir="0" index="1" bw="63" slack="0"/>
<pin id="600" dir="0" index="2" bw="5" slack="0"/>
<pin id="601" dir="0" index="3" bw="7" slack="0"/>
<pin id="602" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp2/8 "/>
</bind>
</comp>

<comp id="607" class="1004" name="significand_V_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="0" index="2" bw="52" slack="0"/>
<pin id="611" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="significand_V/8 "/>
</bind>
</comp>

<comp id="615" class="1004" name="out_exp_V_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="0" index="2" bw="11" slack="0"/>
<pin id="619" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_exp_V/8 "/>
</bind>
</comp>

<comp id="623" class="1004" name="p_Result_47_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="0" index="2" bw="11" slack="0"/>
<pin id="627" dir="0" index="3" bw="52" slack="0"/>
<pin id="628" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_47/8 "/>
</bind>
</comp>

<comp id="633" class="1004" name="bitcast_ln512_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="64" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln512/8 "/>
</bind>
</comp>

<comp id="637" class="1005" name="out_bits_2_V_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V "/>
</bind>
</comp>

<comp id="643" class="1005" name="out_bits_2_V_1_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V_1 "/>
</bind>
</comp>

<comp id="649" class="1005" name="out_bits_2_V_2_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V_2 "/>
</bind>
</comp>

<comp id="655" class="1005" name="prescale_read_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="12" slack="5"/>
<pin id="657" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="prescale_read "/>
</bind>
</comp>

<comp id="660" class="1005" name="in_V_read_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="63" slack="1"/>
<pin id="662" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="in_V_read "/>
</bind>
</comp>

<comp id="669" class="1005" name="out_bits_2_V_load_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V_load "/>
</bind>
</comp>

<comp id="675" class="1005" name="out_bits_2_V_1_load_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V_1_load "/>
</bind>
</comp>

<comp id="681" class="1005" name="out_bits_2_V_2_load_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="1"/>
<pin id="683" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V_2_load "/>
</bind>
</comp>

<comp id="690" class="1005" name="i_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="2" slack="0"/>
<pin id="692" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="695" class="1005" name="sub_ln424_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="6" slack="1"/>
<pin id="697" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln424 "/>
</bind>
</comp>

<comp id="701" class="1005" name="sub_ln425_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="6" slack="1"/>
<pin id="703" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln425 "/>
</bind>
</comp>

<comp id="708" class="1005" name="icmp_ln566_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="1"/>
<pin id="710" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln566 "/>
</bind>
</comp>

<comp id="715" class="1005" name="sub_ln566_1_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="6" slack="1"/>
<pin id="717" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln566_1 "/>
</bind>
</comp>

<comp id="720" class="1005" name="c_3_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="726" class="1005" name="c_3_1_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3_1 "/>
</bind>
</comp>

<comp id="732" class="1005" name="c_3_2_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3_2 "/>
</bind>
</comp>

<comp id="738" class="1005" name="c_3_3_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3_3 "/>
</bind>
</comp>

<comp id="744" class="1005" name="p_Result_45_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_45 "/>
</bind>
</comp>

<comp id="749" class="1005" name="trunc_ln169_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="16" slack="1"/>
<pin id="751" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln169 "/>
</bind>
</comp>

<comp id="757" class="1005" name="i_3_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="3" slack="0"/>
<pin id="759" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="765" class="1005" name="icmp_ln441_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="1"/>
<pin id="767" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln441 "/>
</bind>
</comp>

<comp id="769" class="1005" name="i_4_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="3" slack="0"/>
<pin id="771" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="774" class="1005" name="sh_assign_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign "/>
</bind>
</comp>

<comp id="781" class="1005" name="isNeg_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="1"/>
<pin id="783" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="787" class="1005" name="sub_ln1311_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="1"/>
<pin id="789" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1311 "/>
</bind>
</comp>

<comp id="792" class="1005" name="shift_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="1"/>
<pin id="794" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift "/>
</bind>
</comp>

<comp id="798" class="1005" name="r_V_44_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="63" slack="1"/>
<pin id="800" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="r_V_44 "/>
</bind>
</comp>

<comp id="807" class="1005" name="icmp_ln1452_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="1"/>
<pin id="809" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1452 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="160"><net_src comp="54" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="177"><net_src comp="171" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="210"><net_src comp="168" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="220"><net_src comp="178" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="234"><net_src comp="138" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="138" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="18" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="138" pin="4"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="22" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="24" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="242" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="26" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="242" pin="3"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="250" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="24" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="256" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="282"><net_src comp="28" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="274" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="30" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="277" pin="3"/><net_sink comp="285" pin=2"/></net>

<net id="295"><net_src comp="36" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="296"><net_src comp="38" pin="0"/><net_sink comp="285" pin=4"/></net>

<net id="303"><net_src comp="40" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="42" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="305"><net_src comp="44" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="319"><net_src comp="306" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="310" pin="2"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="297" pin="4"/><net_sink comp="321" pin=1"/></net>

<net id="336"><net_src comp="24" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="314" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="327" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="332" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="321" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="338" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="46" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="342" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="346" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="48" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="30" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="382"><net_src comp="50" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="149" pin="6"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="368" pin="3"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="52" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="386"><net_src comp="38" pin="0"/><net_sink comp="375" pin=4"/></net>

<net id="391"><net_src comp="375" pin="5"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="375" pin="5"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="375" pin="5"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="161" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="56" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="161" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="60" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="161" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="426"><net_src comp="62" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="414" pin="1"/><net_sink comp="418" pin=5"/></net>

<net id="434"><net_src comp="64" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="418" pin="6"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="38" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="44" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="443"><net_src comp="66" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="428" pin="4"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="30" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="450"><net_src comp="438" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="438" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="438" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="438" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="194" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="56" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="194" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="60" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="493"><net_src comp="194" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="502"><net_src comp="62" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="481" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="484" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="487" pin="1"/><net_sink comp="494" pin=3"/></net>

<net id="506"><net_src comp="478" pin="1"/><net_sink comp="494" pin=4"/></net>

<net id="507"><net_src comp="490" pin="1"/><net_sink comp="494" pin=5"/></net>

<net id="513"><net_src comp="74" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="494" pin="6"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="38" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="520"><net_src comp="44" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="494" pin="6"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="178" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="535"><net_src comp="527" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="168" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="532" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="168" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="532" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="536" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="554"><net_src comp="542" pin="2"/><net_sink comp="548" pin=2"/></net>

<net id="559"><net_src comp="36" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="76" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="78" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="565" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="570" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="214" pin="4"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="74" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="574" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="38" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="592"><net_src comp="580" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="574" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="603"><net_src comp="80" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="204" pin="4"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="82" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="606"><net_src comp="84" pin="0"/><net_sink comp="597" pin=3"/></net>

<net id="612"><net_src comp="588" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="86" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="597" pin="4"/><net_sink comp="607" pin=2"/></net>

<net id="620"><net_src comp="588" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="88" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="593" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="629"><net_src comp="90" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="92" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="631"><net_src comp="615" pin="3"/><net_sink comp="623" pin=2"/></net>

<net id="632"><net_src comp="607" pin="3"/><net_sink comp="623" pin=3"/></net>

<net id="636"><net_src comp="623" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="94" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="646"><net_src comp="98" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="652"><net_src comp="102" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="658"><net_src comp="122" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="663"><net_src comp="128" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="666"><net_src comp="660" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="667"><net_src comp="660" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="672"><net_src comp="221" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="149" pin=4"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="678"><net_src comp="224" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="684"><net_src comp="227" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="418" pin=3"/></net>

<net id="693"><net_src comp="236" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="698"><net_src comp="250" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="704"><net_src comp="256" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="707"><net_src comp="701" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="711"><net_src comp="262" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="714"><net_src comp="708" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="718"><net_src comp="268" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="723"><net_src comp="106" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="729"><net_src comp="110" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="735"><net_src comp="114" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="741"><net_src comp="118" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="747"><net_src comp="285" pin="5"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="418" pin=4"/></net>

<net id="752"><net_src comp="364" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="760"><net_src comp="408" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="768"><net_src comp="466" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="472" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="777"><net_src comp="494" pin="6"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="780"><net_src comp="774" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="784"><net_src comp="508" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="790"><net_src comp="516" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="795"><net_src comp="522" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="801"><net_src comp="548" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="810"><net_src comp="560" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="588" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: scaled_fixed2ieee : in_V | {1 }
	Port: scaled_fixed2ieee : prescale | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln423 : 1
		i : 1
		br_ln423 : 2
		shl_ln : 1
		sub_ln424 : 2
		sub_ln425 : 2
		icmp_ln566 : 3
		sub_ln566_1 : 3
		tmp_6 : 1
		p_Result_45 : 2
	State 3
		select_ln566 : 1
		select_ln566_1 : 1
		sub_ln566_3 : 2
		zext_ln566 : 1
		zext_ln566_1 : 3
		lshr_ln566 : 2
		lshr_ln566_1 : 4
		p_Result_s : 5
		trunc_ln169 : 5
	State 4
		out_bits_0_V : 1
		store_ln426 : 2
		store_ln426 : 2
		store_ln426 : 2
	State 5
		icmp_ln434 : 1
		i_3 : 1
		br_ln434 : 2
		trunc_ln510 : 1
		p_Val2_59 : 2
		p_Result_46 : 3
		c_0 : 4
		switch_ln435 : 2
		store_ln435 : 5
		store_ln435 : 5
		store_ln435 : 5
		store_ln435 : 5
	State 6
		icmp_ln441 : 1
		i_4 : 1
		br_ln441 : 2
		trunc_ln442 : 1
		sh_assign : 2
		isNeg : 3
		sub_ln1311 : 3
	State 7
		zext_ln1287 : 1
		r_V : 2
		r_V_42 : 2
		r_V_44 : 3
		br_ln444 : 1
	State 8
		sext_ln452 : 1
		newexp : 2
		tmp_12 : 3
		or_ln453 : 4
		empty : 3
		phitmp2 : 1
		significand_V : 4
		out_exp_V : 4
		p_Result_47 : 5
		bitcast_ln512 : 6
		ret_ln467 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |    select_ln566_fu_314    |    0    |    6    |
|          |   select_ln566_1_fu_321   |    0    |    63   |
|          |   select_ln566_2_fu_327   |    0    |    6    |
|  select  |         ush_fu_527        |    0    |    32   |
|          |       r_V_44_fu_548       |    0    |    63   |
|          |    significand_V_fu_607   |    0    |    52   |
|          |      out_exp_V_fu_615     |    0    |    11   |
|----------|---------------------------|---------|---------|
|   lshr   |     lshr_ln566_fu_346     |    0    |   180   |
|          |    lshr_ln566_1_fu_352    |    0    |    13   |
|----------|---------------------------|---------|---------|
|          |      sub_ln424_fu_250     |    0    |    15   |
|          |      sub_ln425_fu_256     |    0    |    15   |
|          |     sub_ln566_1_fu_268    |    0    |    15   |
|          |      sub_ln566_fu_306     |    0    |    15   |
|    sub   |     sub_ln566_2_fu_310    |    0    |    15   |
|          |     sub_ln566_3_fu_332    |    0    |    15   |
|          |     sub_ln1311_fu_516     |    0    |    39   |
|          |      sub_ln452_fu_565     |    0    |    12   |
|          |       newexp_fu_574       |    0    |    39   |
|----------|---------------------------|---------|---------|
|   ashr   |         r_V_fu_536        |    0    |   180   |
|----------|---------------------------|---------|---------|
|    shl   |       r_V_42_fu_542       |    0    |   180   |
|----------|---------------------------|---------|---------|
|          |     icmp_ln423_fu_230     |    0    |    8    |
|          |     icmp_ln566_fu_262     |    0    |    11   |
|   icmp   |     icmp_ln434_fu_402     |    0    |    9    |
|          |     icmp_ln441_fu_466     |    0    |    9    |
|          |     icmp_ln444_fu_555     |    0    |    18   |
|          |     icmp_ln1452_fu_560    |    0    |    29   |
|----------|---------------------------|---------|---------|
|   cttz   |         c_0_fu_438        |    40   |    36   |
|----------|---------------------------|---------|---------|
|          |          i_fu_236         |    0    |    10   |
|    add   |         i_3_fu_408        |    0    |    12   |
|          |         i_4_fu_472        |    0    |    12   |
|          |        shift_fu_522       |    0    |    39   |
|----------|---------------------------|---------|---------|
|    and   |     p_Result_s_fu_358     |    0    |    63   |
|----------|---------------------------|---------|---------|
|    mux   |      p_Val2_59_fu_418     |    0    |    21   |
|          |      sh_assign_fu_494     |    0    |    21   |
|----------|---------------------------|---------|---------|
|    or    |      or_ln453_fu_588      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | prescale_read_read_fu_122 |    0    |    0    |
|          |   in_V_read_read_fu_128   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       shl_ln_fu_242       |    0    |    0    |
|bitconcatenate|        tmp_6_fu_277       |    0    |    0    |
|          |        tmp_8_fu_368       |    0    |    0    |
|          |     p_Result_47_fu_623    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln566_fu_274    |    0    |    0    |
|          |     trunc_ln169_fu_364    |    0    |    0    |
|   trunc  |     trunc_ln510_fu_414    |    0    |    0    |
|          |     trunc_ln442_fu_490    |    0    |    0    |
|          |        empty_fu_593       |    0    |    0    |
|----------|---------------------------|---------|---------|
|  partset |     p_Result_45_fu_285    |    0    |    0    |
|          |    out_bits_0_V_fu_375    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_297        |    0    |    0    |
|partselect|     p_Result_46_fu_428    |    0    |    0    |
|          |       phitmp2_fu_597      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln566_fu_338     |    0    |    0    |
|   zext   |    zext_ln566_1_fu_342    |    0    |    0    |
|          |     zext_ln1287_fu_532    |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|        isNeg_fu_508       |    0    |    0    |
|          |       tmp_12_fu_580       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |     sext_ln452_fu_570     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    40   |   1266  |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       c_3_1_reg_726       |   32   |
|       c_3_2_reg_732       |   32   |
|       c_3_3_reg_738       |   32   |
|        c_3_reg_720        |   32   |
|        i1_0_reg_157       |    3   |
|        i2_0_reg_190       |    3   |
|        i_0_reg_134        |    2   |
|        i_3_reg_757        |    3   |
|        i_4_reg_769        |    3   |
|         i_reg_690         |    2   |
|    icmp_ln1452_reg_807    |    1   |
|     icmp_ln441_reg_765    |    1   |
|     icmp_ln566_reg_708    |    1   |
|     in_V_read_reg_660     |   63   |
|       isNeg_reg_781       |    1   |
|out_bits_2_V_1_load_reg_675|   32   |
|   out_bits_2_V_1_reg_643  |   32   |
|out_bits_2_V_2_load_reg_681|   32   |
|   out_bits_2_V_2_reg_649  |   32   |
| out_bits_2_V_load_reg_669 |   32   |
|    out_bits_2_V_reg_637   |   32   |
|      p_0119_0_reg_168     |   63   |
|    p_Result_45_reg_744    |   32   |
|     p_Val2_63_reg_201     |   63   |
|      p_Val2_s_reg_146     |   32   |
|   prescale_read_reg_655   |   12   |
|       r_V_44_reg_798      |   63   |
|     sh_assign_reg_774     |   32   |
|      shift_0_reg_178      |   32   |
|      shift_1_reg_211      |   32   |
|       shift_reg_792       |   32   |
|     sub_ln1311_reg_787    |   32   |
|     sub_ln424_reg_695     |    6   |
|     sub_ln425_reg_701     |    6   |
|    sub_ln566_1_reg_715    |    6   |
|    trunc_ln169_reg_749    |   16   |
+---------------------------+--------+
|           Total           |   862  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
|   i_0_reg_134   |  p0  |   2  |   2  |    4   ||    9    |
| shift_0_reg_178 |  p0  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   68   ||  3.538  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   40   |  1266  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   862  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   902  |  1284  |
+-----------+--------+--------+--------+
