"C:/Efinity/2023.2/bin/efx_map" --project "soc" --root "top_soc" --write-efx-verilog "C:/Efinity/2023.2/project/sapphire_donut_demo/ip/soc/Ti180J484_devkit/outflow/soc.map.v" --write-premap-module "C:/Efinity/2023.2/project/sapphire_donut_demo/ip/soc/Ti180J484_devkit/outflow/soc.elab.vdb" --binary-db "C:/Efinity/2023.2/project/sapphire_donut_demo/ip/soc/Ti180J484_devkit/outflow/soc.vdb" --device "Ti180J484" --family "Titanium" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "C:/Efinity/2023.2/project/sapphire_donut_demo/ip/soc/Ti180J484_devkit/work_syn" --output-dir "C:/Efinity/2023.2/project/sapphire_donut_demo/ip/soc/Ti180J484_devkit/outflow" --project-xml "C:/Efinity/2023.2/project/sapphire_donut_demo/ip/soc/Ti180J484_devkit/soc.xml" --I "C:/Efinity/2023.2/project/sapphire_donut_demo/ip/soc/Ti180J484_devkit" --I "C:/Efinity/2023.2/project/sapphire_donut_demo/ip/soc/Ti180J484_devkit/ip/soc_ti180"