<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2025 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<!--The data contained in this document is preliminary and subject to change or correction following further review. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>







<register_page>
  <registers>
  
    <register is_register="True" is_internal="False" is_stub_entry="False">
      <reg_short_name>CTICLAIMSET</reg_short_name>
        
        <reg_long_name>CTI CLAIM Tag Set register</reg_long_name>

        <power_domain_text>CTICLAIMSET is in the Debug power domain</power_domain_text>


      
          <reg_condition otherwise="RES0" verbatim="True"><para>Implementation of this register is <arm-defined-word>OPTIONAL</arm-defined-word>.</para></reg_condition>
      

    
  <reg_address
      external_access="True"
    mem_map_access="True"
      power_domain="None"
  >
    <reg_component>CTI</reg_component>
    <reg_offset><hexnumber>0xFA0</hexnumber></reg_offset>
    <reg_instance>CTICLAIMSET</reg_instance>
    <reg_access>
      
        
      <reg_access_state>
          <reg_access_level>When SoftwareLockStatus()</reg_access_level>
          <reg_access_type>RO</reg_access_type>
      </reg_access_state>
        
      <reg_access_state>
          <reg_access_type>RW</reg_access_type>
      </reg_access_state>
    </reg_access>
</reg_address>



          <reg_reset_value></reg_reset_value>

      <reg_mappings>
        



    
      
      <reg_mapping>
        
  

    

  

    <mapped_name filename="ext-cticlaimclr.xml">CTICLAIMCLR</mapped_name>
  <mapped_type>Architectural</mapped_type>
      <mapped_execution_state>External</mapped_execution_state>
    <mapped_from_startbit>31</mapped_from_startbit>
    <mapped_from_endbit>0</mapped_from_endbit>
    <mapped_to_startbit>31</mapped_to_startbit>
    <mapped_to_endbit>0</mapped_to_endbit>
    <mapped_from_rangeset output="31:0">
      <range>
        <msb>31</msb>
        <lsb>0</lsb>
      </range>
    </mapped_from_rangeset>
    <mapped_to_rangeset output="31:0">
      <range>
        <msb>31</msb>
        <lsb>0</lsb>
      </range>
    </mapped_to_rangeset>

      </reg_mapping>

      </reg_mappings>

        <reg_purpose>
          
    
      <purpose_text>
        <para>Used by software to set CLAIM bits to 1.</para>
      </purpose_text>

        </reg_purpose>

      <reg_groups>
          <reg_group>CTI</reg_group>
      </reg_groups>
      
      
        
      <reg_attributes>
          
    
      <attributes_text>
        <para>CTICLAIMSET is a 32-bit register.</para>
      </attributes_text>

      </reg_attributes>
      <reg_fieldsets>
        





<fields id="fieldset_0" length="32">
  <text_before_fields/>
  <field id="fieldset_0-31_0" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>CLAIM&lt;m&gt;</field_name>
    <field_msb>31</field_msb>
    <field_lsb>0</field_lsb>
    <rel_range>31:0</rel_range>
    <field_description order="before">
      <para>Claim Tag Set. Indicates whether Claim Tag bit &lt;m&gt; is implemented, and is used to set Claim Tag bit &lt;m&gt; to 1.</para>
    </field_description>
    <field_array_indexes index_variable="m" element_size="1" range_specifier="m">
      <field_array_index>
        <field_array_start>31</field_array_start>
        <field_array_end>0</field_array_end>
      </field_array_index>
    </field_array_indexes>
    <field_values impdef="False">
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description><para>On a read: Claim Tag bit &lt;m&gt; is not implemented.</para>
<para>On a write: Ignored.</para></field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description><para>On a read: Claim Tag bit &lt;m&gt; is implemented.</para>
<para>On a write: Set Claim Tag bit &lt;m&gt; to 1.</para></field_value_description>
      </field_value_instance>
    </field_values>
    <field_resets>
      <field_reset>
        <field_reset_special_text>
          <para>An External Debug reset clears the CLAIM tag bits to 0.</para>
        </field_reset_special_text>
      </field_reset>
    </field_resets>
    <field_access>
      <field_access_state>
        <field_access_level>When m &gt;= NUM_CTI_CLAIM_TAGS</field_access_level>
        <field_access_type>RAZ/WI</field_access_type>
      </field_access_state>
      <field_access_state>
        <field_access_type>RAO/W1S</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <text_after_fields/>
</fields>




    
<reg_fieldset length="32">
  <fieldat id="fieldset_0-31_0" label="CLAIM31" msb="31" lsb="31"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM30" msb="30" lsb="30"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM29" msb="29" lsb="29"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM28" msb="28" lsb="28"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM27" msb="27" lsb="27"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM26" msb="26" lsb="26"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM25" msb="25" lsb="25"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM24" msb="24" lsb="24"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM23" msb="23" lsb="23"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM22" msb="22" lsb="22"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM21" msb="21" lsb="21"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM20" msb="20" lsb="20"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM19" msb="19" lsb="19"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM18" msb="18" lsb="18"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM17" msb="17" lsb="17"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM16" msb="16" lsb="16"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM15" msb="15" lsb="15"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM14" msb="14" lsb="14"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM13" msb="13" lsb="13"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM12" msb="12" lsb="12"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM11" msb="11" lsb="11"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM10" msb="10" lsb="10"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM9" msb="9" lsb="9"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM8" msb="8" lsb="8"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM7" msb="7" lsb="7"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM6" msb="6" lsb="6"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM5" msb="5" lsb="5"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM4" msb="4" lsb="4"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM3" msb="3" lsb="3"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM2" msb="2" lsb="2"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM1" msb="1" lsb="1"/>
  <fieldat id="fieldset_0-31_0" label="CLAIM0" msb="0" lsb="0"/>
</reg_fieldset>


      </reg_fieldsets>

      <access_mechanisms>
          






    

      </access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>21/03/2025 17:53; 154105dd5041532b480d9ef0c018b8420cbe5c19</timestamp>
</register_page>