Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 20 00:16:00 2023
| Host         : Bill running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_control_sets_placed.rpt
| Design       : cpu
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            6 |
| No           | No                    | Yes                    |              62 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------+------------------+------------------+----------------+
|        Clock Signal        |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------+----------------+------------------+------------------+----------------+
|  clock_IBUF_BUFG           |                |                  |                1 |              1 |
|  co/CLK                    |                | rst_IBUF         |                1 |              4 |
|  key_clk                   | col[3]_i_1_n_0 | rst_IBUF         |                1 |              4 |
|  next_state_reg[5]_i_2_n_0 |                |                  |                2 |              6 |
|  key_clk                   |                | rst_IBUF         |                1 |              6 |
| ~S_SEG_TUBE/scan_cnt[3]    |                |                  |                3 |              8 |
|  clock_IBUF_BUFG           |                | rst_IBUF         |               16 |             52 |
+----------------------------+----------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     2 |
| 6      |                     2 |
| 8      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


