<?xml version="1.0"?>
<dblpperson name="Udaree Kanewala" pid="224/5727" n="1">
<person key="homepages/224/5727" mdate="2018-08-14">
<author pid="224/5727">Udaree Kanewala</author>
</person>
<r><inproceedings key="conf/isvlsi/HerathPKS18" mdate="2018-08-14">
<author pid="200/0343">Kalindu Herath</author>
<author pid="58/7646">Alok Prakash</author>
<author pid="224/5727">Udaree Kanewala</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<title>Communication-Aware Module Placement for Power Reduction in Large FPGA Designs.</title>
<pages>209-214</pages>
<year>2018</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2018.00047</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2018.00047</ee>
<crossref>conf/isvlsi/2018</crossref>
<url>db/conf/isvlsi/isvlsi2018.html#HerathPKS18</url>
</inproceedings>
</r>
<coauthors n="3" nc="1">
<co c="0"><na f="h/Herath:Kalindu" pid="200/0343">Kalindu Herath</na></co>
<co c="0"><na f="p/Prakash:Alok" pid="58/7646">Alok Prakash</na></co>
<co c="0"><na f="s/Srikanthan:Thambipillai" pid="23/1694">Thambipillai Srikanthan</na></co>
</coauthors>
</dblpperson>

