{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614613745481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614613745481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 01 23:49:05 2021 " "Processing started: Mon Mar 01 23:49:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614613745481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614613745481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614613745481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614613745778 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Serial_slow.bdf " "Can't analyze file -- file output_files/Serial_slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614613750883 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Serial_slow.bdf " "Can't analyze file -- file Serial_slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614613750885 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/1024_Slow.bdf " "Can't analyze file -- file output_files/1024_Slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614613750887 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_8_and_16.bdf " "Can't analyze file -- file Clock_divider_8_and_16.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614613750889 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_1024.bdf " "Can't analyze file -- file Clock_divider_1024.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614613750891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_dividers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_dividers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_dividers " "Found entity 1: Clock_dividers" {  } { { "Clock_dividers.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Clock_dividers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613750893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614613750893 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_4_and_16.bdf " "Can't analyze file -- file Clock_divider_4_and_16.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614613750895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_512.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_512.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_512 " "Found entity 1: Clock_divider_512" {  } { { "Clock_divider_512.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Clock_divider_512.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613750896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614613750896 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Clock_divider_4_8_and_32.bdf " "Can't analyze file -- file output_files/Clock_divider_4_8_and_32.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614613750898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_4_16_and_64.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_4_16_and_64.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_4_16_and_64 " "Found entity 1: Clock_divider_4_16_and_64" {  } { { "Clock_divider_4_16_and_64.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Clock_divider_4_16_and_64.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613750898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614613750898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_flag_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file _flag_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 _Flag_Registers " "Found entity 1: _Flag_Registers" {  } { { "_Flag_Registers.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_Flag_Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613750899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614613750899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_registers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flag_registers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Flag_Registers " "Found entity 1: Flag_Registers" {  } { { "Flag_Registers.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Flag_Registers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613750900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614613750900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_alu_flag_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file _alu_flag_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 _ALU_Flag_Calculator " "Found entity 1: _ALU_Flag_Calculator" {  } { { "_ALU_Flag_Calculator.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_ALU_Flag_Calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613750901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614613750901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftnodff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftnodff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftNoDff " "Found entity 1: ShiftNoDff" {  } { { "ShiftNoDff.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/ShiftNoDff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613750901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614613750901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i281_cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i281_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 i281_CPU " "Found entity 1: i281_CPU" {  } { { "i281_CPU.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613750902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614613750902 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DMEM.bdf " "Can't analyze file -- file DMEM.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614613750904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file _dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 _DMEM " "Found entity 1: _DMEM" {  } { { "_DMEM.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_DMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613750906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614613750906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal _Flag_Registers.v(8) " "Verilog HDL Implicit Net warning at _Flag_Registers.v(8): created implicit net for \"vcc_signal\"" {  } { { "_Flag_Registers.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_Flag_Registers.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613750907 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "_DMEM.v(29) " "Verilog HDL Instantiation warning at _DMEM.v(29): instance has no name" {  } { { "_DMEM.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_DMEM.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1614613750907 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i281_CPU " "Elaborating entity \"i281_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614613750941 ""}
{ "Warning" "WSGN_SEARCH_FILE" "programcounter.v 1 1 " "Using design file programcounter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "programcounter.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/programcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613750949 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613750949 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal programcounter.v(13) " "Verilog HDL Implicit Net warning at programcounter.v(13): created implicit net for \"vcc_signal\"" {  } { { "programcounter.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/programcounter.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613750950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst17 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst17\"" {  } { { "i281_CPU.bdf" "inst17" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1472 2768 3000 1600 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613750950 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_2to1mux.v 1 1 " "Using design file _2to1mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _2to1mux " "Found entity 1: _2to1mux" {  } { { "_2to1mux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_2to1mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613750958 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613750958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to1mux ProgramCounter:inst17\|_2to1mux:PC_Count\[0\].mux " "Elaborating entity \"_2to1mux\" for hierarchy \"ProgramCounter:inst17\|_2to1mux:PC_Count\[0\].mux\"" {  } { { "programcounter.v" "PC_Count\[0\].mux" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/programcounter.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613750958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_dividers Clock_dividers:inst4 " "Elaborating entity \"Clock_dividers\" for hierarchy \"Clock_dividers:inst4\"" {  } { { "i281_CPU.bdf" "inst4" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 208 240 480 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613750960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_4_16_and_64 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4 " "Elaborating entity \"Clock_divider_4_16_and_64\" for hierarchy \"Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\"" {  } { { "Clock_dividers.bdf" "inst4" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Clock_dividers.bdf" { { 264 800 968 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613750961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_512 Clock_dividers:inst4\|Clock_divider_512:inst " "Elaborating entity \"Clock_divider_512\" for hierarchy \"Clock_dividers:inst4\|Clock_divider_512:inst\"" {  } { { "Clock_dividers.bdf" "inst" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Clock_dividers.bdf" { { 264 576 728 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613750961 ""}
{ "Warning" "WSGN_SEARCH_FILE" "block3.bdf 1 1 " "Using design file block3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "block3.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/block3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613750970 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613750970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block3 Block3:inst12 " "Elaborating entity \"Block3\" for hierarchy \"Block3:inst12\"" {  } { { "i281_CPU.bdf" "inst12" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 192 1392 1488 288 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613750970 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control_fsm.v 1 1 " "Using design file control_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control_FSM " "Found entity 1: Control_FSM" {  } { { "control_fsm.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/control_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613750981 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613750981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_FSM Control_FSM:inst23 " "Elaborating entity \"Control_FSM\" for hierarchy \"Control_FSM:inst23\"" {  } { { "i281_CPU.bdf" "inst23" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 32 3576 3896 544 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613750981 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613750990 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613750990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst6 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst6\"" {  } { { "i281_CPU.bdf" "inst6" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 672 3144 3432 832 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613750990 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_shiftnodff.v 1 1 " "Using design file _shiftnodff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _ShiftNoDff " "Found entity 1: _ShiftNoDff" {  } { { "_shiftnodff.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_shiftnodff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613750998 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613750998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ShiftNoDff ALU:inst6\|_ShiftNoDff:Shifting " "Elaborating entity \"_ShiftNoDff\" for hierarchy \"ALU:inst6\|_ShiftNoDff:Shifting\"" {  } { { "alu.v" "Shifting" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/alu.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613750998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_Flag_Registers ALU:inst6\|_Flag_Registers:FlagReg " "Elaborating entity \"_Flag_Registers\" for hierarchy \"ALU:inst6\|_Flag_Registers:FlagReg\"" {  } { { "alu.v" "FlagReg" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/alu.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ALU_Flag_Calculator ALU:inst6\|_ALU_Flag_Calculator:FlagCalc " "Elaborating entity \"_ALU_Flag_Calculator\" for hierarchy \"ALU:inst6\|_ALU_Flag_Calculator:FlagCalc\"" {  } { { "alu.v" "FlagCalc" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/alu.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751002 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_8widebusmux.v 1 1 " "Using design file _8widebusmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _8WideBusMux " "Found entity 1: _8WideBusMux" {  } { { "_8widebusmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_8widebusmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751009 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8WideBusMux ALU:inst6\|_8WideBusMux:BusMux8 " "Elaborating entity \"_8WideBusMux\" for hierarchy \"ALU:inst6\|_8WideBusMux:BusMux8\"" {  } { { "alu.v" "BusMux8" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/alu.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751009 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_8bitadder.v 1 1 " "Using design file _8bitadder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _8BitAdder " "Found entity 1: _8BitAdder" {  } { { "_8bitadder.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_8bitadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751020 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8BitAdder ALU:inst6\|_8BitAdder:Adder8 " "Elaborating entity \"_8BitAdder\" for hierarchy \"ALU:inst6\|_8BitAdder:Adder8\"" {  } { { "alu.v" "Adder8" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/alu.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751020 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_fulladder.v 1 1 " "Using design file _fulladder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _FullAdder " "Found entity 1: _FullAdder" {  } { { "_fulladder.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751028 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_FullAdder ALU:inst6\|_8BitAdder:Adder8\|_FullAdder:initialFA " "Elaborating entity \"_FullAdder\" for hierarchy \"ALU:inst6\|_8BitAdder:Adder8\|_FullAdder:initialFA\"" {  } { { "_8bitadder.v" "initialFA" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_8bitadder.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751028 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_4x8bitregisters.v 1 1 " "Using design file _4x8bitregisters.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _4x8BitRegisters " "Found entity 1: _4x8BitRegisters" {  } { { "_4x8bitregisters.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_4x8bitregisters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751038 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4x8BitRegisters _4x8BitRegisters:inst " "Elaborating entity \"_4x8BitRegisters\" for hierarchy \"_4x8BitRegisters:inst\"" {  } { { "i281_CPU.bdf" "inst" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 672 2456 2776 832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751038 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_2to4decoderwithenable.v 1 1 " "Using design file _2to4decoderwithenable.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _2to4DecoderWithEnable " "Found entity 1: _2to4DecoderWithEnable" {  } { { "_2to4decoderwithenable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_2to4decoderwithenable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751047 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to4DecoderWithEnable _4x8BitRegisters:inst\|_2to4DecoderWithEnable:RegDec " "Elaborating entity \"_2to4DecoderWithEnable\" for hierarchy \"_4x8BitRegisters:inst\|_2to4DecoderWithEnable:RegDec\"" {  } { { "_4x8bitregisters.v" "RegDec" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_4x8bitregisters.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751047 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_registers8bit.v 1 1 " "Using design file _registers8bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _Registers8bit " "Found entity 1: _Registers8bit" {  } { { "_registers8bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_registers8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751054 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751054 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal _registers8bit.v(11) " "Verilog HDL Implicit Net warning at _registers8bit.v(11): created implicit net for \"vcc_signal\"" {  } { { "_registers8bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_registers8bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_Registers8bit _4x8BitRegisters:inst\|_Registers8bit:A " "Elaborating entity \"_Registers8bit\" for hierarchy \"_4x8BitRegisters:inst\|_Registers8bit:A\"" {  } { { "_4x8bitregisters.v" "A" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_4x8bitregisters.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751055 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_8wide4to1busmux.v 1 1 " "Using design file _8wide4to1busmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _8Wide4To1BusMux " "Found entity 1: _8Wide4To1BusMux" {  } { { "_8wide4to1busmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_8wide4to1busmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751069 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8Wide4To1BusMux _4x8BitRegisters:inst\|_8Wide4To1BusMux:Output1 " "Elaborating entity \"_8Wide4To1BusMux\" for hierarchy \"_4x8BitRegisters:inst\|_8Wide4To1BusMux:Output1\"" {  } { { "_4x8bitregisters.v" "Output1" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_4x8bitregisters.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751070 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_imem.v 1 1 " "Using design file _imem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _IMEM " "Found entity 1: _IMEM" {  } { { "_imem.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751095 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_GND _imem.v(9) " "Verilog HDL Implicit Net warning at _imem.v(9): created implicit net for \"_GND\"" {  } { { "_imem.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RO_WE_LOW _imem.v(14) " "Verilog HDL Implicit Net warning at _imem.v(14): created implicit net for \"RO_WE_LOW\"" {  } { { "_imem.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RO_WE_HIGH _imem.v(15) " "Verilog HDL Implicit Net warning at _imem.v(15): created implicit net for \"RO_WE_HIGH\"" {  } { { "_imem.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_IMEM _IMEM:inst22 " "Elaborating entity \"_IMEM\" for hierarchy \"_IMEM:inst22\"" {  } { { "i281_CPU.bdf" "inst22" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1040 1360 1744 1200 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751095 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_readonly_16x16_register_file_low.v 1 1 " "Using design file _readonly_16x16_register_file_low.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _ReadOnly_16x16_Register_File_Low " "Found entity 1: _ReadOnly_16x16_Register_File_Low" {  } { { "_readonly_16x16_register_file_low.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_readonly_16x16_register_file_low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751104 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ReadOnly_16x16_Register_File_Low _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low " "Elaborating entity \"_ReadOnly_16x16_Register_File_Low\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\"" {  } { { "_imem.v" "RO_Low" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751104 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_ones.v 1 1 " "Using design file _ones.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _ONES " "Found entity 1: _ONES" {  } { { "_ones.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_ones.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751114 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ONES _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_ONES:one " "Elaborating entity \"_ONES\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_ONES:one\"" {  } { { "_readonly_16x16_register_file_low.v" "one" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_readonly_16x16_register_file_low.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751114 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_4to16decoderwithenable.v 1 1 " "Using design file _4to16decoderwithenable.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _4to16DecoderWithEnable " "Found entity 1: _4to16DecoderWithEnable" {  } { { "_4to16decoderwithenable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_4to16decoderwithenable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751122 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4to16DecoderWithEnable _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_4to16DecoderWithEnable:_4to16Inst37 " "Elaborating entity \"_4to16DecoderWithEnable\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_4to16DecoderWithEnable:_4to16Inst37\"" {  } { { "_readonly_16x16_register_file_low.v" "_4to16Inst37" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_readonly_16x16_register_file_low.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751122 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_3to8decoderwithenable.v 1 1 " "Using design file _3to8decoderwithenable.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _3to8DecoderWithEnable " "Found entity 1: _3to8DecoderWithEnable" {  } { { "_3to8decoderwithenable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_3to8decoderwithenable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751130 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_3to8DecoderWithEnable _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_4to16DecoderWithEnable:_4to16Inst37\|_3to8DecoderWithEnable:firstDecoder " "Elaborating entity \"_3to8DecoderWithEnable\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_4to16DecoderWithEnable:_4to16Inst37\|_3to8DecoderWithEnable:firstDecoder\"" {  } { { "_4to16decoderwithenable.v" "firstDecoder" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_4to16decoderwithenable.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751130 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_sixteenwidebusmux.v 1 1 " "Using design file _sixteenwidebusmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _SixteenWideBusMux " "Found entity 1: _SixteenWideBusMux" {  } { { "_sixteenwidebusmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_sixteenwidebusmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751140 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_SixteenWideBusMux _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_SixteenWideBusMux:WideBusMuxInst4 " "Elaborating entity \"_SixteenWideBusMux\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_SixteenWideBusMux:WideBusMuxInst4\"" {  } { { "_readonly_16x16_register_file_low.v" "WideBusMuxInst4" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_readonly_16x16_register_file_low.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751141 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_code_0.v 1 1 " "Using design file pong_code_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_0 " "Found entity 1: PONG_Code_0" {  } { { "pong_code_0.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/pong_code_0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751152 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_0 _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|PONG_Code_0:BiosLow " "Elaborating entity \"PONG_Code_0\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|PONG_Code_0:BiosLow\"" {  } { { "_readonly_16x16_register_file_low.v" "BiosLow" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_readonly_16x16_register_file_low.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751153 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_registers16bit.v 1 1 " "Using design file _registers16bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _Registers16bit " "Found entity 1: _Registers16bit" {  } { { "_registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_registers16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751229 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751229 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal _registers16bit.v(11) " "Verilog HDL Implicit Net warning at _registers16bit.v(11): created implicit net for \"vcc_signal\"" {  } { { "_registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_registers16bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_Registers16bit _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_Registers16bit:reg16_0 " "Elaborating entity \"_Registers16bit\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_Registers16bit:reg16_0\"" {  } { { "_readonly_16x16_register_file_low.v" "reg16_0" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_readonly_16x16_register_file_low.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751229 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_c16to1busmux.v 1 1 " "Using design file _c16to1busmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _C16to1BusMux " "Found entity 1: _C16to1BusMux" {  } { { "_c16to1busmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_c16to1busmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751302 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_C16to1BusMux _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_C16to1BusMux:busMux " "Elaborating entity \"_C16to1BusMux\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_C16to1BusMux:busMux\"" {  } { { "_readonly_16x16_register_file_low.v" "busMux" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_readonly_16x16_register_file_low.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751303 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_readonly_16x16_register_file_high.v 1 1 " "Using design file _readonly_16x16_register_file_high.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _ReadOnly_16x16_Register_File_High " "Found entity 1: _ReadOnly_16x16_Register_File_High" {  } { { "_readonly_16x16_register_file_high.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_readonly_16x16_register_file_high.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751384 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ReadOnly_16x16_Register_File_High _IMEM:inst22\|_ReadOnly_16x16_Register_File_High:RO_High " "Elaborating entity \"_ReadOnly_16x16_Register_File_High\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_High:RO_High\"" {  } { { "_imem.v" "RO_High" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751384 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_code_1.v 1 1 " "Using design file pong_code_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_1 " "Found entity 1: PONG_Code_1" {  } { { "pong_code_1.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/pong_code_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751400 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_1 _IMEM:inst22\|_ReadOnly_16x16_Register_File_High:RO_High\|PONG_Code_1:BiosHigh " "Elaborating entity \"PONG_Code_1\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_High:RO_High\|PONG_Code_1:BiosHigh\"" {  } { { "_readonly_16x16_register_file_high.v" "BiosHigh" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_readonly_16x16_register_file_high.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751400 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_imem_low.v 1 1 " "Using design file _imem_low.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _IMEM_low " "Found entity 1: _IMEM_low" {  } { { "_imem_low.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem_low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751615 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_IMEM_low _IMEM:inst22\|_IMEM_low:IMEMLow " "Elaborating entity \"_IMEM_low\" for hierarchy \"_IMEM:inst22\|_IMEM_low:IMEMLow\"" {  } { { "_imem.v" "IMEMLow" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751616 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_code_2.v 1 1 " "Using design file pong_code_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_2 " "Found entity 1: PONG_Code_2" {  } { { "pong_code_2.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/pong_code_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751630 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_2 _IMEM:inst22\|_IMEM_low:IMEMLow\|PONG_Code_2:UserCodeLow " "Elaborating entity \"PONG_Code_2\" for hierarchy \"_IMEM:inst22\|_IMEM_low:IMEMLow\|PONG_Code_2:UserCodeLow\"" {  } { { "_imem_low.v" "UserCodeLow" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem_low.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751631 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_imem_high.v 1 1 " "Using design file _imem_high.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _IMEM_high " "Found entity 1: _IMEM_high" {  } { { "_imem_high.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem_high.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751840 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_IMEM_high _IMEM:inst22\|_IMEM_high:IMEMHigh " "Elaborating entity \"_IMEM_high\" for hierarchy \"_IMEM:inst22\|_IMEM_high:IMEMHigh\"" {  } { { "_imem.v" "IMEMHigh" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751841 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_code_3.v 1 1 " "Using design file pong_code_3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_3 " "Found entity 1: PONG_Code_3" {  } { { "pong_code_3.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/pong_code_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613751856 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613751856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_3 _IMEM:inst22\|_IMEM_high:IMEMHigh\|PONG_Code_3:UserCodeHigh " "Elaborating entity \"PONG_Code_3\" for hierarchy \"_IMEM:inst22\|_IMEM_high:IMEMHigh\|PONG_Code_3:UserCodeHigh\"" {  } { { "_imem_high.v" "UserCodeHigh" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem_high.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613751856 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_16wide4to1busmux.v 1 1 " "Using design file _16wide4to1busmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _16Wide4To1BusMux " "Found entity 1: _16Wide4To1BusMux" {  } { { "_16wide4to1busmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_16wide4to1busmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613752067 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613752067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_16Wide4To1BusMux _IMEM:inst22\|_16Wide4To1BusMux:IMEMBuxMux " "Elaborating entity \"_16Wide4To1BusMux\" for hierarchy \"_IMEM:inst22\|_16Wide4To1BusMux:IMEMBuxMux\"" {  } { { "_imem.v" "IMEMBuxMux" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613752067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_DMEM _DMEM:inst8 " "Elaborating entity \"_DMEM\" for hierarchy \"_DMEM:inst8\"" {  } { { "i281_CPU.bdf" "inst8" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 760 3792 4096 952 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613752081 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_data.v 1 1 " "Using design file pong_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Data " "Found entity 1: PONG_Data" {  } { { "pong_data.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/pong_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613752115 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613752115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Data _DMEM:inst8\|PONG_Data:PongD " "Elaborating entity \"PONG_Data\" for hierarchy \"_DMEM:inst8\|PONG_Data:PongD\"" {  } { { "_DMEM.v" "PongD" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_DMEM.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613752115 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_8widec16to1busmux.v 1 1 " "Using design file _8widec16to1busmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _8WideC16to1BusMux " "Found entity 1: _8WideC16to1BusMux" {  } { { "_8widec16to1busmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_8widec16to1busmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613752181 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613752181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8WideC16to1BusMux _DMEM:inst8\|_8WideC16to1BusMux:busMux " "Elaborating entity \"_8WideC16to1BusMux\" for hierarchy \"_DMEM:inst8\|_8WideC16to1BusMux:busMux\"" {  } { { "_DMEM.v" "busMux" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_DMEM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613752181 ""}
{ "Warning" "WSGN_SEARCH_FILE" "opcode_decoder.v 1 1 " "Using design file opcode_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Opcode_Decoder " "Found entity 1: Opcode_Decoder" {  } { { "opcode_decoder.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/opcode_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613752255 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613752255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Opcode_Decoder Opcode_Decoder:inst1 " "Elaborating entity \"Opcode_Decoder\" for hierarchy \"Opcode_Decoder:inst1\"" {  } { { "i281_CPU.bdf" "inst1" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 32 1984 2224 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613752255 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_1to2decoderwithenable.v 1 1 " "Using design file _1to2decoderwithenable.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _1to2DecoderWithEnable " "Found entity 1: _1to2DecoderWithEnable" {  } { { "_1to2decoderwithenable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_1to2decoderwithenable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613752264 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613752264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_1to2DecoderWithEnable Opcode_Decoder:inst1\|_1to2DecoderWithEnable:ShiftDecoder " "Elaborating entity \"_1to2DecoderWithEnable\" for hierarchy \"Opcode_Decoder:inst1\|_1to2DecoderWithEnable:ShiftDecoder\"" {  } { { "opcode_decoder.v" "ShiftDecoder" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/opcode_decoder.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613752264 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_6widebusmux.v 1 1 " "Using design file _6widebusmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _6WideBusMux " "Found entity 1: _6WideBusMux" {  } { { "_6widebusmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_6widebusmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613752271 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613752271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_6WideBusMux _6WideBusMux:Program_Counter_Multiplexer " "Elaborating entity \"_6WideBusMux\" for hierarchy \"_6WideBusMux:Program_Counter_Multiplexer\"" {  } { { "i281_CPU.bdf" "Program_Counter_Multiplexer" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1488 2432 2640 1584 "Program_Counter_Multiplexer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613752271 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_6bitadder.v 1 1 " "Using design file _6bitadder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _6BitAdder " "Found entity 1: _6BitAdder" {  } { { "_6bitadder.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_6bitadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613752280 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613752280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_6bitAdder _6bitAdder:Program_Counter_Increment_By_1 " "Elaborating entity \"_6bitAdder\" for hierarchy \"_6bitAdder:Program_Counter_Increment_By_1\"" {  } { { "i281_CPU.bdf" "Program_Counter_Increment_By_1" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1424 1592 1872 1520 "Program_Counter_Increment_By_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613752280 ""}
{ "Warning" "WSGN_SEARCH_FILE" "video_card.v 1 1 " "Using design file video_card.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Card " "Found entity 1: Video_Card" {  } { { "video_card.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/video_card.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613752289 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613752289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Card Video_Card:inst7 " "Elaborating entity \"Video_Card\" for hierarchy \"Video_Card:inst7\"" {  } { { "i281_CPU.bdf" "inst7" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 784 4160 4448 1080 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613752290 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_4widebusmux.v 1 1 " "Using design file _4widebusmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _4WideBusMux " "Found entity 1: _4WideBusMux" {  } { { "_4widebusmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_4widebusmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613752297 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613752297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4WideBusMux Video_Card:inst7\|_4WideBusMux:BusMux0 " "Elaborating entity \"_4WideBusMux\" for hierarchy \"Video_Card:inst7\|_4WideBusMux:BusMux0\"" {  } { { "video_card.v" "BusMux0" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/video_card.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613752297 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder_busout.v 1 1 " "Using design file seven_seg_decoder_busout.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder_BUSOUT " "Found entity 1: seven_seg_decoder_BUSOUT" {  } { { "seven_seg_decoder_busout.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/seven_seg_decoder_busout.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613752304 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613752304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder_BUSOUT Video_Card:inst7\|seven_seg_decoder_BUSOUT:sevenBUSOUT0 " "Elaborating entity \"seven_seg_decoder_BUSOUT\" for hierarchy \"Video_Card:inst7\|seven_seg_decoder_BUSOUT:sevenBUSOUT0\"" {  } { { "video_card.v" "sevenBUSOUT0" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/video_card.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613752305 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_7widebusmux.v 1 1 " "Using design file _7widebusmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _7WideBusMux " "Found entity 1: _7WideBusMux" {  } { { "_7widebusmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_7widebusmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614613752312 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614613752312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_7WideBusMux Video_Card:inst7\|_7WideBusMux:SevenWideBus0 " "Elaborating entity \"_7WideBusMux\" for hierarchy \"Video_Card:inst7\|_7WideBusMux:SevenWideBus0\"" {  } { { "video_card.v" "SevenWideBus0" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/video_card.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613752312 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Block3:inst12\|inst3~0 " "Found clock multiplexer Block3:inst12\|inst3~0" {  } { { "block3.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/block3.bdf" { { 256 840 904 304 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1614613754521 "|i281_CPU|Block3:inst12|inst3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Block3:inst151\|inst3~0 " "Found clock multiplexer Block3:inst151\|inst3~0" {  } { { "block3.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/block3.bdf" { { 256 840 904 304 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1614613754521 "|i281_CPU|Block3:inst151|inst3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Block3:inst10\|inst3~0 " "Found clock multiplexer Block3:inst10\|inst3~0" {  } { { "block3.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/block3.bdf" { { 256 840 904 304 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1614613754521 "|i281_CPU|Block3:inst10|inst3~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1614613754521 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1614613755600 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1614613756243 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614613758078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614613758078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1675 " "Implemented 1675 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614613758223 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614613758223 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1570 " "Implemented 1570 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614613758223 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614613758223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614613758271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 01 23:49:18 2021 " "Processing ended: Mon Mar 01 23:49:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614613758271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614613758271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614613758271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614613758271 ""}
