Release 8.2.02i - xst I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).

Building hierarchy successfully finished.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2090: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2098: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2106: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2114: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2122: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2130: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2138: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2146: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2154: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2162: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2170: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2178: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2186: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2194: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2202: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2210: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2218: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2226: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2234: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2242: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2250: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2258: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2266: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2274: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2282: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2290: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2298: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2306: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2314: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2322: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2330: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2338: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2346: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2354: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2362: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2370: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2378: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2386: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2394: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2402: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2410: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2418: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2426: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2434: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2442: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2450: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2458: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2466: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2474: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2482: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2490: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2498: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2506: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2514: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2522: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2530: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2538: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2546: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2554: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2562: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2570: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2578: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2586: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2594: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2602: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2610: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2618: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2626: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2634: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2642: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2650: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2658: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2666: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2674: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2682: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2690: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2698: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2706: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2714: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2722: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2730: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2738: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2746: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2754: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2762: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2770: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2778: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2786: Instantiating black box module <IOBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign2<3>> is assigned but never used.
WARNING:Xst:646 - Signal <pgassign4<0>> is assigned but never used.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2vp30.nph' in environment /opt/Xilinx.
Reading core <../implementation/ppc405_0_wrapper.ngc>.
Reading core <../implementation/ppc405_1_wrapper.ngc>.
Reading core <../implementation/jtagppc_0_wrapper.ngc>.
Reading core <../implementation/reset_block_wrapper.ngc>.
Reading core <../implementation/plb_wrapper.ngc>.
Reading core <../implementation/opb_wrapper.ngc>.
Reading core <../implementation/plb2opb_wrapper.ngc>.
Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/ethernet_mac_wrapper.ngc>.
INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading core <../implementation/sysace_compactflash_wrapper.ngc>.
Reading core <../implementation/ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper.ngc>.
Reading core <../implementation/plb_bram_if_cntlr_1_wrapper.ngc>.
Reading core <../implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc>.
Reading core <../implementation/opb_intc_0_wrapper.ngc>.
Reading core <../implementation/sysclk_inv_wrapper.ngc>.
Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.
Loading core <ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.
Loading core <ppc405_1_wrapper> for timing and area information for instance <ppc405_1>.
Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <reset_block_wrapper> for timing and area information for instance <reset_block>.
Loading core <plb_wrapper> for timing and area information for instance <plb>.
Loading core <opb_wrapper> for timing and area information for instance <opb>.
Loading core <plb2opb_wrapper> for timing and area information for instance <plb2opb>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <ethernet_mac_wrapper> for timing and area information for instance <ethernet_mac>.
Loading core <sysace_compactflash_wrapper> for timing and area information for instance <sysace_compactflash>.
Loading core <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> for timing and area information for instance <ddr_128mb_16mx64_rank1_row13_col9_cl2_5>.
Loading core <plb_bram_if_cntlr_1_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1>.
Loading core <plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.
Loading core <opb_intc_0_wrapper> for timing and area information for instance <opb_intc_0>.
Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following 2 FFs/Latches : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following 2 FFs/Latches : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <ethernet_mac/XEMAC_I/TX_PONG_GEN.TX_DONE_D1_I> in Unit <ethernet_mac> is equivalent to the following FF/Latch : <ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_state_machine/state24a> 
INFO:Xst:2260 - The FF/Latch <ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_state_machine/state19a> in Unit <ethernet_mac> is equivalent to the following 2 FFs/Latches : <ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_state_machine/state21a> <ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_state/state21a> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 3 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_2> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_3> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 2 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10_1> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10_2> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I>
   <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy_1> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I>
   <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG>
   <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I>
   <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy> in Unit <plb_bram_if_cntlr_1> is equivalent to the following FF/Latch : <plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy_1> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 28 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following 2 FFs/Latches : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following 2 FFs/Latches : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <ethernet_mac/XEMAC_I/TX_PONG_GEN.TX_DONE_D1_I> in Unit <ethernet_mac> is equivalent to the following FF/Latch : <ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_state_machine/state24a> 
INFO:Xst:2260 - The FF/Latch <ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_state_machine/state19a> in Unit <ethernet_mac> is equivalent to the following 2 FFs/Latches : <ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_state_machine/state21a> <ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_state/state21a> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 3 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_2> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_3> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 2 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10_1> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10_2> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I>
   <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy_1> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I>
   <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG>
   <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I>
   <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy> in Unit <plb_bram_if_cntlr_1> is equivalent to the following FF/Latch : <plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy_1> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 28 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> 
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 165

Cell Usage :
# BELS                             : 3826
#      GND                         : 23
#      INV                         : 64
#      LUT1                        : 52
#      LUT2                        : 288
#      LUT2_D                      : 14
#      LUT2_L                      : 5
#      LUT3                        : 508
#      LUT3_D                      : 22
#      LUT3_L                      : 22
#      LUT4                        : 1700
#      LUT4_D                      : 62
#      LUT4_L                      : 76
#      MULT_AND                    : 56
#      MUXCY                       : 398
#      MUXCY_D                     : 20
#      MUXCY_L                     : 70
#      MUXF5                       : 98
#      MUXF6                       : 1
#      VCC                         : 23
#      XORCY                       : 324
# FlipFlops/Latches                : 2979
#      FD                          : 129
#      FD_1                        : 5
#      FDC                         : 72
#      FDCE                        : 369
#      FDCPE                       : 4
#      FDDRRSE                     : 24
#      FDE                         : 164
#      FDP                         : 24
#      FDPE                        : 113
#      FDR                         : 850
#      FDR_1                       : 24
#      FDRE                        : 899
#      FDRS                        : 38
#      FDRS_1                      : 1
#      FDRSE                       : 60
#      FDS                         : 102
#      FDS_1                       : 33
#      FDSE                        : 68
# RAMS                             : 258
#      RAM16X1D                    : 186
#      RAM16X1S                    : 4
#      RAMB16_S1_S1                : 64
#      RAMB16_S4_S36               : 4
# Shift Registers                  : 131
#      SRL16                       : 45
#      SRL16E                      : 86
# Clock Buffers                    : 8
#      BUFG                        : 5
#      BUFGP                       : 3
# IO Buffers                       : 162
#      IBUF                        : 11
#      IBUFG                       : 2
#      IOBUF                       : 88
#      OBUF                        : 61
# DCMs                             : 2
#      DCM                         : 2
# Others                           : 4
#      JTAGPPC                     : 1
#      PPC405                      : 2
#      TIMESPEC                    : 1
=========================================================================
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    2724  out of  13696    19%  
 Number of Slice Flip Flops:          2595  out of  27392     9%  
 Number of 4 input LUTs:              3320  out of  27392    12%  
    Number used as logic:             2813
    Number used as Shift registers:    131
    Number used as RAMs:               376
 Number of IOs:                        165
 Number of bonded IOBs:                165  out of    556    29%  
    IOB Flip Flops:                    384
 Number of BRAMs:                       68  out of    136    50%  
 Number of GCLKs:                        8  out of     16    50%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         2  out of      8    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                        | Clock buffer(FF name)                                                                                                                                                                        | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
ethernet_mac/PHY_tx_clk                                                                                                                                                             | NONE(ethernet_mac/ethernet_mac/IOFFS_GEN[1].TX_FF_I)                                                                                                                                         | 31    |
ethernet_mac/PHY_rx_clk                                                                                                                                                             | NONE(ethernet_mac/ethernet_mac/IOFFS_GEN[3].RX_FF_I)                                                                                                                                         | 31    |
sys_clk_pin                                                                                                                                                                         | dcm_0/Using_Virtex.DCM_INST:CLKFX                                                                                                                                                            | 1     |
fpga_0_net_gnd_pin_OBUF                                                                                                                                                             | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_20)                                                                                                                      | 65    |
sys_clk_pin                                                                                                                                                                         | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                                                                             | 2766  |
ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO/N0                                                                                                    | NONE(ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO/BU237)                                                                                                    | 2     |
ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO/N0                                                                                                    | NONE(ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO/BU130)                                                                                                    | 2     |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                                                                                                                                           | BUFGP                                                                                                                                                                                        | 92    |
sys_clk_pin                                                                                                                                                                         | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                                                                            | 72    |
fpga_0_DDR_CLK_FB                                                                                                                                                                   | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                                                                            | 378   |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU240)| 2     |
opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<2>(opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<2>1:O)                       | NONE(*)(opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)     | 1     |
opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<1>(opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<1>1:O)                       | NONE(*)(opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)     | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                               | Buffer(FF name)                                                                                                                                                                              | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/txComboBusFifoRst(ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/txComboBusFifoRst1:O)                                                                                                                                                                                                                                              | NONE(ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO/BU142)                                                                                                    | 31    |
ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/fifo_reset(ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/fifo_reset1:O)                                                                                                                                                                                                                                                            | NONE(ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO/BU249)                                                                                                    | 31    |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst:Q)                                                                                         | NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU74) | 240   |
opb/OPB_Rst(opb/opb/POR_FF_I:Q)                                                                                                                                                                                                                                                                                                                                              | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/fifo_Read)                                                                                                              | 108   |
plb2opb/plb2opb/PLBside_reset_OPB_timeout_onRd(plb2opb/plb2opb/I_OPB_timeout_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                 | NONE(plb2opb/plb2opb/I_OPB_timeout_Reg)                                                                                                                                                      | 1     |
plb2opb/BGO_dcrDBus<31>(plb2opb/XST_GND:G)                                                                                                                                                                                                                                                                                                                                   | NONE(plb2opb/plb2opb/I_OPB_timeout_Reg)                                                                                                                                                      | 4     |
plb2opb/plb2opb/OPBside_reset_Read_inprog_negedge_regd(plb2opb/plb2opb/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                                                                                                                                                                                                                           | NONE(plb2opb/plb2opb/I_Read_inprog_negedge_Reg)                                                                                                                                              | 1     |
plb2opb/plb2opb/PLB_abort_regd_clear(plb2opb/plb2opb/I_PLB_abort_regd_clear:O)                                                                                                                                                                                                                                                                                               | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                        | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                                                                                                                   | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                               | 1     |
plb2opb/plb2opb/PLBside_reset_OPB_retry_onRd(plb2opb/plb2opb/I_B_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                             | NONE(plb2opb/plb2opb/I_A_side_Reg)                                                                                                                                                           | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                                                                                                                   | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                               | 1     |
ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO/N0(ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO/GND:G)                                                                                                                                                                                                        | NONE(ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO/BU237)                                                                                                    | 2     |
ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO/N0(ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO/GND:G)                                                                                                                                                                                                        | NONE(ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO/BU130)                                                                                                    | 2     |
sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)                                                                                                                                                                                                   | NONE(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG1)                                                                                                  | 6     |
plb/PLB_Rst(plb/plb/POR_FF2_I:Q)                                                                                                                                                                                                                                                                                                                                             | NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[44].RDDATA_HIREG)      | 130   |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/DDR_DQ_ECC_t<6>(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/XST_GND:G)                                                                                                                                                                                                                                                                   | NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG)           | 8     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU240)| 2     |
opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<2>(opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<2>1:O)                                                                                                                                                                                                                          | NONE(opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)        | 1     |
opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<1>(opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<1>1:O)                                                                                                                                                                                                                          | NONE(opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)        | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 7.372ns (Maximum Frequency: 135.642MHz)
   Minimum input arrival time before clock: 1.995ns
   Maximum output required time after clock: 4.829ns
   Maximum combinational path delay: No path found

=========================================================================
Timing constraint: TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIMEGRP "TXCLK_GRP_Ethernet_MAC" TO TIMEGRP "PADS" 10 nS
  Total number of paths / destination ports: 5 / 5
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  6.707ns
  Source:               ethernet_mac/ethernet_mac/IOFFS_GEN[3].TX_FF_I (FF)
  Destination:          fpga_0_Ethernet_MAC_PHY_tx_data_pin<3> (PAD)
  Data Path Delay:      3.293ns (Levels of Logic = 2)
  Source Clock:         ethernet_mac/PHY_tx_clk rising at 0.000ns

  Data Path: ethernet_mac/ethernet_mac/IOFFS_GEN[3].TX_FF_I (FF) to fpga_0_Ethernet_MAC_PHY_tx_data_pin<3> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.370   0.332  ethernet_mac/IOFFS_GEN[3].TX_FF_I (PHY_tx_data<3>)
     end scope: 'ethernet_mac'
     OBUF:I->O                 2.592          fpga_0_Ethernet_MAC_PHY_tx_data_pin_3_OBUF (fpga_0_Ethernet_MAC_PHY_tx_data_pin<3>)
    ----------------------------------------
    Total                      3.293ns (2.962ns logic, 0.332ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: TSRXIN_Ethernet_MAC = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP "RXCLK_GRP_Ethernet_MAC" 6 nS
  Total number of paths / destination ports: 6 / 6
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  4.582ns
  Source:               fpga_0_Ethernet_MAC_PHY_rx_er_pin (PAD)
  Destination:          ethernet_mac/ethernet_mac/IOFFS_GEN2.RER_FF (FF)
  Data Path Delay:      1.418ns (Levels of Logic = 2)
  Destination Clock:    ethernet_mac/PHY_rx_clk rising at 6.000ns

  Data Path: fpga_0_Ethernet_MAC_PHY_rx_er_pin (PAD) to ethernet_mac/ethernet_mac/IOFFS_GEN2.RER_FF (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.331  fpga_0_Ethernet_MAC_PHY_rx_er_pin_IBUF (fpga_0_Ethernet_MAC_PHY_rx_er_pin_IBUF)
     begin scope: 'ethernet_mac'
     FDRE:D                    0.208          ethernet_mac/IOFFS_GEN2.RER_FF
    ----------------------------------------
    Total                      1.418ns (1.086ns logic, 0.331ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: NET ethernet_mac/PHY_tx_clk PERIOD = 40 nS HIGH 14 nS
  Clock period: 2.920ns (frequency: 342.413MHz)
  Total number of paths / destination ports: 117 / 53
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  37.080ns
  Source:               ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO/BU142 (FF)
  Destination:          ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO/BU142 (FF)
  Data Path Delay:      2.920ns (Levels of Logic = 6)
  Source Clock:         ethernet_mac/PHY_tx_clk falling at 20.000ns
  Destination Clock:    ethernet_mac/PHY_tx_clk falling at 60.000ns

  Data Path: ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO/BU142 (FF) to ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO/BU142 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             9   0.370   0.537  BU142 (empty)
     LUT4:I3->O            1   0.275   0.000  BU128 (N982)
     MUXCY:S->O            1   0.334   0.000  BU129 (N986)
     MUXCY:CI->O           1   0.036   0.000  BU132 (N985)
     MUXCY:CI->O           1   0.036   0.000  BU135 (N984)
     MUXCY_D:CI->LO        0   0.416   0.000  BU138 (N983)
     XORCY:CI->O           1   0.708   0.000  BU141 (N989)
     FDPE:D                    0.208          BU142
    ----------------------------------------
    Total                      2.920ns (2.383ns logic, 0.537ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: NET ethernet_mac/PHY_rx_clk PERIOD = 40 nS HIGH 14 nS
  Clock period: 2.916ns (frequency: 342.883MHz)
  Total number of paths / destination ports: 114 / 68
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  37.084ns
  Source:               ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO/BU194 (FF)
  Destination:          ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO/BU249 (FF)
  Data Path Delay:      2.916ns (Levels of Logic = 6)
  Source Clock:         ethernet_mac/PHY_rx_clk falling at 20.000ns
  Destination Clock:    ethernet_mac/PHY_rx_clk falling at 60.000ns

  Data Path: ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO/BU194 (FF) to ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO/BU249 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.533  BU194 (N422)
     LUT4:I0->O            1   0.275   0.000  BU235 (N1564)
     MUXCY:S->O            1   0.334   0.000  BU236 (N1568)
     MUXCY:CI->O           1   0.036   0.000  BU239 (N1567)
     MUXCY:CI->O           1   0.036   0.000  BU242 (N1566)
     MUXCY_D:CI->LO        0   0.416   0.000  BU245 (N1565)
     XORCY:CI->O           1   0.708   0.000  BU248 (N1571)
     FDPE:D                    0.208          BU249
    ----------------------------------------
    Total                      2.916ns (2.383ns logic, 0.533ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
CPU : 25.21 / 25.22 s | Elapsed : 27.00 / 27.00 s
 
--> 


Total memory usage is 211976 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   90 (   0 filtered)
Number of infos    :   44 (   0 filtered)

