Analysis & Synthesis report for simon_top
Tue Nov 10 18:12:36 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_level|simon_top:U_SIMON_top|controller:U_CONTL|state
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|altsyncram_5at2:altsyncram1
 15. Source assignments for simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|altsyncram_raq2:altsyncram1
 16. Source assignments for simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated|altsyncram_lko2:altsyncram1
 17. Parameter Settings for User Entity Instance: simon_top:U_SIMON_top|simon:U_SIMON|mux4to1:U_MUX_x
 18. Parameter Settings for User Entity Instance: simon_top:U_SIMON_top|simon:U_SIMON|mux4to1:U_MUX_y
 19. Parameter Settings for User Entity Instance: simon_top:U_SIMON_top|simon:U_SIMON|reg:U_REG_regx
 20. Parameter Settings for User Entity Instance: simon_top:U_SIMON_top|simon:U_SIMON|reg:U_REG_regy
 21. Parameter Settings for User Entity Instance: simon_top:U_SIMON_top|simon:U_SIMON|reg:U_REG_regk
 22. Parameter Settings for User Entity Instance: simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component
 25. altsyncram Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "decoder7seg:U_LED0"
 27. Port Connectivity Checks: "decoder7seg:U_LED1"
 28. Port Connectivity Checks: "decoder7seg:U_LED2"
 29. Port Connectivity Checks: "decoder7seg:U_LED3"
 30. Port Connectivity Checks: "decoder7seg:U_LED4"
 31. Port Connectivity Checks: "decoder7seg:U_LED5"
 32. Port Connectivity Checks: "simon_top:U_SIMON_top|outram:U_OUT_RAM"
 33. Port Connectivity Checks: "simon_top:U_SIMON_top|inram:U_IN_RAM"
 34. Port Connectivity Checks: "simon_top:U_SIMON_top|keyrom:U_ROM"
 35. Port Connectivity Checks: "simon_top:U_SIMON_top|simon:U_SIMON|reg:U_REG_regk"
 36. Port Connectivity Checks: "simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:11:U_REG_keyexpand"
 37. Port Connectivity Checks: "simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:10:U_REG_keyexpand"
 38. Port Connectivity Checks: "simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:9:U_REG_keyexpand"
 39. Port Connectivity Checks: "simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:8:U_REG_keyexpand"
 40. Port Connectivity Checks: "simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:7:U_REG_keyexpand"
 41. Port Connectivity Checks: "simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:6:U_REG_keyexpand"
 42. Port Connectivity Checks: "simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:5:U_REG_keyexpand"
 43. Port Connectivity Checks: "simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:4:U_REG_keyexpand"
 44. In-System Memory Content Editor Settings
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 10 18:12:36 2020       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; simon_top                                   ;
; Top-level Entity Name              ; top_level                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,269                                       ;
;     Total combinational functions  ; 1,239                                       ;
;     Dedicated logic registers      ; 381                                         ;
; Total registers                    ; 381                                         ;
; Total pins                         ; 62                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,112                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; top_level          ; simon_top          ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                           ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; ../outram.vhd                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/outram.vhd                                                                   ;             ;
; ../keyrom.vhd                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/keyrom.vhd                                                                   ;             ;
; ../inram.vhd                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/inram.vhd                                                                    ;             ;
; ../top_level.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd                                                                ;             ;
; ../simon_top.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top.vhd                                                                ;             ;
; ../simon.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon.vhd                                                                    ;             ;
; ../round.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/round.vhd                                                                    ;             ;
; ../reg.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/reg.vhd                                                                      ;             ;
; ../mux4to1.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/mux4to1.vhd                                                                  ;             ;
; ../key_expansion.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/key_expansion.vhd                                                            ;             ;
; ../decoder7seg.vhd                                                 ; yes             ; User VHDL File                               ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/decoder7seg.vhd                                                              ;             ;
; ../counterE.vhd                                                    ; yes             ; User VHDL File                               ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/counterE.vhd                                                                 ;             ;
; ../controller.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/controller.vhd                                                               ;             ;
; ../constants.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/constants.vhd                                                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                  ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                    ;             ;
; db/altsyncram_hus3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/altsyncram_hus3.tdf                                             ;             ;
; db/altsyncram_5at2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/altsyncram_5at2.tdf                                             ;             ;
; ../key1.mif                                                        ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/key1.mif                                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                               ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                  ;             ;
; db/altsyncram_80t3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/altsyncram_80t3.tdf                                             ;             ;
; db/altsyncram_raq2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/altsyncram_raq2.tdf                                             ;             ;
; ../in1.mif                                                         ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/in1.mif                                                                      ;             ;
; db/altsyncram_2ar3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/altsyncram_2ar3.tdf                                             ;             ;
; db/altsyncram_lko2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/altsyncram_lko2.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                     ; altera_sld  ;
; db/ip/sld338641d1/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/ip/sld338641d1/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld338641d1/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/ip/sld338641d1/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld338641d1/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/ip/sld338641d1/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld338641d1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/ip/sld338641d1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld338641d1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/ip/sld338641d1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld338641d1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/ip/sld338641d1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,269                    ;
;                                             ;                          ;
; Total combinational functions               ; 1239                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 737                      ;
;     -- 3 input functions                    ; 342                      ;
;     -- <=2 input functions                  ; 160                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 1198                     ;
;     -- arithmetic mode                      ; 41                       ;
;                                             ;                          ;
; Total registers                             ; 381                      ;
;     -- Dedicated logic registers            ; 381                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 62                       ;
; Total memory bits                           ; 2112                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 494                      ;
; Total fan-out                               ; 6918                     ;
; Average fan-out                             ; 3.68                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top_level                                                                                                                              ; 1239 (2)            ; 381 (0)                   ; 2112        ; 0          ; 0            ; 0       ; 0         ; 62   ; 0            ; 0          ; |top_level                                                                                                                                                                                                                                                                                                                                            ; top_level                         ; work         ;
;    |simon_top:U_SIMON_top|                                                                                                              ; 1028 (0)            ; 249 (0)                   ; 2112        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top                                                                                                                                                                                                                                                                                                                      ; simon_top                         ; work         ;
;       |CounterE:U_inaddr_gen|                                                                                                           ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|CounterE:U_inaddr_gen                                                                                                                                                                                                                                                                                                ; CounterE                          ; work         ;
;       |controller:U_CONTL|                                                                                                              ; 21 (21)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|controller:U_CONTL                                                                                                                                                                                                                                                                                                   ; controller                        ; work         ;
;       |inram:U_IN_RAM|                                                                                                                  ; 83 (0)              ; 58 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|inram:U_IN_RAM                                                                                                                                                                                                                                                                                                       ; inram                             ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 83 (0)              ; 58 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_80t3:auto_generated|                                                                                            ; 83 (0)              ; 58 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated                                                                                                                                                                                                                                        ; altsyncram_80t3                   ; work         ;
;                |altsyncram_raq2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|altsyncram_raq2:altsyncram1                                                                                                                                                                                                            ; altsyncram_raq2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 83 (67)             ; 58 (50)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 16 (16)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                        ; sld_rom_sr                        ; work         ;
;       |keyrom:U_ROM|                                                                                                                    ; 117 (0)             ; 83 (0)                    ; 64          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|keyrom:U_ROM                                                                                                                                                                                                                                                                                                         ; keyrom                            ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 117 (0)             ; 83 (0)                    ; 64          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;             |altsyncram_hus3:auto_generated|                                                                                            ; 117 (0)             ; 83 (0)                    ; 64          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated                                                                                                                                                                                                                                          ; altsyncram_hus3                   ; work         ;
;                |altsyncram_5at2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 64          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|altsyncram_5at2:altsyncram1                                                                                                                                                                                                              ; altsyncram_5at2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 117 (98)            ; 83 (75)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 19 (19)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;       |outram:U_OUT_RAM|                                                                                                                ; 83 (0)              ; 58 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|outram:U_OUT_RAM                                                                                                                                                                                                                                                                                                     ; outram                            ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 83 (0)              ; 58 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_2ar3:auto_generated|                                                                                            ; 83 (0)              ; 58 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated                                                                                                                                                                                                                                      ; altsyncram_2ar3                   ; work         ;
;                |altsyncram_lko2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated|altsyncram_lko2:altsyncram1                                                                                                                                                                                                          ; altsyncram_lko2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 83 (67)             ; 58 (50)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 16 (16)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;       |simon:U_SIMON|                                                                                                                   ; 719 (108)           ; 32 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|simon:U_SIMON                                                                                                                                                                                                                                                                                                        ; simon                             ; work         ;
;          |key_expansion:\GEN_ROUND_KEYS:10:U_REG_keyexpand|                                                                             ; 102 (102)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:10:U_REG_keyexpand                                                                                                                                                                                                                                                       ; key_expansion                     ; work         ;
;          |key_expansion:\GEN_ROUND_KEYS:11:U_REG_keyexpand|                                                                             ; 92 (92)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:11:U_REG_keyexpand                                                                                                                                                                                                                                                       ; key_expansion                     ; work         ;
;          |key_expansion:\GEN_ROUND_KEYS:4:U_REG_keyexpand|                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:4:U_REG_keyexpand                                                                                                                                                                                                                                                        ; key_expansion                     ; work         ;
;          |key_expansion:\GEN_ROUND_KEYS:5:U_REG_keyexpand|                                                                              ; 52 (52)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:5:U_REG_keyexpand                                                                                                                                                                                                                                                        ; key_expansion                     ; work         ;
;          |key_expansion:\GEN_ROUND_KEYS:6:U_REG_keyexpand|                                                                              ; 59 (59)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:6:U_REG_keyexpand                                                                                                                                                                                                                                                        ; key_expansion                     ; work         ;
;          |key_expansion:\GEN_ROUND_KEYS:7:U_REG_keyexpand|                                                                              ; 71 (71)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:7:U_REG_keyexpand                                                                                                                                                                                                                                                        ; key_expansion                     ; work         ;
;          |key_expansion:\GEN_ROUND_KEYS:8:U_REG_keyexpand|                                                                              ; 88 (88)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:8:U_REG_keyexpand                                                                                                                                                                                                                                                        ; key_expansion                     ; work         ;
;          |key_expansion:\GEN_ROUND_KEYS:9:U_REG_keyexpand|                                                                              ; 68 (68)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:9:U_REG_keyexpand                                                                                                                                                                                                                                                        ; key_expansion                     ; work         ;
;          |mux4to1:U_MUX_y|                                                                                                              ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|simon:U_SIMON|mux4to1:U_MUX_y                                                                                                                                                                                                                                                                                        ; mux4to1                           ; work         ;
;          |reg:U_REG_regx|                                                                                                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|simon:U_SIMON|reg:U_REG_regx                                                                                                                                                                                                                                                                                         ; reg                               ; work         ;
;          |reg:U_REG_regy|                                                                                                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|simon:U_SIMON|reg:U_REG_regy                                                                                                                                                                                                                                                                                         ; reg                               ; work         ;
;          |round:U_REG_rounding|                                                                                                         ; 38 (38)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|simon_top:U_SIMON_top|simon:U_SIMON|round:U_REG_rounding                                                                                                                                                                                                                                                                                   ; round                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 209 (1)             ; 132 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 208 (0)             ; 132 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 208 (0)             ; 132 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 208 (1)             ; 132 (7)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 207 (0)             ; 125 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 207 (166)           ; 125 (96)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------+
; Name                                                                                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF      ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------+
; simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|altsyncram_raq2:altsyncram1|ALTSYNCRAM   ; AUTO ; True Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; in1.mif  ;
; simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|altsyncram_5at2:altsyncram1|ALTSYNCRAM     ; AUTO ; True Dual Port ; 1            ; 64           ; 1            ; 64           ; 64   ; key1.mif ;
; simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated|altsyncram_lko2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|simon_top:U_SIMON_top|controller:U_CONTL|state                                                            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; state.state5 ; state.state4 ; state.stated ; state.statec ; state.state3 ; state.state2 ; state.state1 ; state.state0 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; state.state0 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; state.state1 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; state.state2 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; state.state3 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; state.statec ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; state.stated ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state4 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state5 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 381   ;
; Number of registers using Synchronous Clear  ; 13    ;
; Number of registers using Synchronous Load   ; 35    ;
; Number of registers using Asynchronous Clear ; 175   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 318   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_level|simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                                                                                                                                                                               ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |top_level|simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[58]                                                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_level|simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level|simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_level|simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level|simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|simon_top:U_SIMON_top|simon:U_SIMON|reg:U_REG_regx|output[15]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_level|simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_level|simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_level|simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_level|simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_level|simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_level|simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_level|simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                         ;
; 18:1               ; 3 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |top_level|simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                             ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |top_level|simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                           ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |top_level|simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                         ;
; 13:1               ; 16 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |top_level|simon_top:U_SIMON_top|simon:U_SIMON|Mux1                                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top_level|simon_top:U_SIMON_top|controller:U_CONTL|Selector5                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top_level|simon_top:U_SIMON_top|controller:U_CONTL|Selector0                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|altsyncram_5at2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|altsyncram_raq2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated|altsyncram_lko2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simon_top:U_SIMON_top|simon:U_SIMON|mux4to1:U_MUX_x ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simon_top:U_SIMON_top|simon:U_SIMON|mux4to1:U_MUX_y ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simon_top:U_SIMON_top|simon:U_SIMON|reg:U_REG_regx ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simon_top:U_SIMON_top|simon:U_SIMON|reg:U_REG_regy ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simon_top:U_SIMON_top|simon:U_SIMON|reg:U_REG_regk ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 64    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 64                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 1                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 1                    ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Signed Integer                                      ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                      ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; key1.mif             ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_hus3      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; in1.mif              ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_80t3      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                                          ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_2ar3      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                      ;
; Entity Instance                           ; simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 64                                                                     ;
;     -- NUMWORDS_A                         ; 1                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "decoder7seg:U_LED0" ;
+-------------+-------+----------+---------------+
; Port        ; Type  ; Severity ; Details       ;
+-------------+-------+----------+---------------+
; input[3..1] ; Input ; Info     ; Stuck at GND  ;
+-------------+-------+----------+---------------+


+------------------------------------------------+
; Port Connectivity Checks: "decoder7seg:U_LED1" ;
+-------------+-------+----------+---------------+
; Port        ; Type  ; Severity ; Details       ;
+-------------+-------+----------+---------------+
; input[3..1] ; Input ; Info     ; Stuck at GND  ;
+-------------+-------+----------+---------------+


+------------------------------------------------+
; Port Connectivity Checks: "decoder7seg:U_LED2" ;
+-------+-------+----------+---------------------+
; Port  ; Type  ; Severity ; Details             ;
+-------+-------+----------+---------------------+
; input ; Input ; Info     ; Stuck at GND        ;
+-------+-------+----------+---------------------+


+------------------------------------------------+
; Port Connectivity Checks: "decoder7seg:U_LED3" ;
+-------+-------+----------+---------------------+
; Port  ; Type  ; Severity ; Details             ;
+-------+-------+----------+---------------------+
; input ; Input ; Info     ; Stuck at GND        ;
+-------+-------+----------+---------------------+


+------------------------------------------------+
; Port Connectivity Checks: "decoder7seg:U_LED4" ;
+-------+-------+----------+---------------------+
; Port  ; Type  ; Severity ; Details             ;
+-------+-------+----------+---------------------+
; input ; Input ; Info     ; Stuck at GND        ;
+-------+-------+----------+---------------------+


+------------------------------------------------+
; Port Connectivity Checks: "decoder7seg:U_LED5" ;
+-------+-------+----------+---------------------+
; Port  ; Type  ; Severity ; Details             ;
+-------+-------+----------+---------------------+
; input ; Input ; Info     ; Stuck at GND        ;
+-------+-------+----------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simon_top:U_SIMON_top|outram:U_OUT_RAM"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "simon_top:U_SIMON_top|inram:U_IN_RAM" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; data ; Input ; Info     ; Stuck at GND                           ;
; wren ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "simon_top:U_SIMON_top|keyrom:U_ROM" ;
+---------+-------+----------+-----------------------------------+
; Port    ; Type  ; Severity ; Details                           ;
+---------+-------+----------+-----------------------------------+
; address ; Input ; Info     ; Stuck at GND                      ;
+---------+-------+----------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simon_top:U_SIMON_top|simon:U_SIMON|reg:U_REG_regk"                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:11:U_REG_keyexpand" ;
+-------------------+-------+----------+---------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                   ;
+-------------------+-------+----------+---------------------------------------------------------------------------+
; round_count[1..0] ; Input ; Info     ; Stuck at VCC                                                              ;
; round_count[4]    ; Input ; Info     ; Stuck at GND                                                              ;
; round_count[3]    ; Input ; Info     ; Stuck at VCC                                                              ;
; round_count[2]    ; Input ; Info     ; Stuck at GND                                                              ;
+-------------------+-------+----------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:10:U_REG_keyexpand" ;
+----------------+-------+----------+------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                      ;
+----------------+-------+----------+------------------------------------------------------------------------------+
; round_count[4] ; Input ; Info     ; Stuck at GND                                                                 ;
; round_count[3] ; Input ; Info     ; Stuck at VCC                                                                 ;
; round_count[2] ; Input ; Info     ; Stuck at GND                                                                 ;
; round_count[1] ; Input ; Info     ; Stuck at VCC                                                                 ;
; round_count[0] ; Input ; Info     ; Stuck at GND                                                                 ;
+----------------+-------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:9:U_REG_keyexpand" ;
+-------------------+-------+----------+--------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                  ;
+-------------------+-------+----------+--------------------------------------------------------------------------+
; round_count[2..1] ; Input ; Info     ; Stuck at GND                                                             ;
; round_count[4]    ; Input ; Info     ; Stuck at GND                                                             ;
; round_count[3]    ; Input ; Info     ; Stuck at VCC                                                             ;
; round_count[0]    ; Input ; Info     ; Stuck at VCC                                                             ;
+-------------------+-------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:8:U_REG_keyexpand" ;
+-------------------+-------+----------+--------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                  ;
+-------------------+-------+----------+--------------------------------------------------------------------------+
; round_count[2..0] ; Input ; Info     ; Stuck at GND                                                             ;
; round_count[4]    ; Input ; Info     ; Stuck at GND                                                             ;
; round_count[3]    ; Input ; Info     ; Stuck at VCC                                                             ;
+-------------------+-------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:7:U_REG_keyexpand" ;
+-------------------+-------+----------+--------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                  ;
+-------------------+-------+----------+--------------------------------------------------------------------------+
; round_count[2..0] ; Input ; Info     ; Stuck at VCC                                                             ;
; round_count[4..3] ; Input ; Info     ; Stuck at GND                                                             ;
+-------------------+-------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:6:U_REG_keyexpand" ;
+-------------------+-------+----------+--------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                  ;
+-------------------+-------+----------+--------------------------------------------------------------------------+
; round_count[2..1] ; Input ; Info     ; Stuck at VCC                                                             ;
; round_count[4..3] ; Input ; Info     ; Stuck at GND                                                             ;
; round_count[0]    ; Input ; Info     ; Stuck at GND                                                             ;
+-------------------+-------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:5:U_REG_keyexpand" ;
+-------------------+-------+----------+--------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                  ;
+-------------------+-------+----------+--------------------------------------------------------------------------+
; round_count[4..3] ; Input ; Info     ; Stuck at GND                                                             ;
; round_count[2]    ; Input ; Info     ; Stuck at VCC                                                             ;
; round_count[1]    ; Input ; Info     ; Stuck at GND                                                             ;
; round_count[0]    ; Input ; Info     ; Stuck at VCC                                                             ;
+-------------------+-------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:4:U_REG_keyexpand" ;
+-------------------+-------+----------+--------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                  ;
+-------------------+-------+----------+--------------------------------------------------------------------------+
; round_count[4..3] ; Input ; Info     ; Stuck at GND                                                             ;
; round_count[1..0] ; Input ; Info     ; Stuck at GND                                                             ;
; round_count[2]    ; Input ; Info     ; Stuck at VCC                                                             ;
+-------------------+-------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                          ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                    ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------+
; 0              ; NONE        ; 64    ; 1     ; Read/Write ; simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated     ;
; 1              ; NONE        ; 32    ; 32    ; Read/Write ; simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated   ;
; 2              ; NONE        ; 32    ; 32    ; Read/Write ; simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 175                         ;
; cycloneiii_ff         ; 249                         ;
;     CLR               ; 35                          ;
;     ENA               ; 151                         ;
;     ENA CLR           ; 36                          ;
;     ENA CLR SLD       ; 26                          ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 1030                        ;
;     arith             ; 32                          ;
;         2 data inputs ; 32                          ;
;     normal            ; 998                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 77                          ;
;         3 data inputs ; 261                         ;
;         4 data inputs ; 651                         ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 4.63                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 227                                      ;
; cycloneiii_ff         ; 132                                      ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 74                                       ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 209                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 200                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 26                                       ;
;         3 data inputs ; 81                                       ;
;         4 data inputs ; 86                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.90                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:16     ;
; sld_hub:auto_hub ; 00:00:03     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Nov 10 18:09:05 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simon_top -c simon_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/johnny li/desktop/quartusdd/lab6/outram.vhd
    Info (12022): Found design unit 1: outram-SYN File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/outram.vhd Line: 54
    Info (12023): Found entity 1: outram File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/outram.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/johnny li/desktop/quartusdd/lab6/keyrom.vhd
    Info (12022): Found design unit 1: keyrom-SYN File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/keyrom.vhd Line: 52
    Info (12023): Found entity 1: keyrom File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/keyrom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/johnny li/desktop/quartusdd/lab6/inram.vhd
    Info (12022): Found design unit 1: inram-SYN File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/inram.vhd Line: 54
    Info (12023): Found entity 1: inram File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/inram.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/johnny li/desktop/quartusdd/lab6/top_level.vhd
    Info (12022): Found design unit 1: top_level-STR File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 28
    Info (12023): Found entity 1: top_level File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/johnny li/desktop/quartusdd/lab6/simon_top.vhd
    Info (12022): Found design unit 1: simon_top-STR File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top.vhd Line: 19
    Info (12023): Found entity 1: simon_top File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/johnny li/desktop/quartusdd/lab6/simon.vhd
    Info (12022): Found design unit 1: simon-datapath File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon.vhd Line: 21
    Info (12023): Found entity 1: simon File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/johnny li/desktop/quartusdd/lab6/round.vhd
    Info (12022): Found design unit 1: round-BHV File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/round.vhd Line: 19
    Info (12023): Found entity 1: round File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/round.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/johnny li/desktop/quartusdd/lab6/reg.vhd
    Info (12022): Found design unit 1: reg-BHV File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/reg.vhd Line: 19
    Info (12023): Found entity 1: reg File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/reg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/johnny li/desktop/quartusdd/lab6/mux4to1.vhd
    Info (12022): Found design unit 1: mux4to1-Dataflow File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/mux4to1.vhd Line: 14
    Info (12023): Found entity 1: mux4to1 File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/mux4to1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/johnny li/desktop/quartusdd/lab6/key_expansion.vhd
    Info (12022): Found design unit 1: key_expansion-BHV File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/key_expansion.vhd Line: 18
    Info (12023): Found entity 1: key_expansion File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/key_expansion.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/johnny li/desktop/quartusdd/lab6/decoder7seg.vhd
    Info (12022): Found design unit 1: decoder7seg-BHV File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/decoder7seg.vhd Line: 10
    Info (12023): Found entity 1: decoder7seg File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/decoder7seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/johnny li/desktop/quartusdd/lab6/countere.vhd
    Info (12022): Found design unit 1: CounterE-Behavioral File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/counterE.vhd Line: 14
    Info (12023): Found entity 1: CounterE File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/counterE.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/johnny li/desktop/quartusdd/lab6/controller.vhd
    Info (12022): Found design unit 1: controller-FSM2P File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/controller.vhd Line: 27
    Info (12023): Found entity 1: controller File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/controller.vhd Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file /users/johnny li/desktop/quartusdd/lab6/constants.vhd
    Info (12022): Found design unit 1: constants File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/constants.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v
    Info (12023): Found entity 1: DE10_LITE_Golden_Top File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/DE10_LITE_Golden_Top.v Line: 29
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "simon_top" for hierarchy "simon_top:U_SIMON_top" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 44
Info (12128): Elaborating entity "simon" for hierarchy "simon_top:U_SIMON_top|simon:U_SIMON" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top.vhd Line: 33
Warning (10036): Verilog HDL or VHDL warning at simon.vhd(32): object "kreg_out" assigned a value but never read File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon.vhd Line: 32
Warning (10873): Using initial value X (don't care) for net "round_key[12]" at simon.vhd(26) File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon.vhd Line: 26
Info (12128): Elaborating entity "key_expansion" for hierarchy "simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:4:U_REG_keyexpand" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon.vhd Line: 55
Info (12128): Elaborating entity "mux4to1" for hierarchy "simon_top:U_SIMON_top|simon:U_SIMON|mux4to1:U_MUX_x" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon.vhd Line: 63
Info (12128): Elaborating entity "reg" for hierarchy "simon_top:U_SIMON_top|simon:U_SIMON|reg:U_REG_regx" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon.vhd Line: 81
Info (12128): Elaborating entity "reg" for hierarchy "simon_top:U_SIMON_top|simon:U_SIMON|reg:U_REG_regk" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon.vhd Line: 99
Info (12128): Elaborating entity "round" for hierarchy "simon_top:U_SIMON_top|simon:U_SIMON|round:U_REG_rounding" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon.vhd Line: 111
Info (12128): Elaborating entity "controller" for hierarchy "simon_top:U_SIMON_top|controller:U_CONTL" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top.vhd Line: 48
Warning (10492): VHDL Process Statement warning at controller.vhd(106): signal "addr_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/controller.vhd Line: 106
Info (12128): Elaborating entity "keyrom" for hierarchy "simon_top:U_SIMON_top|keyrom:U_ROM" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top.vhd Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/keyrom.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/keyrom.vhd Line: 59
Info (12133): Instantiated megafunction "simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/keyrom.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "key1.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hus3.tdf
    Info (12023): Found entity 1: altsyncram_hus3 File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/altsyncram_hus3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hus3" for hierarchy "simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5at2.tdf
    Info (12023): Found entity 1: altsyncram_5at2 File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/altsyncram_5at2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5at2" for hierarchy "simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|altsyncram_5at2:altsyncram1" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/altsyncram_hus3.tdf Line: 34
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/altsyncram_hus3.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/altsyncram_hus3.tdf Line: 35
Info (12133): Instantiated megafunction "simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/altsyncram_hus3.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "0000000000000000000000000000000000000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "7"
    Info (12134): Parameter "WIDTH_WORD" = "64"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (12128): Elaborating entity "inram" for hierarchy "simon_top:U_SIMON_top|inram:U_IN_RAM" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top.vhd Line: 72
Info (12128): Elaborating entity "altsyncram" for hierarchy "simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/inram.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/inram.vhd Line: 61
Info (12133): Instantiated megafunction "simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/inram.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "in1.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_80t3.tdf
    Info (12023): Found entity 1: altsyncram_80t3 File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/altsyncram_80t3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_80t3" for hierarchy "simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_raq2.tdf
    Info (12023): Found entity 1: altsyncram_raq2 File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/altsyncram_raq2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_raq2" for hierarchy "simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|altsyncram_raq2:altsyncram1" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/altsyncram_80t3.tdf Line: 36
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/altsyncram_80t3.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/altsyncram_80t3.tdf Line: 37
Info (12133): Instantiated megafunction "simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/altsyncram_80t3.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "outram" for hierarchy "simon_top:U_SIMON_top|outram:U_OUT_RAM" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top.vhd Line: 81
Info (12128): Elaborating entity "altsyncram" for hierarchy "simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/outram.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/outram.vhd Line: 61
Info (12133): Instantiated megafunction "simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/outram.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ar3.tdf
    Info (12023): Found entity 1: altsyncram_2ar3 File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/altsyncram_2ar3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2ar3" for hierarchy "simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lko2.tdf
    Info (12023): Found entity 1: altsyncram_lko2 File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/altsyncram_lko2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lko2" for hierarchy "simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated|altsyncram_lko2:altsyncram1" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/altsyncram_2ar3.tdf Line: 36
Info (12128): Elaborating entity "CounterE" for hierarchy "simon_top:U_SIMON_top|CounterE:U_inaddr_gen" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top.vhd Line: 90
Warning (10492): VHDL Process Statement warning at counterE.vhd(21): signal "Reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/counterE.vhd Line: 21
Info (12128): Elaborating entity "decoder7seg" for hierarchy "decoder7seg:U_LED5" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 52
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.11.10.18:11:06 Progress: Loading sld338641d1/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld338641d1/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/ip/sld338641d1/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld338641d1/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/ip/sld338641d1/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld338641d1/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/ip/sld338641d1/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld338641d1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/ip/sld338641d1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld338641d1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/ip/sld338641d1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/ip/sld338641d1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld338641d1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/simon_top/db/ip/sld338641d1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led0[0]" is stuck at VCC File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 13
    Warning (13410): Pin "led0[4]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 13
    Warning (13410): Pin "led0[5]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 13
    Warning (13410): Pin "led0_dp" is stuck at VCC File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 14
    Warning (13410): Pin "led1[0]" is stuck at VCC File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 15
    Warning (13410): Pin "led1[4]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 15
    Warning (13410): Pin "led1[5]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 15
    Warning (13410): Pin "led1_dp" is stuck at VCC File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 16
    Warning (13410): Pin "led2[0]" is stuck at VCC File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 17
    Warning (13410): Pin "led2[1]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 17
    Warning (13410): Pin "led2[2]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 17
    Warning (13410): Pin "led2[3]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 17
    Warning (13410): Pin "led2[4]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 17
    Warning (13410): Pin "led2[5]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 17
    Warning (13410): Pin "led2[6]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 17
    Warning (13410): Pin "led2_dp" is stuck at VCC File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 18
    Warning (13410): Pin "led3[0]" is stuck at VCC File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 19
    Warning (13410): Pin "led3[1]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 19
    Warning (13410): Pin "led3[2]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 19
    Warning (13410): Pin "led3[3]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 19
    Warning (13410): Pin "led3[4]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 19
    Warning (13410): Pin "led3[5]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 19
    Warning (13410): Pin "led3[6]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 19
    Warning (13410): Pin "led3_dp" is stuck at VCC File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 20
    Warning (13410): Pin "led4[0]" is stuck at VCC File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 21
    Warning (13410): Pin "led4[1]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 21
    Warning (13410): Pin "led4[2]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 21
    Warning (13410): Pin "led4[3]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 21
    Warning (13410): Pin "led4[4]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 21
    Warning (13410): Pin "led4[5]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 21
    Warning (13410): Pin "led4[6]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 21
    Warning (13410): Pin "led4_dp" is stuck at VCC File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 22
    Warning (13410): Pin "led5[0]" is stuck at VCC File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 23
    Warning (13410): Pin "led5[1]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 23
    Warning (13410): Pin "led5[2]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 23
    Warning (13410): Pin "led5[3]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 23
    Warning (13410): Pin "led5[4]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 23
    Warning (13410): Pin "led5[5]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 23
    Warning (13410): Pin "led5[6]" is stuck at GND File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 23
    Warning (13410): Pin "led5_dp" is stuck at VCC File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 24
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rst" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 10
    Warning (15610): No output dependent on input pin "switch[2]" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 11
    Warning (15610): No output dependent on input pin "switch[3]" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 11
    Warning (15610): No output dependent on input pin "switch[4]" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 11
    Warning (15610): No output dependent on input pin "switch[5]" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 11
    Warning (15610): No output dependent on input pin "switch[6]" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 11
    Warning (15610): No output dependent on input pin "switch[7]" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 11
    Warning (15610): No output dependent on input pin "switch[8]" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 11
    Warning (15610): No output dependent on input pin "switch[9]" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 11
    Warning (15610): No output dependent on input pin "button[0]" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 12
    Warning (15610): No output dependent on input pin "button[1]" File: C:/Users/Johnny Li/Desktop/QuartusDD/Lab6/top_level.vhd Line: 12
Info (21057): Implemented 1468 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 49 output pins
    Info (21061): Implemented 1273 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 4819 megabytes
    Info: Processing ended: Tue Nov 10 18:12:36 2020
    Info: Elapsed time: 00:03:31
    Info: Total CPU time (on all processors): 00:03:52


