Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Wed Apr  3 21:23:59 2019
| Host         : godavari running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |   113 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |           13 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |             127 |           35 |
| Yes          | No                    | No                     |             160 |           69 |
| Yes          | No                    | Yes                    |              36 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-------------------------------------------------+---------------------------------------+------------------+----------------+
|                     Clock Signal                    |                  Enable Signal                  |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-------------------------------------------------+---------------------------------------+------------------+----------------+
|  control_state_fsm/Fset                             |                                                 | debounce3/reset_d                     |                1 |              1 |
|  debounce1/clock_div/temp                           |                                                 |                                       |                1 |              1 |
|  debounce1/clock_div/clock_100hz                    |                                                 |                                       |                1 |              1 |
|  debounce3/clock_div/clock_100hz                    |                                                 |                                       |                1 |              1 |
|  debounce2/clock_div/temp                           |                                                 |                                       |                1 |              1 |
|  debounce2/clock_div/clock_100hz                    |                                                 |                                       |                1 |              1 |
|  instr_decoder/ld_bit_temp_reg_i_1_n_0              |                                                 | instr_decoder/ld_bit_temp_reg_i_2_n_0 |                1 |              1 |
|  debounce4/clock_div/temp                           |                                                 |                                       |                1 |              1 |
|  debounce4/clock_div/clock_100hz                    |                                                 |                                       |                1 |              1 |
|  debounce3/pc_reg[7]_P                              |                                                 | debounce3/pc_reg[7]_C                 |                1 |              1 |
|  debounce3/clock_div/temp                           |                                                 |                                       |                1 |              1 |
|  clock_IBUF_BUFG                                    | control_state_fsm/PW                            | debounce3/pc_reg[7]_P                 |                1 |              1 |
|  clock_IBUF_BUFG                                    |                                                 | debounce3/pc_reg[7]_C                 |                1 |              1 |
|  clock_IBUF_BUFG                                    |                                                 | debounce3/reset_d                     |                2 |              3 |
|  clock_IBUF_BUFG                                    | exec_fsm/FSM_sequential_control_state_reg[3][0] | debounce3/reset_d                     |                2 |              4 |
|  clock_IBUF_BUFG                                    |                                                 |                                       |                4 |              4 |
|  control_state_fsm/control_state_out_reg[3]_i_2_n_0 |                                                 |                                       |                1 |              4 |
|  clock_IBUF_BUFG                                    |                                                 | debounce2/clock_div/p[31]_i_1__0_n_0  |                8 |             31 |
|  clock_IBUF_BUFG                                    |                                                 | debounce4/clock_div/p[31]_i_1__2_n_0  |                8 |             31 |
|  clock_IBUF_BUFG                                    |                                                 | debounce3/clock_div/p[31]_i_1__1_n_0  |                8 |             31 |
|  clock_IBUF_BUFG                                    |                                                 | debounce1/clock_div/p[31]_i_1_n_0     |                8 |             31 |
|  clock_IBUF_BUFG                                    | control_state_fsm/PW                            | debounce3/reset_d                     |               11 |             31 |
|  clock_IBUF_BUFG                                    | control_state_fsm/A_reg[0][0]                   |                                       |                6 |             32 |
|  clock_IBUF_BUFG                                    | control_state_fsm/B_reg[0][0]                   |                                       |                6 |             32 |
|  clock_IBUF_BUFG                                    | control_state_fsm/IR_reg[0][0]                  |                                       |               18 |             32 |
|  clock_IBUF_BUFG                                    | control_state_fsm/E[0]                          |                                       |               19 |             32 |
|  clock_IBUF_BUFG                                    | control_state_fsm/RES_reg[0]_0[0]               |                                       |               20 |             32 |
|  clock_IBUF_BUFG                                    | control_state_fsm/we                            |                                       |               32 |            128 |
|  clock_IBUF_BUFG                                    | control_state_fsm/p_0_in                        |                                       |               18 |            144 |
+-----------------------------------------------------+-------------------------------------------------+---------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    13 |
| 3      |                     1 |
| 4      |                     3 |
| 16+    |                    12 |
+--------+-----------------------+


