<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86MCInstLower.cpp source code [llvm/llvm/lib/Target/X86/X86MCInstLower.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="NoAutoPaddingScope "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86MCInstLower.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86MCInstLower.cpp.html'>X86MCInstLower.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86MCInstLower.cpp - Convert X86 MachineInstr to an MCInst --------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains code to lower X86 MachineInstrs to their corresponding</i></td></tr>
<tr><th id="10">10</th><td><i>// MCInst records.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MCTargetDesc/X86ATTInstPrinter.h.html">"MCTargetDesc/X86ATTInstPrinter.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="MCTargetDesc/X86BaseInfo.h.html">"MCTargetDesc/X86BaseInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MCTargetDesc/X86InstComments.h.html">"MCTargetDesc/X86InstComments.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MCTargetDesc/X86ShuffleDecode.h.html">"MCTargetDesc/X86ShuffleDecode.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="MCTargetDesc/X86TargetStreamer.h.html">"MCTargetDesc/X86TargetStreamer.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="X86AsmPrinter.h.html">"X86AsmPrinter.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="X86RegisterInfo.h.html">"X86RegisterInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="X86ShuffleDecodeConstantPool.h.html">"X86ShuffleDecodeConstantPool.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="X86Subtarget.h.html">"X86Subtarget.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/Optional.h.html">"llvm/ADT/Optional.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/ADT/SmallString.h.html">"llvm/ADT/SmallString.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/ADT/iterator_range.h.html">"llvm/ADT/iterator_range.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineModuleInfoImpls.h.html">"llvm/CodeGen/MachineModuleInfoImpls.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/StackMaps.h.html">"llvm/CodeGen/StackMaps.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/IR/DataLayout.h.html">"llvm/IR/DataLayout.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/IR/GlobalValue.h.html">"llvm/IR/GlobalValue.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/IR/Mangler.h.html">"llvm/IR/Mangler.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/MC/MCCodeEmitter.h.html">"llvm/MC/MCCodeEmitter.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/MC/MCExpr.h.html">"llvm/MC/MCExpr.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/MC/MCFixup.h.html">"llvm/MC/MCFixup.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/MC/MCInstBuilder.h.html">"llvm/MC/MCInstBuilder.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/MC/MCSection.h.html">"llvm/MC/MCSection.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/MC/MCSectionELF.h.html">"llvm/MC/MCSectionELF.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/MC/MCStreamer.h.html">"llvm/MC/MCStreamer.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/MC/MCSymbol.h.html">"llvm/MC/MCSymbol.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/MC/MCSymbolELF.h.html">"llvm/MC/MCSymbolELF.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/Target/TargetLoweringObjectFile.h.html">"llvm/Target/TargetLoweringObjectFile.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><b>namespace</b> {</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i class="doc" data-doc="(anonymousnamespace)::X86MCInstLower">/// X86MCInstLower - This class is used to lower an MachineInstr into an MCInst.</i></td></tr>
<tr><th id="54">54</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower" data-ref-filename="(anonymousnamespace)..X86MCInstLower">X86MCInstLower</dfn> {</td></tr>
<tr><th id="55">55</th><td>  <a class="type" href="../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="tu decl field" id="(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-type='llvm::MCContext &amp;' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx" data-ref-filename="(anonymousnamespace)..X86MCInstLower..Ctx">Ctx</dfn>;</td></tr>
<tr><th id="56">56</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="tu decl field" id="(anonymousnamespace)::X86MCInstLower::MF" title='(anonymous namespace)::X86MCInstLower::MF' data-type='const llvm::MachineFunction &amp;' data-ref="(anonymousnamespace)::X86MCInstLower::MF" data-ref-filename="(anonymousnamespace)..X86MCInstLower..MF">MF</dfn>;</td></tr>
<tr><th id="57">57</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine" data-ref-filename="llvm..TargetMachine">TargetMachine</a> &amp;<dfn class="tu decl field" id="(anonymousnamespace)::X86MCInstLower::TM" title='(anonymous namespace)::X86MCInstLower::TM' data-type='const llvm::TargetMachine &amp;' data-ref="(anonymousnamespace)::X86MCInstLower::TM" data-ref-filename="(anonymousnamespace)..X86MCInstLower..TM">TM</dfn>;</td></tr>
<tr><th id="58">58</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCAsmInfo.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo" data-ref-filename="llvm..MCAsmInfo">MCAsmInfo</a> &amp;<dfn class="tu decl field" id="(anonymousnamespace)::X86MCInstLower::MAI" title='(anonymous namespace)::X86MCInstLower::MAI' data-type='const llvm::MCAsmInfo &amp;' data-ref="(anonymousnamespace)::X86MCInstLower::MAI" data-ref-filename="(anonymousnamespace)..X86MCInstLower..MAI">MAI</dfn>;</td></tr>
<tr><th id="59">59</th><td>  <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter" data-ref-filename="llvm..X86AsmPrinter">X86AsmPrinter</a> &amp;<dfn class="tu decl field" id="(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-type='llvm::X86AsmPrinter &amp;' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter" data-ref-filename="(anonymousnamespace)..X86MCInstLower..AsmPrinter">AsmPrinter</dfn>;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><b>public</b>:</td></tr>
<tr><th id="62">62</th><td>  <a class="tu decl fn" href="#_ZN12_GLOBAL__N_114X86MCInstLowerC1ERKN4llvm15MachineFunctionERNS1_13X86AsmPrinterE" title='(anonymous namespace)::X86MCInstLower::X86MCInstLower' data-type='void (anonymous namespace)::X86MCInstLower::X86MCInstLower(const llvm::MachineFunction &amp; MF, llvm::X86AsmPrinter &amp; asmprinter)' data-ref="_ZN12_GLOBAL__N_114X86MCInstLowerC1ERKN4llvm15MachineFunctionERNS1_13X86AsmPrinterE" data-ref-filename="_ZN12_GLOBAL__N_114X86MCInstLowerC1ERKN4llvm15MachineFunctionERNS1_13X86AsmPrinterE">X86MCInstLower</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="16MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="16MF" data-ref-filename="16MF">MF</dfn>, <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter" data-ref-filename="llvm..X86AsmPrinter">X86AsmPrinter</a> &amp;<dfn class="local col7 decl" id="17asmprinter" title='asmprinter' data-type='llvm::X86AsmPrinter &amp;' data-ref="17asmprinter" data-ref-filename="17asmprinter">asmprinter</dfn>);</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>&gt; <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::LowerMachineOperand' data-type='Optional&lt;llvm::MCOperand&gt; (anonymous namespace)::X86MCInstLower::LowerMachineOperand(const llvm::MachineInstr * MI, const llvm::MachineOperand &amp; MO) const' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE">LowerMachineOperand</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="18MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="18MI" data-ref-filename="18MI">MI</dfn>,</td></tr>
<tr><th id="65">65</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="19MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="19MO" data-ref-filename="19MO">MO</dfn>) <em>const</em>;</td></tr>
<tr><th id="66">66</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE" title='(anonymous namespace)::X86MCInstLower::Lower' data-type='void (anonymous namespace)::X86MCInstLower::Lower(const llvm::MachineInstr * MI, llvm::MCInst &amp; OutMI) const' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE">Lower</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="20MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="20MI" data-ref-filename="20MI">MI</dfn>, <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="21OutMI" title='OutMI' data-type='llvm::MCInst &amp;' data-ref="21OutMI" data-ref-filename="21OutMI">OutMI</dfn>) <em>const</em>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol" data-ref-filename="llvm..MCSymbol">MCSymbol</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::GetSymbolFromOperand' data-type='llvm::MCSymbol * (anonymous namespace)::X86MCInstLower::GetSymbolFromOperand(const llvm::MachineOperand &amp; MO) const' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE">GetSymbolFromOperand</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="22MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="22MO" data-ref-filename="22MO">MO</dfn>) <em>const</em>;</td></tr>
<tr><th id="69">69</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" title='(anonymous namespace)::X86MCInstLower::LowerSymbolOperand' data-type='llvm::MCOperand (anonymous namespace)::X86MCInstLower::LowerSymbolOperand(const llvm::MachineOperand &amp; MO, llvm::MCSymbol * Sym) const' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE">LowerSymbolOperand</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="23MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="23MO" data-ref-filename="23MO">MO</dfn>, <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol" data-ref-filename="llvm..MCSymbol">MCSymbol</a> *<dfn class="local col4 decl" id="24Sym" title='Sym' data-type='llvm::MCSymbol *' data-ref="24Sym" data-ref-filename="24Sym">Sym</dfn>) <em>const</em>;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><b>private</b>:</td></tr>
<tr><th id="72">72</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfoImpls.h.html#llvm::MachineModuleInfoMachO" title='llvm::MachineModuleInfoMachO' data-ref="llvm::MachineModuleInfoMachO" data-ref-filename="llvm..MachineModuleInfoMachO">MachineModuleInfoMachO</a> &amp;<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower11getMachOMMIEv" title='(anonymous namespace)::X86MCInstLower::getMachOMMI' data-type='llvm::MachineModuleInfoMachO &amp; (anonymous namespace)::X86MCInstLower::getMachOMMI() const' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower11getMachOMMIEv" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower11getMachOMMIEv">getMachOMMI</a>() <em>const</em>;</td></tr>
<tr><th id="73">73</th><td>};</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i class="doc">/// A RAII helper which defines a region of instructions which can't have</i></td></tr>
<tr><th id="78">78</th><td><i class="doc">/// padding added between them for correctness.</i></td></tr>
<tr><th id="79">79</th><td><b>struct</b> <dfn class="type def" id="NoAutoPaddingScope" title='NoAutoPaddingScope' data-ref="NoAutoPaddingScope" data-ref-filename="NoAutoPaddingScope">NoAutoPaddingScope</dfn> {</td></tr>
<tr><th id="80">80</th><td>  <a class="type" href="../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer" data-ref-filename="llvm..MCStreamer">MCStreamer</a> &amp;<dfn class="tu decl field" id="NoAutoPaddingScope::OS" title='NoAutoPaddingScope::OS' data-type='llvm::MCStreamer &amp;' data-ref="NoAutoPaddingScope::OS" data-ref-filename="NoAutoPaddingScope..OS">OS</dfn>;</td></tr>
<tr><th id="81">81</th><td>  <em>const</em> <em>bool</em> <dfn class="tu decl field" id="NoAutoPaddingScope::OldAllowAutoPadding" title='NoAutoPaddingScope::OldAllowAutoPadding' data-type='const bool' data-ref="NoAutoPaddingScope::OldAllowAutoPadding" data-ref-filename="NoAutoPaddingScope..OldAllowAutoPadding">OldAllowAutoPadding</dfn>;</td></tr>
<tr><th id="82">82</th><td>  <dfn class="tu decl def fn" id="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" title='NoAutoPaddingScope::NoAutoPaddingScope' data-type='void NoAutoPaddingScope::NoAutoPaddingScope(llvm::MCStreamer &amp; OS)' data-ref="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" data-ref-filename="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE">NoAutoPaddingScope</dfn>(<a class="type" href="../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer" data-ref-filename="llvm..MCStreamer">MCStreamer</a> &amp;<dfn class="local col5 decl" id="25OS" title='OS' data-type='llvm::MCStreamer &amp;' data-ref="25OS" data-ref-filename="25OS">OS</dfn>)</td></tr>
<tr><th id="83">83</th><td>      : <a class="tu member field" href="#NoAutoPaddingScope::OS" title='NoAutoPaddingScope::OS' data-use='w' data-ref="NoAutoPaddingScope::OS" data-ref-filename="NoAutoPaddingScope..OS">OS</a>(<a class="local col5 ref" href="#25OS" title='OS' data-ref="25OS" data-ref-filename="25OS">OS</a>), <a class="tu member field" href="#NoAutoPaddingScope::OldAllowAutoPadding" title='NoAutoPaddingScope::OldAllowAutoPadding' data-use='w' data-ref="NoAutoPaddingScope::OldAllowAutoPadding" data-ref-filename="NoAutoPaddingScope..OldAllowAutoPadding">OldAllowAutoPadding</a>(<a class="local col5 ref" href="#25OS" title='OS' data-ref="25OS" data-ref-filename="25OS">OS</a>.<a class="ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZNK4llvm10MCStreamer19getAllowAutoPaddingEv" title='llvm::MCStreamer::getAllowAutoPadding' data-ref="_ZNK4llvm10MCStreamer19getAllowAutoPaddingEv" data-ref-filename="_ZNK4llvm10MCStreamer19getAllowAutoPaddingEv">getAllowAutoPadding</a>()) {</td></tr>
<tr><th id="84">84</th><td>    <a class="tu member fn" href="#_ZN18NoAutoPaddingScope16changeAndCommentEb" title='NoAutoPaddingScope::changeAndComment' data-use='c' data-ref="_ZN18NoAutoPaddingScope16changeAndCommentEb" data-ref-filename="_ZN18NoAutoPaddingScope16changeAndCommentEb">changeAndComment</a>(<b>false</b>);</td></tr>
<tr><th id="85">85</th><td>  }</td></tr>
<tr><th id="86">86</th><td>  <dfn class="tu decl def fn" id="_ZN18NoAutoPaddingScopeD1Ev" title='NoAutoPaddingScope::~NoAutoPaddingScope' data-type='void NoAutoPaddingScope::~NoAutoPaddingScope()' data-ref="_ZN18NoAutoPaddingScopeD1Ev" data-ref-filename="_ZN18NoAutoPaddingScopeD1Ev">~NoAutoPaddingScope</dfn>() { <a class="tu member fn" href="#_ZN18NoAutoPaddingScope16changeAndCommentEb" title='NoAutoPaddingScope::changeAndComment' data-use='c' data-ref="_ZN18NoAutoPaddingScope16changeAndCommentEb" data-ref-filename="_ZN18NoAutoPaddingScope16changeAndCommentEb">changeAndComment</a>(<a class="tu member field" href="#NoAutoPaddingScope::OldAllowAutoPadding" title='NoAutoPaddingScope::OldAllowAutoPadding' data-use='r' data-ref="NoAutoPaddingScope::OldAllowAutoPadding" data-ref-filename="NoAutoPaddingScope..OldAllowAutoPadding">OldAllowAutoPadding</a>); }</td></tr>
<tr><th id="87">87</th><td>  <em>void</em> <dfn class="tu decl def fn" id="_ZN18NoAutoPaddingScope16changeAndCommentEb" title='NoAutoPaddingScope::changeAndComment' data-type='void NoAutoPaddingScope::changeAndComment(bool b)' data-ref="_ZN18NoAutoPaddingScope16changeAndCommentEb" data-ref-filename="_ZN18NoAutoPaddingScope16changeAndCommentEb">changeAndComment</dfn>(<em>bool</em> <dfn class="local col6 decl" id="26b" title='b' data-type='bool' data-ref="26b" data-ref-filename="26b">b</dfn>) {</td></tr>
<tr><th id="88">88</th><td>    <b>if</b> (<a class="local col6 ref" href="#26b" title='b' data-ref="26b" data-ref-filename="26b">b</a> == <a class="tu member field" href="#NoAutoPaddingScope::OS" title='NoAutoPaddingScope::OS' data-use='m' data-ref="NoAutoPaddingScope::OS" data-ref-filename="NoAutoPaddingScope..OS">OS</a>.<a class="ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZNK4llvm10MCStreamer19getAllowAutoPaddingEv" title='llvm::MCStreamer::getAllowAutoPadding' data-ref="_ZNK4llvm10MCStreamer19getAllowAutoPaddingEv" data-ref-filename="_ZNK4llvm10MCStreamer19getAllowAutoPaddingEv">getAllowAutoPadding</a>())</td></tr>
<tr><th id="89">89</th><td>      <b>return</b>;</td></tr>
<tr><th id="90">90</th><td>    <a class="tu member field" href="#NoAutoPaddingScope::OS" title='NoAutoPaddingScope::OS' data-use='m' data-ref="NoAutoPaddingScope::OS" data-ref-filename="NoAutoPaddingScope..OS">OS</a>.<a class="ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer19setAllowAutoPaddingEb" title='llvm::MCStreamer::setAllowAutoPadding' data-ref="_ZN4llvm10MCStreamer19setAllowAutoPaddingEb" data-ref-filename="_ZN4llvm10MCStreamer19setAllowAutoPaddingEb">setAllowAutoPadding</a>(<a class="local col6 ref" href="#26b" title='b' data-ref="26b" data-ref-filename="26b">b</a>);</td></tr>
<tr><th id="91">91</th><td>    <b>if</b> (<a class="local col6 ref" href="#26b" title='b' data-ref="26b" data-ref-filename="26b">b</a>)</td></tr>
<tr><th id="92">92</th><td>      <a class="tu member field" href="#NoAutoPaddingScope::OS" title='NoAutoPaddingScope::OS' data-use='m' data-ref="NoAutoPaddingScope::OS" data-ref-filename="NoAutoPaddingScope..OS">OS</a>.<a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer14emitRawCommentERKNS_5TwineEb" title='llvm::MCStreamer::emitRawComment' data-ref="_ZN4llvm10MCStreamer14emitRawCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer14emitRawCommentERKNS_5TwineEb">emitRawComment</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"autopadding"</q>);</td></tr>
<tr><th id="93">93</th><td>    <b>else</b></td></tr>
<tr><th id="94">94</th><td>      <a class="tu member field" href="#NoAutoPaddingScope::OS" title='NoAutoPaddingScope::OS' data-use='m' data-ref="NoAutoPaddingScope::OS" data-ref-filename="NoAutoPaddingScope..OS">OS</a>.<a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer14emitRawCommentERKNS_5TwineEb" title='llvm::MCStreamer::emitRawComment' data-ref="_ZN4llvm10MCStreamer14emitRawCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer14emitRawCommentERKNS_5TwineEb">emitRawComment</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"noautopadding"</q>);</td></tr>
<tr><th id="95">95</th><td>  }</td></tr>
<tr><th id="96">96</th><td>};</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i  data-doc="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE">// Emit a minimal sequence of nops spanning NumBytes bytes.</i></td></tr>
<tr><th id="99">99</th><td><em>static</em> <em>void</em> <a class="tu decl fn" href="#_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" title='emitX86Nops' data-type='void emitX86Nops(llvm::MCStreamer &amp; OS, unsigned int NumBytes, const llvm::X86Subtarget * Subtarget)' data-ref="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" data-ref-filename="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE">emitX86Nops</a>(<a class="type" href="../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer" data-ref-filename="llvm..MCStreamer">MCStreamer</a> &amp;<dfn class="local col7 decl" id="27OS" title='OS' data-type='llvm::MCStreamer &amp;' data-ref="27OS" data-ref-filename="27OS">OS</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="28NumBytes" title='NumBytes' data-type='unsigned int' data-ref="28NumBytes" data-ref-filename="28NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="100">100</th><td>                        <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> *<dfn class="local col9 decl" id="29Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget *' data-ref="29Subtarget" data-ref-filename="29Subtarget">Subtarget</dfn>);</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter" data-ref-filename="llvm..X86AsmPrinter">X86AsmPrinter</a>::<a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker" title='llvm::X86AsmPrinter::StackMapShadowTracker' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker" data-ref-filename="llvm..X86AsmPrinter..StackMapShadowTracker">StackMapShadowTracker</a>::<dfn class="decl def fn" id="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker5countERNS_6MCInstERKNS_15MCSubtargetInfoEPNS_13MCCodeEmitterE" title='llvm::X86AsmPrinter::StackMapShadowTracker::count' data-ref="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker5countERNS_6MCInstERKNS_15MCSubtargetInfoEPNS_13MCCodeEmitterE" data-ref-filename="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker5countERNS_6MCInstERKNS_15MCSubtargetInfoEPNS_13MCCodeEmitterE">count</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="30Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="30Inst" data-ref-filename="30Inst">Inst</dfn>,</td></tr>
<tr><th id="103">103</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="31STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="31STI" data-ref-filename="31STI">STI</dfn>,</td></tr>
<tr><th id="104">104</th><td>                                                 <a class="type" href="../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter" data-ref-filename="llvm..MCCodeEmitter">MCCodeEmitter</a> *<dfn class="local col2 decl" id="32CodeEmitter" title='CodeEmitter' data-type='llvm::MCCodeEmitter *' data-ref="32CodeEmitter" data-ref-filename="32CodeEmitter">CodeEmitter</dfn>) {</td></tr>
<tr><th id="105">105</th><td>  <b>if</b> (<a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::InShadow" title='llvm::X86AsmPrinter::StackMapShadowTracker::InShadow' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::InShadow" data-ref-filename="llvm..X86AsmPrinter..StackMapShadowTracker..InShadow">InShadow</a>) {</td></tr>
<tr><th id="106">106</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallString.h.html#llvm::SmallString" title='llvm::SmallString' data-ref="llvm::SmallString" data-ref-filename="llvm..SmallString">SmallString</a>&lt;<var>256</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringC1Ev" title='llvm::SmallString::SmallString&lt;InternalLen&gt;' data-ref="_ZN4llvm11SmallStringC1Ev" data-ref-filename="_ZN4llvm11SmallStringC1Ev"></a><dfn class="local col3 decl" id="33Code" title='Code' data-type='SmallString&lt;256&gt;' data-ref="33Code" data-ref-filename="33Code">Code</dfn>;</td></tr>
<tr><th id="107">107</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="34Fixups" title='Fixups' data-type='SmallVector&lt;llvm::MCFixup, 4&gt;' data-ref="34Fixups" data-ref-filename="34Fixups">Fixups</dfn>;</td></tr>
<tr><th id="108">108</th><td>    <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_svector_ostream" title='llvm::raw_svector_ostream' data-ref="llvm::raw_svector_ostream" data-ref-filename="llvm..raw_svector_ostream">raw_svector_ostream</a> <dfn class="local col5 decl" id="35VecOS" title='VecOS' data-type='llvm::raw_svector_ostream' data-ref="35VecOS" data-ref-filename="35VecOS">VecOS</dfn><a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE" title='llvm::raw_svector_ostream::raw_svector_ostream' data-ref="_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE" data-ref-filename="_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE">(</a><a class="local col3 ref" href="#33Code" title='Code' data-ref="33Code" data-ref-filename="33Code">Code</a>);</td></tr>
<tr><th id="109">109</th><td>    <a class="local col2 ref" href="#32CodeEmitter" title='CodeEmitter' data-ref="32CodeEmitter" data-ref-filename="32CodeEmitter">CodeEmitter</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/MC/MCCodeEmitter.h.html#_ZNK4llvm13MCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MCCodeEmitter::encodeInstruction' data-ref="_ZNK4llvm13MCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm13MCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeInstruction</a>(<a class="local col0 ref" href="#30Inst" title='Inst' data-ref="30Inst" data-ref-filename="30Inst">Inst</a>, <span class='refarg'><a class="local col5 ref" href="#35VecOS" title='VecOS' data-ref="35VecOS" data-ref-filename="35VecOS">VecOS</a></span>, <span class='refarg'><a class="local col4 ref" href="#34Fixups" title='Fixups' data-ref="34Fixups" data-ref-filename="34Fixups">Fixups</a></span>, <a class="local col1 ref" href="#31STI" title='STI' data-ref="31STI" data-ref-filename="31STI">STI</a>);</td></tr>
<tr><th id="110">110</th><td>    <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize" title='llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize" data-ref-filename="llvm..X86AsmPrinter..StackMapShadowTracker..CurrentShadowSize">CurrentShadowSize</a> += <a class="local col3 ref" href="#33Code" title='Code' data-ref="33Code" data-ref-filename="33Code">Code</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="111">111</th><td>    <b>if</b> (<a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize" title='llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize" data-ref-filename="llvm..X86AsmPrinter..StackMapShadowTracker..CurrentShadowSize">CurrentShadowSize</a> &gt;= <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::RequiredShadowSize" title='llvm::X86AsmPrinter::StackMapShadowTracker::RequiredShadowSize' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::RequiredShadowSize" data-ref-filename="llvm..X86AsmPrinter..StackMapShadowTracker..RequiredShadowSize">RequiredShadowSize</a>)</td></tr>
<tr><th id="112">112</th><td>      <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::InShadow" title='llvm::X86AsmPrinter::StackMapShadowTracker::InShadow' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::InShadow" data-ref-filename="llvm..X86AsmPrinter..StackMapShadowTracker..InShadow">InShadow</a> = <b>false</b>; <i>// The shadow is big enough. Stop counting.</i></td></tr>
<tr><th id="113">113</th><td>  }</td></tr>
<tr><th id="114">114</th><td>}</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter" data-ref-filename="llvm..X86AsmPrinter">X86AsmPrinter</a>::<a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker" title='llvm::X86AsmPrinter::StackMapShadowTracker' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker" data-ref-filename="llvm..X86AsmPrinter..StackMapShadowTracker">StackMapShadowTracker</a>::<dfn class="decl def fn" id="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker17emitShadowPaddingERNS_10MCStreamerERKNS_15MCSubtargetInfoE" title='llvm::X86AsmPrinter::StackMapShadowTracker::emitShadowPadding' data-ref="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker17emitShadowPaddingERNS_10MCStreamerERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker17emitShadowPaddingERNS_10MCStreamerERKNS_15MCSubtargetInfoE">emitShadowPadding</dfn>(</td></tr>
<tr><th id="117">117</th><td>    <a class="type" href="../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer" data-ref-filename="llvm..MCStreamer">MCStreamer</a> &amp;<dfn class="local col6 decl" id="36OutStreamer" title='OutStreamer' data-type='llvm::MCStreamer &amp;' data-ref="36OutStreamer" data-ref-filename="36OutStreamer">OutStreamer</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="37STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="37STI" data-ref-filename="37STI">STI</dfn>) {</td></tr>
<tr><th id="118">118</th><td>  <b>if</b> (<a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::InShadow" title='llvm::X86AsmPrinter::StackMapShadowTracker::InShadow' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::InShadow" data-ref-filename="llvm..X86AsmPrinter..StackMapShadowTracker..InShadow">InShadow</a> &amp;&amp; <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize" title='llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize" data-ref-filename="llvm..X86AsmPrinter..StackMapShadowTracker..CurrentShadowSize">CurrentShadowSize</a> &lt; <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::RequiredShadowSize" title='llvm::X86AsmPrinter::StackMapShadowTracker::RequiredShadowSize' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::RequiredShadowSize" data-ref-filename="llvm..X86AsmPrinter..StackMapShadowTracker..RequiredShadowSize">RequiredShadowSize</a>) {</td></tr>
<tr><th id="119">119</th><td>    <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::InShadow" title='llvm::X86AsmPrinter::StackMapShadowTracker::InShadow' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::InShadow" data-ref-filename="llvm..X86AsmPrinter..StackMapShadowTracker..InShadow">InShadow</a> = <b>false</b>;</td></tr>
<tr><th id="120">120</th><td>    <a class="tu ref fn" href="#_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" title='emitX86Nops' data-use='c' data-ref="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" data-ref-filename="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE">emitX86Nops</a>(<span class='refarg'><a class="local col6 ref" href="#36OutStreamer" title='OutStreamer' data-ref="36OutStreamer" data-ref-filename="36OutStreamer">OutStreamer</a></span>, <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::RequiredShadowSize" title='llvm::X86AsmPrinter::StackMapShadowTracker::RequiredShadowSize' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::RequiredShadowSize" data-ref-filename="llvm..X86AsmPrinter..StackMapShadowTracker..RequiredShadowSize">RequiredShadowSize</a> - <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize" title='llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize" data-ref-filename="llvm..X86AsmPrinter..StackMapShadowTracker..CurrentShadowSize">CurrentShadowSize</a>,</td></tr>
<tr><th id="121">121</th><td>                &amp;<a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::MF" title='llvm::X86AsmPrinter::StackMapShadowTracker::MF' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::MF" data-ref-filename="llvm..X86AsmPrinter..StackMapShadowTracker..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;());</td></tr>
<tr><th id="122">122</th><td>  }</td></tr>
<tr><th id="123">123</th><td>}</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter" data-ref-filename="llvm..X86AsmPrinter">X86AsmPrinter</a>::<dfn class="decl def fn" id="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="38Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="38Inst" data-ref-filename="38Inst">Inst</dfn>) {</td></tr>
<tr><th id="126">126</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" title='llvm::MCStreamer::emitInstruction' data-ref="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE">emitInstruction</a>(<a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst" data-ref-filename="38Inst">Inst</a>, <a class="member fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" data-ref-filename="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="127">127</th><td>  <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::SMShadowTracker" title='llvm::X86AsmPrinter::SMShadowTracker' data-ref="llvm::X86AsmPrinter::SMShadowTracker" data-ref-filename="llvm..X86AsmPrinter..SMShadowTracker">SMShadowTracker</a>.<a class="ref fn" href="#_ZN4llvm13X86AsmPrinter21StackMapShadowTracker5countERNS_6MCInstERKNS_15MCSubtargetInfoEPNS_13MCCodeEmitterE" title='llvm::X86AsmPrinter::StackMapShadowTracker::count' data-ref="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker5countERNS_6MCInstERKNS_15MCSubtargetInfoEPNS_13MCCodeEmitterE" data-ref-filename="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker5countERNS_6MCInstERKNS_15MCSubtargetInfoEPNS_13MCCodeEmitterE">count</a>(<span class='refarg'><a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst" data-ref-filename="38Inst">Inst</a></span>, <a class="member fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" data-ref-filename="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>(), <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::CodeEmitter" title='llvm::X86AsmPrinter::CodeEmitter' data-ref="llvm::X86AsmPrinter::CodeEmitter" data-ref-filename="llvm..X86AsmPrinter..CodeEmitter">CodeEmitter</a>.<span class='ref fn' title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv" data-ref-filename="_ZNKSt10unique_ptr3getEv">get</span>());</td></tr>
<tr><th id="128">128</th><td>}</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower" data-ref-filename="(anonymousnamespace)..X86MCInstLower">X86MCInstLower</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_114X86MCInstLowerC1ERKN4llvm15MachineFunctionERNS1_13X86AsmPrinterE" title='(anonymous namespace)::X86MCInstLower::X86MCInstLower' data-type='void (anonymous namespace)::X86MCInstLower::X86MCInstLower(const llvm::MachineFunction &amp; mf, llvm::X86AsmPrinter &amp; asmprinter)' data-ref="_ZN12_GLOBAL__N_114X86MCInstLowerC1ERKN4llvm15MachineFunctionERNS1_13X86AsmPrinterE" data-ref-filename="_ZN12_GLOBAL__N_114X86MCInstLowerC1ERKN4llvm15MachineFunctionERNS1_13X86AsmPrinterE">X86MCInstLower</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="39mf" title='mf' data-type='const llvm::MachineFunction &amp;' data-ref="39mf" data-ref-filename="39mf">mf</dfn>,</td></tr>
<tr><th id="131">131</th><td>                               <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter" data-ref-filename="llvm..X86AsmPrinter">X86AsmPrinter</a> &amp;<dfn class="local col0 decl" id="40asmprinter" title='asmprinter' data-type='llvm::X86AsmPrinter &amp;' data-ref="40asmprinter" data-ref-filename="40asmprinter">asmprinter</dfn>)</td></tr>
<tr><th id="132">132</th><td>    : <a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='w' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx" data-ref-filename="(anonymousnamespace)..X86MCInstLower..Ctx">Ctx</a>(<a class="local col9 ref" href="#39mf" title='mf' data-ref="39mf" data-ref-filename="39mf">mf</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getContextEv" title='llvm::MachineFunction::getContext' data-ref="_ZNK4llvm15MachineFunction10getContextEv" data-ref-filename="_ZNK4llvm15MachineFunction10getContextEv">getContext</a>()), <a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::MF" title='(anonymous namespace)::X86MCInstLower::MF' data-use='w' data-ref="(anonymousnamespace)::X86MCInstLower::MF" data-ref-filename="(anonymousnamespace)..X86MCInstLower..MF">MF</a>(<a class="local col9 ref" href="#39mf" title='mf' data-ref="39mf" data-ref-filename="39mf">mf</a>), <a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::TM" title='(anonymous namespace)::X86MCInstLower::TM' data-use='w' data-ref="(anonymousnamespace)::X86MCInstLower::TM" data-ref-filename="(anonymousnamespace)..X86MCInstLower..TM">TM</a>(<a class="local col9 ref" href="#39mf" title='mf' data-ref="39mf" data-ref-filename="39mf">mf</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>()), <a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::MAI" title='(anonymous namespace)::X86MCInstLower::MAI' data-use='w' data-ref="(anonymousnamespace)::X86MCInstLower::MAI" data-ref-filename="(anonymousnamespace)..X86MCInstLower..MAI">MAI</a>(*<a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::TM" title='(anonymous namespace)::X86MCInstLower::TM' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::TM" data-ref-filename="(anonymousnamespace)..X86MCInstLower..TM">TM</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getMCAsmInfoEv" title='llvm::TargetMachine::getMCAsmInfo' data-ref="_ZNK4llvm13TargetMachine12getMCAsmInfoEv" data-ref-filename="_ZNK4llvm13TargetMachine12getMCAsmInfoEv">getMCAsmInfo</a>()),</td></tr>
<tr><th id="133">133</th><td>      <a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='w' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter" data-ref-filename="(anonymousnamespace)..X86MCInstLower..AsmPrinter">AsmPrinter</a>(<a class="local col0 ref" href="#40asmprinter" title='asmprinter' data-ref="40asmprinter" data-ref-filename="40asmprinter">asmprinter</a>) {}</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfoImpls.h.html#llvm::MachineModuleInfoMachO" title='llvm::MachineModuleInfoMachO' data-ref="llvm::MachineModuleInfoMachO" data-ref-filename="llvm..MachineModuleInfoMachO">MachineModuleInfoMachO</a> &amp;<a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower" data-ref-filename="(anonymousnamespace)..X86MCInstLower">X86MCInstLower</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_114X86MCInstLower11getMachOMMIEv" title='(anonymous namespace)::X86MCInstLower::getMachOMMI' data-type='llvm::MachineModuleInfoMachO &amp; (anonymous namespace)::X86MCInstLower::getMachOMMI() const' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower11getMachOMMIEv" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower11getMachOMMIEv">getMachOMMI</dfn>() <em>const</em> {</td></tr>
<tr><th id="136">136</th><td>  <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::MF" title='(anonymous namespace)::X86MCInstLower::MF' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::MF" data-ref-filename="(anonymousnamespace)..X86MCInstLower..MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6getMMIEv" title='llvm::MachineFunction::getMMI' data-ref="_ZNK4llvm15MachineFunction6getMMIEv" data-ref-filename="_ZNK4llvm15MachineFunction6getMMIEv">getMMI</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#_ZN4llvm17MachineModuleInfo14getObjFileInfoEv" title='llvm::MachineModuleInfo::getObjFileInfo' data-ref="_ZN4llvm17MachineModuleInfo14getObjFileInfoEv" data-ref-filename="_ZN4llvm17MachineModuleInfo14getObjFileInfoEv">getObjFileInfo</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfoImpls.h.html#llvm::MachineModuleInfoMachO" title='llvm::MachineModuleInfoMachO' data-ref="llvm::MachineModuleInfoMachO" data-ref-filename="llvm..MachineModuleInfoMachO">MachineModuleInfoMachO</a>&gt;();</td></tr>
<tr><th id="137">137</th><td>}</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE">/// GetSymbolFromOperand - Lower an MO_GlobalAddress or MO_ExternalSymbol</i></td></tr>
<tr><th id="140">140</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE">/// operand to an MCSymbol.</i></td></tr>
<tr><th id="141">141</th><td><a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol" data-ref-filename="llvm..MCSymbol">MCSymbol</a> *<a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower" data-ref-filename="(anonymousnamespace)..X86MCInstLower">X86MCInstLower</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::GetSymbolFromOperand' data-type='llvm::MCSymbol * (anonymous namespace)::X86MCInstLower::GetSymbolFromOperand(const llvm::MachineOperand &amp; MO) const' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE">GetSymbolFromOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="41MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="41MO" data-ref-filename="41MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="142">142</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a> &amp;<dfn class="local col2 decl" id="42TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="42TT" data-ref-filename="42TT">TT</dfn> = <a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::TM" title='(anonymous namespace)::X86MCInstLower::TM' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::TM" data-ref-filename="(anonymousnamespace)..X86MCInstLower..TM">TM</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine15getTargetTripleEv" title='llvm::TargetMachine::getTargetTriple' data-ref="_ZNK4llvm13TargetMachine15getTargetTripleEv" data-ref-filename="_ZNK4llvm13TargetMachine15getTargetTripleEv">getTargetTriple</a>();</td></tr>
<tr><th id="143">143</th><td>  <b>if</b> (<a class="local col1 ref" href="#41MO" title='MO' data-ref="41MO" data-ref-filename="41MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() &amp;&amp; <a class="local col2 ref" href="#42TT" title='TT' data-ref="42TT" data-ref-filename="42TT">TT</a>.<a class="ref fn" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple16isOSBinFormatELFEv" title='llvm::Triple::isOSBinFormatELF' data-ref="_ZNK4llvm6Triple16isOSBinFormatELFEv" data-ref-filename="_ZNK4llvm6Triple16isOSBinFormatELFEv">isOSBinFormatELF</a>())</td></tr>
<tr><th id="144">144</th><td>    <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter" data-ref-filename="(anonymousnamespace)..X86MCInstLower..AsmPrinter">AsmPrinter</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter20getSymbolPreferLocalERKNS_11GlobalValueE" title='llvm::AsmPrinter::getSymbolPreferLocal' data-ref="_ZNK4llvm10AsmPrinter20getSymbolPreferLocalERKNS_11GlobalValueE" data-ref-filename="_ZNK4llvm10AsmPrinter20getSymbolPreferLocalERKNS_11GlobalValueE">getSymbolPreferLocal</a>(*<a class="local col1 ref" href="#41MO" title='MO' data-ref="41MO" data-ref-filename="41MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>());</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" data-ref-filename="llvm..DataLayout">DataLayout</a> &amp;<dfn class="local col3 decl" id="43DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="43DL" data-ref-filename="43DL">DL</dfn> = <a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::MF" title='(anonymous namespace)::X86MCInstLower::MF' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::MF" data-ref-filename="(anonymousnamespace)..X86MCInstLower..MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv" data-ref-filename="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="147">147</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((MO.isGlobal() || MO.isSymbol() || MO.isMBB()) &amp;&amp;</td></tr>
<tr><th id="148">148</th><td>         <q>"Isn't a symbol reference"</q>);</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol" data-ref-filename="llvm..MCSymbol">MCSymbol</a> *<dfn class="local col4 decl" id="44Sym" title='Sym' data-type='llvm::MCSymbol *' data-ref="44Sym" data-ref-filename="44Sym">Sym</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="151">151</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallString.h.html#llvm::SmallString" title='llvm::SmallString' data-ref="llvm::SmallString" data-ref-filename="llvm..SmallString">SmallString</a>&lt;<var>128</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringC1Ev" title='llvm::SmallString::SmallString&lt;InternalLen&gt;' data-ref="_ZN4llvm11SmallStringC1Ev" data-ref-filename="_ZN4llvm11SmallStringC1Ev"></a><dfn class="local col5 decl" id="45Name" title='Name' data-type='SmallString&lt;128&gt;' data-ref="45Name" data-ref-filename="45Name">Name</dfn>;</td></tr>
<tr><th id="152">152</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1Ev" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1Ev" data-ref-filename="_ZN4llvm9StringRefC1Ev"></a><dfn class="local col6 decl" id="46Suffix" title='Suffix' data-type='llvm::StringRef' data-ref="46Suffix" data-ref-filename="46Suffix">Suffix</dfn>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <b>switch</b> (<a class="local col1 ref" href="#41MO" title='MO' data-ref="41MO" data-ref-filename="41MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>()) {</td></tr>
<tr><th id="155">155</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_DLLIMPORT" title='llvm::X86II::MO_DLLIMPORT' data-ref="llvm::X86II::MO_DLLIMPORT" data-ref-filename="llvm..X86II..MO_DLLIMPORT">MO_DLLIMPORT</a>:</td></tr>
<tr><th id="156">156</th><td>    <i>// Handle dllimport linkage.</i></td></tr>
<tr><th id="157">157</th><td>    <a class="local col5 ref" href="#45Name" title='Name' data-ref="45Name" data-ref-filename="45Name">Name</a> <a class="ref fn" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringpLENS_9StringRefE" title='llvm::SmallString::operator+=' data-ref="_ZN4llvm11SmallStringpLENS_9StringRefE" data-ref-filename="_ZN4llvm11SmallStringpLENS_9StringRefE">+=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"__imp_"</q>;</td></tr>
<tr><th id="158">158</th><td>    <b>break</b>;</td></tr>
<tr><th id="159">159</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_COFFSTUB" title='llvm::X86II::MO_COFFSTUB' data-ref="llvm::X86II::MO_COFFSTUB" data-ref-filename="llvm..X86II..MO_COFFSTUB">MO_COFFSTUB</a>:</td></tr>
<tr><th id="160">160</th><td>    <a class="local col5 ref" href="#45Name" title='Name' data-ref="45Name" data-ref-filename="45Name">Name</a> <a class="ref fn" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringpLENS_9StringRefE" title='llvm::SmallString::operator+=' data-ref="_ZN4llvm11SmallStringpLENS_9StringRefE" data-ref-filename="_ZN4llvm11SmallStringpLENS_9StringRefE">+=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>".refptr."</q>;</td></tr>
<tr><th id="161">161</th><td>    <b>break</b>;</td></tr>
<tr><th id="162">162</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_DARWIN_NONLAZY" title='llvm::X86II::MO_DARWIN_NONLAZY' data-ref="llvm::X86II::MO_DARWIN_NONLAZY" data-ref-filename="llvm..X86II..MO_DARWIN_NONLAZY">MO_DARWIN_NONLAZY</a>:</td></tr>
<tr><th id="163">163</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE" title='llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE' data-ref="llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE" data-ref-filename="llvm..X86II..MO_DARWIN_NONLAZY_PIC_BASE">MO_DARWIN_NONLAZY_PIC_BASE</a>:</td></tr>
<tr><th id="164">164</th><td>    <a class="local col6 ref" href="#46Suffix" title='Suffix' data-ref="46Suffix" data-ref-filename="46Suffix">Suffix</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"$non_lazy_ptr"</q>;</td></tr>
<tr><th id="165">165</th><td>    <b>break</b>;</td></tr>
<tr><th id="166">166</th><td>  }</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <b>if</b> (!<a class="local col6 ref" href="#46Suffix" title='Suffix' data-ref="46Suffix" data-ref-filename="46Suffix">Suffix</a>.<a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv" data-ref-filename="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="169">169</th><td>    <a class="local col5 ref" href="#45Name" title='Name' data-ref="45Name" data-ref-filename="45Name">Name</a> <a class="ref fn" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringpLENS_9StringRefE" title='llvm::SmallString::operator+=' data-ref="_ZN4llvm11SmallStringpLENS_9StringRefE" data-ref-filename="_ZN4llvm11SmallStringpLENS_9StringRefE">+=</a> <a class="local col3 ref" href="#43DL" title='DL' data-ref="43DL" data-ref-filename="43DL">DL</a>.<a class="ref fn" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv" title='llvm::DataLayout::getPrivateGlobalPrefix' data-ref="_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv" data-ref-filename="_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv">getPrivateGlobalPrefix</a>();</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <b>if</b> (<a class="local col1 ref" href="#41MO" title='MO' data-ref="41MO" data-ref-filename="41MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>()) {</td></tr>
<tr><th id="172">172</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col7 decl" id="47GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="47GV" data-ref-filename="47GV">GV</dfn> = <a class="local col1 ref" href="#41MO" title='MO' data-ref="41MO" data-ref-filename="41MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="173">173</th><td>    <a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter" data-ref-filename="(anonymousnamespace)..X86MCInstLower..AsmPrinter">AsmPrinter</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueE" title='llvm::AsmPrinter::getNameWithPrefix' data-ref="_ZNK4llvm10AsmPrinter17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueE" data-ref-filename="_ZNK4llvm10AsmPrinter17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueE">getNameWithPrefix</a>(<span class='refarg'><a class="local col5 ref" href="#45Name" title='Name' data-ref="45Name" data-ref-filename="45Name">Name</a></span>, <a class="local col7 ref" href="#47GV" title='GV' data-ref="47GV" data-ref-filename="47GV">GV</a>);</td></tr>
<tr><th id="174">174</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#41MO" title='MO' data-ref="41MO" data-ref-filename="41MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isSymbolEv" title='llvm::MachineOperand::isSymbol' data-ref="_ZNK4llvm14MachineOperand8isSymbolEv" data-ref-filename="_ZNK4llvm14MachineOperand8isSymbolEv">isSymbol</a>()) {</td></tr>
<tr><th id="175">175</th><td>    <a class="type" href="../../../include/llvm/IR/Mangler.h.html#llvm::Mangler" title='llvm::Mangler' data-ref="llvm::Mangler" data-ref-filename="llvm..Mangler">Mangler</a>::<a class="ref fn" href="../../../include/llvm/IR/Mangler.h.html#_ZN4llvm7Mangler17getNameWithPrefixERNS_15SmallVectorImplIcEERKNS_5TwineERKNS_10DataLayoutE" title='llvm::Mangler::getNameWithPrefix' data-ref="_ZN4llvm7Mangler17getNameWithPrefixERNS_15SmallVectorImplIcEERKNS_5TwineERKNS_10DataLayoutE" data-ref-filename="_ZN4llvm7Mangler17getNameWithPrefixERNS_15SmallVectorImplIcEERKNS_5TwineERKNS_10DataLayoutE">getNameWithPrefix</a>(<span class='refarg'><a class="local col5 ref" href="#45Name" title='Name' data-ref="45Name" data-ref-filename="45Name">Name</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><a class="local col1 ref" href="#41MO" title='MO' data-ref="41MO" data-ref-filename="41MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13getSymbolNameEv" title='llvm::MachineOperand::getSymbolName' data-ref="_ZNK4llvm14MachineOperand13getSymbolNameEv" data-ref-filename="_ZNK4llvm14MachineOperand13getSymbolNameEv">getSymbolName</a>(), <a class="local col3 ref" href="#43DL" title='DL' data-ref="43DL" data-ref-filename="43DL">DL</a>);</td></tr>
<tr><th id="176">176</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#41MO" title='MO' data-ref="41MO" data-ref-filename="41MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>()) {</td></tr>
<tr><th id="177">177</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Suffix.empty());</td></tr>
<tr><th id="178">178</th><td>    <a class="local col4 ref" href="#44Sym" title='Sym' data-ref="44Sym" data-ref-filename="44Sym">Sym</a> = <a class="local col1 ref" href="#41MO" title='MO' data-ref="41MO" data-ref-filename="41MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getSymbolEv" title='llvm::MachineBasicBlock::getSymbol' data-ref="_ZNK4llvm17MachineBasicBlock9getSymbolEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getSymbolEv">getSymbol</a>();</td></tr>
<tr><th id="179">179</th><td>  }</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <a class="local col5 ref" href="#45Name" title='Name' data-ref="45Name" data-ref-filename="45Name">Name</a> <a class="ref fn" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringpLENS_9StringRefE" title='llvm::SmallString::operator+=' data-ref="_ZN4llvm11SmallStringpLENS_9StringRefE" data-ref-filename="_ZN4llvm11SmallStringpLENS_9StringRefE">+=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#46Suffix" title='Suffix' data-ref="46Suffix" data-ref-filename="46Suffix">Suffix</a>;</td></tr>
<tr><th id="182">182</th><td>  <b>if</b> (!<a class="local col4 ref" href="#44Sym" title='Sym' data-ref="44Sym" data-ref-filename="44Sym">Sym</a>)</td></tr>
<tr><th id="183">183</th><td>    <a class="local col4 ref" href="#44Sym" title='Sym' data-ref="44Sym" data-ref-filename="44Sym">Sym</a> = <a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx" data-ref-filename="(anonymousnamespace)..X86MCInstLower..Ctx">Ctx</a>.<a class="ref fn" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" title='llvm::MCContext::getOrCreateSymbol' data-ref="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" data-ref-filename="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE">getOrCreateSymbol</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE" data-ref-filename="_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE"></a><a class="local col5 ref" href="#45Name" title='Name' data-ref="45Name" data-ref-filename="45Name">Name</a>);</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <i>// If the target flags on the operand changes the name of the symbol, do that</i></td></tr>
<tr><th id="186">186</th><td><i>  // before we return the symbol.</i></td></tr>
<tr><th id="187">187</th><td>  <b>switch</b> (<a class="local col1 ref" href="#41MO" title='MO' data-ref="41MO" data-ref-filename="41MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>()) {</td></tr>
<tr><th id="188">188</th><td>  <b>default</b>:</td></tr>
<tr><th id="189">189</th><td>    <b>break</b>;</td></tr>
<tr><th id="190">190</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_COFFSTUB" title='llvm::X86II::MO_COFFSTUB' data-ref="llvm::X86II::MO_COFFSTUB" data-ref-filename="llvm..X86II..MO_COFFSTUB">MO_COFFSTUB</a>: {</td></tr>
<tr><th id="191">191</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfoImpls.h.html#llvm::MachineModuleInfoCOFF" title='llvm::MachineModuleInfoCOFF' data-ref="llvm::MachineModuleInfoCOFF" data-ref-filename="llvm..MachineModuleInfoCOFF">MachineModuleInfoCOFF</a> &amp;<dfn class="local col8 decl" id="48MMICOFF" title='MMICOFF' data-type='llvm::MachineModuleInfoCOFF &amp;' data-ref="48MMICOFF" data-ref-filename="48MMICOFF">MMICOFF</dfn> =</td></tr>
<tr><th id="192">192</th><td>        <a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::MF" title='(anonymous namespace)::X86MCInstLower::MF' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::MF" data-ref-filename="(anonymousnamespace)..X86MCInstLower..MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6getMMIEv" title='llvm::MachineFunction::getMMI' data-ref="_ZNK4llvm15MachineFunction6getMMIEv" data-ref-filename="_ZNK4llvm15MachineFunction6getMMIEv">getMMI</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#_ZN4llvm17MachineModuleInfo14getObjFileInfoEv" title='llvm::MachineModuleInfo::getObjFileInfo' data-ref="_ZN4llvm17MachineModuleInfo14getObjFileInfoEv" data-ref-filename="_ZN4llvm17MachineModuleInfo14getObjFileInfoEv">getObjFileInfo</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfoImpls.h.html#llvm::MachineModuleInfoCOFF" title='llvm::MachineModuleInfoCOFF' data-ref="llvm::MachineModuleInfoCOFF" data-ref-filename="llvm..MachineModuleInfoCOFF">MachineModuleInfoCOFF</a>&gt;();</td></tr>
<tr><th id="193">193</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#llvm::MachineModuleInfoImpl" title='llvm::MachineModuleInfoImpl' data-ref="llvm::MachineModuleInfoImpl" data-ref-filename="llvm..MachineModuleInfoImpl">MachineModuleInfoImpl</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#llvm::MachineModuleInfoImpl::StubValueTy" title='llvm::MachineModuleInfoImpl::StubValueTy' data-type='PointerIntPair&lt;llvm::MCSymbol *, 1, bool&gt;' data-ref="llvm::MachineModuleInfoImpl::StubValueTy" data-ref-filename="llvm..MachineModuleInfoImpl..StubValueTy">StubValueTy</a> &amp;<dfn class="local col9 decl" id="49StubSym" title='StubSym' data-type='MachineModuleInfoImpl::StubValueTy &amp;' data-ref="49StubSym" data-ref-filename="49StubSym">StubSym</dfn> = <a class="local col8 ref" href="#48MMICOFF" title='MMICOFF' data-ref="48MMICOFF" data-ref-filename="48MMICOFF">MMICOFF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineModuleInfoImpls.h.html#_ZN4llvm21MachineModuleInfoCOFF14getGVStubEntryEPNS_8MCSymbolE" title='llvm::MachineModuleInfoCOFF::getGVStubEntry' data-ref="_ZN4llvm21MachineModuleInfoCOFF14getGVStubEntryEPNS_8MCSymbolE" data-ref-filename="_ZN4llvm21MachineModuleInfoCOFF14getGVStubEntryEPNS_8MCSymbolE">getGVStubEntry</a>(<a class="local col4 ref" href="#44Sym" title='Sym' data-ref="44Sym" data-ref-filename="44Sym">Sym</a>);</td></tr>
<tr><th id="194">194</th><td>    <b>if</b> (!<a class="local col9 ref" href="#49StubSym" title='StubSym' data-ref="49StubSym" data-ref-filename="49StubSym">StubSym</a>.<a class="ref fn" href="../../../include/llvm/ADT/PointerIntPair.h.html#_ZNK4llvm14PointerIntPair10getPointerEv" title='llvm::PointerIntPair::getPointer' data-ref="_ZNK4llvm14PointerIntPair10getPointerEv" data-ref-filename="_ZNK4llvm14PointerIntPair10getPointerEv">getPointer</a>()) {</td></tr>
<tr><th id="195">195</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO.isGlobal() &amp;&amp; <q>"Extern symbol not handled yet"</q>);</td></tr>
<tr><th id="196">196</th><td>      <a class="local col9 ref" href="#49StubSym" title='StubSym' data-ref="49StubSym" data-ref-filename="49StubSym">StubSym</a> <a class="ref fn" href="../../../include/llvm/ADT/PointerIntPair.h.html#45" title='llvm::PointerIntPair&lt;llvm::MCSymbol *, 1, bool, llvm::PointerLikeTypeTraits&lt;llvm::MCSymbol *&gt;, llvm::PointerIntPairInfo&lt;llvm::MCSymbol *, 1, llvm::PointerLikeTypeTraits&lt;llvm::MCSymbol *&gt; &gt; &gt;::operator=' data-ref="_ZN4llvm14PointerIntPairIPNS_8MCSymbolELj1EbNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEEaSEOS7_" data-ref-filename="_ZN4llvm14PointerIntPairIPNS_8MCSymbolELj1EbNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEEaSEOS7_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#llvm::MachineModuleInfoImpl" title='llvm::MachineModuleInfoImpl' data-ref="llvm::MachineModuleInfoImpl" data-ref-filename="llvm..MachineModuleInfoImpl">MachineModuleInfoImpl</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#llvm::MachineModuleInfoImpl::StubValueTy" title='llvm::MachineModuleInfoImpl::StubValueTy' data-type='PointerIntPair&lt;llvm::MCSymbol *, 1, bool&gt;' data-ref="llvm::MachineModuleInfoImpl::StubValueTy" data-ref-filename="llvm..MachineModuleInfoImpl..StubValueTy">StubValueTy</a><a class="ref fn" href="../../../include/llvm/ADT/PointerIntPair.h.html#_ZN4llvm14PointerIntPairC1ET_T1_" title='llvm::PointerIntPair::PointerIntPair&lt;PointerTy, IntBits, IntType, PtrTraits, Info&gt;' data-ref="_ZN4llvm14PointerIntPairC1ET_T1_" data-ref-filename="_ZN4llvm14PointerIntPairC1ET_T1_">(</a></td></tr>
<tr><th id="197">197</th><td>          <a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter" data-ref-filename="(anonymousnamespace)..X86MCInstLower..AsmPrinter">AsmPrinter</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter9getSymbolEPKNS_11GlobalValueE" title='llvm::AsmPrinter::getSymbol' data-ref="_ZNK4llvm10AsmPrinter9getSymbolEPKNS_11GlobalValueE" data-ref-filename="_ZNK4llvm10AsmPrinter9getSymbolEPKNS_11GlobalValueE">getSymbol</a>(<a class="local col1 ref" href="#41MO" title='MO' data-ref="41MO" data-ref-filename="41MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>()), <b>true</b>);</td></tr>
<tr><th id="198">198</th><td>    }</td></tr>
<tr><th id="199">199</th><td>    <b>break</b>;</td></tr>
<tr><th id="200">200</th><td>  }</td></tr>
<tr><th id="201">201</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_DARWIN_NONLAZY" title='llvm::X86II::MO_DARWIN_NONLAZY' data-ref="llvm::X86II::MO_DARWIN_NONLAZY" data-ref-filename="llvm..X86II..MO_DARWIN_NONLAZY">MO_DARWIN_NONLAZY</a>:</td></tr>
<tr><th id="202">202</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE" title='llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE' data-ref="llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE" data-ref-filename="llvm..X86II..MO_DARWIN_NONLAZY_PIC_BASE">MO_DARWIN_NONLAZY_PIC_BASE</a>: {</td></tr>
<tr><th id="203">203</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#llvm::MachineModuleInfoImpl" title='llvm::MachineModuleInfoImpl' data-ref="llvm::MachineModuleInfoImpl" data-ref-filename="llvm..MachineModuleInfoImpl">MachineModuleInfoImpl</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#llvm::MachineModuleInfoImpl::StubValueTy" title='llvm::MachineModuleInfoImpl::StubValueTy' data-type='PointerIntPair&lt;llvm::MCSymbol *, 1, bool&gt;' data-ref="llvm::MachineModuleInfoImpl::StubValueTy" data-ref-filename="llvm..MachineModuleInfoImpl..StubValueTy">StubValueTy</a> &amp;<dfn class="local col0 decl" id="50StubSym" title='StubSym' data-type='MachineModuleInfoImpl::StubValueTy &amp;' data-ref="50StubSym" data-ref-filename="50StubSym">StubSym</dfn> =</td></tr>
<tr><th id="204">204</th><td>        <a class="tu member fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower11getMachOMMIEv" title='(anonymous namespace)::X86MCInstLower::getMachOMMI' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower11getMachOMMIEv" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower11getMachOMMIEv">getMachOMMI</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineModuleInfoImpls.h.html#_ZN4llvm22MachineModuleInfoMachO14getGVStubEntryEPNS_8MCSymbolE" title='llvm::MachineModuleInfoMachO::getGVStubEntry' data-ref="_ZN4llvm22MachineModuleInfoMachO14getGVStubEntryEPNS_8MCSymbolE" data-ref-filename="_ZN4llvm22MachineModuleInfoMachO14getGVStubEntryEPNS_8MCSymbolE">getGVStubEntry</a>(<a class="local col4 ref" href="#44Sym" title='Sym' data-ref="44Sym" data-ref-filename="44Sym">Sym</a>);</td></tr>
<tr><th id="205">205</th><td>    <b>if</b> (!<a class="local col0 ref" href="#50StubSym" title='StubSym' data-ref="50StubSym" data-ref-filename="50StubSym">StubSym</a>.<a class="ref fn" href="../../../include/llvm/ADT/PointerIntPair.h.html#_ZNK4llvm14PointerIntPair10getPointerEv" title='llvm::PointerIntPair::getPointer' data-ref="_ZNK4llvm14PointerIntPair10getPointerEv" data-ref-filename="_ZNK4llvm14PointerIntPair10getPointerEv">getPointer</a>()) {</td></tr>
<tr><th id="206">206</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO.isGlobal() &amp;&amp; <q>"Extern symbol not handled yet"</q>);</td></tr>
<tr><th id="207">207</th><td>      <a class="local col0 ref" href="#50StubSym" title='StubSym' data-ref="50StubSym" data-ref-filename="50StubSym">StubSym</a> <a class="ref fn" href="../../../include/llvm/ADT/PointerIntPair.h.html#45" title='llvm::PointerIntPair&lt;llvm::MCSymbol *, 1, bool, llvm::PointerLikeTypeTraits&lt;llvm::MCSymbol *&gt;, llvm::PointerIntPairInfo&lt;llvm::MCSymbol *, 1, llvm::PointerLikeTypeTraits&lt;llvm::MCSymbol *&gt; &gt; &gt;::operator=' data-ref="_ZN4llvm14PointerIntPairIPNS_8MCSymbolELj1EbNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEEaSEOS7_" data-ref-filename="_ZN4llvm14PointerIntPairIPNS_8MCSymbolELj1EbNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEEaSEOS7_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#llvm::MachineModuleInfoImpl" title='llvm::MachineModuleInfoImpl' data-ref="llvm::MachineModuleInfoImpl" data-ref-filename="llvm..MachineModuleInfoImpl">MachineModuleInfoImpl</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#llvm::MachineModuleInfoImpl::StubValueTy" title='llvm::MachineModuleInfoImpl::StubValueTy' data-type='PointerIntPair&lt;llvm::MCSymbol *, 1, bool&gt;' data-ref="llvm::MachineModuleInfoImpl::StubValueTy" data-ref-filename="llvm..MachineModuleInfoImpl..StubValueTy">StubValueTy</a><a class="ref fn" href="../../../include/llvm/ADT/PointerIntPair.h.html#_ZN4llvm14PointerIntPairC1ET_T1_" title='llvm::PointerIntPair::PointerIntPair&lt;PointerTy, IntBits, IntType, PtrTraits, Info&gt;' data-ref="_ZN4llvm14PointerIntPairC1ET_T1_" data-ref-filename="_ZN4llvm14PointerIntPairC1ET_T1_">(</a></td></tr>
<tr><th id="208">208</th><td>          <a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter" data-ref-filename="(anonymousnamespace)..X86MCInstLower..AsmPrinter">AsmPrinter</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter9getSymbolEPKNS_11GlobalValueE" title='llvm::AsmPrinter::getSymbol' data-ref="_ZNK4llvm10AsmPrinter9getSymbolEPKNS_11GlobalValueE" data-ref-filename="_ZNK4llvm10AsmPrinter9getSymbolEPKNS_11GlobalValueE">getSymbol</a>(<a class="local col1 ref" href="#41MO" title='MO' data-ref="41MO" data-ref-filename="41MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>()),</td></tr>
<tr><th id="209">209</th><td>          !<a class="local col1 ref" href="#41MO" title='MO' data-ref="41MO" data-ref-filename="41MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue18hasInternalLinkageEv" title='llvm::GlobalValue::hasInternalLinkage' data-ref="_ZNK4llvm11GlobalValue18hasInternalLinkageEv" data-ref-filename="_ZNK4llvm11GlobalValue18hasInternalLinkageEv">hasInternalLinkage</a>());</td></tr>
<tr><th id="210">210</th><td>    }</td></tr>
<tr><th id="211">211</th><td>    <b>break</b>;</td></tr>
<tr><th id="212">212</th><td>  }</td></tr>
<tr><th id="213">213</th><td>  }</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <b>return</b> <a class="local col4 ref" href="#44Sym" title='Sym' data-ref="44Sym" data-ref-filename="44Sym">Sym</a>;</td></tr>
<tr><th id="216">216</th><td>}</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower" data-ref-filename="(anonymousnamespace)..X86MCInstLower">X86MCInstLower</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" title='(anonymous namespace)::X86MCInstLower::LowerSymbolOperand' data-type='llvm::MCOperand (anonymous namespace)::X86MCInstLower::LowerSymbolOperand(const llvm::MachineOperand &amp; MO, llvm::MCSymbol * Sym) const' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE">LowerSymbolOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="51MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="51MO" data-ref-filename="51MO">MO</dfn>,</td></tr>
<tr><th id="219">219</th><td>                                             <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol" data-ref-filename="llvm..MCSymbol">MCSymbol</a> *<dfn class="local col2 decl" id="52Sym" title='Sym' data-type='llvm::MCSymbol *' data-ref="52Sym" data-ref-filename="52Sym">Sym</dfn>) <em>const</em> {</td></tr>
<tr><th id="220">220</th><td>  <i>// FIXME: We would like an efficient form for this, so we don't have to do a</i></td></tr>
<tr><th id="221">221</th><td><i>  // lot of extra uniquing.</i></td></tr>
<tr><th id="222">222</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr" data-ref-filename="llvm..MCExpr">MCExpr</a> *<dfn class="local col3 decl" id="53Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="53Expr" data-ref-filename="53Expr">Expr</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="223">223</th><td>  <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind" title='llvm::MCSymbolRefExpr::VariantKind' data-ref="llvm::MCSymbolRefExpr::VariantKind" data-ref-filename="llvm..MCSymbolRefExpr..VariantKind">VariantKind</a> <dfn class="local col4 decl" id="54RefKind" title='RefKind' data-type='MCSymbolRefExpr::VariantKind' data-ref="54RefKind" data-ref-filename="54RefKind">RefKind</dfn> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_None" title='llvm::MCSymbolRefExpr::VK_None' data-ref="llvm::MCSymbolRefExpr::VK_None" data-ref-filename="llvm..MCSymbolRefExpr..VK_None">VK_None</a>;</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <b>switch</b> (<a class="local col1 ref" href="#51MO" title='MO' data-ref="51MO" data-ref-filename="51MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>()) {</td></tr>
<tr><th id="226">226</th><td>  <b>default</b>:</td></tr>
<tr><th id="227">227</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown target flag on GV operand"</q>);</td></tr>
<tr><th id="228">228</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_NO_FLAG" title='llvm::X86II::MO_NO_FLAG' data-ref="llvm::X86II::MO_NO_FLAG" data-ref-filename="llvm..X86II..MO_NO_FLAG">MO_NO_FLAG</a>: <i>// No flag.</i></td></tr>
<tr><th id="229">229</th><td>  <i>// These affect the name of the symbol, not any suffix.</i></td></tr>
<tr><th id="230">230</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_DARWIN_NONLAZY" title='llvm::X86II::MO_DARWIN_NONLAZY' data-ref="llvm::X86II::MO_DARWIN_NONLAZY" data-ref-filename="llvm..X86II..MO_DARWIN_NONLAZY">MO_DARWIN_NONLAZY</a>:</td></tr>
<tr><th id="231">231</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_DLLIMPORT" title='llvm::X86II::MO_DLLIMPORT' data-ref="llvm::X86II::MO_DLLIMPORT" data-ref-filename="llvm..X86II..MO_DLLIMPORT">MO_DLLIMPORT</a>:</td></tr>
<tr><th id="232">232</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_COFFSTUB" title='llvm::X86II::MO_COFFSTUB' data-ref="llvm::X86II::MO_COFFSTUB" data-ref-filename="llvm..X86II..MO_COFFSTUB">MO_COFFSTUB</a>:</td></tr>
<tr><th id="233">233</th><td>    <b>break</b>;</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_TLVP" title='llvm::X86II::MO_TLVP' data-ref="llvm::X86II::MO_TLVP" data-ref-filename="llvm..X86II..MO_TLVP">MO_TLVP</a>:</td></tr>
<tr><th id="236">236</th><td>    <a class="local col4 ref" href="#54RefKind" title='RefKind' data-ref="54RefKind" data-ref-filename="54RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_TLVP" title='llvm::MCSymbolRefExpr::VK_TLVP' data-ref="llvm::MCSymbolRefExpr::VK_TLVP" data-ref-filename="llvm..MCSymbolRefExpr..VK_TLVP">VK_TLVP</a>;</td></tr>
<tr><th id="237">237</th><td>    <b>break</b>;</td></tr>
<tr><th id="238">238</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_TLVP_PIC_BASE" title='llvm::X86II::MO_TLVP_PIC_BASE' data-ref="llvm::X86II::MO_TLVP_PIC_BASE" data-ref-filename="llvm..X86II..MO_TLVP_PIC_BASE">MO_TLVP_PIC_BASE</a>:</td></tr>
<tr><th id="239">239</th><td>    <a class="local col3 ref" href="#53Expr" title='Expr' data-ref="53Expr" data-ref-filename="53Expr">Expr</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" data-ref-filename="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE">create</a>(<a class="local col2 ref" href="#52Sym" title='Sym' data-ref="52Sym" data-ref-filename="52Sym">Sym</a>, <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_TLVP" title='llvm::MCSymbolRefExpr::VK_TLVP' data-ref="llvm::MCSymbolRefExpr::VK_TLVP" data-ref-filename="llvm..MCSymbolRefExpr..VK_TLVP">VK_TLVP</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx" data-ref-filename="(anonymousnamespace)..X86MCInstLower..Ctx">Ctx</a></span>);</td></tr>
<tr><th id="240">240</th><td>    <i>// Subtract the pic base.</i></td></tr>
<tr><th id="241">241</th><td>    <a class="local col3 ref" href="#53Expr" title='Expr' data-ref="53Expr" data-ref-filename="53Expr">Expr</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr" data-ref-filename="llvm..MCBinaryExpr">MCBinaryExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createSub' data-ref="_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE" data-ref-filename="_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE">createSub</a>(</td></tr>
<tr><th id="242">242</th><td>        <a class="local col3 ref" href="#53Expr" title='Expr' data-ref="53Expr" data-ref-filename="53Expr">Expr</a>, <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" data-ref-filename="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::MF" title='(anonymous namespace)::X86MCInstLower::MF' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::MF" data-ref-filename="(anonymousnamespace)..X86MCInstLower..MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction16getPICBaseSymbolEv" title='llvm::MachineFunction::getPICBaseSymbol' data-ref="_ZNK4llvm15MachineFunction16getPICBaseSymbolEv" data-ref-filename="_ZNK4llvm15MachineFunction16getPICBaseSymbolEv">getPICBaseSymbol</a>(), <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx" data-ref-filename="(anonymousnamespace)..X86MCInstLower..Ctx">Ctx</a></span>), <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx" data-ref-filename="(anonymousnamespace)..X86MCInstLower..Ctx">Ctx</a></span>);</td></tr>
<tr><th id="243">243</th><td>    <b>break</b>;</td></tr>
<tr><th id="244">244</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_SECREL" title='llvm::X86II::MO_SECREL' data-ref="llvm::X86II::MO_SECREL" data-ref-filename="llvm..X86II..MO_SECREL">MO_SECREL</a>:</td></tr>
<tr><th id="245">245</th><td>    <a class="local col4 ref" href="#54RefKind" title='RefKind' data-ref="54RefKind" data-ref-filename="54RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_SECREL" title='llvm::MCSymbolRefExpr::VK_SECREL' data-ref="llvm::MCSymbolRefExpr::VK_SECREL" data-ref-filename="llvm..MCSymbolRefExpr..VK_SECREL">VK_SECREL</a>;</td></tr>
<tr><th id="246">246</th><td>    <b>break</b>;</td></tr>
<tr><th id="247">247</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_TLSGD" title='llvm::X86II::MO_TLSGD' data-ref="llvm::X86II::MO_TLSGD" data-ref-filename="llvm..X86II..MO_TLSGD">MO_TLSGD</a>:</td></tr>
<tr><th id="248">248</th><td>    <a class="local col4 ref" href="#54RefKind" title='RefKind' data-ref="54RefKind" data-ref-filename="54RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_TLSGD" title='llvm::MCSymbolRefExpr::VK_TLSGD' data-ref="llvm::MCSymbolRefExpr::VK_TLSGD" data-ref-filename="llvm..MCSymbolRefExpr..VK_TLSGD">VK_TLSGD</a>;</td></tr>
<tr><th id="249">249</th><td>    <b>break</b>;</td></tr>
<tr><th id="250">250</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_TLSLD" title='llvm::X86II::MO_TLSLD' data-ref="llvm::X86II::MO_TLSLD" data-ref-filename="llvm..X86II..MO_TLSLD">MO_TLSLD</a>:</td></tr>
<tr><th id="251">251</th><td>    <a class="local col4 ref" href="#54RefKind" title='RefKind' data-ref="54RefKind" data-ref-filename="54RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_TLSLD" title='llvm::MCSymbolRefExpr::VK_TLSLD' data-ref="llvm::MCSymbolRefExpr::VK_TLSLD" data-ref-filename="llvm..MCSymbolRefExpr..VK_TLSLD">VK_TLSLD</a>;</td></tr>
<tr><th id="252">252</th><td>    <b>break</b>;</td></tr>
<tr><th id="253">253</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_TLSLDM" title='llvm::X86II::MO_TLSLDM' data-ref="llvm::X86II::MO_TLSLDM" data-ref-filename="llvm..X86II..MO_TLSLDM">MO_TLSLDM</a>:</td></tr>
<tr><th id="254">254</th><td>    <a class="local col4 ref" href="#54RefKind" title='RefKind' data-ref="54RefKind" data-ref-filename="54RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_TLSLDM" title='llvm::MCSymbolRefExpr::VK_TLSLDM' data-ref="llvm::MCSymbolRefExpr::VK_TLSLDM" data-ref-filename="llvm..MCSymbolRefExpr..VK_TLSLDM">VK_TLSLDM</a>;</td></tr>
<tr><th id="255">255</th><td>    <b>break</b>;</td></tr>
<tr><th id="256">256</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_GOTTPOFF" title='llvm::X86II::MO_GOTTPOFF' data-ref="llvm::X86II::MO_GOTTPOFF" data-ref-filename="llvm..X86II..MO_GOTTPOFF">MO_GOTTPOFF</a>:</td></tr>
<tr><th id="257">257</th><td>    <a class="local col4 ref" href="#54RefKind" title='RefKind' data-ref="54RefKind" data-ref-filename="54RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_GOTTPOFF" title='llvm::MCSymbolRefExpr::VK_GOTTPOFF' data-ref="llvm::MCSymbolRefExpr::VK_GOTTPOFF" data-ref-filename="llvm..MCSymbolRefExpr..VK_GOTTPOFF">VK_GOTTPOFF</a>;</td></tr>
<tr><th id="258">258</th><td>    <b>break</b>;</td></tr>
<tr><th id="259">259</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_INDNTPOFF" title='llvm::X86II::MO_INDNTPOFF' data-ref="llvm::X86II::MO_INDNTPOFF" data-ref-filename="llvm..X86II..MO_INDNTPOFF">MO_INDNTPOFF</a>:</td></tr>
<tr><th id="260">260</th><td>    <a class="local col4 ref" href="#54RefKind" title='RefKind' data-ref="54RefKind" data-ref-filename="54RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_INDNTPOFF" title='llvm::MCSymbolRefExpr::VK_INDNTPOFF' data-ref="llvm::MCSymbolRefExpr::VK_INDNTPOFF" data-ref-filename="llvm..MCSymbolRefExpr..VK_INDNTPOFF">VK_INDNTPOFF</a>;</td></tr>
<tr><th id="261">261</th><td>    <b>break</b>;</td></tr>
<tr><th id="262">262</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_TPOFF" title='llvm::X86II::MO_TPOFF' data-ref="llvm::X86II::MO_TPOFF" data-ref-filename="llvm..X86II..MO_TPOFF">MO_TPOFF</a>:</td></tr>
<tr><th id="263">263</th><td>    <a class="local col4 ref" href="#54RefKind" title='RefKind' data-ref="54RefKind" data-ref-filename="54RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_TPOFF" title='llvm::MCSymbolRefExpr::VK_TPOFF' data-ref="llvm::MCSymbolRefExpr::VK_TPOFF" data-ref-filename="llvm..MCSymbolRefExpr..VK_TPOFF">VK_TPOFF</a>;</td></tr>
<tr><th id="264">264</th><td>    <b>break</b>;</td></tr>
<tr><th id="265">265</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_DTPOFF" title='llvm::X86II::MO_DTPOFF' data-ref="llvm::X86II::MO_DTPOFF" data-ref-filename="llvm..X86II..MO_DTPOFF">MO_DTPOFF</a>:</td></tr>
<tr><th id="266">266</th><td>    <a class="local col4 ref" href="#54RefKind" title='RefKind' data-ref="54RefKind" data-ref-filename="54RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_DTPOFF" title='llvm::MCSymbolRefExpr::VK_DTPOFF' data-ref="llvm::MCSymbolRefExpr::VK_DTPOFF" data-ref-filename="llvm..MCSymbolRefExpr..VK_DTPOFF">VK_DTPOFF</a>;</td></tr>
<tr><th id="267">267</th><td>    <b>break</b>;</td></tr>
<tr><th id="268">268</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_NTPOFF" title='llvm::X86II::MO_NTPOFF' data-ref="llvm::X86II::MO_NTPOFF" data-ref-filename="llvm..X86II..MO_NTPOFF">MO_NTPOFF</a>:</td></tr>
<tr><th id="269">269</th><td>    <a class="local col4 ref" href="#54RefKind" title='RefKind' data-ref="54RefKind" data-ref-filename="54RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_NTPOFF" title='llvm::MCSymbolRefExpr::VK_NTPOFF' data-ref="llvm::MCSymbolRefExpr::VK_NTPOFF" data-ref-filename="llvm..MCSymbolRefExpr..VK_NTPOFF">VK_NTPOFF</a>;</td></tr>
<tr><th id="270">270</th><td>    <b>break</b>;</td></tr>
<tr><th id="271">271</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_GOTNTPOFF" title='llvm::X86II::MO_GOTNTPOFF' data-ref="llvm::X86II::MO_GOTNTPOFF" data-ref-filename="llvm..X86II..MO_GOTNTPOFF">MO_GOTNTPOFF</a>:</td></tr>
<tr><th id="272">272</th><td>    <a class="local col4 ref" href="#54RefKind" title='RefKind' data-ref="54RefKind" data-ref-filename="54RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_GOTNTPOFF" title='llvm::MCSymbolRefExpr::VK_GOTNTPOFF' data-ref="llvm::MCSymbolRefExpr::VK_GOTNTPOFF" data-ref-filename="llvm..MCSymbolRefExpr..VK_GOTNTPOFF">VK_GOTNTPOFF</a>;</td></tr>
<tr><th id="273">273</th><td>    <b>break</b>;</td></tr>
<tr><th id="274">274</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_GOTPCREL" title='llvm::X86II::MO_GOTPCREL' data-ref="llvm::X86II::MO_GOTPCREL" data-ref-filename="llvm..X86II..MO_GOTPCREL">MO_GOTPCREL</a>:</td></tr>
<tr><th id="275">275</th><td>    <a class="local col4 ref" href="#54RefKind" title='RefKind' data-ref="54RefKind" data-ref-filename="54RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_GOTPCREL" title='llvm::MCSymbolRefExpr::VK_GOTPCREL' data-ref="llvm::MCSymbolRefExpr::VK_GOTPCREL" data-ref-filename="llvm..MCSymbolRefExpr..VK_GOTPCREL">VK_GOTPCREL</a>;</td></tr>
<tr><th id="276">276</th><td>    <b>break</b>;</td></tr>
<tr><th id="277">277</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_GOT" title='llvm::X86II::MO_GOT' data-ref="llvm::X86II::MO_GOT" data-ref-filename="llvm..X86II..MO_GOT">MO_GOT</a>:</td></tr>
<tr><th id="278">278</th><td>    <a class="local col4 ref" href="#54RefKind" title='RefKind' data-ref="54RefKind" data-ref-filename="54RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_GOT" title='llvm::MCSymbolRefExpr::VK_GOT' data-ref="llvm::MCSymbolRefExpr::VK_GOT" data-ref-filename="llvm..MCSymbolRefExpr..VK_GOT">VK_GOT</a>;</td></tr>
<tr><th id="279">279</th><td>    <b>break</b>;</td></tr>
<tr><th id="280">280</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_GOTOFF" title='llvm::X86II::MO_GOTOFF' data-ref="llvm::X86II::MO_GOTOFF" data-ref-filename="llvm..X86II..MO_GOTOFF">MO_GOTOFF</a>:</td></tr>
<tr><th id="281">281</th><td>    <a class="local col4 ref" href="#54RefKind" title='RefKind' data-ref="54RefKind" data-ref-filename="54RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_GOTOFF" title='llvm::MCSymbolRefExpr::VK_GOTOFF' data-ref="llvm::MCSymbolRefExpr::VK_GOTOFF" data-ref-filename="llvm..MCSymbolRefExpr..VK_GOTOFF">VK_GOTOFF</a>;</td></tr>
<tr><th id="282">282</th><td>    <b>break</b>;</td></tr>
<tr><th id="283">283</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_PLT" title='llvm::X86II::MO_PLT' data-ref="llvm::X86II::MO_PLT" data-ref-filename="llvm..X86II..MO_PLT">MO_PLT</a>:</td></tr>
<tr><th id="284">284</th><td>    <a class="local col4 ref" href="#54RefKind" title='RefKind' data-ref="54RefKind" data-ref-filename="54RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_PLT" title='llvm::MCSymbolRefExpr::VK_PLT' data-ref="llvm::MCSymbolRefExpr::VK_PLT" data-ref-filename="llvm..MCSymbolRefExpr..VK_PLT">VK_PLT</a>;</td></tr>
<tr><th id="285">285</th><td>    <b>break</b>;</td></tr>
<tr><th id="286">286</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_ABS8" title='llvm::X86II::MO_ABS8' data-ref="llvm::X86II::MO_ABS8" data-ref-filename="llvm..X86II..MO_ABS8">MO_ABS8</a>:</td></tr>
<tr><th id="287">287</th><td>    <a class="local col4 ref" href="#54RefKind" title='RefKind' data-ref="54RefKind" data-ref-filename="54RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_X86_ABS8" title='llvm::MCSymbolRefExpr::VK_X86_ABS8' data-ref="llvm::MCSymbolRefExpr::VK_X86_ABS8" data-ref-filename="llvm..MCSymbolRefExpr..VK_X86_ABS8">VK_X86_ABS8</a>;</td></tr>
<tr><th id="288">288</th><td>    <b>break</b>;</td></tr>
<tr><th id="289">289</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_PIC_BASE_OFFSET" title='llvm::X86II::MO_PIC_BASE_OFFSET' data-ref="llvm::X86II::MO_PIC_BASE_OFFSET" data-ref-filename="llvm..X86II..MO_PIC_BASE_OFFSET">MO_PIC_BASE_OFFSET</a>:</td></tr>
<tr><th id="290">290</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE" title='llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE' data-ref="llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE" data-ref-filename="llvm..X86II..MO_DARWIN_NONLAZY_PIC_BASE">MO_DARWIN_NONLAZY_PIC_BASE</a>:</td></tr>
<tr><th id="291">291</th><td>    <a class="local col3 ref" href="#53Expr" title='Expr' data-ref="53Expr" data-ref-filename="53Expr">Expr</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" data-ref-filename="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="local col2 ref" href="#52Sym" title='Sym' data-ref="52Sym" data-ref-filename="52Sym">Sym</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx" data-ref-filename="(anonymousnamespace)..X86MCInstLower..Ctx">Ctx</a></span>);</td></tr>
<tr><th id="292">292</th><td>    <i>// Subtract the pic base.</i></td></tr>
<tr><th id="293">293</th><td>    <a class="local col3 ref" href="#53Expr" title='Expr' data-ref="53Expr" data-ref-filename="53Expr">Expr</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr" data-ref-filename="llvm..MCBinaryExpr">MCBinaryExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createSub' data-ref="_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE" data-ref-filename="_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE">createSub</a>(</td></tr>
<tr><th id="294">294</th><td>        <a class="local col3 ref" href="#53Expr" title='Expr' data-ref="53Expr" data-ref-filename="53Expr">Expr</a>, <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" data-ref-filename="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::MF" title='(anonymous namespace)::X86MCInstLower::MF' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::MF" data-ref-filename="(anonymousnamespace)..X86MCInstLower..MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction16getPICBaseSymbolEv" title='llvm::MachineFunction::getPICBaseSymbol' data-ref="_ZNK4llvm15MachineFunction16getPICBaseSymbolEv" data-ref-filename="_ZNK4llvm15MachineFunction16getPICBaseSymbolEv">getPICBaseSymbol</a>(), <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx" data-ref-filename="(anonymousnamespace)..X86MCInstLower..Ctx">Ctx</a></span>), <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx" data-ref-filename="(anonymousnamespace)..X86MCInstLower..Ctx">Ctx</a></span>);</td></tr>
<tr><th id="295">295</th><td>    <b>if</b> (<a class="local col1 ref" href="#51MO" title='MO' data-ref="51MO" data-ref-filename="51MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>()) {</td></tr>
<tr><th id="296">296</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MAI.doesSetDirectiveSuppressReloc());</td></tr>
<tr><th id="297">297</th><td>      <i>// If .set directive is supported, use it to reduce the number of</i></td></tr>
<tr><th id="298">298</th><td><i>      // relocations the assembler will generate for differences between</i></td></tr>
<tr><th id="299">299</th><td><i>      // local labels. This is only safe when the symbols are in the same</i></td></tr>
<tr><th id="300">300</th><td><i>      // section so we are restricting it to jumptable references.</i></td></tr>
<tr><th id="301">301</th><td>      <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol" data-ref-filename="llvm..MCSymbol">MCSymbol</a> *<dfn class="local col5 decl" id="55Label" title='Label' data-type='llvm::MCSymbol *' data-ref="55Label" data-ref-filename="55Label">Label</dfn> = <a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx" data-ref-filename="(anonymousnamespace)..X86MCInstLower..Ctx">Ctx</a>.<a class="ref fn" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolEv" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolEv" data-ref-filename="_ZN4llvm9MCContext16createTempSymbolEv">createTempSymbol</a>();</td></tr>
<tr><th id="302">302</th><td>      <a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter" data-ref-filename="(anonymousnamespace)..X86MCInstLower..AsmPrinter">AsmPrinter</a>.<a class="ref field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer14emitAssignmentEPNS_8MCSymbolEPKNS_6MCExprE" title='llvm::MCStreamer::emitAssignment' data-ref="_ZN4llvm10MCStreamer14emitAssignmentEPNS_8MCSymbolEPKNS_6MCExprE" data-ref-filename="_ZN4llvm10MCStreamer14emitAssignmentEPNS_8MCSymbolEPKNS_6MCExprE">emitAssignment</a>(<a class="local col5 ref" href="#55Label" title='Label' data-ref="55Label" data-ref-filename="55Label">Label</a>, <a class="local col3 ref" href="#53Expr" title='Expr' data-ref="53Expr" data-ref-filename="53Expr">Expr</a>);</td></tr>
<tr><th id="303">303</th><td>      <a class="local col3 ref" href="#53Expr" title='Expr' data-ref="53Expr" data-ref-filename="53Expr">Expr</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" data-ref-filename="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="local col5 ref" href="#55Label" title='Label' data-ref="55Label" data-ref-filename="55Label">Label</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx" data-ref-filename="(anonymousnamespace)..X86MCInstLower..Ctx">Ctx</a></span>);</td></tr>
<tr><th id="304">304</th><td>    }</td></tr>
<tr><th id="305">305</th><td>    <b>break</b>;</td></tr>
<tr><th id="306">306</th><td>  }</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>  <b>if</b> (!<a class="local col3 ref" href="#53Expr" title='Expr' data-ref="53Expr" data-ref-filename="53Expr">Expr</a>)</td></tr>
<tr><th id="309">309</th><td>    <a class="local col3 ref" href="#53Expr" title='Expr' data-ref="53Expr" data-ref-filename="53Expr">Expr</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" data-ref-filename="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE">create</a>(<a class="local col2 ref" href="#52Sym" title='Sym' data-ref="52Sym" data-ref-filename="52Sym">Sym</a>, <a class="local col4 ref" href="#54RefKind" title='RefKind' data-ref="54RefKind" data-ref-filename="54RefKind">RefKind</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx" data-ref-filename="(anonymousnamespace)..X86MCInstLower..Ctx">Ctx</a></span>);</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <b>if</b> (!<a class="local col1 ref" href="#51MO" title='MO' data-ref="51MO" data-ref-filename="51MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>() &amp;&amp; !<a class="local col1 ref" href="#51MO" title='MO' data-ref="51MO" data-ref-filename="51MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>() &amp;&amp; <a class="local col1 ref" href="#51MO" title='MO' data-ref="51MO" data-ref-filename="51MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>())</td></tr>
<tr><th id="312">312</th><td>    <a class="local col3 ref" href="#53Expr" title='Expr' data-ref="53Expr" data-ref-filename="53Expr">Expr</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr" data-ref-filename="llvm..MCBinaryExpr">MCBinaryExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createAdd' data-ref="_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE" data-ref-filename="_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE">createAdd</a>(</td></tr>
<tr><th id="313">313</th><td>        <a class="local col3 ref" href="#53Expr" title='Expr' data-ref="53Expr" data-ref-filename="53Expr">Expr</a>, <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr" data-ref-filename="llvm..MCConstantExpr">MCConstantExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEbj" title='llvm::MCConstantExpr::create' data-ref="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEbj" data-ref-filename="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEbj">create</a>(<a class="local col1 ref" href="#51MO" title='MO' data-ref="51MO" data-ref-filename="51MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(), <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx" data-ref-filename="(anonymousnamespace)..X86MCInstLower..Ctx">Ctx</a></span>), <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx" data-ref-filename="(anonymousnamespace)..X86MCInstLower..Ctx">Ctx</a></span>);</td></tr>
<tr><th id="314">314</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE" title='llvm::MCOperand::createExpr' data-ref="_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE" data-ref-filename="_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE">createExpr</a>(<a class="local col3 ref" href="#53Expr" title='Expr' data-ref="53Expr" data-ref-filename="53Expr">Expr</a>);</td></tr>
<tr><th id="315">315</th><td>}</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><i class="doc" data-doc="_ZL20SimplifyShortImmFormRN4llvm6MCInstEj">/// Simplify FOO $imm, %{al,ax,eax,rax} to FOO $imm, for instruction with</i></td></tr>
<tr><th id="318">318</th><td><i class="doc" data-doc="_ZL20SimplifyShortImmFormRN4llvm6MCInstEj">/// a short fixed-register form.</i></td></tr>
<tr><th id="319">319</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL20SimplifyShortImmFormRN4llvm6MCInstEj" title='SimplifyShortImmForm' data-type='void SimplifyShortImmForm(llvm::MCInst &amp; Inst, unsigned int Opcode)' data-ref="_ZL20SimplifyShortImmFormRN4llvm6MCInstEj" data-ref-filename="_ZL20SimplifyShortImmFormRN4llvm6MCInstEj">SimplifyShortImmForm</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="56Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="56Inst" data-ref-filename="56Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="57Opcode" title='Opcode' data-type='unsigned int' data-ref="57Opcode" data-ref-filename="57Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="320">320</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="58ImmOp" title='ImmOp' data-type='unsigned int' data-ref="58ImmOp" data-ref-filename="58ImmOp">ImmOp</dfn> = <a class="local col6 ref" href="#56Inst" title='Inst' data-ref="56Inst" data-ref-filename="56Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv" data-ref-filename="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() - <var>1</var>;</td></tr>
<tr><th id="321">321</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Inst.getOperand(<var>0</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="322">322</th><td>         (Inst.getOperand(ImmOp).isImm() || Inst.getOperand(ImmOp).isExpr()) &amp;&amp;</td></tr>
<tr><th id="323">323</th><td>         ((Inst.getNumOperands() == <var>3</var> &amp;&amp; Inst.getOperand(<var>1</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="324">324</th><td>           Inst.getOperand(<var>0</var>).getReg() == Inst.getOperand(<var>1</var>).getReg()) ||</td></tr>
<tr><th id="325">325</th><td>          Inst.getNumOperands() == <var>2</var>) &amp;&amp;</td></tr>
<tr><th id="326">326</th><td>         <q>"Unexpected instruction!"</q>);</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>  <i>// Check whether the destination register can be fixed.</i></td></tr>
<tr><th id="329">329</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="59Reg" title='Reg' data-type='unsigned int' data-ref="59Reg" data-ref-filename="59Reg">Reg</dfn> = <a class="local col6 ref" href="#56Inst" title='Inst' data-ref="56Inst" data-ref-filename="56Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="330">330</th><td>  <b>if</b> (<a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg" data-ref-filename="59Reg">Reg</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::AL" title='llvm::X86::AL' data-ref="llvm::X86::AL" data-ref-filename="llvm..X86..AL">AL</a> &amp;&amp; <a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg" data-ref-filename="59Reg">Reg</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::AX" title='llvm::X86::AX' data-ref="llvm::X86::AX" data-ref-filename="llvm..X86..AX">AX</a> &amp;&amp; <a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg" data-ref-filename="59Reg">Reg</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EAX" title='llvm::X86::EAX' data-ref="llvm::X86::EAX" data-ref-filename="llvm..X86..EAX">EAX</a> &amp;&amp; <a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg" data-ref-filename="59Reg">Reg</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RAX" title='llvm::X86::RAX' data-ref="llvm::X86::RAX" data-ref-filename="llvm..X86..RAX">RAX</a>)</td></tr>
<tr><th id="331">331</th><td>    <b>return</b>;</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <i>// If so, rewrite the instruction.</i></td></tr>
<tr><th id="334">334</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <dfn class="local col0 decl" id="60Saved" title='Saved' data-type='llvm::MCOperand' data-ref="60Saved" data-ref-filename="60Saved">Saved</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col6 ref" href="#56Inst" title='Inst' data-ref="56Inst" data-ref-filename="56Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#58ImmOp" title='ImmOp' data-ref="58ImmOp" data-ref-filename="58ImmOp">ImmOp</a>);</td></tr>
<tr><th id="335">335</th><td>  <a class="local col6 ref" href="#56Inst" title='Inst' data-ref="56Inst" data-ref-filename="56Inst">Inst</a> <a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::operator=' data-ref="_ZN4llvm6MCInstaSEOS0_" data-ref-filename="_ZN4llvm6MCInstaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a><a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev" data-ref-filename="_ZN4llvm6MCInstC1Ev">(</a>);</td></tr>
<tr><th id="336">336</th><td>  <a class="local col6 ref" href="#56Inst" title='Inst' data-ref="56Inst" data-ref-filename="56Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col7 ref" href="#57Opcode" title='Opcode' data-ref="57Opcode" data-ref-filename="57Opcode">Opcode</a>);</td></tr>
<tr><th id="337">337</th><td>  <a class="local col6 ref" href="#56Inst" title='Inst' data-ref="56Inst" data-ref-filename="56Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#60Saved" title='Saved' data-ref="60Saved" data-ref-filename="60Saved">Saved</a>);</td></tr>
<tr><th id="338">338</th><td>}</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><i class="doc" data-doc="_ZL13SimplifyMOVSXRN4llvm6MCInstE">/// If a movsx instruction has a shorter encoding for the used register</i></td></tr>
<tr><th id="341">341</th><td><i class="doc" data-doc="_ZL13SimplifyMOVSXRN4llvm6MCInstE">/// simplify the instruction to use it instead.</i></td></tr>
<tr><th id="342">342</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL13SimplifyMOVSXRN4llvm6MCInstE" title='SimplifyMOVSX' data-type='void SimplifyMOVSX(llvm::MCInst &amp; Inst)' data-ref="_ZL13SimplifyMOVSXRN4llvm6MCInstE" data-ref-filename="_ZL13SimplifyMOVSXRN4llvm6MCInstE">SimplifyMOVSX</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="61Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="61Inst" data-ref-filename="61Inst">Inst</dfn>) {</td></tr>
<tr><th id="343">343</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="62NewOpcode" title='NewOpcode' data-type='unsigned int' data-ref="62NewOpcode" data-ref-filename="62NewOpcode">NewOpcode</dfn> = <var>0</var>;</td></tr>
<tr><th id="344">344</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="63Op0" title='Op0' data-type='unsigned int' data-ref="63Op0" data-ref-filename="63Op0">Op0</dfn> = <a class="local col1 ref" href="#61Inst" title='Inst' data-ref="61Inst" data-ref-filename="61Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>(), <dfn class="local col4 decl" id="64Op1" title='Op1' data-type='unsigned int' data-ref="64Op1" data-ref-filename="64Op1">Op1</dfn> = <a class="local col1 ref" href="#61Inst" title='Inst' data-ref="61Inst" data-ref-filename="61Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="345">345</th><td>  <b>switch</b> (<a class="local col1 ref" href="#61Inst" title='Inst' data-ref="61Inst" data-ref-filename="61Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="346">346</th><td>  <b>default</b>:</td></tr>
<tr><th id="347">347</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected instruction!"</q>);</td></tr>
<tr><th id="348">348</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX16rr8" title='llvm::X86::MOVSX16rr8' data-ref="llvm::X86::MOVSX16rr8" data-ref-filename="llvm..X86..MOVSX16rr8">MOVSX16rr8</a>: <i>// movsbw %al, %ax   --&gt; cbtw</i></td></tr>
<tr><th id="349">349</th><td>    <b>if</b> (<a class="local col3 ref" href="#63Op0" title='Op0' data-ref="63Op0" data-ref-filename="63Op0">Op0</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::AX" title='llvm::X86::AX' data-ref="llvm::X86::AX" data-ref-filename="llvm..X86..AX">AX</a> &amp;&amp; <a class="local col4 ref" href="#64Op1" title='Op1' data-ref="64Op1" data-ref-filename="64Op1">Op1</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::AL" title='llvm::X86::AL' data-ref="llvm::X86::AL" data-ref-filename="llvm..X86..AL">AL</a>)</td></tr>
<tr><th id="350">350</th><td>      <a class="local col2 ref" href="#62NewOpcode" title='NewOpcode' data-ref="62NewOpcode" data-ref-filename="62NewOpcode">NewOpcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CBW" title='llvm::X86::CBW' data-ref="llvm::X86::CBW" data-ref-filename="llvm..X86..CBW">CBW</a>;</td></tr>
<tr><th id="351">351</th><td>    <b>break</b>;</td></tr>
<tr><th id="352">352</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX32rr16" title='llvm::X86::MOVSX32rr16' data-ref="llvm::X86::MOVSX32rr16" data-ref-filename="llvm..X86..MOVSX32rr16">MOVSX32rr16</a>: <i>// movswl %ax, %eax  --&gt; cwtl</i></td></tr>
<tr><th id="353">353</th><td>    <b>if</b> (<a class="local col3 ref" href="#63Op0" title='Op0' data-ref="63Op0" data-ref-filename="63Op0">Op0</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EAX" title='llvm::X86::EAX' data-ref="llvm::X86::EAX" data-ref-filename="llvm..X86..EAX">EAX</a> &amp;&amp; <a class="local col4 ref" href="#64Op1" title='Op1' data-ref="64Op1" data-ref-filename="64Op1">Op1</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::AX" title='llvm::X86::AX' data-ref="llvm::X86::AX" data-ref-filename="llvm..X86..AX">AX</a>)</td></tr>
<tr><th id="354">354</th><td>      <a class="local col2 ref" href="#62NewOpcode" title='NewOpcode' data-ref="62NewOpcode" data-ref-filename="62NewOpcode">NewOpcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CWDE" title='llvm::X86::CWDE' data-ref="llvm::X86::CWDE" data-ref-filename="llvm..X86..CWDE">CWDE</a>;</td></tr>
<tr><th id="355">355</th><td>    <b>break</b>;</td></tr>
<tr><th id="356">356</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX64rr32" title='llvm::X86::MOVSX64rr32' data-ref="llvm::X86::MOVSX64rr32" data-ref-filename="llvm..X86..MOVSX64rr32">MOVSX64rr32</a>: <i>// movslq %eax, %rax --&gt; cltq</i></td></tr>
<tr><th id="357">357</th><td>    <b>if</b> (<a class="local col3 ref" href="#63Op0" title='Op0' data-ref="63Op0" data-ref-filename="63Op0">Op0</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RAX" title='llvm::X86::RAX' data-ref="llvm::X86::RAX" data-ref-filename="llvm..X86..RAX">RAX</a> &amp;&amp; <a class="local col4 ref" href="#64Op1" title='Op1' data-ref="64Op1" data-ref-filename="64Op1">Op1</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EAX" title='llvm::X86::EAX' data-ref="llvm::X86::EAX" data-ref-filename="llvm..X86..EAX">EAX</a>)</td></tr>
<tr><th id="358">358</th><td>      <a class="local col2 ref" href="#62NewOpcode" title='NewOpcode' data-ref="62NewOpcode" data-ref-filename="62NewOpcode">NewOpcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CDQE" title='llvm::X86::CDQE' data-ref="llvm::X86::CDQE" data-ref-filename="llvm..X86..CDQE">CDQE</a>;</td></tr>
<tr><th id="359">359</th><td>    <b>break</b>;</td></tr>
<tr><th id="360">360</th><td>  }</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>  <b>if</b> (<a class="local col2 ref" href="#62NewOpcode" title='NewOpcode' data-ref="62NewOpcode" data-ref-filename="62NewOpcode">NewOpcode</a> != <var>0</var>) {</td></tr>
<tr><th id="363">363</th><td>    <a class="local col1 ref" href="#61Inst" title='Inst' data-ref="61Inst" data-ref-filename="61Inst">Inst</a> <a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::operator=' data-ref="_ZN4llvm6MCInstaSEOS0_" data-ref-filename="_ZN4llvm6MCInstaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a><a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev" data-ref-filename="_ZN4llvm6MCInstC1Ev">(</a>);</td></tr>
<tr><th id="364">364</th><td>    <a class="local col1 ref" href="#61Inst" title='Inst' data-ref="61Inst" data-ref-filename="61Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col2 ref" href="#62NewOpcode" title='NewOpcode' data-ref="62NewOpcode" data-ref-filename="62NewOpcode">NewOpcode</a>);</td></tr>
<tr><th id="365">365</th><td>  }</td></tr>
<tr><th id="366">366</th><td>}</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><i class="doc" data-doc="_ZL21SimplifyShortMoveFormRN4llvm13X86AsmPrinterERNS_6MCInstEj">/// Simplify things like MOV32rm to MOV32o32a.</i></td></tr>
<tr><th id="369">369</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL21SimplifyShortMoveFormRN4llvm13X86AsmPrinterERNS_6MCInstEj" title='SimplifyShortMoveForm' data-type='void SimplifyShortMoveForm(llvm::X86AsmPrinter &amp; Printer, llvm::MCInst &amp; Inst, unsigned int Opcode)' data-ref="_ZL21SimplifyShortMoveFormRN4llvm13X86AsmPrinterERNS_6MCInstEj" data-ref-filename="_ZL21SimplifyShortMoveFormRN4llvm13X86AsmPrinterERNS_6MCInstEj">SimplifyShortMoveForm</dfn>(<a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter" data-ref-filename="llvm..X86AsmPrinter">X86AsmPrinter</a> &amp;<dfn class="local col5 decl" id="65Printer" title='Printer' data-type='llvm::X86AsmPrinter &amp;' data-ref="65Printer" data-ref-filename="65Printer">Printer</dfn>, <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="66Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="66Inst" data-ref-filename="66Inst">Inst</dfn>,</td></tr>
<tr><th id="370">370</th><td>                                  <em>unsigned</em> <dfn class="local col7 decl" id="67Opcode" title='Opcode' data-type='unsigned int' data-ref="67Opcode" data-ref-filename="67Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="371">371</th><td>  <i>// Don't make these simplifications in 64-bit mode; other assemblers don't</i></td></tr>
<tr><th id="372">372</th><td><i>  // perform them because they make the code larger.</i></td></tr>
<tr><th id="373">373</th><td>  <b>if</b> (<a class="local col5 ref" href="#65Printer" title='Printer' data-ref="65Printer" data-ref-filename="65Printer">Printer</a>.<a class="ref fn" href="X86AsmPrinter.h.html#_ZNK4llvm13X86AsmPrinter12getSubtargetEv" title='llvm::X86AsmPrinter::getSubtarget' data-ref="_ZNK4llvm13X86AsmPrinter12getSubtargetEv" data-ref-filename="_ZNK4llvm13X86AsmPrinter12getSubtargetEv">getSubtarget</a>().<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>())</td></tr>
<tr><th id="374">374</th><td>    <b>return</b>;</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <em>bool</em> <dfn class="local col8 decl" id="68IsStore" title='IsStore' data-type='bool' data-ref="68IsStore" data-ref-filename="68IsStore">IsStore</dfn> = <a class="local col6 ref" href="#66Inst" title='Inst' data-ref="66Inst" data-ref-filename="66Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv" data-ref-filename="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#66Inst" title='Inst' data-ref="66Inst" data-ref-filename="66Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv" data-ref-filename="_ZNK4llvm9MCOperand5isRegEv">isReg</a>();</td></tr>
<tr><th id="377">377</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="69AddrBase" title='AddrBase' data-type='unsigned int' data-ref="69AddrBase" data-ref-filename="69AddrBase">AddrBase</dfn> = <a class="local col8 ref" href="#68IsStore" title='IsStore' data-ref="68IsStore" data-ref-filename="68IsStore">IsStore</a>;</td></tr>
<tr><th id="378">378</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="70RegOp" title='RegOp' data-type='unsigned int' data-ref="70RegOp" data-ref-filename="70RegOp">RegOp</dfn> = <a class="local col8 ref" href="#68IsStore" title='IsStore' data-ref="68IsStore" data-ref-filename="68IsStore">IsStore</a> ? <var>0</var> : <var>5</var>;</td></tr>
<tr><th id="379">379</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="71AddrOp" title='AddrOp' data-type='unsigned int' data-ref="71AddrOp" data-ref-filename="71AddrOp">AddrOp</dfn> = <a class="local col9 ref" href="#69AddrBase" title='AddrBase' data-ref="69AddrBase" data-ref-filename="69AddrBase">AddrBase</a> + <var>3</var>;</td></tr>
<tr><th id="380">380</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="381">381</th><td>      Inst.getNumOperands() == <var>6</var> &amp;&amp; Inst.getOperand(RegOp).isReg() &amp;&amp;</td></tr>
<tr><th id="382">382</th><td>      Inst.getOperand(AddrBase + X86::AddrBaseReg).isReg() &amp;&amp;</td></tr>
<tr><th id="383">383</th><td>      Inst.getOperand(AddrBase + X86::AddrScaleAmt).isImm() &amp;&amp;</td></tr>
<tr><th id="384">384</th><td>      Inst.getOperand(AddrBase + X86::AddrIndexReg).isReg() &amp;&amp;</td></tr>
<tr><th id="385">385</th><td>      Inst.getOperand(AddrBase + X86::AddrSegmentReg).isReg() &amp;&amp;</td></tr>
<tr><th id="386">386</th><td>      (Inst.getOperand(AddrOp).isExpr() || Inst.getOperand(AddrOp).isImm()) &amp;&amp;</td></tr>
<tr><th id="387">387</th><td>      <q>"Unexpected instruction!"</q>);</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <i>// Check whether the destination register can be fixed.</i></td></tr>
<tr><th id="390">390</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="72Reg" title='Reg' data-type='unsigned int' data-ref="72Reg" data-ref-filename="72Reg">Reg</dfn> = <a class="local col6 ref" href="#66Inst" title='Inst' data-ref="66Inst" data-ref-filename="66Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#70RegOp" title='RegOp' data-ref="70RegOp" data-ref-filename="70RegOp">RegOp</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="391">391</th><td>  <b>if</b> (<a class="local col2 ref" href="#72Reg" title='Reg' data-ref="72Reg" data-ref-filename="72Reg">Reg</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::AL" title='llvm::X86::AL' data-ref="llvm::X86::AL" data-ref-filename="llvm..X86..AL">AL</a> &amp;&amp; <a class="local col2 ref" href="#72Reg" title='Reg' data-ref="72Reg" data-ref-filename="72Reg">Reg</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::AX" title='llvm::X86::AX' data-ref="llvm::X86::AX" data-ref-filename="llvm..X86..AX">AX</a> &amp;&amp; <a class="local col2 ref" href="#72Reg" title='Reg' data-ref="72Reg" data-ref-filename="72Reg">Reg</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EAX" title='llvm::X86::EAX' data-ref="llvm::X86::EAX" data-ref-filename="llvm..X86..EAX">EAX</a> &amp;&amp; <a class="local col2 ref" href="#72Reg" title='Reg' data-ref="72Reg" data-ref-filename="72Reg">Reg</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RAX" title='llvm::X86::RAX' data-ref="llvm::X86::RAX" data-ref-filename="llvm..X86..RAX">RAX</a>)</td></tr>
<tr><th id="392">392</th><td>    <b>return</b>;</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <i>// Check whether this is an absolute address.</i></td></tr>
<tr><th id="395">395</th><td><i>  // FIXME: We know TLVP symbol refs aren't, but there should be a better way</i></td></tr>
<tr><th id="396">396</th><td><i>  // to do this here.</i></td></tr>
<tr><th id="397">397</th><td>  <em>bool</em> <dfn class="local col3 decl" id="73Absolute" title='Absolute' data-type='bool' data-ref="73Absolute" data-ref-filename="73Absolute">Absolute</dfn> = <b>true</b>;</td></tr>
<tr><th id="398">398</th><td>  <b>if</b> (<a class="local col6 ref" href="#66Inst" title='Inst' data-ref="66Inst" data-ref-filename="66Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#71AddrOp" title='AddrOp' data-ref="71AddrOp" data-ref-filename="71AddrOp">AddrOp</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv" data-ref-filename="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>()) {</td></tr>
<tr><th id="399">399</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr" data-ref-filename="llvm..MCExpr">MCExpr</a> *<dfn class="local col4 decl" id="74MCE" title='MCE' data-type='const llvm::MCExpr *' data-ref="74MCE" data-ref-filename="74MCE">MCE</dfn> = <a class="local col6 ref" href="#66Inst" title='Inst' data-ref="66Inst" data-ref-filename="66Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#71AddrOp" title='AddrOp' data-ref="71AddrOp" data-ref-filename="71AddrOp">AddrOp</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv" data-ref-filename="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="400">400</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a> *<dfn class="local col5 decl" id="75SRE" title='SRE' data-type='const llvm::MCSymbolRefExpr *' data-ref="75SRE" data-ref-filename="75SRE"><a class="local col5 ref" href="#75SRE" title='SRE' data-ref="75SRE" data-ref-filename="75SRE">SRE</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>&gt;(<a class="local col4 ref" href="#74MCE" title='MCE' data-ref="74MCE" data-ref-filename="74MCE">MCE</a>))</td></tr>
<tr><th id="401">401</th><td>      <b>if</b> (<a class="local col5 ref" href="#75SRE" title='SRE' data-ref="75SRE" data-ref-filename="75SRE">SRE</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm15MCSymbolRefExpr7getKindEv" title='llvm::MCSymbolRefExpr::getKind' data-ref="_ZNK4llvm15MCSymbolRefExpr7getKindEv" data-ref-filename="_ZNK4llvm15MCSymbolRefExpr7getKindEv">getKind</a>() == <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_TLVP" title='llvm::MCSymbolRefExpr::VK_TLVP' data-ref="llvm::MCSymbolRefExpr::VK_TLVP" data-ref-filename="llvm..MCSymbolRefExpr..VK_TLVP">VK_TLVP</a>)</td></tr>
<tr><th id="402">402</th><td>        <a class="local col3 ref" href="#73Absolute" title='Absolute' data-ref="73Absolute" data-ref-filename="73Absolute">Absolute</a> = <b>false</b>;</td></tr>
<tr><th id="403">403</th><td>  }</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>  <b>if</b> (<a class="local col3 ref" href="#73Absolute" title='Absolute' data-ref="73Absolute" data-ref-filename="73Absolute">Absolute</a> &amp;&amp;</td></tr>
<tr><th id="406">406</th><td>      (<a class="local col6 ref" href="#66Inst" title='Inst' data-ref="66Inst" data-ref-filename="66Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#69AddrBase" title='AddrBase' data-ref="69AddrBase" data-ref-filename="69AddrBase">AddrBase</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg" data-ref-filename="llvm..X86..AddrBaseReg">AddrBaseReg</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() != <var>0</var> ||</td></tr>
<tr><th id="407">407</th><td>       <a class="local col6 ref" href="#66Inst" title='Inst' data-ref="66Inst" data-ref-filename="66Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#69AddrBase" title='AddrBase' data-ref="69AddrBase" data-ref-filename="69AddrBase">AddrBase</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrScaleAmt" title='llvm::X86::AddrScaleAmt' data-ref="llvm::X86::AddrScaleAmt" data-ref-filename="llvm..X86..AddrScaleAmt">AddrScaleAmt</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv" data-ref-filename="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() != <var>1</var> ||</td></tr>
<tr><th id="408">408</th><td>       <a class="local col6 ref" href="#66Inst" title='Inst' data-ref="66Inst" data-ref-filename="66Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#69AddrBase" title='AddrBase' data-ref="69AddrBase" data-ref-filename="69AddrBase">AddrBase</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg" data-ref-filename="llvm..X86..AddrIndexReg">AddrIndexReg</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() != <var>0</var>))</td></tr>
<tr><th id="409">409</th><td>    <b>return</b>;</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <i>// If so, rewrite the instruction.</i></td></tr>
<tr><th id="412">412</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <dfn class="local col6 decl" id="76Saved" title='Saved' data-type='llvm::MCOperand' data-ref="76Saved" data-ref-filename="76Saved">Saved</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col6 ref" href="#66Inst" title='Inst' data-ref="66Inst" data-ref-filename="66Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#71AddrOp" title='AddrOp' data-ref="71AddrOp" data-ref-filename="71AddrOp">AddrOp</a>);</td></tr>
<tr><th id="413">413</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <dfn class="local col7 decl" id="77Seg" title='Seg' data-type='llvm::MCOperand' data-ref="77Seg" data-ref-filename="77Seg">Seg</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col6 ref" href="#66Inst" title='Inst' data-ref="66Inst" data-ref-filename="66Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#69AddrBase" title='AddrBase' data-ref="69AddrBase" data-ref-filename="69AddrBase">AddrBase</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrSegmentReg" title='llvm::X86::AddrSegmentReg' data-ref="llvm::X86::AddrSegmentReg" data-ref-filename="llvm..X86..AddrSegmentReg">AddrSegmentReg</a>);</td></tr>
<tr><th id="414">414</th><td>  <a class="local col6 ref" href="#66Inst" title='Inst' data-ref="66Inst" data-ref-filename="66Inst">Inst</a> <a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::operator=' data-ref="_ZN4llvm6MCInstaSEOS0_" data-ref-filename="_ZN4llvm6MCInstaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a><a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev" data-ref-filename="_ZN4llvm6MCInstC1Ev">(</a>);</td></tr>
<tr><th id="415">415</th><td>  <a class="local col6 ref" href="#66Inst" title='Inst' data-ref="66Inst" data-ref-filename="66Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col7 ref" href="#67Opcode" title='Opcode' data-ref="67Opcode" data-ref-filename="67Opcode">Opcode</a>);</td></tr>
<tr><th id="416">416</th><td>  <a class="local col6 ref" href="#66Inst" title='Inst' data-ref="66Inst" data-ref-filename="66Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col6 ref" href="#76Saved" title='Saved' data-ref="76Saved" data-ref-filename="76Saved">Saved</a>);</td></tr>
<tr><th id="417">417</th><td>  <a class="local col6 ref" href="#66Inst" title='Inst' data-ref="66Inst" data-ref-filename="66Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col7 ref" href="#77Seg" title='Seg' data-ref="77Seg" data-ref-filename="77Seg">Seg</a>);</td></tr>
<tr><th id="418">418</th><td>}</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL12getRetOpcodeRKN4llvm12X86SubtargetE" title='getRetOpcode' data-type='unsigned int getRetOpcode(const llvm::X86Subtarget &amp; Subtarget)' data-ref="_ZL12getRetOpcodeRKN4llvm12X86SubtargetE" data-ref-filename="_ZL12getRetOpcodeRKN4llvm12X86SubtargetE">getRetOpcode</dfn>(<em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col8 decl" id="78Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget &amp;' data-ref="78Subtarget" data-ref-filename="78Subtarget">Subtarget</dfn>) {</td></tr>
<tr><th id="421">421</th><td>  <b>return</b> <a class="local col8 ref" href="#78Subtarget" title='Subtarget' data-ref="78Subtarget" data-ref-filename="78Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>() ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RETQ" title='llvm::X86::RETQ' data-ref="llvm::X86::RETQ" data-ref-filename="llvm..X86..RETQ">RETQ</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RETL" title='llvm::X86::RETL' data-ref="llvm::X86::RETL" data-ref-filename="llvm..X86..RETL">RETL</a>;</td></tr>
<tr><th id="422">422</th><td>}</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>&gt;</td></tr>
<tr><th id="425">425</th><td><a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower" data-ref-filename="(anonymousnamespace)..X86MCInstLower">X86MCInstLower</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::LowerMachineOperand' data-type='Optional&lt;llvm::MCOperand&gt; (anonymous namespace)::X86MCInstLower::LowerMachineOperand(const llvm::MachineInstr * MI, const llvm::MachineOperand &amp; MO) const' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE">LowerMachineOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="79MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="79MI" data-ref-filename="79MI">MI</dfn>,</td></tr>
<tr><th id="426">426</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="80MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="80MO" data-ref-filename="80MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="427">427</th><td>  <b>switch</b> (<a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO" data-ref-filename="80MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv" data-ref-filename="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="428">428</th><td>  <b>default</b>:</td></tr>
<tr><th id="429">429</th><td>    <a class="local col9 ref" href="#79MI" title='MI' data-ref="79MI" data-ref-filename="79MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" data-ref-filename="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv" data-ref-filename="_ZN4llvm4errsEv">errs</a>()</span>);</td></tr>
<tr><th id="430">430</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unknown operand type"</q>);</td></tr>
<tr><th id="431">431</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_Register" title='llvm::MachineOperand::MO_Register' data-ref="llvm::MachineOperand::MO_Register" data-ref-filename="llvm..MachineOperand..MO_Register">MO_Register</a>:</td></tr>
<tr><th id="432">432</th><td>    <i>// Ignore all implicit register operands.</i></td></tr>
<tr><th id="433">433</th><td>    <b>if</b> (<a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO" data-ref-filename="80MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv" data-ref-filename="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="434">434</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="435">435</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO" data-ref-filename="80MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="436">436</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_Immediate" title='llvm::MachineOperand::MO_Immediate' data-ref="llvm::MachineOperand::MO_Immediate" data-ref-filename="llvm..MachineOperand..MO_Immediate">MO_Immediate</a>:</td></tr>
<tr><th id="437">437</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO" data-ref-filename="80MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="438">438</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_MachineBasicBlock" title='llvm::MachineOperand::MO_MachineBasicBlock' data-ref="llvm::MachineOperand::MO_MachineBasicBlock" data-ref-filename="llvm..MachineOperand..MO_MachineBasicBlock">MO_MachineBasicBlock</a>:</td></tr>
<tr><th id="439">439</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_GlobalAddress" title='llvm::MachineOperand::MO_GlobalAddress' data-ref="llvm::MachineOperand::MO_GlobalAddress" data-ref-filename="llvm..MachineOperand..MO_GlobalAddress">MO_GlobalAddress</a>:</td></tr>
<tr><th id="440">440</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_ExternalSymbol" title='llvm::MachineOperand::MO_ExternalSymbol' data-ref="llvm::MachineOperand::MO_ExternalSymbol" data-ref-filename="llvm..MachineOperand..MO_ExternalSymbol">MO_ExternalSymbol</a>:</td></tr>
<tr><th id="441">441</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="tu member fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" title='(anonymous namespace)::X86MCInstLower::LowerSymbolOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE">LowerSymbolOperand</a>(<a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO" data-ref-filename="80MO">MO</a>, <a class="tu member fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::GetSymbolFromOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE">GetSymbolFromOperand</a>(<a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO" data-ref-filename="80MO">MO</a>));</td></tr>
<tr><th id="442">442</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_MCSymbol" title='llvm::MachineOperand::MO_MCSymbol' data-ref="llvm::MachineOperand::MO_MCSymbol" data-ref-filename="llvm..MachineOperand..MO_MCSymbol">MO_MCSymbol</a>:</td></tr>
<tr><th id="443">443</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="tu member fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" title='(anonymous namespace)::X86MCInstLower::LowerSymbolOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE">LowerSymbolOperand</a>(<a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO" data-ref-filename="80MO">MO</a>, <a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO" data-ref-filename="80MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand11getMCSymbolEv" title='llvm::MachineOperand::getMCSymbol' data-ref="_ZNK4llvm14MachineOperand11getMCSymbolEv" data-ref-filename="_ZNK4llvm14MachineOperand11getMCSymbolEv">getMCSymbol</a>());</td></tr>
<tr><th id="444">444</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_JumpTableIndex" title='llvm::MachineOperand::MO_JumpTableIndex' data-ref="llvm::MachineOperand::MO_JumpTableIndex" data-ref-filename="llvm..MachineOperand..MO_JumpTableIndex">MO_JumpTableIndex</a>:</td></tr>
<tr><th id="445">445</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="tu member fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" title='(anonymous namespace)::X86MCInstLower::LowerSymbolOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE">LowerSymbolOperand</a>(<a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO" data-ref-filename="80MO">MO</a>, <a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter" data-ref-filename="(anonymousnamespace)..X86MCInstLower..AsmPrinter">AsmPrinter</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter12GetJTISymbolEjb" title='llvm::AsmPrinter::GetJTISymbol' data-ref="_ZNK4llvm10AsmPrinter12GetJTISymbolEjb" data-ref-filename="_ZNK4llvm10AsmPrinter12GetJTISymbolEjb">GetJTISymbol</a>(<a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO" data-ref-filename="80MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>()));</td></tr>
<tr><th id="446">446</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_ConstantPoolIndex" title='llvm::MachineOperand::MO_ConstantPoolIndex' data-ref="llvm::MachineOperand::MO_ConstantPoolIndex" data-ref-filename="llvm..MachineOperand..MO_ConstantPoolIndex">MO_ConstantPoolIndex</a>:</td></tr>
<tr><th id="447">447</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="tu member fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" title='(anonymous namespace)::X86MCInstLower::LowerSymbolOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE">LowerSymbolOperand</a>(<a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO" data-ref-filename="80MO">MO</a>, <a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter" data-ref-filename="(anonymousnamespace)..X86MCInstLower..AsmPrinter">AsmPrinter</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter12GetCPISymbolEj" title='llvm::AsmPrinter::GetCPISymbol' data-ref="_ZNK4llvm10AsmPrinter12GetCPISymbolEj" data-ref-filename="_ZNK4llvm10AsmPrinter12GetCPISymbolEj">GetCPISymbol</a>(<a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO" data-ref-filename="80MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>()));</td></tr>
<tr><th id="448">448</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_BlockAddress" title='llvm::MachineOperand::MO_BlockAddress' data-ref="llvm::MachineOperand::MO_BlockAddress" data-ref-filename="llvm..MachineOperand..MO_BlockAddress">MO_BlockAddress</a>:</td></tr>
<tr><th id="449">449</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="tu member fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" title='(anonymous namespace)::X86MCInstLower::LowerSymbolOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE">LowerSymbolOperand</a>(</td></tr>
<tr><th id="450">450</th><td>        <a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO" data-ref-filename="80MO">MO</a>, <a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter" data-ref-filename="(anonymousnamespace)..X86MCInstLower..AsmPrinter">AsmPrinter</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter21GetBlockAddressSymbolEPKNS_12BlockAddressE" title='llvm::AsmPrinter::GetBlockAddressSymbol' data-ref="_ZNK4llvm10AsmPrinter21GetBlockAddressSymbolEPKNS_12BlockAddressE" data-ref-filename="_ZNK4llvm10AsmPrinter21GetBlockAddressSymbolEPKNS_12BlockAddressE">GetBlockAddressSymbol</a>(<a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO" data-ref-filename="80MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15getBlockAddressEv" title='llvm::MachineOperand::getBlockAddress' data-ref="_ZNK4llvm14MachineOperand15getBlockAddressEv" data-ref-filename="_ZNK4llvm14MachineOperand15getBlockAddressEv">getBlockAddress</a>()));</td></tr>
<tr><th id="451">451</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_RegisterMask" title='llvm::MachineOperand::MO_RegisterMask' data-ref="llvm::MachineOperand::MO_RegisterMask" data-ref-filename="llvm..MachineOperand..MO_RegisterMask">MO_RegisterMask</a>:</td></tr>
<tr><th id="452">452</th><td>    <i>// Ignore call clobbers.</i></td></tr>
<tr><th id="453">453</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="454">454</th><td>  }</td></tr>
<tr><th id="455">455</th><td>}</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><i  data-doc="_ZL21convertTailJumpOpcodej">// Replace TAILJMP opcodes with their equivalent opcodes that have encoding</i></td></tr>
<tr><th id="458">458</th><td><i  data-doc="_ZL21convertTailJumpOpcodej">// information.</i></td></tr>
<tr><th id="459">459</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL21convertTailJumpOpcodej" title='convertTailJumpOpcode' data-type='unsigned int convertTailJumpOpcode(unsigned int Opcode)' data-ref="_ZL21convertTailJumpOpcodej" data-ref-filename="_ZL21convertTailJumpOpcodej">convertTailJumpOpcode</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="81Opcode" title='Opcode' data-type='unsigned int' data-ref="81Opcode" data-ref-filename="81Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="460">460</th><td>  <b>switch</b> (<a class="local col1 ref" href="#81Opcode" title='Opcode' data-ref="81Opcode" data-ref-filename="81Opcode">Opcode</a>) {</td></tr>
<tr><th id="461">461</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPr" title='llvm::X86::TAILJMPr' data-ref="llvm::X86::TAILJMPr" data-ref-filename="llvm..X86..TAILJMPr">TAILJMPr</a>:</td></tr>
<tr><th id="462">462</th><td>    <a class="local col1 ref" href="#81Opcode" title='Opcode' data-ref="81Opcode" data-ref-filename="81Opcode">Opcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::JMP32r" title='llvm::X86::JMP32r' data-ref="llvm::X86::JMP32r" data-ref-filename="llvm..X86..JMP32r">JMP32r</a>;</td></tr>
<tr><th id="463">463</th><td>    <b>break</b>;</td></tr>
<tr><th id="464">464</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPm" title='llvm::X86::TAILJMPm' data-ref="llvm::X86::TAILJMPm" data-ref-filename="llvm..X86..TAILJMPm">TAILJMPm</a>:</td></tr>
<tr><th id="465">465</th><td>    <a class="local col1 ref" href="#81Opcode" title='Opcode' data-ref="81Opcode" data-ref-filename="81Opcode">Opcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::JMP32m" title='llvm::X86::JMP32m' data-ref="llvm::X86::JMP32m" data-ref-filename="llvm..X86..JMP32m">JMP32m</a>;</td></tr>
<tr><th id="466">466</th><td>    <b>break</b>;</td></tr>
<tr><th id="467">467</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPr64" title='llvm::X86::TAILJMPr64' data-ref="llvm::X86::TAILJMPr64" data-ref-filename="llvm..X86..TAILJMPr64">TAILJMPr64</a>:</td></tr>
<tr><th id="468">468</th><td>    <a class="local col1 ref" href="#81Opcode" title='Opcode' data-ref="81Opcode" data-ref-filename="81Opcode">Opcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::JMP64r" title='llvm::X86::JMP64r' data-ref="llvm::X86::JMP64r" data-ref-filename="llvm..X86..JMP64r">JMP64r</a>;</td></tr>
<tr><th id="469">469</th><td>    <b>break</b>;</td></tr>
<tr><th id="470">470</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPm64" title='llvm::X86::TAILJMPm64' data-ref="llvm::X86::TAILJMPm64" data-ref-filename="llvm..X86..TAILJMPm64">TAILJMPm64</a>:</td></tr>
<tr><th id="471">471</th><td>    <a class="local col1 ref" href="#81Opcode" title='Opcode' data-ref="81Opcode" data-ref-filename="81Opcode">Opcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::JMP64m" title='llvm::X86::JMP64m' data-ref="llvm::X86::JMP64m" data-ref-filename="llvm..X86..JMP64m">JMP64m</a>;</td></tr>
<tr><th id="472">472</th><td>    <b>break</b>;</td></tr>
<tr><th id="473">473</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPr64_REX" title='llvm::X86::TAILJMPr64_REX' data-ref="llvm::X86::TAILJMPr64_REX" data-ref-filename="llvm..X86..TAILJMPr64_REX">TAILJMPr64_REX</a>:</td></tr>
<tr><th id="474">474</th><td>    <a class="local col1 ref" href="#81Opcode" title='Opcode' data-ref="81Opcode" data-ref-filename="81Opcode">Opcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::JMP64r_REX" title='llvm::X86::JMP64r_REX' data-ref="llvm::X86::JMP64r_REX" data-ref-filename="llvm..X86..JMP64r_REX">JMP64r_REX</a>;</td></tr>
<tr><th id="475">475</th><td>    <b>break</b>;</td></tr>
<tr><th id="476">476</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPm64_REX" title='llvm::X86::TAILJMPm64_REX' data-ref="llvm::X86::TAILJMPm64_REX" data-ref-filename="llvm..X86..TAILJMPm64_REX">TAILJMPm64_REX</a>:</td></tr>
<tr><th id="477">477</th><td>    <a class="local col1 ref" href="#81Opcode" title='Opcode' data-ref="81Opcode" data-ref-filename="81Opcode">Opcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::JMP64m_REX" title='llvm::X86::JMP64m_REX' data-ref="llvm::X86::JMP64m_REX" data-ref-filename="llvm..X86..JMP64m_REX">JMP64m_REX</a>;</td></tr>
<tr><th id="478">478</th><td>    <b>break</b>;</td></tr>
<tr><th id="479">479</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPd" title='llvm::X86::TAILJMPd' data-ref="llvm::X86::TAILJMPd" data-ref-filename="llvm..X86..TAILJMPd">TAILJMPd</a>:</td></tr>
<tr><th id="480">480</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPd64" title='llvm::X86::TAILJMPd64' data-ref="llvm::X86::TAILJMPd64" data-ref-filename="llvm..X86..TAILJMPd64">TAILJMPd64</a>:</td></tr>
<tr><th id="481">481</th><td>    <a class="local col1 ref" href="#81Opcode" title='Opcode' data-ref="81Opcode" data-ref-filename="81Opcode">Opcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::JMP_1" title='llvm::X86::JMP_1' data-ref="llvm::X86::JMP_1" data-ref-filename="llvm..X86..JMP_1">JMP_1</a>;</td></tr>
<tr><th id="482">482</th><td>    <b>break</b>;</td></tr>
<tr><th id="483">483</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPd_CC" title='llvm::X86::TAILJMPd_CC' data-ref="llvm::X86::TAILJMPd_CC" data-ref-filename="llvm..X86..TAILJMPd_CC">TAILJMPd_CC</a>:</td></tr>
<tr><th id="484">484</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPd64_CC" title='llvm::X86::TAILJMPd64_CC' data-ref="llvm::X86::TAILJMPd64_CC" data-ref-filename="llvm..X86..TAILJMPd64_CC">TAILJMPd64_CC</a>:</td></tr>
<tr><th id="485">485</th><td>    <a class="local col1 ref" href="#81Opcode" title='Opcode' data-ref="81Opcode" data-ref-filename="81Opcode">Opcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::JCC_1" title='llvm::X86::JCC_1' data-ref="llvm::X86::JCC_1" data-ref-filename="llvm..X86..JCC_1">JCC_1</a>;</td></tr>
<tr><th id="486">486</th><td>    <b>break</b>;</td></tr>
<tr><th id="487">487</th><td>  }</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>  <b>return</b> <a class="local col1 ref" href="#81Opcode" title='Opcode' data-ref="81Opcode" data-ref-filename="81Opcode">Opcode</a>;</td></tr>
<tr><th id="490">490</th><td>}</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower" data-ref-filename="(anonymousnamespace)..X86MCInstLower">X86MCInstLower</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE" title='(anonymous namespace)::X86MCInstLower::Lower' data-type='void (anonymous namespace)::X86MCInstLower::Lower(const llvm::MachineInstr * MI, llvm::MCInst &amp; OutMI) const' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE">Lower</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="82MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="82MI" data-ref-filename="82MI">MI</dfn>, <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="83OutMI" title='OutMI' data-type='llvm::MCInst &amp;' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</dfn>) <em>const</em> {</td></tr>
<tr><th id="493">493</th><td>  <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI" data-ref-filename="82MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="84MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="84MO" data-ref-filename="84MO">MO</dfn> : <a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI" data-ref-filename="82MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="496">496</th><td>    <b>if</b> (<em>auto</em> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col5 decl" id="85MaybeMCOp" title='MaybeMCOp' data-type='llvm::Optional&lt;llvm::MCOperand&gt;' data-ref="85MaybeMCOp" data-ref-filename="85MaybeMCOp"><a class="local col5 ref" href="#85MaybeMCOp" title='MaybeMCOp' data-ref="85MaybeMCOp" data-ref-filename="85MaybeMCOp">MaybeMCOp</a></dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::LowerMachineOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE">LowerMachineOperand</a>(<a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI" data-ref-filename="82MI">MI</a>, <a class="local col4 ref" href="#84MO" title='MO' data-ref="84MO" data-ref-filename="84MO">MO</a>))</td></tr>
<tr><th id="497">497</th><td>      <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col5 ref" href="#85MaybeMCOp" title='MaybeMCOp' data-ref="85MaybeMCOp" data-ref-filename="85MaybeMCOp">MaybeMCOp</a>.<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNR4llvm8Optional8getValueEv" data-ref-filename="_ZNR4llvm8Optional8getValueEv">getValue</a>());</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>  <i>// Handle a few special cases to eliminate operand modifiers.</i></td></tr>
<tr><th id="500">500</th><td>  <b>switch</b> (<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="501">501</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64_32r" title='llvm::X86::LEA64_32r' data-ref="llvm::X86::LEA64_32r" data-ref-filename="llvm..X86..LEA64_32r">LEA64_32r</a>:</td></tr>
<tr><th id="502">502</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64r" title='llvm::X86::LEA64r' data-ref="llvm::X86::LEA64r" data-ref-filename="llvm..X86..LEA64r">LEA64r</a>:</td></tr>
<tr><th id="503">503</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA16r" title='llvm::X86::LEA16r' data-ref="llvm::X86::LEA16r" data-ref-filename="llvm..X86..LEA16r">LEA16r</a>:</td></tr>
<tr><th id="504">504</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA32r" title='llvm::X86::LEA32r' data-ref="llvm::X86::LEA32r" data-ref-filename="llvm..X86..LEA32r">LEA32r</a>:</td></tr>
<tr><th id="505">505</th><td>    <i>// LEA should have a segment register, but it must be empty.</i></td></tr>
<tr><th id="506">506</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OutMI.getNumOperands() == <var>1</var> + X86::AddrNumOperands &amp;&amp;</td></tr>
<tr><th id="507">507</th><td>           <q>"Unexpected # of LEA operands"</q>);</td></tr>
<tr><th id="508">508</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OutMI.getOperand(<var>1</var> + X86::AddrSegmentReg).getReg() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="509">509</th><td>           <q>"LEA has segment specified!"</q>);</td></tr>
<tr><th id="510">510</th><td>    <b>break</b>;</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MULX32Hrr" title='llvm::X86::MULX32Hrr' data-ref="llvm::X86::MULX32Hrr" data-ref-filename="llvm..X86..MULX32Hrr">MULX32Hrr</a>:</td></tr>
<tr><th id="513">513</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MULX32Hrm" title='llvm::X86::MULX32Hrm' data-ref="llvm::X86::MULX32Hrm" data-ref-filename="llvm..X86..MULX32Hrm">MULX32Hrm</a>:</td></tr>
<tr><th id="514">514</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MULX64Hrr" title='llvm::X86::MULX64Hrr' data-ref="llvm::X86::MULX64Hrr" data-ref-filename="llvm..X86..MULX64Hrr">MULX64Hrr</a>:</td></tr>
<tr><th id="515">515</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MULX64Hrm" title='llvm::X86::MULX64Hrm' data-ref="llvm::X86::MULX64Hrm" data-ref-filename="llvm..X86..MULX64Hrm">MULX64Hrm</a>: {</td></tr>
<tr><th id="516">516</th><td>    <i>// Turn into regular MULX by duplicating the destination.</i></td></tr>
<tr><th id="517">517</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="86NewOpc" title='NewOpc' data-type='unsigned int' data-ref="86NewOpc" data-ref-filename="86NewOpc">NewOpc</dfn>;</td></tr>
<tr><th id="518">518</th><td>    <b>switch</b> (<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="519">519</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid opcode"</q>);</td></tr>
<tr><th id="520">520</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MULX32Hrr" title='llvm::X86::MULX32Hrr' data-ref="llvm::X86::MULX32Hrr" data-ref-filename="llvm..X86..MULX32Hrr">MULX32Hrr</a>: <a class="local col6 ref" href="#86NewOpc" title='NewOpc' data-ref="86NewOpc" data-ref-filename="86NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MULX32rr" title='llvm::X86::MULX32rr' data-ref="llvm::X86::MULX32rr" data-ref-filename="llvm..X86..MULX32rr">MULX32rr</a>; <b>break</b>;</td></tr>
<tr><th id="521">521</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MULX32Hrm" title='llvm::X86::MULX32Hrm' data-ref="llvm::X86::MULX32Hrm" data-ref-filename="llvm..X86..MULX32Hrm">MULX32Hrm</a>: <a class="local col6 ref" href="#86NewOpc" title='NewOpc' data-ref="86NewOpc" data-ref-filename="86NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MULX32rm" title='llvm::X86::MULX32rm' data-ref="llvm::X86::MULX32rm" data-ref-filename="llvm..X86..MULX32rm">MULX32rm</a>; <b>break</b>;</td></tr>
<tr><th id="522">522</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MULX64Hrr" title='llvm::X86::MULX64Hrr' data-ref="llvm::X86::MULX64Hrr" data-ref-filename="llvm..X86..MULX64Hrr">MULX64Hrr</a>: <a class="local col6 ref" href="#86NewOpc" title='NewOpc' data-ref="86NewOpc" data-ref-filename="86NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MULX64rr" title='llvm::X86::MULX64rr' data-ref="llvm::X86::MULX64rr" data-ref-filename="llvm..X86..MULX64rr">MULX64rr</a>; <b>break</b>;</td></tr>
<tr><th id="523">523</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MULX64Hrm" title='llvm::X86::MULX64Hrm' data-ref="llvm::X86::MULX64Hrm" data-ref-filename="llvm..X86..MULX64Hrm">MULX64Hrm</a>: <a class="local col6 ref" href="#86NewOpc" title='NewOpc' data-ref="86NewOpc" data-ref-filename="86NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MULX64rm" title='llvm::X86::MULX64rm' data-ref="llvm::X86::MULX64rm" data-ref-filename="llvm..X86..MULX64rm">MULX64rm</a>; <b>break</b>;</td></tr>
<tr><th id="524">524</th><td>    }</td></tr>
<tr><th id="525">525</th><td>    <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col6 ref" href="#86NewOpc" title='NewOpc' data-ref="86NewOpc" data-ref-filename="86NewOpc">NewOpc</a>);</td></tr>
<tr><th id="526">526</th><td>    <i>// Duplicate the destination.</i></td></tr>
<tr><th id="527">527</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="87DestReg" title='DestReg' data-type='unsigned int' data-ref="87DestReg" data-ref-filename="87DestReg">DestReg</dfn> = <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="528">528</th><td>    <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6insertEPNS_9MCOperandERKS1_" title='llvm::MCInst::insert' data-ref="_ZN4llvm6MCInst6insertEPNS_9MCOperandERKS1_" data-ref-filename="_ZN4llvm6MCInst6insertEPNS_9MCOperandERKS1_">insert</a>(<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst5beginEv" title='llvm::MCInst::begin' data-ref="_ZN4llvm6MCInst5beginEv" data-ref-filename="_ZN4llvm6MCInst5beginEv">begin</a>(), <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#87DestReg" title='DestReg' data-ref="87DestReg" data-ref-filename="87DestReg">DestReg</a>));</td></tr>
<tr><th id="529">529</th><td>    <b>break</b>;</td></tr>
<tr><th id="530">530</th><td>  }</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>  <i>// Commute operands to get a smaller encoding by using VEX.R instead of VEX.B</i></td></tr>
<tr><th id="533">533</th><td><i>  // if one of the registers is extended, but other isn't.</i></td></tr>
<tr><th id="534">534</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVZPQILo2PQIrr" title='llvm::X86::VMOVZPQILo2PQIrr' data-ref="llvm::X86::VMOVZPQILo2PQIrr" data-ref-filename="llvm..X86..VMOVZPQILo2PQIrr">VMOVZPQILo2PQIrr</a>:</td></tr>
<tr><th id="535">535</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDrr" title='llvm::X86::VMOVAPDrr' data-ref="llvm::X86::VMOVAPDrr" data-ref-filename="llvm..X86..VMOVAPDrr">VMOVAPDrr</a>:</td></tr>
<tr><th id="536">536</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDYrr" title='llvm::X86::VMOVAPDYrr' data-ref="llvm::X86::VMOVAPDYrr" data-ref-filename="llvm..X86..VMOVAPDYrr">VMOVAPDYrr</a>:</td></tr>
<tr><th id="537">537</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSrr" title='llvm::X86::VMOVAPSrr' data-ref="llvm::X86::VMOVAPSrr" data-ref-filename="llvm..X86..VMOVAPSrr">VMOVAPSrr</a>:</td></tr>
<tr><th id="538">538</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSYrr" title='llvm::X86::VMOVAPSYrr' data-ref="llvm::X86::VMOVAPSYrr" data-ref-filename="llvm..X86..VMOVAPSYrr">VMOVAPSYrr</a>:</td></tr>
<tr><th id="539">539</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQArr" title='llvm::X86::VMOVDQArr' data-ref="llvm::X86::VMOVDQArr" data-ref-filename="llvm..X86..VMOVDQArr">VMOVDQArr</a>:</td></tr>
<tr><th id="540">540</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQAYrr" title='llvm::X86::VMOVDQAYrr' data-ref="llvm::X86::VMOVDQAYrr" data-ref-filename="llvm..X86..VMOVDQAYrr">VMOVDQAYrr</a>:</td></tr>
<tr><th id="541">541</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQUrr" title='llvm::X86::VMOVDQUrr' data-ref="llvm::X86::VMOVDQUrr" data-ref-filename="llvm..X86..VMOVDQUrr">VMOVDQUrr</a>:</td></tr>
<tr><th id="542">542</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQUYrr" title='llvm::X86::VMOVDQUYrr' data-ref="llvm::X86::VMOVDQUYrr" data-ref-filename="llvm..X86..VMOVDQUYrr">VMOVDQUYrr</a>:</td></tr>
<tr><th id="543">543</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDrr" title='llvm::X86::VMOVUPDrr' data-ref="llvm::X86::VMOVUPDrr" data-ref-filename="llvm..X86..VMOVUPDrr">VMOVUPDrr</a>:</td></tr>
<tr><th id="544">544</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDYrr" title='llvm::X86::VMOVUPDYrr' data-ref="llvm::X86::VMOVUPDYrr" data-ref-filename="llvm..X86..VMOVUPDYrr">VMOVUPDYrr</a>:</td></tr>
<tr><th id="545">545</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSrr" title='llvm::X86::VMOVUPSrr' data-ref="llvm::X86::VMOVUPSrr" data-ref-filename="llvm..X86..VMOVUPSrr">VMOVUPSrr</a>:</td></tr>
<tr><th id="546">546</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSYrr" title='llvm::X86::VMOVUPSYrr' data-ref="llvm::X86::VMOVUPSYrr" data-ref-filename="llvm..X86..VMOVUPSYrr">VMOVUPSYrr</a>: {</td></tr>
<tr><th id="547">547</th><td>    <b>if</b> (!<span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II19isX86_64ExtendedRegEj" title='llvm::X86II::isX86_64ExtendedReg' data-ref="_ZN4llvm5X86II19isX86_64ExtendedRegEj" data-ref-filename="_ZN4llvm5X86II19isX86_64ExtendedRegEj">isX86_64ExtendedReg</a>(<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="548">548</th><td>        <span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II19isX86_64ExtendedRegEj" title='llvm::X86II::isX86_64ExtendedReg' data-ref="_ZN4llvm5X86II19isX86_64ExtendedRegEj" data-ref-filename="_ZN4llvm5X86II19isX86_64ExtendedRegEj">isX86_64ExtendedReg</a>(<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="549">549</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="88NewOpc" title='NewOpc' data-type='unsigned int' data-ref="88NewOpc" data-ref-filename="88NewOpc">NewOpc</dfn>;</td></tr>
<tr><th id="550">550</th><td>      <b>switch</b> (<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="551">551</th><td>      <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid opcode"</q>);</td></tr>
<tr><th id="552">552</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVZPQILo2PQIrr" title='llvm::X86::VMOVZPQILo2PQIrr' data-ref="llvm::X86::VMOVZPQILo2PQIrr" data-ref-filename="llvm..X86..VMOVZPQILo2PQIrr">VMOVZPQILo2PQIrr</a>: <a class="local col8 ref" href="#88NewOpc" title='NewOpc' data-ref="88NewOpc" data-ref-filename="88NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVPQI2QIrr" title='llvm::X86::VMOVPQI2QIrr' data-ref="llvm::X86::VMOVPQI2QIrr" data-ref-filename="llvm..X86..VMOVPQI2QIrr">VMOVPQI2QIrr</a>;   <b>break</b>;</td></tr>
<tr><th id="553">553</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDrr" title='llvm::X86::VMOVAPDrr' data-ref="llvm::X86::VMOVAPDrr" data-ref-filename="llvm..X86..VMOVAPDrr">VMOVAPDrr</a>:        <a class="local col8 ref" href="#88NewOpc" title='NewOpc' data-ref="88NewOpc" data-ref-filename="88NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDrr_REV" title='llvm::X86::VMOVAPDrr_REV' data-ref="llvm::X86::VMOVAPDrr_REV" data-ref-filename="llvm..X86..VMOVAPDrr_REV">VMOVAPDrr_REV</a>;  <b>break</b>;</td></tr>
<tr><th id="554">554</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDYrr" title='llvm::X86::VMOVAPDYrr' data-ref="llvm::X86::VMOVAPDYrr" data-ref-filename="llvm..X86..VMOVAPDYrr">VMOVAPDYrr</a>:       <a class="local col8 ref" href="#88NewOpc" title='NewOpc' data-ref="88NewOpc" data-ref-filename="88NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDYrr_REV" title='llvm::X86::VMOVAPDYrr_REV' data-ref="llvm::X86::VMOVAPDYrr_REV" data-ref-filename="llvm..X86..VMOVAPDYrr_REV">VMOVAPDYrr_REV</a>; <b>break</b>;</td></tr>
<tr><th id="555">555</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSrr" title='llvm::X86::VMOVAPSrr' data-ref="llvm::X86::VMOVAPSrr" data-ref-filename="llvm..X86..VMOVAPSrr">VMOVAPSrr</a>:        <a class="local col8 ref" href="#88NewOpc" title='NewOpc' data-ref="88NewOpc" data-ref-filename="88NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSrr_REV" title='llvm::X86::VMOVAPSrr_REV' data-ref="llvm::X86::VMOVAPSrr_REV" data-ref-filename="llvm..X86..VMOVAPSrr_REV">VMOVAPSrr_REV</a>;  <b>break</b>;</td></tr>
<tr><th id="556">556</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSYrr" title='llvm::X86::VMOVAPSYrr' data-ref="llvm::X86::VMOVAPSYrr" data-ref-filename="llvm..X86..VMOVAPSYrr">VMOVAPSYrr</a>:       <a class="local col8 ref" href="#88NewOpc" title='NewOpc' data-ref="88NewOpc" data-ref-filename="88NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSYrr_REV" title='llvm::X86::VMOVAPSYrr_REV' data-ref="llvm::X86::VMOVAPSYrr_REV" data-ref-filename="llvm..X86..VMOVAPSYrr_REV">VMOVAPSYrr_REV</a>; <b>break</b>;</td></tr>
<tr><th id="557">557</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQArr" title='llvm::X86::VMOVDQArr' data-ref="llvm::X86::VMOVDQArr" data-ref-filename="llvm..X86..VMOVDQArr">VMOVDQArr</a>:        <a class="local col8 ref" href="#88NewOpc" title='NewOpc' data-ref="88NewOpc" data-ref-filename="88NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQArr_REV" title='llvm::X86::VMOVDQArr_REV' data-ref="llvm::X86::VMOVDQArr_REV" data-ref-filename="llvm..X86..VMOVDQArr_REV">VMOVDQArr_REV</a>;  <b>break</b>;</td></tr>
<tr><th id="558">558</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQAYrr" title='llvm::X86::VMOVDQAYrr' data-ref="llvm::X86::VMOVDQAYrr" data-ref-filename="llvm..X86..VMOVDQAYrr">VMOVDQAYrr</a>:       <a class="local col8 ref" href="#88NewOpc" title='NewOpc' data-ref="88NewOpc" data-ref-filename="88NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQAYrr_REV" title='llvm::X86::VMOVDQAYrr_REV' data-ref="llvm::X86::VMOVDQAYrr_REV" data-ref-filename="llvm..X86..VMOVDQAYrr_REV">VMOVDQAYrr_REV</a>; <b>break</b>;</td></tr>
<tr><th id="559">559</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQUrr" title='llvm::X86::VMOVDQUrr' data-ref="llvm::X86::VMOVDQUrr" data-ref-filename="llvm..X86..VMOVDQUrr">VMOVDQUrr</a>:        <a class="local col8 ref" href="#88NewOpc" title='NewOpc' data-ref="88NewOpc" data-ref-filename="88NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQUrr_REV" title='llvm::X86::VMOVDQUrr_REV' data-ref="llvm::X86::VMOVDQUrr_REV" data-ref-filename="llvm..X86..VMOVDQUrr_REV">VMOVDQUrr_REV</a>;  <b>break</b>;</td></tr>
<tr><th id="560">560</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQUYrr" title='llvm::X86::VMOVDQUYrr' data-ref="llvm::X86::VMOVDQUYrr" data-ref-filename="llvm..X86..VMOVDQUYrr">VMOVDQUYrr</a>:       <a class="local col8 ref" href="#88NewOpc" title='NewOpc' data-ref="88NewOpc" data-ref-filename="88NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQUYrr_REV" title='llvm::X86::VMOVDQUYrr_REV' data-ref="llvm::X86::VMOVDQUYrr_REV" data-ref-filename="llvm..X86..VMOVDQUYrr_REV">VMOVDQUYrr_REV</a>; <b>break</b>;</td></tr>
<tr><th id="561">561</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDrr" title='llvm::X86::VMOVUPDrr' data-ref="llvm::X86::VMOVUPDrr" data-ref-filename="llvm..X86..VMOVUPDrr">VMOVUPDrr</a>:        <a class="local col8 ref" href="#88NewOpc" title='NewOpc' data-ref="88NewOpc" data-ref-filename="88NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDrr_REV" title='llvm::X86::VMOVUPDrr_REV' data-ref="llvm::X86::VMOVUPDrr_REV" data-ref-filename="llvm..X86..VMOVUPDrr_REV">VMOVUPDrr_REV</a>;  <b>break</b>;</td></tr>
<tr><th id="562">562</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDYrr" title='llvm::X86::VMOVUPDYrr' data-ref="llvm::X86::VMOVUPDYrr" data-ref-filename="llvm..X86..VMOVUPDYrr">VMOVUPDYrr</a>:       <a class="local col8 ref" href="#88NewOpc" title='NewOpc' data-ref="88NewOpc" data-ref-filename="88NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDYrr_REV" title='llvm::X86::VMOVUPDYrr_REV' data-ref="llvm::X86::VMOVUPDYrr_REV" data-ref-filename="llvm..X86..VMOVUPDYrr_REV">VMOVUPDYrr_REV</a>; <b>break</b>;</td></tr>
<tr><th id="563">563</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSrr" title='llvm::X86::VMOVUPSrr' data-ref="llvm::X86::VMOVUPSrr" data-ref-filename="llvm..X86..VMOVUPSrr">VMOVUPSrr</a>:        <a class="local col8 ref" href="#88NewOpc" title='NewOpc' data-ref="88NewOpc" data-ref-filename="88NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSrr_REV" title='llvm::X86::VMOVUPSrr_REV' data-ref="llvm::X86::VMOVUPSrr_REV" data-ref-filename="llvm..X86..VMOVUPSrr_REV">VMOVUPSrr_REV</a>;  <b>break</b>;</td></tr>
<tr><th id="564">564</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSYrr" title='llvm::X86::VMOVUPSYrr' data-ref="llvm::X86::VMOVUPSYrr" data-ref-filename="llvm..X86..VMOVUPSYrr">VMOVUPSYrr</a>:       <a class="local col8 ref" href="#88NewOpc" title='NewOpc' data-ref="88NewOpc" data-ref-filename="88NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSYrr_REV" title='llvm::X86::VMOVUPSYrr_REV' data-ref="llvm::X86::VMOVUPSYrr_REV" data-ref-filename="llvm..X86..VMOVUPSYrr_REV">VMOVUPSYrr_REV</a>; <b>break</b>;</td></tr>
<tr><th id="565">565</th><td>      }</td></tr>
<tr><th id="566">566</th><td>      <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col8 ref" href="#88NewOpc" title='NewOpc' data-ref="88NewOpc" data-ref-filename="88NewOpc">NewOpc</a>);</td></tr>
<tr><th id="567">567</th><td>    }</td></tr>
<tr><th id="568">568</th><td>    <b>break</b>;</td></tr>
<tr><th id="569">569</th><td>  }</td></tr>
<tr><th id="570">570</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDrr" title='llvm::X86::VMOVSDrr' data-ref="llvm::X86::VMOVSDrr" data-ref-filename="llvm..X86..VMOVSDrr">VMOVSDrr</a>:</td></tr>
<tr><th id="571">571</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSrr" title='llvm::X86::VMOVSSrr' data-ref="llvm::X86::VMOVSSrr" data-ref-filename="llvm..X86..VMOVSSrr">VMOVSSrr</a>: {</td></tr>
<tr><th id="572">572</th><td>    <b>if</b> (!<span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II19isX86_64ExtendedRegEj" title='llvm::X86II::isX86_64ExtendedReg' data-ref="_ZN4llvm5X86II19isX86_64ExtendedRegEj" data-ref-filename="_ZN4llvm5X86II19isX86_64ExtendedRegEj">isX86_64ExtendedReg</a>(<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="573">573</th><td>        <span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II19isX86_64ExtendedRegEj" title='llvm::X86II::isX86_64ExtendedReg' data-ref="_ZN4llvm5X86II19isX86_64ExtendedRegEj" data-ref-filename="_ZN4llvm5X86II19isX86_64ExtendedRegEj">isX86_64ExtendedReg</a>(<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="574">574</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="89NewOpc" title='NewOpc' data-type='unsigned int' data-ref="89NewOpc" data-ref-filename="89NewOpc">NewOpc</dfn>;</td></tr>
<tr><th id="575">575</th><td>      <b>switch</b> (<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="576">576</th><td>      <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid opcode"</q>);</td></tr>
<tr><th id="577">577</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDrr" title='llvm::X86::VMOVSDrr' data-ref="llvm::X86::VMOVSDrr" data-ref-filename="llvm..X86..VMOVSDrr">VMOVSDrr</a>: <a class="local col9 ref" href="#89NewOpc" title='NewOpc' data-ref="89NewOpc" data-ref-filename="89NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDrr_REV" title='llvm::X86::VMOVSDrr_REV' data-ref="llvm::X86::VMOVSDrr_REV" data-ref-filename="llvm..X86..VMOVSDrr_REV">VMOVSDrr_REV</a>; <b>break</b>;</td></tr>
<tr><th id="578">578</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSrr" title='llvm::X86::VMOVSSrr' data-ref="llvm::X86::VMOVSSrr" data-ref-filename="llvm..X86..VMOVSSrr">VMOVSSrr</a>: <a class="local col9 ref" href="#89NewOpc" title='NewOpc' data-ref="89NewOpc" data-ref-filename="89NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSrr_REV" title='llvm::X86::VMOVSSrr_REV' data-ref="llvm::X86::VMOVSSrr_REV" data-ref-filename="llvm..X86..VMOVSSrr_REV">VMOVSSrr_REV</a>; <b>break</b>;</td></tr>
<tr><th id="579">579</th><td>      }</td></tr>
<tr><th id="580">580</th><td>      <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col9 ref" href="#89NewOpc" title='NewOpc' data-ref="89NewOpc" data-ref-filename="89NewOpc">NewOpc</a>);</td></tr>
<tr><th id="581">581</th><td>    }</td></tr>
<tr><th id="582">582</th><td>    <b>break</b>;</td></tr>
<tr><th id="583">583</th><td>  }</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ128rmi" title='llvm::X86::VPCMPBZ128rmi' data-ref="llvm::X86::VPCMPBZ128rmi" data-ref-filename="llvm..X86..VPCMPBZ128rmi">VPCMPBZ128rmi</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ128rmik" title='llvm::X86::VPCMPBZ128rmik' data-ref="llvm::X86::VPCMPBZ128rmik" data-ref-filename="llvm..X86..VPCMPBZ128rmik">VPCMPBZ128rmik</a>:</td></tr>
<tr><th id="586">586</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ128rri" title='llvm::X86::VPCMPBZ128rri' data-ref="llvm::X86::VPCMPBZ128rri" data-ref-filename="llvm..X86..VPCMPBZ128rri">VPCMPBZ128rri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ128rrik" title='llvm::X86::VPCMPBZ128rrik' data-ref="llvm::X86::VPCMPBZ128rrik" data-ref-filename="llvm..X86..VPCMPBZ128rrik">VPCMPBZ128rrik</a>:</td></tr>
<tr><th id="587">587</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ256rmi" title='llvm::X86::VPCMPBZ256rmi' data-ref="llvm::X86::VPCMPBZ256rmi" data-ref-filename="llvm..X86..VPCMPBZ256rmi">VPCMPBZ256rmi</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ256rmik" title='llvm::X86::VPCMPBZ256rmik' data-ref="llvm::X86::VPCMPBZ256rmik" data-ref-filename="llvm..X86..VPCMPBZ256rmik">VPCMPBZ256rmik</a>:</td></tr>
<tr><th id="588">588</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ256rri" title='llvm::X86::VPCMPBZ256rri' data-ref="llvm::X86::VPCMPBZ256rri" data-ref-filename="llvm..X86..VPCMPBZ256rri">VPCMPBZ256rri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ256rrik" title='llvm::X86::VPCMPBZ256rrik' data-ref="llvm::X86::VPCMPBZ256rrik" data-ref-filename="llvm..X86..VPCMPBZ256rrik">VPCMPBZ256rrik</a>:</td></tr>
<tr><th id="589">589</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZrmi" title='llvm::X86::VPCMPBZrmi' data-ref="llvm::X86::VPCMPBZrmi" data-ref-filename="llvm..X86..VPCMPBZrmi">VPCMPBZrmi</a>:     <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZrmik" title='llvm::X86::VPCMPBZrmik' data-ref="llvm::X86::VPCMPBZrmik" data-ref-filename="llvm..X86..VPCMPBZrmik">VPCMPBZrmik</a>:</td></tr>
<tr><th id="590">590</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZrri" title='llvm::X86::VPCMPBZrri' data-ref="llvm::X86::VPCMPBZrri" data-ref-filename="llvm..X86..VPCMPBZrri">VPCMPBZrri</a>:     <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZrrik" title='llvm::X86::VPCMPBZrrik' data-ref="llvm::X86::VPCMPBZrrik" data-ref-filename="llvm..X86..VPCMPBZrrik">VPCMPBZrrik</a>:</td></tr>
<tr><th id="591">591</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ128rmi" title='llvm::X86::VPCMPDZ128rmi' data-ref="llvm::X86::VPCMPDZ128rmi" data-ref-filename="llvm..X86..VPCMPDZ128rmi">VPCMPDZ128rmi</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ128rmik" title='llvm::X86::VPCMPDZ128rmik' data-ref="llvm::X86::VPCMPDZ128rmik" data-ref-filename="llvm..X86..VPCMPDZ128rmik">VPCMPDZ128rmik</a>:</td></tr>
<tr><th id="592">592</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ128rmib" title='llvm::X86::VPCMPDZ128rmib' data-ref="llvm::X86::VPCMPDZ128rmib" data-ref-filename="llvm..X86..VPCMPDZ128rmib">VPCMPDZ128rmib</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ128rmibk" title='llvm::X86::VPCMPDZ128rmibk' data-ref="llvm::X86::VPCMPDZ128rmibk" data-ref-filename="llvm..X86..VPCMPDZ128rmibk">VPCMPDZ128rmibk</a>:</td></tr>
<tr><th id="593">593</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ128rri" title='llvm::X86::VPCMPDZ128rri' data-ref="llvm::X86::VPCMPDZ128rri" data-ref-filename="llvm..X86..VPCMPDZ128rri">VPCMPDZ128rri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ128rrik" title='llvm::X86::VPCMPDZ128rrik' data-ref="llvm::X86::VPCMPDZ128rrik" data-ref-filename="llvm..X86..VPCMPDZ128rrik">VPCMPDZ128rrik</a>:</td></tr>
<tr><th id="594">594</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ256rmi" title='llvm::X86::VPCMPDZ256rmi' data-ref="llvm::X86::VPCMPDZ256rmi" data-ref-filename="llvm..X86..VPCMPDZ256rmi">VPCMPDZ256rmi</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ256rmik" title='llvm::X86::VPCMPDZ256rmik' data-ref="llvm::X86::VPCMPDZ256rmik" data-ref-filename="llvm..X86..VPCMPDZ256rmik">VPCMPDZ256rmik</a>:</td></tr>
<tr><th id="595">595</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ256rmib" title='llvm::X86::VPCMPDZ256rmib' data-ref="llvm::X86::VPCMPDZ256rmib" data-ref-filename="llvm..X86..VPCMPDZ256rmib">VPCMPDZ256rmib</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ256rmibk" title='llvm::X86::VPCMPDZ256rmibk' data-ref="llvm::X86::VPCMPDZ256rmibk" data-ref-filename="llvm..X86..VPCMPDZ256rmibk">VPCMPDZ256rmibk</a>:</td></tr>
<tr><th id="596">596</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ256rri" title='llvm::X86::VPCMPDZ256rri' data-ref="llvm::X86::VPCMPDZ256rri" data-ref-filename="llvm..X86..VPCMPDZ256rri">VPCMPDZ256rri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ256rrik" title='llvm::X86::VPCMPDZ256rrik' data-ref="llvm::X86::VPCMPDZ256rrik" data-ref-filename="llvm..X86..VPCMPDZ256rrik">VPCMPDZ256rrik</a>:</td></tr>
<tr><th id="597">597</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZrmi" title='llvm::X86::VPCMPDZrmi' data-ref="llvm::X86::VPCMPDZrmi" data-ref-filename="llvm..X86..VPCMPDZrmi">VPCMPDZrmi</a>:     <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZrmik" title='llvm::X86::VPCMPDZrmik' data-ref="llvm::X86::VPCMPDZrmik" data-ref-filename="llvm..X86..VPCMPDZrmik">VPCMPDZrmik</a>:</td></tr>
<tr><th id="598">598</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZrmib" title='llvm::X86::VPCMPDZrmib' data-ref="llvm::X86::VPCMPDZrmib" data-ref-filename="llvm..X86..VPCMPDZrmib">VPCMPDZrmib</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZrmibk" title='llvm::X86::VPCMPDZrmibk' data-ref="llvm::X86::VPCMPDZrmibk" data-ref-filename="llvm..X86..VPCMPDZrmibk">VPCMPDZrmibk</a>:</td></tr>
<tr><th id="599">599</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZrri" title='llvm::X86::VPCMPDZrri' data-ref="llvm::X86::VPCMPDZrri" data-ref-filename="llvm..X86..VPCMPDZrri">VPCMPDZrri</a>:     <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZrrik" title='llvm::X86::VPCMPDZrrik' data-ref="llvm::X86::VPCMPDZrrik" data-ref-filename="llvm..X86..VPCMPDZrrik">VPCMPDZrrik</a>:</td></tr>
<tr><th id="600">600</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ128rmi" title='llvm::X86::VPCMPQZ128rmi' data-ref="llvm::X86::VPCMPQZ128rmi" data-ref-filename="llvm..X86..VPCMPQZ128rmi">VPCMPQZ128rmi</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ128rmik" title='llvm::X86::VPCMPQZ128rmik' data-ref="llvm::X86::VPCMPQZ128rmik" data-ref-filename="llvm..X86..VPCMPQZ128rmik">VPCMPQZ128rmik</a>:</td></tr>
<tr><th id="601">601</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ128rmib" title='llvm::X86::VPCMPQZ128rmib' data-ref="llvm::X86::VPCMPQZ128rmib" data-ref-filename="llvm..X86..VPCMPQZ128rmib">VPCMPQZ128rmib</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ128rmibk" title='llvm::X86::VPCMPQZ128rmibk' data-ref="llvm::X86::VPCMPQZ128rmibk" data-ref-filename="llvm..X86..VPCMPQZ128rmibk">VPCMPQZ128rmibk</a>:</td></tr>
<tr><th id="602">602</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ128rri" title='llvm::X86::VPCMPQZ128rri' data-ref="llvm::X86::VPCMPQZ128rri" data-ref-filename="llvm..X86..VPCMPQZ128rri">VPCMPQZ128rri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ128rrik" title='llvm::X86::VPCMPQZ128rrik' data-ref="llvm::X86::VPCMPQZ128rrik" data-ref-filename="llvm..X86..VPCMPQZ128rrik">VPCMPQZ128rrik</a>:</td></tr>
<tr><th id="603">603</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ256rmi" title='llvm::X86::VPCMPQZ256rmi' data-ref="llvm::X86::VPCMPQZ256rmi" data-ref-filename="llvm..X86..VPCMPQZ256rmi">VPCMPQZ256rmi</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ256rmik" title='llvm::X86::VPCMPQZ256rmik' data-ref="llvm::X86::VPCMPQZ256rmik" data-ref-filename="llvm..X86..VPCMPQZ256rmik">VPCMPQZ256rmik</a>:</td></tr>
<tr><th id="604">604</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ256rmib" title='llvm::X86::VPCMPQZ256rmib' data-ref="llvm::X86::VPCMPQZ256rmib" data-ref-filename="llvm..X86..VPCMPQZ256rmib">VPCMPQZ256rmib</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ256rmibk" title='llvm::X86::VPCMPQZ256rmibk' data-ref="llvm::X86::VPCMPQZ256rmibk" data-ref-filename="llvm..X86..VPCMPQZ256rmibk">VPCMPQZ256rmibk</a>:</td></tr>
<tr><th id="605">605</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ256rri" title='llvm::X86::VPCMPQZ256rri' data-ref="llvm::X86::VPCMPQZ256rri" data-ref-filename="llvm..X86..VPCMPQZ256rri">VPCMPQZ256rri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ256rrik" title='llvm::X86::VPCMPQZ256rrik' data-ref="llvm::X86::VPCMPQZ256rrik" data-ref-filename="llvm..X86..VPCMPQZ256rrik">VPCMPQZ256rrik</a>:</td></tr>
<tr><th id="606">606</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZrmi" title='llvm::X86::VPCMPQZrmi' data-ref="llvm::X86::VPCMPQZrmi" data-ref-filename="llvm..X86..VPCMPQZrmi">VPCMPQZrmi</a>:     <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZrmik" title='llvm::X86::VPCMPQZrmik' data-ref="llvm::X86::VPCMPQZrmik" data-ref-filename="llvm..X86..VPCMPQZrmik">VPCMPQZrmik</a>:</td></tr>
<tr><th id="607">607</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZrmib" title='llvm::X86::VPCMPQZrmib' data-ref="llvm::X86::VPCMPQZrmib" data-ref-filename="llvm..X86..VPCMPQZrmib">VPCMPQZrmib</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZrmibk" title='llvm::X86::VPCMPQZrmibk' data-ref="llvm::X86::VPCMPQZrmibk" data-ref-filename="llvm..X86..VPCMPQZrmibk">VPCMPQZrmibk</a>:</td></tr>
<tr><th id="608">608</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZrri" title='llvm::X86::VPCMPQZrri' data-ref="llvm::X86::VPCMPQZrri" data-ref-filename="llvm..X86..VPCMPQZrri">VPCMPQZrri</a>:     <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZrrik" title='llvm::X86::VPCMPQZrrik' data-ref="llvm::X86::VPCMPQZrrik" data-ref-filename="llvm..X86..VPCMPQZrrik">VPCMPQZrrik</a>:</td></tr>
<tr><th id="609">609</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ128rmi" title='llvm::X86::VPCMPWZ128rmi' data-ref="llvm::X86::VPCMPWZ128rmi" data-ref-filename="llvm..X86..VPCMPWZ128rmi">VPCMPWZ128rmi</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ128rmik" title='llvm::X86::VPCMPWZ128rmik' data-ref="llvm::X86::VPCMPWZ128rmik" data-ref-filename="llvm..X86..VPCMPWZ128rmik">VPCMPWZ128rmik</a>:</td></tr>
<tr><th id="610">610</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ128rri" title='llvm::X86::VPCMPWZ128rri' data-ref="llvm::X86::VPCMPWZ128rri" data-ref-filename="llvm..X86..VPCMPWZ128rri">VPCMPWZ128rri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ128rrik" title='llvm::X86::VPCMPWZ128rrik' data-ref="llvm::X86::VPCMPWZ128rrik" data-ref-filename="llvm..X86..VPCMPWZ128rrik">VPCMPWZ128rrik</a>:</td></tr>
<tr><th id="611">611</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ256rmi" title='llvm::X86::VPCMPWZ256rmi' data-ref="llvm::X86::VPCMPWZ256rmi" data-ref-filename="llvm..X86..VPCMPWZ256rmi">VPCMPWZ256rmi</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ256rmik" title='llvm::X86::VPCMPWZ256rmik' data-ref="llvm::X86::VPCMPWZ256rmik" data-ref-filename="llvm..X86..VPCMPWZ256rmik">VPCMPWZ256rmik</a>:</td></tr>
<tr><th id="612">612</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ256rri" title='llvm::X86::VPCMPWZ256rri' data-ref="llvm::X86::VPCMPWZ256rri" data-ref-filename="llvm..X86..VPCMPWZ256rri">VPCMPWZ256rri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ256rrik" title='llvm::X86::VPCMPWZ256rrik' data-ref="llvm::X86::VPCMPWZ256rrik" data-ref-filename="llvm..X86..VPCMPWZ256rrik">VPCMPWZ256rrik</a>:</td></tr>
<tr><th id="613">613</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZrmi" title='llvm::X86::VPCMPWZrmi' data-ref="llvm::X86::VPCMPWZrmi" data-ref-filename="llvm..X86..VPCMPWZrmi">VPCMPWZrmi</a>:     <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZrmik" title='llvm::X86::VPCMPWZrmik' data-ref="llvm::X86::VPCMPWZrmik" data-ref-filename="llvm..X86..VPCMPWZrmik">VPCMPWZrmik</a>:</td></tr>
<tr><th id="614">614</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZrri" title='llvm::X86::VPCMPWZrri' data-ref="llvm::X86::VPCMPWZrri" data-ref-filename="llvm..X86..VPCMPWZrri">VPCMPWZrri</a>:     <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZrrik" title='llvm::X86::VPCMPWZrrik' data-ref="llvm::X86::VPCMPWZrrik" data-ref-filename="llvm..X86..VPCMPWZrrik">VPCMPWZrrik</a>: {</td></tr>
<tr><th id="615">615</th><td>    <i>// Turn immediate 0 into the VPCMPEQ instruction.</i></td></tr>
<tr><th id="616">616</th><td>    <b>if</b> (<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv" data-ref-filename="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() - <var>1</var>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv" data-ref-filename="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="617">617</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="90NewOpc" title='NewOpc' data-type='unsigned int' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</dfn>;</td></tr>
<tr><th id="618">618</th><td>      <b>switch</b> (<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="619">619</th><td>      <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid opcode"</q>);</td></tr>
<tr><th id="620">620</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ128rmi" title='llvm::X86::VPCMPBZ128rmi' data-ref="llvm::X86::VPCMPBZ128rmi" data-ref-filename="llvm..X86..VPCMPBZ128rmi">VPCMPBZ128rmi</a>:   <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQBZ128rm" title='llvm::X86::VPCMPEQBZ128rm' data-ref="llvm::X86::VPCMPEQBZ128rm" data-ref-filename="llvm..X86..VPCMPEQBZ128rm">VPCMPEQBZ128rm</a>;   <b>break</b>;</td></tr>
<tr><th id="621">621</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ128rmik" title='llvm::X86::VPCMPBZ128rmik' data-ref="llvm::X86::VPCMPBZ128rmik" data-ref-filename="llvm..X86..VPCMPBZ128rmik">VPCMPBZ128rmik</a>:  <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQBZ128rmk" title='llvm::X86::VPCMPEQBZ128rmk' data-ref="llvm::X86::VPCMPEQBZ128rmk" data-ref-filename="llvm..X86..VPCMPEQBZ128rmk">VPCMPEQBZ128rmk</a>;  <b>break</b>;</td></tr>
<tr><th id="622">622</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ128rri" title='llvm::X86::VPCMPBZ128rri' data-ref="llvm::X86::VPCMPBZ128rri" data-ref-filename="llvm..X86..VPCMPBZ128rri">VPCMPBZ128rri</a>:   <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQBZ128rr" title='llvm::X86::VPCMPEQBZ128rr' data-ref="llvm::X86::VPCMPEQBZ128rr" data-ref-filename="llvm..X86..VPCMPEQBZ128rr">VPCMPEQBZ128rr</a>;   <b>break</b>;</td></tr>
<tr><th id="623">623</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ128rrik" title='llvm::X86::VPCMPBZ128rrik' data-ref="llvm::X86::VPCMPBZ128rrik" data-ref-filename="llvm..X86..VPCMPBZ128rrik">VPCMPBZ128rrik</a>:  <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQBZ128rrk" title='llvm::X86::VPCMPEQBZ128rrk' data-ref="llvm::X86::VPCMPEQBZ128rrk" data-ref-filename="llvm..X86..VPCMPEQBZ128rrk">VPCMPEQBZ128rrk</a>;  <b>break</b>;</td></tr>
<tr><th id="624">624</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ256rmi" title='llvm::X86::VPCMPBZ256rmi' data-ref="llvm::X86::VPCMPBZ256rmi" data-ref-filename="llvm..X86..VPCMPBZ256rmi">VPCMPBZ256rmi</a>:   <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQBZ256rm" title='llvm::X86::VPCMPEQBZ256rm' data-ref="llvm::X86::VPCMPEQBZ256rm" data-ref-filename="llvm..X86..VPCMPEQBZ256rm">VPCMPEQBZ256rm</a>;   <b>break</b>;</td></tr>
<tr><th id="625">625</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ256rmik" title='llvm::X86::VPCMPBZ256rmik' data-ref="llvm::X86::VPCMPBZ256rmik" data-ref-filename="llvm..X86..VPCMPBZ256rmik">VPCMPBZ256rmik</a>:  <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQBZ256rmk" title='llvm::X86::VPCMPEQBZ256rmk' data-ref="llvm::X86::VPCMPEQBZ256rmk" data-ref-filename="llvm..X86..VPCMPEQBZ256rmk">VPCMPEQBZ256rmk</a>;  <b>break</b>;</td></tr>
<tr><th id="626">626</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ256rri" title='llvm::X86::VPCMPBZ256rri' data-ref="llvm::X86::VPCMPBZ256rri" data-ref-filename="llvm..X86..VPCMPBZ256rri">VPCMPBZ256rri</a>:   <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQBZ256rr" title='llvm::X86::VPCMPEQBZ256rr' data-ref="llvm::X86::VPCMPEQBZ256rr" data-ref-filename="llvm..X86..VPCMPEQBZ256rr">VPCMPEQBZ256rr</a>;   <b>break</b>;</td></tr>
<tr><th id="627">627</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ256rrik" title='llvm::X86::VPCMPBZ256rrik' data-ref="llvm::X86::VPCMPBZ256rrik" data-ref-filename="llvm..X86..VPCMPBZ256rrik">VPCMPBZ256rrik</a>:  <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQBZ256rrk" title='llvm::X86::VPCMPEQBZ256rrk' data-ref="llvm::X86::VPCMPEQBZ256rrk" data-ref-filename="llvm..X86..VPCMPEQBZ256rrk">VPCMPEQBZ256rrk</a>;  <b>break</b>;</td></tr>
<tr><th id="628">628</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZrmi" title='llvm::X86::VPCMPBZrmi' data-ref="llvm::X86::VPCMPBZrmi" data-ref-filename="llvm..X86..VPCMPBZrmi">VPCMPBZrmi</a>:      <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQBZrm" title='llvm::X86::VPCMPEQBZrm' data-ref="llvm::X86::VPCMPEQBZrm" data-ref-filename="llvm..X86..VPCMPEQBZrm">VPCMPEQBZrm</a>;      <b>break</b>;</td></tr>
<tr><th id="629">629</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZrmik" title='llvm::X86::VPCMPBZrmik' data-ref="llvm::X86::VPCMPBZrmik" data-ref-filename="llvm..X86..VPCMPBZrmik">VPCMPBZrmik</a>:     <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQBZrmk" title='llvm::X86::VPCMPEQBZrmk' data-ref="llvm::X86::VPCMPEQBZrmk" data-ref-filename="llvm..X86..VPCMPEQBZrmk">VPCMPEQBZrmk</a>;     <b>break</b>;</td></tr>
<tr><th id="630">630</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZrri" title='llvm::X86::VPCMPBZrri' data-ref="llvm::X86::VPCMPBZrri" data-ref-filename="llvm..X86..VPCMPBZrri">VPCMPBZrri</a>:      <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQBZrr" title='llvm::X86::VPCMPEQBZrr' data-ref="llvm::X86::VPCMPEQBZrr" data-ref-filename="llvm..X86..VPCMPEQBZrr">VPCMPEQBZrr</a>;      <b>break</b>;</td></tr>
<tr><th id="631">631</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZrrik" title='llvm::X86::VPCMPBZrrik' data-ref="llvm::X86::VPCMPBZrrik" data-ref-filename="llvm..X86..VPCMPBZrrik">VPCMPBZrrik</a>:     <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQBZrrk" title='llvm::X86::VPCMPEQBZrrk' data-ref="llvm::X86::VPCMPEQBZrrk" data-ref-filename="llvm..X86..VPCMPEQBZrrk">VPCMPEQBZrrk</a>;     <b>break</b>;</td></tr>
<tr><th id="632">632</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ128rmi" title='llvm::X86::VPCMPDZ128rmi' data-ref="llvm::X86::VPCMPDZ128rmi" data-ref-filename="llvm..X86..VPCMPDZ128rmi">VPCMPDZ128rmi</a>:   <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQDZ128rm" title='llvm::X86::VPCMPEQDZ128rm' data-ref="llvm::X86::VPCMPEQDZ128rm" data-ref-filename="llvm..X86..VPCMPEQDZ128rm">VPCMPEQDZ128rm</a>;   <b>break</b>;</td></tr>
<tr><th id="633">633</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ128rmib" title='llvm::X86::VPCMPDZ128rmib' data-ref="llvm::X86::VPCMPDZ128rmib" data-ref-filename="llvm..X86..VPCMPDZ128rmib">VPCMPDZ128rmib</a>:  <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQDZ128rmb" title='llvm::X86::VPCMPEQDZ128rmb' data-ref="llvm::X86::VPCMPEQDZ128rmb" data-ref-filename="llvm..X86..VPCMPEQDZ128rmb">VPCMPEQDZ128rmb</a>;  <b>break</b>;</td></tr>
<tr><th id="634">634</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ128rmibk" title='llvm::X86::VPCMPDZ128rmibk' data-ref="llvm::X86::VPCMPDZ128rmibk" data-ref-filename="llvm..X86..VPCMPDZ128rmibk">VPCMPDZ128rmibk</a>: <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQDZ128rmbk" title='llvm::X86::VPCMPEQDZ128rmbk' data-ref="llvm::X86::VPCMPEQDZ128rmbk" data-ref-filename="llvm..X86..VPCMPEQDZ128rmbk">VPCMPEQDZ128rmbk</a>; <b>break</b>;</td></tr>
<tr><th id="635">635</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ128rmik" title='llvm::X86::VPCMPDZ128rmik' data-ref="llvm::X86::VPCMPDZ128rmik" data-ref-filename="llvm..X86..VPCMPDZ128rmik">VPCMPDZ128rmik</a>:  <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQDZ128rmk" title='llvm::X86::VPCMPEQDZ128rmk' data-ref="llvm::X86::VPCMPEQDZ128rmk" data-ref-filename="llvm..X86..VPCMPEQDZ128rmk">VPCMPEQDZ128rmk</a>;  <b>break</b>;</td></tr>
<tr><th id="636">636</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ128rri" title='llvm::X86::VPCMPDZ128rri' data-ref="llvm::X86::VPCMPDZ128rri" data-ref-filename="llvm..X86..VPCMPDZ128rri">VPCMPDZ128rri</a>:   <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQDZ128rr" title='llvm::X86::VPCMPEQDZ128rr' data-ref="llvm::X86::VPCMPEQDZ128rr" data-ref-filename="llvm..X86..VPCMPEQDZ128rr">VPCMPEQDZ128rr</a>;   <b>break</b>;</td></tr>
<tr><th id="637">637</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ128rrik" title='llvm::X86::VPCMPDZ128rrik' data-ref="llvm::X86::VPCMPDZ128rrik" data-ref-filename="llvm..X86..VPCMPDZ128rrik">VPCMPDZ128rrik</a>:  <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQDZ128rrk" title='llvm::X86::VPCMPEQDZ128rrk' data-ref="llvm::X86::VPCMPEQDZ128rrk" data-ref-filename="llvm..X86..VPCMPEQDZ128rrk">VPCMPEQDZ128rrk</a>;  <b>break</b>;</td></tr>
<tr><th id="638">638</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ256rmi" title='llvm::X86::VPCMPDZ256rmi' data-ref="llvm::X86::VPCMPDZ256rmi" data-ref-filename="llvm..X86..VPCMPDZ256rmi">VPCMPDZ256rmi</a>:   <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQDZ256rm" title='llvm::X86::VPCMPEQDZ256rm' data-ref="llvm::X86::VPCMPEQDZ256rm" data-ref-filename="llvm..X86..VPCMPEQDZ256rm">VPCMPEQDZ256rm</a>;   <b>break</b>;</td></tr>
<tr><th id="639">639</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ256rmib" title='llvm::X86::VPCMPDZ256rmib' data-ref="llvm::X86::VPCMPDZ256rmib" data-ref-filename="llvm..X86..VPCMPDZ256rmib">VPCMPDZ256rmib</a>:  <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQDZ256rmb" title='llvm::X86::VPCMPEQDZ256rmb' data-ref="llvm::X86::VPCMPEQDZ256rmb" data-ref-filename="llvm..X86..VPCMPEQDZ256rmb">VPCMPEQDZ256rmb</a>;  <b>break</b>;</td></tr>
<tr><th id="640">640</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ256rmibk" title='llvm::X86::VPCMPDZ256rmibk' data-ref="llvm::X86::VPCMPDZ256rmibk" data-ref-filename="llvm..X86..VPCMPDZ256rmibk">VPCMPDZ256rmibk</a>: <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQDZ256rmbk" title='llvm::X86::VPCMPEQDZ256rmbk' data-ref="llvm::X86::VPCMPEQDZ256rmbk" data-ref-filename="llvm..X86..VPCMPEQDZ256rmbk">VPCMPEQDZ256rmbk</a>; <b>break</b>;</td></tr>
<tr><th id="641">641</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ256rmik" title='llvm::X86::VPCMPDZ256rmik' data-ref="llvm::X86::VPCMPDZ256rmik" data-ref-filename="llvm..X86..VPCMPDZ256rmik">VPCMPDZ256rmik</a>:  <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQDZ256rmk" title='llvm::X86::VPCMPEQDZ256rmk' data-ref="llvm::X86::VPCMPEQDZ256rmk" data-ref-filename="llvm..X86..VPCMPEQDZ256rmk">VPCMPEQDZ256rmk</a>;  <b>break</b>;</td></tr>
<tr><th id="642">642</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ256rri" title='llvm::X86::VPCMPDZ256rri' data-ref="llvm::X86::VPCMPDZ256rri" data-ref-filename="llvm..X86..VPCMPDZ256rri">VPCMPDZ256rri</a>:   <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQDZ256rr" title='llvm::X86::VPCMPEQDZ256rr' data-ref="llvm::X86::VPCMPEQDZ256rr" data-ref-filename="llvm..X86..VPCMPEQDZ256rr">VPCMPEQDZ256rr</a>;   <b>break</b>;</td></tr>
<tr><th id="643">643</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ256rrik" title='llvm::X86::VPCMPDZ256rrik' data-ref="llvm::X86::VPCMPDZ256rrik" data-ref-filename="llvm..X86..VPCMPDZ256rrik">VPCMPDZ256rrik</a>:  <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQDZ256rrk" title='llvm::X86::VPCMPEQDZ256rrk' data-ref="llvm::X86::VPCMPEQDZ256rrk" data-ref-filename="llvm..X86..VPCMPEQDZ256rrk">VPCMPEQDZ256rrk</a>;  <b>break</b>;</td></tr>
<tr><th id="644">644</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZrmi" title='llvm::X86::VPCMPDZrmi' data-ref="llvm::X86::VPCMPDZrmi" data-ref-filename="llvm..X86..VPCMPDZrmi">VPCMPDZrmi</a>:      <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQDZrm" title='llvm::X86::VPCMPEQDZrm' data-ref="llvm::X86::VPCMPEQDZrm" data-ref-filename="llvm..X86..VPCMPEQDZrm">VPCMPEQDZrm</a>;      <b>break</b>;</td></tr>
<tr><th id="645">645</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZrmib" title='llvm::X86::VPCMPDZrmib' data-ref="llvm::X86::VPCMPDZrmib" data-ref-filename="llvm..X86..VPCMPDZrmib">VPCMPDZrmib</a>:     <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQDZrmb" title='llvm::X86::VPCMPEQDZrmb' data-ref="llvm::X86::VPCMPEQDZrmb" data-ref-filename="llvm..X86..VPCMPEQDZrmb">VPCMPEQDZrmb</a>;     <b>break</b>;</td></tr>
<tr><th id="646">646</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZrmibk" title='llvm::X86::VPCMPDZrmibk' data-ref="llvm::X86::VPCMPDZrmibk" data-ref-filename="llvm..X86..VPCMPDZrmibk">VPCMPDZrmibk</a>:    <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQDZrmbk" title='llvm::X86::VPCMPEQDZrmbk' data-ref="llvm::X86::VPCMPEQDZrmbk" data-ref-filename="llvm..X86..VPCMPEQDZrmbk">VPCMPEQDZrmbk</a>;    <b>break</b>;</td></tr>
<tr><th id="647">647</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZrmik" title='llvm::X86::VPCMPDZrmik' data-ref="llvm::X86::VPCMPDZrmik" data-ref-filename="llvm..X86..VPCMPDZrmik">VPCMPDZrmik</a>:     <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQDZrmk" title='llvm::X86::VPCMPEQDZrmk' data-ref="llvm::X86::VPCMPEQDZrmk" data-ref-filename="llvm..X86..VPCMPEQDZrmk">VPCMPEQDZrmk</a>;     <b>break</b>;</td></tr>
<tr><th id="648">648</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZrri" title='llvm::X86::VPCMPDZrri' data-ref="llvm::X86::VPCMPDZrri" data-ref-filename="llvm..X86..VPCMPDZrri">VPCMPDZrri</a>:      <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQDZrr" title='llvm::X86::VPCMPEQDZrr' data-ref="llvm::X86::VPCMPEQDZrr" data-ref-filename="llvm..X86..VPCMPEQDZrr">VPCMPEQDZrr</a>;      <b>break</b>;</td></tr>
<tr><th id="649">649</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZrrik" title='llvm::X86::VPCMPDZrrik' data-ref="llvm::X86::VPCMPDZrrik" data-ref-filename="llvm..X86..VPCMPDZrrik">VPCMPDZrrik</a>:     <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQDZrrk" title='llvm::X86::VPCMPEQDZrrk' data-ref="llvm::X86::VPCMPEQDZrrk" data-ref-filename="llvm..X86..VPCMPEQDZrrk">VPCMPEQDZrrk</a>;     <b>break</b>;</td></tr>
<tr><th id="650">650</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ128rmi" title='llvm::X86::VPCMPQZ128rmi' data-ref="llvm::X86::VPCMPQZ128rmi" data-ref-filename="llvm..X86..VPCMPQZ128rmi">VPCMPQZ128rmi</a>:   <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQQZ128rm" title='llvm::X86::VPCMPEQQZ128rm' data-ref="llvm::X86::VPCMPEQQZ128rm" data-ref-filename="llvm..X86..VPCMPEQQZ128rm">VPCMPEQQZ128rm</a>;   <b>break</b>;</td></tr>
<tr><th id="651">651</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ128rmib" title='llvm::X86::VPCMPQZ128rmib' data-ref="llvm::X86::VPCMPQZ128rmib" data-ref-filename="llvm..X86..VPCMPQZ128rmib">VPCMPQZ128rmib</a>:  <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQQZ128rmb" title='llvm::X86::VPCMPEQQZ128rmb' data-ref="llvm::X86::VPCMPEQQZ128rmb" data-ref-filename="llvm..X86..VPCMPEQQZ128rmb">VPCMPEQQZ128rmb</a>;  <b>break</b>;</td></tr>
<tr><th id="652">652</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ128rmibk" title='llvm::X86::VPCMPQZ128rmibk' data-ref="llvm::X86::VPCMPQZ128rmibk" data-ref-filename="llvm..X86..VPCMPQZ128rmibk">VPCMPQZ128rmibk</a>: <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQQZ128rmbk" title='llvm::X86::VPCMPEQQZ128rmbk' data-ref="llvm::X86::VPCMPEQQZ128rmbk" data-ref-filename="llvm..X86..VPCMPEQQZ128rmbk">VPCMPEQQZ128rmbk</a>; <b>break</b>;</td></tr>
<tr><th id="653">653</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ128rmik" title='llvm::X86::VPCMPQZ128rmik' data-ref="llvm::X86::VPCMPQZ128rmik" data-ref-filename="llvm..X86..VPCMPQZ128rmik">VPCMPQZ128rmik</a>:  <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQQZ128rmk" title='llvm::X86::VPCMPEQQZ128rmk' data-ref="llvm::X86::VPCMPEQQZ128rmk" data-ref-filename="llvm..X86..VPCMPEQQZ128rmk">VPCMPEQQZ128rmk</a>;  <b>break</b>;</td></tr>
<tr><th id="654">654</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ128rri" title='llvm::X86::VPCMPQZ128rri' data-ref="llvm::X86::VPCMPQZ128rri" data-ref-filename="llvm..X86..VPCMPQZ128rri">VPCMPQZ128rri</a>:   <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQQZ128rr" title='llvm::X86::VPCMPEQQZ128rr' data-ref="llvm::X86::VPCMPEQQZ128rr" data-ref-filename="llvm..X86..VPCMPEQQZ128rr">VPCMPEQQZ128rr</a>;   <b>break</b>;</td></tr>
<tr><th id="655">655</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ128rrik" title='llvm::X86::VPCMPQZ128rrik' data-ref="llvm::X86::VPCMPQZ128rrik" data-ref-filename="llvm..X86..VPCMPQZ128rrik">VPCMPQZ128rrik</a>:  <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQQZ128rrk" title='llvm::X86::VPCMPEQQZ128rrk' data-ref="llvm::X86::VPCMPEQQZ128rrk" data-ref-filename="llvm..X86..VPCMPEQQZ128rrk">VPCMPEQQZ128rrk</a>;  <b>break</b>;</td></tr>
<tr><th id="656">656</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ256rmi" title='llvm::X86::VPCMPQZ256rmi' data-ref="llvm::X86::VPCMPQZ256rmi" data-ref-filename="llvm..X86..VPCMPQZ256rmi">VPCMPQZ256rmi</a>:   <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQQZ256rm" title='llvm::X86::VPCMPEQQZ256rm' data-ref="llvm::X86::VPCMPEQQZ256rm" data-ref-filename="llvm..X86..VPCMPEQQZ256rm">VPCMPEQQZ256rm</a>;   <b>break</b>;</td></tr>
<tr><th id="657">657</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ256rmib" title='llvm::X86::VPCMPQZ256rmib' data-ref="llvm::X86::VPCMPQZ256rmib" data-ref-filename="llvm..X86..VPCMPQZ256rmib">VPCMPQZ256rmib</a>:  <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQQZ256rmb" title='llvm::X86::VPCMPEQQZ256rmb' data-ref="llvm::X86::VPCMPEQQZ256rmb" data-ref-filename="llvm..X86..VPCMPEQQZ256rmb">VPCMPEQQZ256rmb</a>;  <b>break</b>;</td></tr>
<tr><th id="658">658</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ256rmibk" title='llvm::X86::VPCMPQZ256rmibk' data-ref="llvm::X86::VPCMPQZ256rmibk" data-ref-filename="llvm..X86..VPCMPQZ256rmibk">VPCMPQZ256rmibk</a>: <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQQZ256rmbk" title='llvm::X86::VPCMPEQQZ256rmbk' data-ref="llvm::X86::VPCMPEQQZ256rmbk" data-ref-filename="llvm..X86..VPCMPEQQZ256rmbk">VPCMPEQQZ256rmbk</a>; <b>break</b>;</td></tr>
<tr><th id="659">659</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ256rmik" title='llvm::X86::VPCMPQZ256rmik' data-ref="llvm::X86::VPCMPQZ256rmik" data-ref-filename="llvm..X86..VPCMPQZ256rmik">VPCMPQZ256rmik</a>:  <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQQZ256rmk" title='llvm::X86::VPCMPEQQZ256rmk' data-ref="llvm::X86::VPCMPEQQZ256rmk" data-ref-filename="llvm..X86..VPCMPEQQZ256rmk">VPCMPEQQZ256rmk</a>;  <b>break</b>;</td></tr>
<tr><th id="660">660</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ256rri" title='llvm::X86::VPCMPQZ256rri' data-ref="llvm::X86::VPCMPQZ256rri" data-ref-filename="llvm..X86..VPCMPQZ256rri">VPCMPQZ256rri</a>:   <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQQZ256rr" title='llvm::X86::VPCMPEQQZ256rr' data-ref="llvm::X86::VPCMPEQQZ256rr" data-ref-filename="llvm..X86..VPCMPEQQZ256rr">VPCMPEQQZ256rr</a>;   <b>break</b>;</td></tr>
<tr><th id="661">661</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ256rrik" title='llvm::X86::VPCMPQZ256rrik' data-ref="llvm::X86::VPCMPQZ256rrik" data-ref-filename="llvm..X86..VPCMPQZ256rrik">VPCMPQZ256rrik</a>:  <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQQZ256rrk" title='llvm::X86::VPCMPEQQZ256rrk' data-ref="llvm::X86::VPCMPEQQZ256rrk" data-ref-filename="llvm..X86..VPCMPEQQZ256rrk">VPCMPEQQZ256rrk</a>;  <b>break</b>;</td></tr>
<tr><th id="662">662</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZrmi" title='llvm::X86::VPCMPQZrmi' data-ref="llvm::X86::VPCMPQZrmi" data-ref-filename="llvm..X86..VPCMPQZrmi">VPCMPQZrmi</a>:      <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQQZrm" title='llvm::X86::VPCMPEQQZrm' data-ref="llvm::X86::VPCMPEQQZrm" data-ref-filename="llvm..X86..VPCMPEQQZrm">VPCMPEQQZrm</a>;      <b>break</b>;</td></tr>
<tr><th id="663">663</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZrmib" title='llvm::X86::VPCMPQZrmib' data-ref="llvm::X86::VPCMPQZrmib" data-ref-filename="llvm..X86..VPCMPQZrmib">VPCMPQZrmib</a>:     <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQQZrmb" title='llvm::X86::VPCMPEQQZrmb' data-ref="llvm::X86::VPCMPEQQZrmb" data-ref-filename="llvm..X86..VPCMPEQQZrmb">VPCMPEQQZrmb</a>;     <b>break</b>;</td></tr>
<tr><th id="664">664</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZrmibk" title='llvm::X86::VPCMPQZrmibk' data-ref="llvm::X86::VPCMPQZrmibk" data-ref-filename="llvm..X86..VPCMPQZrmibk">VPCMPQZrmibk</a>:    <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQQZrmbk" title='llvm::X86::VPCMPEQQZrmbk' data-ref="llvm::X86::VPCMPEQQZrmbk" data-ref-filename="llvm..X86..VPCMPEQQZrmbk">VPCMPEQQZrmbk</a>;    <b>break</b>;</td></tr>
<tr><th id="665">665</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZrmik" title='llvm::X86::VPCMPQZrmik' data-ref="llvm::X86::VPCMPQZrmik" data-ref-filename="llvm..X86..VPCMPQZrmik">VPCMPQZrmik</a>:     <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQQZrmk" title='llvm::X86::VPCMPEQQZrmk' data-ref="llvm::X86::VPCMPEQQZrmk" data-ref-filename="llvm..X86..VPCMPEQQZrmk">VPCMPEQQZrmk</a>;     <b>break</b>;</td></tr>
<tr><th id="666">666</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZrri" title='llvm::X86::VPCMPQZrri' data-ref="llvm::X86::VPCMPQZrri" data-ref-filename="llvm..X86..VPCMPQZrri">VPCMPQZrri</a>:      <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQQZrr" title='llvm::X86::VPCMPEQQZrr' data-ref="llvm::X86::VPCMPEQQZrr" data-ref-filename="llvm..X86..VPCMPEQQZrr">VPCMPEQQZrr</a>;      <b>break</b>;</td></tr>
<tr><th id="667">667</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZrrik" title='llvm::X86::VPCMPQZrrik' data-ref="llvm::X86::VPCMPQZrrik" data-ref-filename="llvm..X86..VPCMPQZrrik">VPCMPQZrrik</a>:     <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQQZrrk" title='llvm::X86::VPCMPEQQZrrk' data-ref="llvm::X86::VPCMPEQQZrrk" data-ref-filename="llvm..X86..VPCMPEQQZrrk">VPCMPEQQZrrk</a>;     <b>break</b>;</td></tr>
<tr><th id="668">668</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ128rmi" title='llvm::X86::VPCMPWZ128rmi' data-ref="llvm::X86::VPCMPWZ128rmi" data-ref-filename="llvm..X86..VPCMPWZ128rmi">VPCMPWZ128rmi</a>:   <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQWZ128rm" title='llvm::X86::VPCMPEQWZ128rm' data-ref="llvm::X86::VPCMPEQWZ128rm" data-ref-filename="llvm..X86..VPCMPEQWZ128rm">VPCMPEQWZ128rm</a>;   <b>break</b>;</td></tr>
<tr><th id="669">669</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ128rmik" title='llvm::X86::VPCMPWZ128rmik' data-ref="llvm::X86::VPCMPWZ128rmik" data-ref-filename="llvm..X86..VPCMPWZ128rmik">VPCMPWZ128rmik</a>:  <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQWZ128rmk" title='llvm::X86::VPCMPEQWZ128rmk' data-ref="llvm::X86::VPCMPEQWZ128rmk" data-ref-filename="llvm..X86..VPCMPEQWZ128rmk">VPCMPEQWZ128rmk</a>;  <b>break</b>;</td></tr>
<tr><th id="670">670</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ128rri" title='llvm::X86::VPCMPWZ128rri' data-ref="llvm::X86::VPCMPWZ128rri" data-ref-filename="llvm..X86..VPCMPWZ128rri">VPCMPWZ128rri</a>:   <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQWZ128rr" title='llvm::X86::VPCMPEQWZ128rr' data-ref="llvm::X86::VPCMPEQWZ128rr" data-ref-filename="llvm..X86..VPCMPEQWZ128rr">VPCMPEQWZ128rr</a>;   <b>break</b>;</td></tr>
<tr><th id="671">671</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ128rrik" title='llvm::X86::VPCMPWZ128rrik' data-ref="llvm::X86::VPCMPWZ128rrik" data-ref-filename="llvm..X86..VPCMPWZ128rrik">VPCMPWZ128rrik</a>:  <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQWZ128rrk" title='llvm::X86::VPCMPEQWZ128rrk' data-ref="llvm::X86::VPCMPEQWZ128rrk" data-ref-filename="llvm..X86..VPCMPEQWZ128rrk">VPCMPEQWZ128rrk</a>;  <b>break</b>;</td></tr>
<tr><th id="672">672</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ256rmi" title='llvm::X86::VPCMPWZ256rmi' data-ref="llvm::X86::VPCMPWZ256rmi" data-ref-filename="llvm..X86..VPCMPWZ256rmi">VPCMPWZ256rmi</a>:   <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQWZ256rm" title='llvm::X86::VPCMPEQWZ256rm' data-ref="llvm::X86::VPCMPEQWZ256rm" data-ref-filename="llvm..X86..VPCMPEQWZ256rm">VPCMPEQWZ256rm</a>;   <b>break</b>;</td></tr>
<tr><th id="673">673</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ256rmik" title='llvm::X86::VPCMPWZ256rmik' data-ref="llvm::X86::VPCMPWZ256rmik" data-ref-filename="llvm..X86..VPCMPWZ256rmik">VPCMPWZ256rmik</a>:  <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQWZ256rmk" title='llvm::X86::VPCMPEQWZ256rmk' data-ref="llvm::X86::VPCMPEQWZ256rmk" data-ref-filename="llvm..X86..VPCMPEQWZ256rmk">VPCMPEQWZ256rmk</a>;  <b>break</b>;</td></tr>
<tr><th id="674">674</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ256rri" title='llvm::X86::VPCMPWZ256rri' data-ref="llvm::X86::VPCMPWZ256rri" data-ref-filename="llvm..X86..VPCMPWZ256rri">VPCMPWZ256rri</a>:   <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQWZ256rr" title='llvm::X86::VPCMPEQWZ256rr' data-ref="llvm::X86::VPCMPEQWZ256rr" data-ref-filename="llvm..X86..VPCMPEQWZ256rr">VPCMPEQWZ256rr</a>;   <b>break</b>;</td></tr>
<tr><th id="675">675</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ256rrik" title='llvm::X86::VPCMPWZ256rrik' data-ref="llvm::X86::VPCMPWZ256rrik" data-ref-filename="llvm..X86..VPCMPWZ256rrik">VPCMPWZ256rrik</a>:  <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQWZ256rrk" title='llvm::X86::VPCMPEQWZ256rrk' data-ref="llvm::X86::VPCMPEQWZ256rrk" data-ref-filename="llvm..X86..VPCMPEQWZ256rrk">VPCMPEQWZ256rrk</a>;  <b>break</b>;</td></tr>
<tr><th id="676">676</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZrmi" title='llvm::X86::VPCMPWZrmi' data-ref="llvm::X86::VPCMPWZrmi" data-ref-filename="llvm..X86..VPCMPWZrmi">VPCMPWZrmi</a>:      <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQWZrm" title='llvm::X86::VPCMPEQWZrm' data-ref="llvm::X86::VPCMPEQWZrm" data-ref-filename="llvm..X86..VPCMPEQWZrm">VPCMPEQWZrm</a>;      <b>break</b>;</td></tr>
<tr><th id="677">677</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZrmik" title='llvm::X86::VPCMPWZrmik' data-ref="llvm::X86::VPCMPWZrmik" data-ref-filename="llvm..X86..VPCMPWZrmik">VPCMPWZrmik</a>:     <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQWZrmk" title='llvm::X86::VPCMPEQWZrmk' data-ref="llvm::X86::VPCMPEQWZrmk" data-ref-filename="llvm..X86..VPCMPEQWZrmk">VPCMPEQWZrmk</a>;     <b>break</b>;</td></tr>
<tr><th id="678">678</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZrri" title='llvm::X86::VPCMPWZrri' data-ref="llvm::X86::VPCMPWZrri" data-ref-filename="llvm..X86..VPCMPWZrri">VPCMPWZrri</a>:      <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQWZrr" title='llvm::X86::VPCMPEQWZrr' data-ref="llvm::X86::VPCMPEQWZrr" data-ref-filename="llvm..X86..VPCMPEQWZrr">VPCMPEQWZrr</a>;      <b>break</b>;</td></tr>
<tr><th id="679">679</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZrrik" title='llvm::X86::VPCMPWZrrik' data-ref="llvm::X86::VPCMPWZrrik" data-ref-filename="llvm..X86..VPCMPWZrrik">VPCMPWZrrik</a>:     <a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQWZrrk" title='llvm::X86::VPCMPEQWZrrk' data-ref="llvm::X86::VPCMPEQWZrrk" data-ref-filename="llvm..X86..VPCMPEQWZrrk">VPCMPEQWZrrk</a>;     <b>break</b>;</td></tr>
<tr><th id="680">680</th><td>      }</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td>      <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col0 ref" href="#90NewOpc" title='NewOpc' data-ref="90NewOpc" data-ref-filename="90NewOpc">NewOpc</a>);</td></tr>
<tr><th id="683">683</th><td>      <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst5eraseEPNS_9MCOperandE" title='llvm::MCInst::erase' data-ref="_ZN4llvm6MCInst5eraseEPNS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst5eraseEPNS_9MCOperandE">erase</a>(&amp;<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv" data-ref-filename="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() - <var>1</var>));</td></tr>
<tr><th id="684">684</th><td>      <b>break</b>;</td></tr>
<tr><th id="685">685</th><td>    }</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>    <i>// Turn immediate 6 into the VPCMPGT instruction.</i></td></tr>
<tr><th id="688">688</th><td>    <b>if</b> (<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv" data-ref-filename="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() - <var>1</var>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv" data-ref-filename="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() == <var>6</var>) {</td></tr>
<tr><th id="689">689</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="91NewOpc" title='NewOpc' data-type='unsigned int' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</dfn>;</td></tr>
<tr><th id="690">690</th><td>      <b>switch</b> (<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="691">691</th><td>      <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid opcode"</q>);</td></tr>
<tr><th id="692">692</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ128rmi" title='llvm::X86::VPCMPBZ128rmi' data-ref="llvm::X86::VPCMPBZ128rmi" data-ref-filename="llvm..X86..VPCMPBZ128rmi">VPCMPBZ128rmi</a>:   <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTBZ128rm" title='llvm::X86::VPCMPGTBZ128rm' data-ref="llvm::X86::VPCMPGTBZ128rm" data-ref-filename="llvm..X86..VPCMPGTBZ128rm">VPCMPGTBZ128rm</a>;   <b>break</b>;</td></tr>
<tr><th id="693">693</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ128rmik" title='llvm::X86::VPCMPBZ128rmik' data-ref="llvm::X86::VPCMPBZ128rmik" data-ref-filename="llvm..X86..VPCMPBZ128rmik">VPCMPBZ128rmik</a>:  <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTBZ128rmk" title='llvm::X86::VPCMPGTBZ128rmk' data-ref="llvm::X86::VPCMPGTBZ128rmk" data-ref-filename="llvm..X86..VPCMPGTBZ128rmk">VPCMPGTBZ128rmk</a>;  <b>break</b>;</td></tr>
<tr><th id="694">694</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ128rri" title='llvm::X86::VPCMPBZ128rri' data-ref="llvm::X86::VPCMPBZ128rri" data-ref-filename="llvm..X86..VPCMPBZ128rri">VPCMPBZ128rri</a>:   <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTBZ128rr" title='llvm::X86::VPCMPGTBZ128rr' data-ref="llvm::X86::VPCMPGTBZ128rr" data-ref-filename="llvm..X86..VPCMPGTBZ128rr">VPCMPGTBZ128rr</a>;   <b>break</b>;</td></tr>
<tr><th id="695">695</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ128rrik" title='llvm::X86::VPCMPBZ128rrik' data-ref="llvm::X86::VPCMPBZ128rrik" data-ref-filename="llvm..X86..VPCMPBZ128rrik">VPCMPBZ128rrik</a>:  <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTBZ128rrk" title='llvm::X86::VPCMPGTBZ128rrk' data-ref="llvm::X86::VPCMPGTBZ128rrk" data-ref-filename="llvm..X86..VPCMPGTBZ128rrk">VPCMPGTBZ128rrk</a>;  <b>break</b>;</td></tr>
<tr><th id="696">696</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ256rmi" title='llvm::X86::VPCMPBZ256rmi' data-ref="llvm::X86::VPCMPBZ256rmi" data-ref-filename="llvm..X86..VPCMPBZ256rmi">VPCMPBZ256rmi</a>:   <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTBZ256rm" title='llvm::X86::VPCMPGTBZ256rm' data-ref="llvm::X86::VPCMPGTBZ256rm" data-ref-filename="llvm..X86..VPCMPGTBZ256rm">VPCMPGTBZ256rm</a>;   <b>break</b>;</td></tr>
<tr><th id="697">697</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ256rmik" title='llvm::X86::VPCMPBZ256rmik' data-ref="llvm::X86::VPCMPBZ256rmik" data-ref-filename="llvm..X86..VPCMPBZ256rmik">VPCMPBZ256rmik</a>:  <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTBZ256rmk" title='llvm::X86::VPCMPGTBZ256rmk' data-ref="llvm::X86::VPCMPGTBZ256rmk" data-ref-filename="llvm..X86..VPCMPGTBZ256rmk">VPCMPGTBZ256rmk</a>;  <b>break</b>;</td></tr>
<tr><th id="698">698</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ256rri" title='llvm::X86::VPCMPBZ256rri' data-ref="llvm::X86::VPCMPBZ256rri" data-ref-filename="llvm..X86..VPCMPBZ256rri">VPCMPBZ256rri</a>:   <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTBZ256rr" title='llvm::X86::VPCMPGTBZ256rr' data-ref="llvm::X86::VPCMPGTBZ256rr" data-ref-filename="llvm..X86..VPCMPGTBZ256rr">VPCMPGTBZ256rr</a>;   <b>break</b>;</td></tr>
<tr><th id="699">699</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ256rrik" title='llvm::X86::VPCMPBZ256rrik' data-ref="llvm::X86::VPCMPBZ256rrik" data-ref-filename="llvm..X86..VPCMPBZ256rrik">VPCMPBZ256rrik</a>:  <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTBZ256rrk" title='llvm::X86::VPCMPGTBZ256rrk' data-ref="llvm::X86::VPCMPGTBZ256rrk" data-ref-filename="llvm..X86..VPCMPGTBZ256rrk">VPCMPGTBZ256rrk</a>;  <b>break</b>;</td></tr>
<tr><th id="700">700</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZrmi" title='llvm::X86::VPCMPBZrmi' data-ref="llvm::X86::VPCMPBZrmi" data-ref-filename="llvm..X86..VPCMPBZrmi">VPCMPBZrmi</a>:      <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTBZrm" title='llvm::X86::VPCMPGTBZrm' data-ref="llvm::X86::VPCMPGTBZrm" data-ref-filename="llvm..X86..VPCMPGTBZrm">VPCMPGTBZrm</a>;      <b>break</b>;</td></tr>
<tr><th id="701">701</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZrmik" title='llvm::X86::VPCMPBZrmik' data-ref="llvm::X86::VPCMPBZrmik" data-ref-filename="llvm..X86..VPCMPBZrmik">VPCMPBZrmik</a>:     <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTBZrmk" title='llvm::X86::VPCMPGTBZrmk' data-ref="llvm::X86::VPCMPGTBZrmk" data-ref-filename="llvm..X86..VPCMPGTBZrmk">VPCMPGTBZrmk</a>;     <b>break</b>;</td></tr>
<tr><th id="702">702</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZrri" title='llvm::X86::VPCMPBZrri' data-ref="llvm::X86::VPCMPBZrri" data-ref-filename="llvm..X86..VPCMPBZrri">VPCMPBZrri</a>:      <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTBZrr" title='llvm::X86::VPCMPGTBZrr' data-ref="llvm::X86::VPCMPGTBZrr" data-ref-filename="llvm..X86..VPCMPGTBZrr">VPCMPGTBZrr</a>;      <b>break</b>;</td></tr>
<tr><th id="703">703</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZrrik" title='llvm::X86::VPCMPBZrrik' data-ref="llvm::X86::VPCMPBZrrik" data-ref-filename="llvm..X86..VPCMPBZrrik">VPCMPBZrrik</a>:     <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTBZrrk" title='llvm::X86::VPCMPGTBZrrk' data-ref="llvm::X86::VPCMPGTBZrrk" data-ref-filename="llvm..X86..VPCMPGTBZrrk">VPCMPGTBZrrk</a>;     <b>break</b>;</td></tr>
<tr><th id="704">704</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ128rmi" title='llvm::X86::VPCMPDZ128rmi' data-ref="llvm::X86::VPCMPDZ128rmi" data-ref-filename="llvm..X86..VPCMPDZ128rmi">VPCMPDZ128rmi</a>:   <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTDZ128rm" title='llvm::X86::VPCMPGTDZ128rm' data-ref="llvm::X86::VPCMPGTDZ128rm" data-ref-filename="llvm..X86..VPCMPGTDZ128rm">VPCMPGTDZ128rm</a>;   <b>break</b>;</td></tr>
<tr><th id="705">705</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ128rmib" title='llvm::X86::VPCMPDZ128rmib' data-ref="llvm::X86::VPCMPDZ128rmib" data-ref-filename="llvm..X86..VPCMPDZ128rmib">VPCMPDZ128rmib</a>:  <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTDZ128rmb" title='llvm::X86::VPCMPGTDZ128rmb' data-ref="llvm::X86::VPCMPGTDZ128rmb" data-ref-filename="llvm..X86..VPCMPGTDZ128rmb">VPCMPGTDZ128rmb</a>;  <b>break</b>;</td></tr>
<tr><th id="706">706</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ128rmibk" title='llvm::X86::VPCMPDZ128rmibk' data-ref="llvm::X86::VPCMPDZ128rmibk" data-ref-filename="llvm..X86..VPCMPDZ128rmibk">VPCMPDZ128rmibk</a>: <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTDZ128rmbk" title='llvm::X86::VPCMPGTDZ128rmbk' data-ref="llvm::X86::VPCMPGTDZ128rmbk" data-ref-filename="llvm..X86..VPCMPGTDZ128rmbk">VPCMPGTDZ128rmbk</a>; <b>break</b>;</td></tr>
<tr><th id="707">707</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ128rmik" title='llvm::X86::VPCMPDZ128rmik' data-ref="llvm::X86::VPCMPDZ128rmik" data-ref-filename="llvm..X86..VPCMPDZ128rmik">VPCMPDZ128rmik</a>:  <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTDZ128rmk" title='llvm::X86::VPCMPGTDZ128rmk' data-ref="llvm::X86::VPCMPGTDZ128rmk" data-ref-filename="llvm..X86..VPCMPGTDZ128rmk">VPCMPGTDZ128rmk</a>;  <b>break</b>;</td></tr>
<tr><th id="708">708</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ128rri" title='llvm::X86::VPCMPDZ128rri' data-ref="llvm::X86::VPCMPDZ128rri" data-ref-filename="llvm..X86..VPCMPDZ128rri">VPCMPDZ128rri</a>:   <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTDZ128rr" title='llvm::X86::VPCMPGTDZ128rr' data-ref="llvm::X86::VPCMPGTDZ128rr" data-ref-filename="llvm..X86..VPCMPGTDZ128rr">VPCMPGTDZ128rr</a>;   <b>break</b>;</td></tr>
<tr><th id="709">709</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ128rrik" title='llvm::X86::VPCMPDZ128rrik' data-ref="llvm::X86::VPCMPDZ128rrik" data-ref-filename="llvm..X86..VPCMPDZ128rrik">VPCMPDZ128rrik</a>:  <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTDZ128rrk" title='llvm::X86::VPCMPGTDZ128rrk' data-ref="llvm::X86::VPCMPGTDZ128rrk" data-ref-filename="llvm..X86..VPCMPGTDZ128rrk">VPCMPGTDZ128rrk</a>;  <b>break</b>;</td></tr>
<tr><th id="710">710</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ256rmi" title='llvm::X86::VPCMPDZ256rmi' data-ref="llvm::X86::VPCMPDZ256rmi" data-ref-filename="llvm..X86..VPCMPDZ256rmi">VPCMPDZ256rmi</a>:   <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTDZ256rm" title='llvm::X86::VPCMPGTDZ256rm' data-ref="llvm::X86::VPCMPGTDZ256rm" data-ref-filename="llvm..X86..VPCMPGTDZ256rm">VPCMPGTDZ256rm</a>;   <b>break</b>;</td></tr>
<tr><th id="711">711</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ256rmib" title='llvm::X86::VPCMPDZ256rmib' data-ref="llvm::X86::VPCMPDZ256rmib" data-ref-filename="llvm..X86..VPCMPDZ256rmib">VPCMPDZ256rmib</a>:  <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTDZ256rmb" title='llvm::X86::VPCMPGTDZ256rmb' data-ref="llvm::X86::VPCMPGTDZ256rmb" data-ref-filename="llvm..X86..VPCMPGTDZ256rmb">VPCMPGTDZ256rmb</a>;  <b>break</b>;</td></tr>
<tr><th id="712">712</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ256rmibk" title='llvm::X86::VPCMPDZ256rmibk' data-ref="llvm::X86::VPCMPDZ256rmibk" data-ref-filename="llvm..X86..VPCMPDZ256rmibk">VPCMPDZ256rmibk</a>: <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTDZ256rmbk" title='llvm::X86::VPCMPGTDZ256rmbk' data-ref="llvm::X86::VPCMPGTDZ256rmbk" data-ref-filename="llvm..X86..VPCMPGTDZ256rmbk">VPCMPGTDZ256rmbk</a>; <b>break</b>;</td></tr>
<tr><th id="713">713</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ256rmik" title='llvm::X86::VPCMPDZ256rmik' data-ref="llvm::X86::VPCMPDZ256rmik" data-ref-filename="llvm..X86..VPCMPDZ256rmik">VPCMPDZ256rmik</a>:  <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTDZ256rmk" title='llvm::X86::VPCMPGTDZ256rmk' data-ref="llvm::X86::VPCMPGTDZ256rmk" data-ref-filename="llvm..X86..VPCMPGTDZ256rmk">VPCMPGTDZ256rmk</a>;  <b>break</b>;</td></tr>
<tr><th id="714">714</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ256rri" title='llvm::X86::VPCMPDZ256rri' data-ref="llvm::X86::VPCMPDZ256rri" data-ref-filename="llvm..X86..VPCMPDZ256rri">VPCMPDZ256rri</a>:   <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTDZ256rr" title='llvm::X86::VPCMPGTDZ256rr' data-ref="llvm::X86::VPCMPGTDZ256rr" data-ref-filename="llvm..X86..VPCMPGTDZ256rr">VPCMPGTDZ256rr</a>;   <b>break</b>;</td></tr>
<tr><th id="715">715</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ256rrik" title='llvm::X86::VPCMPDZ256rrik' data-ref="llvm::X86::VPCMPDZ256rrik" data-ref-filename="llvm..X86..VPCMPDZ256rrik">VPCMPDZ256rrik</a>:  <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTDZ256rrk" title='llvm::X86::VPCMPGTDZ256rrk' data-ref="llvm::X86::VPCMPGTDZ256rrk" data-ref-filename="llvm..X86..VPCMPGTDZ256rrk">VPCMPGTDZ256rrk</a>;  <b>break</b>;</td></tr>
<tr><th id="716">716</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZrmi" title='llvm::X86::VPCMPDZrmi' data-ref="llvm::X86::VPCMPDZrmi" data-ref-filename="llvm..X86..VPCMPDZrmi">VPCMPDZrmi</a>:      <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTDZrm" title='llvm::X86::VPCMPGTDZrm' data-ref="llvm::X86::VPCMPGTDZrm" data-ref-filename="llvm..X86..VPCMPGTDZrm">VPCMPGTDZrm</a>;      <b>break</b>;</td></tr>
<tr><th id="717">717</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZrmib" title='llvm::X86::VPCMPDZrmib' data-ref="llvm::X86::VPCMPDZrmib" data-ref-filename="llvm..X86..VPCMPDZrmib">VPCMPDZrmib</a>:     <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTDZrmb" title='llvm::X86::VPCMPGTDZrmb' data-ref="llvm::X86::VPCMPGTDZrmb" data-ref-filename="llvm..X86..VPCMPGTDZrmb">VPCMPGTDZrmb</a>;     <b>break</b>;</td></tr>
<tr><th id="718">718</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZrmibk" title='llvm::X86::VPCMPDZrmibk' data-ref="llvm::X86::VPCMPDZrmibk" data-ref-filename="llvm..X86..VPCMPDZrmibk">VPCMPDZrmibk</a>:    <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTDZrmbk" title='llvm::X86::VPCMPGTDZrmbk' data-ref="llvm::X86::VPCMPGTDZrmbk" data-ref-filename="llvm..X86..VPCMPGTDZrmbk">VPCMPGTDZrmbk</a>;    <b>break</b>;</td></tr>
<tr><th id="719">719</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZrmik" title='llvm::X86::VPCMPDZrmik' data-ref="llvm::X86::VPCMPDZrmik" data-ref-filename="llvm..X86..VPCMPDZrmik">VPCMPDZrmik</a>:     <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTDZrmk" title='llvm::X86::VPCMPGTDZrmk' data-ref="llvm::X86::VPCMPGTDZrmk" data-ref-filename="llvm..X86..VPCMPGTDZrmk">VPCMPGTDZrmk</a>;     <b>break</b>;</td></tr>
<tr><th id="720">720</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZrri" title='llvm::X86::VPCMPDZrri' data-ref="llvm::X86::VPCMPDZrri" data-ref-filename="llvm..X86..VPCMPDZrri">VPCMPDZrri</a>:      <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTDZrr" title='llvm::X86::VPCMPGTDZrr' data-ref="llvm::X86::VPCMPGTDZrr" data-ref-filename="llvm..X86..VPCMPGTDZrr">VPCMPGTDZrr</a>;      <b>break</b>;</td></tr>
<tr><th id="721">721</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZrrik" title='llvm::X86::VPCMPDZrrik' data-ref="llvm::X86::VPCMPDZrrik" data-ref-filename="llvm..X86..VPCMPDZrrik">VPCMPDZrrik</a>:     <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTDZrrk" title='llvm::X86::VPCMPGTDZrrk' data-ref="llvm::X86::VPCMPGTDZrrk" data-ref-filename="llvm..X86..VPCMPGTDZrrk">VPCMPGTDZrrk</a>;     <b>break</b>;</td></tr>
<tr><th id="722">722</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ128rmi" title='llvm::X86::VPCMPQZ128rmi' data-ref="llvm::X86::VPCMPQZ128rmi" data-ref-filename="llvm..X86..VPCMPQZ128rmi">VPCMPQZ128rmi</a>:   <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTQZ128rm" title='llvm::X86::VPCMPGTQZ128rm' data-ref="llvm::X86::VPCMPGTQZ128rm" data-ref-filename="llvm..X86..VPCMPGTQZ128rm">VPCMPGTQZ128rm</a>;   <b>break</b>;</td></tr>
<tr><th id="723">723</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ128rmib" title='llvm::X86::VPCMPQZ128rmib' data-ref="llvm::X86::VPCMPQZ128rmib" data-ref-filename="llvm..X86..VPCMPQZ128rmib">VPCMPQZ128rmib</a>:  <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTQZ128rmb" title='llvm::X86::VPCMPGTQZ128rmb' data-ref="llvm::X86::VPCMPGTQZ128rmb" data-ref-filename="llvm..X86..VPCMPGTQZ128rmb">VPCMPGTQZ128rmb</a>;  <b>break</b>;</td></tr>
<tr><th id="724">724</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ128rmibk" title='llvm::X86::VPCMPQZ128rmibk' data-ref="llvm::X86::VPCMPQZ128rmibk" data-ref-filename="llvm..X86..VPCMPQZ128rmibk">VPCMPQZ128rmibk</a>: <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTQZ128rmbk" title='llvm::X86::VPCMPGTQZ128rmbk' data-ref="llvm::X86::VPCMPGTQZ128rmbk" data-ref-filename="llvm..X86..VPCMPGTQZ128rmbk">VPCMPGTQZ128rmbk</a>; <b>break</b>;</td></tr>
<tr><th id="725">725</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ128rmik" title='llvm::X86::VPCMPQZ128rmik' data-ref="llvm::X86::VPCMPQZ128rmik" data-ref-filename="llvm..X86..VPCMPQZ128rmik">VPCMPQZ128rmik</a>:  <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTQZ128rmk" title='llvm::X86::VPCMPGTQZ128rmk' data-ref="llvm::X86::VPCMPGTQZ128rmk" data-ref-filename="llvm..X86..VPCMPGTQZ128rmk">VPCMPGTQZ128rmk</a>;  <b>break</b>;</td></tr>
<tr><th id="726">726</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ128rri" title='llvm::X86::VPCMPQZ128rri' data-ref="llvm::X86::VPCMPQZ128rri" data-ref-filename="llvm..X86..VPCMPQZ128rri">VPCMPQZ128rri</a>:   <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTQZ128rr" title='llvm::X86::VPCMPGTQZ128rr' data-ref="llvm::X86::VPCMPGTQZ128rr" data-ref-filename="llvm..X86..VPCMPGTQZ128rr">VPCMPGTQZ128rr</a>;   <b>break</b>;</td></tr>
<tr><th id="727">727</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ128rrik" title='llvm::X86::VPCMPQZ128rrik' data-ref="llvm::X86::VPCMPQZ128rrik" data-ref-filename="llvm..X86..VPCMPQZ128rrik">VPCMPQZ128rrik</a>:  <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTQZ128rrk" title='llvm::X86::VPCMPGTQZ128rrk' data-ref="llvm::X86::VPCMPGTQZ128rrk" data-ref-filename="llvm..X86..VPCMPGTQZ128rrk">VPCMPGTQZ128rrk</a>;  <b>break</b>;</td></tr>
<tr><th id="728">728</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ256rmi" title='llvm::X86::VPCMPQZ256rmi' data-ref="llvm::X86::VPCMPQZ256rmi" data-ref-filename="llvm..X86..VPCMPQZ256rmi">VPCMPQZ256rmi</a>:   <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTQZ256rm" title='llvm::X86::VPCMPGTQZ256rm' data-ref="llvm::X86::VPCMPGTQZ256rm" data-ref-filename="llvm..X86..VPCMPGTQZ256rm">VPCMPGTQZ256rm</a>;   <b>break</b>;</td></tr>
<tr><th id="729">729</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ256rmib" title='llvm::X86::VPCMPQZ256rmib' data-ref="llvm::X86::VPCMPQZ256rmib" data-ref-filename="llvm..X86..VPCMPQZ256rmib">VPCMPQZ256rmib</a>:  <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTQZ256rmb" title='llvm::X86::VPCMPGTQZ256rmb' data-ref="llvm::X86::VPCMPGTQZ256rmb" data-ref-filename="llvm..X86..VPCMPGTQZ256rmb">VPCMPGTQZ256rmb</a>;  <b>break</b>;</td></tr>
<tr><th id="730">730</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ256rmibk" title='llvm::X86::VPCMPQZ256rmibk' data-ref="llvm::X86::VPCMPQZ256rmibk" data-ref-filename="llvm..X86..VPCMPQZ256rmibk">VPCMPQZ256rmibk</a>: <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTQZ256rmbk" title='llvm::X86::VPCMPGTQZ256rmbk' data-ref="llvm::X86::VPCMPGTQZ256rmbk" data-ref-filename="llvm..X86..VPCMPGTQZ256rmbk">VPCMPGTQZ256rmbk</a>; <b>break</b>;</td></tr>
<tr><th id="731">731</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ256rmik" title='llvm::X86::VPCMPQZ256rmik' data-ref="llvm::X86::VPCMPQZ256rmik" data-ref-filename="llvm..X86..VPCMPQZ256rmik">VPCMPQZ256rmik</a>:  <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTQZ256rmk" title='llvm::X86::VPCMPGTQZ256rmk' data-ref="llvm::X86::VPCMPGTQZ256rmk" data-ref-filename="llvm..X86..VPCMPGTQZ256rmk">VPCMPGTQZ256rmk</a>;  <b>break</b>;</td></tr>
<tr><th id="732">732</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ256rri" title='llvm::X86::VPCMPQZ256rri' data-ref="llvm::X86::VPCMPQZ256rri" data-ref-filename="llvm..X86..VPCMPQZ256rri">VPCMPQZ256rri</a>:   <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTQZ256rr" title='llvm::X86::VPCMPGTQZ256rr' data-ref="llvm::X86::VPCMPGTQZ256rr" data-ref-filename="llvm..X86..VPCMPGTQZ256rr">VPCMPGTQZ256rr</a>;   <b>break</b>;</td></tr>
<tr><th id="733">733</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ256rrik" title='llvm::X86::VPCMPQZ256rrik' data-ref="llvm::X86::VPCMPQZ256rrik" data-ref-filename="llvm..X86..VPCMPQZ256rrik">VPCMPQZ256rrik</a>:  <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTQZ256rrk" title='llvm::X86::VPCMPGTQZ256rrk' data-ref="llvm::X86::VPCMPGTQZ256rrk" data-ref-filename="llvm..X86..VPCMPGTQZ256rrk">VPCMPGTQZ256rrk</a>;  <b>break</b>;</td></tr>
<tr><th id="734">734</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZrmi" title='llvm::X86::VPCMPQZrmi' data-ref="llvm::X86::VPCMPQZrmi" data-ref-filename="llvm..X86..VPCMPQZrmi">VPCMPQZrmi</a>:      <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTQZrm" title='llvm::X86::VPCMPGTQZrm' data-ref="llvm::X86::VPCMPGTQZrm" data-ref-filename="llvm..X86..VPCMPGTQZrm">VPCMPGTQZrm</a>;      <b>break</b>;</td></tr>
<tr><th id="735">735</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZrmib" title='llvm::X86::VPCMPQZrmib' data-ref="llvm::X86::VPCMPQZrmib" data-ref-filename="llvm..X86..VPCMPQZrmib">VPCMPQZrmib</a>:     <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTQZrmb" title='llvm::X86::VPCMPGTQZrmb' data-ref="llvm::X86::VPCMPGTQZrmb" data-ref-filename="llvm..X86..VPCMPGTQZrmb">VPCMPGTQZrmb</a>;     <b>break</b>;</td></tr>
<tr><th id="736">736</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZrmibk" title='llvm::X86::VPCMPQZrmibk' data-ref="llvm::X86::VPCMPQZrmibk" data-ref-filename="llvm..X86..VPCMPQZrmibk">VPCMPQZrmibk</a>:    <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTQZrmbk" title='llvm::X86::VPCMPGTQZrmbk' data-ref="llvm::X86::VPCMPGTQZrmbk" data-ref-filename="llvm..X86..VPCMPGTQZrmbk">VPCMPGTQZrmbk</a>;    <b>break</b>;</td></tr>
<tr><th id="737">737</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZrmik" title='llvm::X86::VPCMPQZrmik' data-ref="llvm::X86::VPCMPQZrmik" data-ref-filename="llvm..X86..VPCMPQZrmik">VPCMPQZrmik</a>:     <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTQZrmk" title='llvm::X86::VPCMPGTQZrmk' data-ref="llvm::X86::VPCMPGTQZrmk" data-ref-filename="llvm..X86..VPCMPGTQZrmk">VPCMPGTQZrmk</a>;     <b>break</b>;</td></tr>
<tr><th id="738">738</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZrri" title='llvm::X86::VPCMPQZrri' data-ref="llvm::X86::VPCMPQZrri" data-ref-filename="llvm..X86..VPCMPQZrri">VPCMPQZrri</a>:      <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTQZrr" title='llvm::X86::VPCMPGTQZrr' data-ref="llvm::X86::VPCMPGTQZrr" data-ref-filename="llvm..X86..VPCMPGTQZrr">VPCMPGTQZrr</a>;      <b>break</b>;</td></tr>
<tr><th id="739">739</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZrrik" title='llvm::X86::VPCMPQZrrik' data-ref="llvm::X86::VPCMPQZrrik" data-ref-filename="llvm..X86..VPCMPQZrrik">VPCMPQZrrik</a>:     <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTQZrrk" title='llvm::X86::VPCMPGTQZrrk' data-ref="llvm::X86::VPCMPGTQZrrk" data-ref-filename="llvm..X86..VPCMPGTQZrrk">VPCMPGTQZrrk</a>;     <b>break</b>;</td></tr>
<tr><th id="740">740</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ128rmi" title='llvm::X86::VPCMPWZ128rmi' data-ref="llvm::X86::VPCMPWZ128rmi" data-ref-filename="llvm..X86..VPCMPWZ128rmi">VPCMPWZ128rmi</a>:   <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTWZ128rm" title='llvm::X86::VPCMPGTWZ128rm' data-ref="llvm::X86::VPCMPGTWZ128rm" data-ref-filename="llvm..X86..VPCMPGTWZ128rm">VPCMPGTWZ128rm</a>;   <b>break</b>;</td></tr>
<tr><th id="741">741</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ128rmik" title='llvm::X86::VPCMPWZ128rmik' data-ref="llvm::X86::VPCMPWZ128rmik" data-ref-filename="llvm..X86..VPCMPWZ128rmik">VPCMPWZ128rmik</a>:  <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTWZ128rmk" title='llvm::X86::VPCMPGTWZ128rmk' data-ref="llvm::X86::VPCMPGTWZ128rmk" data-ref-filename="llvm..X86..VPCMPGTWZ128rmk">VPCMPGTWZ128rmk</a>;  <b>break</b>;</td></tr>
<tr><th id="742">742</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ128rri" title='llvm::X86::VPCMPWZ128rri' data-ref="llvm::X86::VPCMPWZ128rri" data-ref-filename="llvm..X86..VPCMPWZ128rri">VPCMPWZ128rri</a>:   <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTWZ128rr" title='llvm::X86::VPCMPGTWZ128rr' data-ref="llvm::X86::VPCMPGTWZ128rr" data-ref-filename="llvm..X86..VPCMPGTWZ128rr">VPCMPGTWZ128rr</a>;   <b>break</b>;</td></tr>
<tr><th id="743">743</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ128rrik" title='llvm::X86::VPCMPWZ128rrik' data-ref="llvm::X86::VPCMPWZ128rrik" data-ref-filename="llvm..X86..VPCMPWZ128rrik">VPCMPWZ128rrik</a>:  <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTWZ128rrk" title='llvm::X86::VPCMPGTWZ128rrk' data-ref="llvm::X86::VPCMPGTWZ128rrk" data-ref-filename="llvm..X86..VPCMPGTWZ128rrk">VPCMPGTWZ128rrk</a>;  <b>break</b>;</td></tr>
<tr><th id="744">744</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ256rmi" title='llvm::X86::VPCMPWZ256rmi' data-ref="llvm::X86::VPCMPWZ256rmi" data-ref-filename="llvm..X86..VPCMPWZ256rmi">VPCMPWZ256rmi</a>:   <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTWZ256rm" title='llvm::X86::VPCMPGTWZ256rm' data-ref="llvm::X86::VPCMPGTWZ256rm" data-ref-filename="llvm..X86..VPCMPGTWZ256rm">VPCMPGTWZ256rm</a>;   <b>break</b>;</td></tr>
<tr><th id="745">745</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ256rmik" title='llvm::X86::VPCMPWZ256rmik' data-ref="llvm::X86::VPCMPWZ256rmik" data-ref-filename="llvm..X86..VPCMPWZ256rmik">VPCMPWZ256rmik</a>:  <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTWZ256rmk" title='llvm::X86::VPCMPGTWZ256rmk' data-ref="llvm::X86::VPCMPGTWZ256rmk" data-ref-filename="llvm..X86..VPCMPGTWZ256rmk">VPCMPGTWZ256rmk</a>;  <b>break</b>;</td></tr>
<tr><th id="746">746</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ256rri" title='llvm::X86::VPCMPWZ256rri' data-ref="llvm::X86::VPCMPWZ256rri" data-ref-filename="llvm..X86..VPCMPWZ256rri">VPCMPWZ256rri</a>:   <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTWZ256rr" title='llvm::X86::VPCMPGTWZ256rr' data-ref="llvm::X86::VPCMPGTWZ256rr" data-ref-filename="llvm..X86..VPCMPGTWZ256rr">VPCMPGTWZ256rr</a>;   <b>break</b>;</td></tr>
<tr><th id="747">747</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ256rrik" title='llvm::X86::VPCMPWZ256rrik' data-ref="llvm::X86::VPCMPWZ256rrik" data-ref-filename="llvm..X86..VPCMPWZ256rrik">VPCMPWZ256rrik</a>:  <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTWZ256rrk" title='llvm::X86::VPCMPGTWZ256rrk' data-ref="llvm::X86::VPCMPGTWZ256rrk" data-ref-filename="llvm..X86..VPCMPGTWZ256rrk">VPCMPGTWZ256rrk</a>;  <b>break</b>;</td></tr>
<tr><th id="748">748</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZrmi" title='llvm::X86::VPCMPWZrmi' data-ref="llvm::X86::VPCMPWZrmi" data-ref-filename="llvm..X86..VPCMPWZrmi">VPCMPWZrmi</a>:      <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTWZrm" title='llvm::X86::VPCMPGTWZrm' data-ref="llvm::X86::VPCMPGTWZrm" data-ref-filename="llvm..X86..VPCMPGTWZrm">VPCMPGTWZrm</a>;      <b>break</b>;</td></tr>
<tr><th id="749">749</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZrmik" title='llvm::X86::VPCMPWZrmik' data-ref="llvm::X86::VPCMPWZrmik" data-ref-filename="llvm..X86..VPCMPWZrmik">VPCMPWZrmik</a>:     <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTWZrmk" title='llvm::X86::VPCMPGTWZrmk' data-ref="llvm::X86::VPCMPGTWZrmk" data-ref-filename="llvm..X86..VPCMPGTWZrmk">VPCMPGTWZrmk</a>;     <b>break</b>;</td></tr>
<tr><th id="750">750</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZrri" title='llvm::X86::VPCMPWZrri' data-ref="llvm::X86::VPCMPWZrri" data-ref-filename="llvm..X86..VPCMPWZrri">VPCMPWZrri</a>:      <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTWZrr" title='llvm::X86::VPCMPGTWZrr' data-ref="llvm::X86::VPCMPGTWZrr" data-ref-filename="llvm..X86..VPCMPGTWZrr">VPCMPGTWZrr</a>;      <b>break</b>;</td></tr>
<tr><th id="751">751</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZrrik" title='llvm::X86::VPCMPWZrrik' data-ref="llvm::X86::VPCMPWZrrik" data-ref-filename="llvm..X86..VPCMPWZrrik">VPCMPWZrrik</a>:     <a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPGTWZrrk" title='llvm::X86::VPCMPGTWZrrk' data-ref="llvm::X86::VPCMPGTWZrrk" data-ref-filename="llvm..X86..VPCMPGTWZrrk">VPCMPGTWZrrk</a>;     <b>break</b>;</td></tr>
<tr><th id="752">752</th><td>      }</td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td>      <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col1 ref" href="#91NewOpc" title='NewOpc' data-ref="91NewOpc" data-ref-filename="91NewOpc">NewOpc</a>);</td></tr>
<tr><th id="755">755</th><td>      <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst5eraseEPNS_9MCOperandE" title='llvm::MCInst::erase' data-ref="_ZN4llvm6MCInst5eraseEPNS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst5eraseEPNS_9MCOperandE">erase</a>(&amp;<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv" data-ref-filename="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() - <var>1</var>));</td></tr>
<tr><th id="756">756</th><td>      <b>break</b>;</td></tr>
<tr><th id="757">757</th><td>    }</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>    <b>break</b>;</td></tr>
<tr><th id="760">760</th><td>  }</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td>  <i>// CALL64r, CALL64pcrel32 - These instructions used to have</i></td></tr>
<tr><th id="763">763</th><td><i>  // register inputs modeled as normal uses instead of implicit uses.  As such,</i></td></tr>
<tr><th id="764">764</th><td><i>  // they we used to truncate off all but the first operand (the callee). This</i></td></tr>
<tr><th id="765">765</th><td><i>  // issue seems to have been fixed at some point. This assert verifies that.</i></td></tr>
<tr><th id="766">766</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CALL64r" title='llvm::X86::CALL64r' data-ref="llvm::X86::CALL64r" data-ref-filename="llvm..X86..CALL64r">CALL64r</a>:</td></tr>
<tr><th id="767">767</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CALL64pcrel32" title='llvm::X86::CALL64pcrel32' data-ref="llvm::X86::CALL64pcrel32" data-ref-filename="llvm..X86..CALL64pcrel32">CALL64pcrel32</a>:</td></tr>
<tr><th id="768">768</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OutMI.getNumOperands() == <var>1</var> &amp;&amp; <q>"Unexpected number of operands!"</q>);</td></tr>
<tr><th id="769">769</th><td>    <b>break</b>;</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::EH_RETURN" title='llvm::X86::EH_RETURN' data-ref="llvm::X86::EH_RETURN" data-ref-filename="llvm..X86..EH_RETURN">EH_RETURN</a>:</td></tr>
<tr><th id="772">772</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::EH_RETURN64" title='llvm::X86::EH_RETURN64' data-ref="llvm::X86::EH_RETURN64" data-ref-filename="llvm..X86..EH_RETURN64">EH_RETURN64</a>: {</td></tr>
<tr><th id="773">773</th><td>    <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a> <a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::operator=' data-ref="_ZN4llvm6MCInstaSEOS0_" data-ref-filename="_ZN4llvm6MCInstaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a><a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev" data-ref-filename="_ZN4llvm6MCInstC1Ev">(</a>);</td></tr>
<tr><th id="774">774</th><td>    <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="tu ref fn" href="#_ZL12getRetOpcodeRKN4llvm12X86SubtargetE" title='getRetOpcode' data-use='c' data-ref="_ZL12getRetOpcodeRKN4llvm12X86SubtargetE" data-ref-filename="_ZL12getRetOpcodeRKN4llvm12X86SubtargetE">getRetOpcode</a>(<a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter" data-ref-filename="(anonymousnamespace)..X86MCInstLower..AsmPrinter">AsmPrinter</a>.<a class="ref fn" href="X86AsmPrinter.h.html#_ZNK4llvm13X86AsmPrinter12getSubtargetEv" title='llvm::X86AsmPrinter::getSubtarget' data-ref="_ZNK4llvm13X86AsmPrinter12getSubtargetEv" data-ref-filename="_ZNK4llvm13X86AsmPrinter12getSubtargetEv">getSubtarget</a>()));</td></tr>
<tr><th id="775">775</th><td>    <b>break</b>;</td></tr>
<tr><th id="776">776</th><td>  }</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CLEANUPRET" title='llvm::X86::CLEANUPRET' data-ref="llvm::X86::CLEANUPRET" data-ref-filename="llvm..X86..CLEANUPRET">CLEANUPRET</a>: {</td></tr>
<tr><th id="779">779</th><td>    <i>// Replace CLEANUPRET with the appropriate RET.</i></td></tr>
<tr><th id="780">780</th><td>    <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a> <a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::operator=' data-ref="_ZN4llvm6MCInstaSEOS0_" data-ref-filename="_ZN4llvm6MCInstaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a><a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev" data-ref-filename="_ZN4llvm6MCInstC1Ev">(</a>);</td></tr>
<tr><th id="781">781</th><td>    <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="tu ref fn" href="#_ZL12getRetOpcodeRKN4llvm12X86SubtargetE" title='getRetOpcode' data-use='c' data-ref="_ZL12getRetOpcodeRKN4llvm12X86SubtargetE" data-ref-filename="_ZL12getRetOpcodeRKN4llvm12X86SubtargetE">getRetOpcode</a>(<a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter" data-ref-filename="(anonymousnamespace)..X86MCInstLower..AsmPrinter">AsmPrinter</a>.<a class="ref fn" href="X86AsmPrinter.h.html#_ZNK4llvm13X86AsmPrinter12getSubtargetEv" title='llvm::X86AsmPrinter::getSubtarget' data-ref="_ZNK4llvm13X86AsmPrinter12getSubtargetEv" data-ref-filename="_ZNK4llvm13X86AsmPrinter12getSubtargetEv">getSubtarget</a>()));</td></tr>
<tr><th id="782">782</th><td>    <b>break</b>;</td></tr>
<tr><th id="783">783</th><td>  }</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CATCHRET" title='llvm::X86::CATCHRET' data-ref="llvm::X86::CATCHRET" data-ref-filename="llvm..X86..CATCHRET">CATCHRET</a>: {</td></tr>
<tr><th id="786">786</th><td>    <i>// Replace CATCHRET with the appropriate RET.</i></td></tr>
<tr><th id="787">787</th><td>    <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col2 decl" id="92Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget &amp;' data-ref="92Subtarget" data-ref-filename="92Subtarget">Subtarget</dfn> = <a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter" data-ref-filename="(anonymousnamespace)..X86MCInstLower..AsmPrinter">AsmPrinter</a>.<a class="ref fn" href="X86AsmPrinter.h.html#_ZNK4llvm13X86AsmPrinter12getSubtargetEv" title='llvm::X86AsmPrinter::getSubtarget' data-ref="_ZNK4llvm13X86AsmPrinter12getSubtargetEv" data-ref-filename="_ZNK4llvm13X86AsmPrinter12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="788">788</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="93ReturnReg" title='ReturnReg' data-type='unsigned int' data-ref="93ReturnReg" data-ref-filename="93ReturnReg">ReturnReg</dfn> = <a class="local col2 ref" href="#92Subtarget" title='Subtarget' data-ref="92Subtarget" data-ref-filename="92Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>() ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RAX" title='llvm::X86::RAX' data-ref="llvm::X86::RAX" data-ref-filename="llvm..X86..RAX">RAX</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EAX" title='llvm::X86::EAX' data-ref="llvm::X86::EAX" data-ref-filename="llvm..X86..EAX">EAX</a>;</td></tr>
<tr><th id="789">789</th><td>    <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a> <a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::operator=' data-ref="_ZN4llvm6MCInstaSEOS0_" data-ref-filename="_ZN4llvm6MCInstaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a><a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev" data-ref-filename="_ZN4llvm6MCInstC1Ev">(</a>);</td></tr>
<tr><th id="790">790</th><td>    <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="tu ref fn" href="#_ZL12getRetOpcodeRKN4llvm12X86SubtargetE" title='getRetOpcode' data-use='c' data-ref="_ZL12getRetOpcodeRKN4llvm12X86SubtargetE" data-ref-filename="_ZL12getRetOpcodeRKN4llvm12X86SubtargetE">getRetOpcode</a>(<a class="local col2 ref" href="#92Subtarget" title='Subtarget' data-ref="92Subtarget" data-ref-filename="92Subtarget">Subtarget</a>));</td></tr>
<tr><th id="791">791</th><td>    <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col3 ref" href="#93ReturnReg" title='ReturnReg' data-ref="93ReturnReg" data-ref-filename="93ReturnReg">ReturnReg</a>));</td></tr>
<tr><th id="792">792</th><td>    <b>break</b>;</td></tr>
<tr><th id="793">793</th><td>  }</td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td>  <i>// TAILJMPd, TAILJMPd64, TailJMPd_cc - Lower to the correct jump</i></td></tr>
<tr><th id="796">796</th><td><i>  // instruction.</i></td></tr>
<tr><th id="797">797</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPr" title='llvm::X86::TAILJMPr' data-ref="llvm::X86::TAILJMPr" data-ref-filename="llvm..X86..TAILJMPr">TAILJMPr</a>:</td></tr>
<tr><th id="798">798</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPr64" title='llvm::X86::TAILJMPr64' data-ref="llvm::X86::TAILJMPr64" data-ref-filename="llvm..X86..TAILJMPr64">TAILJMPr64</a>:</td></tr>
<tr><th id="799">799</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPr64_REX" title='llvm::X86::TAILJMPr64_REX' data-ref="llvm::X86::TAILJMPr64_REX" data-ref-filename="llvm..X86..TAILJMPr64_REX">TAILJMPr64_REX</a>:</td></tr>
<tr><th id="800">800</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPd" title='llvm::X86::TAILJMPd' data-ref="llvm::X86::TAILJMPd" data-ref-filename="llvm..X86..TAILJMPd">TAILJMPd</a>:</td></tr>
<tr><th id="801">801</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPd64" title='llvm::X86::TAILJMPd64' data-ref="llvm::X86::TAILJMPd64" data-ref-filename="llvm..X86..TAILJMPd64">TAILJMPd64</a>:</td></tr>
<tr><th id="802">802</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OutMI.getNumOperands() == <var>1</var> &amp;&amp; <q>"Unexpected number of operands!"</q>);</td></tr>
<tr><th id="803">803</th><td>    <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="tu ref fn" href="#_ZL21convertTailJumpOpcodej" title='convertTailJumpOpcode' data-use='c' data-ref="_ZL21convertTailJumpOpcodej" data-ref-filename="_ZL21convertTailJumpOpcodej">convertTailJumpOpcode</a>(<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()));</td></tr>
<tr><th id="804">804</th><td>    <b>break</b>;</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPd_CC" title='llvm::X86::TAILJMPd_CC' data-ref="llvm::X86::TAILJMPd_CC" data-ref-filename="llvm..X86..TAILJMPd_CC">TAILJMPd_CC</a>:</td></tr>
<tr><th id="807">807</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPd64_CC" title='llvm::X86::TAILJMPd64_CC' data-ref="llvm::X86::TAILJMPd64_CC" data-ref-filename="llvm..X86..TAILJMPd64_CC">TAILJMPd64_CC</a>:</td></tr>
<tr><th id="808">808</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OutMI.getNumOperands() == <var>2</var> &amp;&amp; <q>"Unexpected number of operands!"</q>);</td></tr>
<tr><th id="809">809</th><td>    <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="tu ref fn" href="#_ZL21convertTailJumpOpcodej" title='convertTailJumpOpcode' data-use='c' data-ref="_ZL21convertTailJumpOpcodej" data-ref-filename="_ZL21convertTailJumpOpcodej">convertTailJumpOpcode</a>(<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()));</td></tr>
<tr><th id="810">810</th><td>    <b>break</b>;</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPm" title='llvm::X86::TAILJMPm' data-ref="llvm::X86::TAILJMPm" data-ref-filename="llvm..X86..TAILJMPm">TAILJMPm</a>:</td></tr>
<tr><th id="813">813</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPm64" title='llvm::X86::TAILJMPm64' data-ref="llvm::X86::TAILJMPm64" data-ref-filename="llvm..X86..TAILJMPm64">TAILJMPm64</a>:</td></tr>
<tr><th id="814">814</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPm64_REX" title='llvm::X86::TAILJMPm64_REX' data-ref="llvm::X86::TAILJMPm64_REX" data-ref-filename="llvm..X86..TAILJMPm64_REX">TAILJMPm64_REX</a>:</td></tr>
<tr><th id="815">815</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OutMI.getNumOperands() == X86::AddrNumOperands &amp;&amp;</td></tr>
<tr><th id="816">816</th><td>           <q>"Unexpected number of operands!"</q>);</td></tr>
<tr><th id="817">817</th><td>    <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="tu ref fn" href="#_ZL21convertTailJumpOpcodej" title='convertTailJumpOpcode' data-use='c' data-ref="_ZL21convertTailJumpOpcodej" data-ref-filename="_ZL21convertTailJumpOpcodej">convertTailJumpOpcode</a>(<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()));</td></tr>
<tr><th id="818">818</th><td>    <b>break</b>;</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC16r" title='llvm::X86::DEC16r' data-ref="llvm::X86::DEC16r" data-ref-filename="llvm..X86..DEC16r">DEC16r</a>:</td></tr>
<tr><th id="821">821</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC32r" title='llvm::X86::DEC32r' data-ref="llvm::X86::DEC32r" data-ref-filename="llvm..X86..DEC32r">DEC32r</a>:</td></tr>
<tr><th id="822">822</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC16r" title='llvm::X86::INC16r' data-ref="llvm::X86::INC16r" data-ref-filename="llvm..X86..INC16r">INC16r</a>:</td></tr>
<tr><th id="823">823</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC32r" title='llvm::X86::INC32r' data-ref="llvm::X86::INC32r" data-ref-filename="llvm..X86..INC32r">INC32r</a>:</td></tr>
<tr><th id="824">824</th><td>    <i>// If we aren't in 64-bit mode we can use the 1-byte inc/dec instructions.</i></td></tr>
<tr><th id="825">825</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter" data-ref-filename="(anonymousnamespace)..X86MCInstLower..AsmPrinter">AsmPrinter</a>.<a class="ref fn" href="X86AsmPrinter.h.html#_ZNK4llvm13X86AsmPrinter12getSubtargetEv" title='llvm::X86AsmPrinter::getSubtarget' data-ref="_ZNK4llvm13X86AsmPrinter12getSubtargetEv" data-ref-filename="_ZNK4llvm13X86AsmPrinter12getSubtargetEv">getSubtarget</a>().<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>()) {</td></tr>
<tr><th id="826">826</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="94Opcode" title='Opcode' data-type='unsigned int' data-ref="94Opcode" data-ref-filename="94Opcode">Opcode</dfn>;</td></tr>
<tr><th id="827">827</th><td>      <b>switch</b> (<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="828">828</th><td>      <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid opcode"</q>);</td></tr>
<tr><th id="829">829</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC16r" title='llvm::X86::DEC16r' data-ref="llvm::X86::DEC16r" data-ref-filename="llvm..X86..DEC16r">DEC16r</a>: <a class="local col4 ref" href="#94Opcode" title='Opcode' data-ref="94Opcode" data-ref-filename="94Opcode">Opcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC16r_alt" title='llvm::X86::DEC16r_alt' data-ref="llvm::X86::DEC16r_alt" data-ref-filename="llvm..X86..DEC16r_alt">DEC16r_alt</a>; <b>break</b>;</td></tr>
<tr><th id="830">830</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC32r" title='llvm::X86::DEC32r' data-ref="llvm::X86::DEC32r" data-ref-filename="llvm..X86..DEC32r">DEC32r</a>: <a class="local col4 ref" href="#94Opcode" title='Opcode' data-ref="94Opcode" data-ref-filename="94Opcode">Opcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC32r_alt" title='llvm::X86::DEC32r_alt' data-ref="llvm::X86::DEC32r_alt" data-ref-filename="llvm..X86..DEC32r_alt">DEC32r_alt</a>; <b>break</b>;</td></tr>
<tr><th id="831">831</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC16r" title='llvm::X86::INC16r' data-ref="llvm::X86::INC16r" data-ref-filename="llvm..X86..INC16r">INC16r</a>: <a class="local col4 ref" href="#94Opcode" title='Opcode' data-ref="94Opcode" data-ref-filename="94Opcode">Opcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC16r_alt" title='llvm::X86::INC16r_alt' data-ref="llvm::X86::INC16r_alt" data-ref-filename="llvm..X86..INC16r_alt">INC16r_alt</a>; <b>break</b>;</td></tr>
<tr><th id="832">832</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC32r" title='llvm::X86::INC32r' data-ref="llvm::X86::INC32r" data-ref-filename="llvm..X86..INC32r">INC32r</a>: <a class="local col4 ref" href="#94Opcode" title='Opcode' data-ref="94Opcode" data-ref-filename="94Opcode">Opcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC32r_alt" title='llvm::X86::INC32r_alt' data-ref="llvm::X86::INC32r_alt" data-ref-filename="llvm..X86..INC32r_alt">INC32r_alt</a>; <b>break</b>;</td></tr>
<tr><th id="833">833</th><td>      }</td></tr>
<tr><th id="834">834</th><td>      <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col4 ref" href="#94Opcode" title='Opcode' data-ref="94Opcode" data-ref-filename="94Opcode">Opcode</a>);</td></tr>
<tr><th id="835">835</th><td>    }</td></tr>
<tr><th id="836">836</th><td>    <b>break</b>;</td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td>  <i>// We don't currently select the correct instruction form for instructions</i></td></tr>
<tr><th id="839">839</th><td><i>  // which have a short %eax, etc. form. Handle this by custom lowering, for</i></td></tr>
<tr><th id="840">840</th><td><i>  // now.</i></td></tr>
<tr><th id="841">841</th><td><i>  //</i></td></tr>
<tr><th id="842">842</th><td><i>  // Note, we are currently not handling the following instructions:</i></td></tr>
<tr><th id="843">843</th><td><i>  // MOV64ao8, MOV64o8a</i></td></tr>
<tr><th id="844">844</th><td><i>  // XCHG16ar, XCHG32ar, XCHG64ar</i></td></tr>
<tr><th id="845">845</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8mr_NOREX" title='llvm::X86::MOV8mr_NOREX' data-ref="llvm::X86::MOV8mr_NOREX" data-ref-filename="llvm..X86..MOV8mr_NOREX">MOV8mr_NOREX</a>:</td></tr>
<tr><th id="846">846</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8mr" title='llvm::X86::MOV8mr' data-ref="llvm::X86::MOV8mr" data-ref-filename="llvm..X86..MOV8mr">MOV8mr</a>:</td></tr>
<tr><th id="847">847</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8rm_NOREX" title='llvm::X86::MOV8rm_NOREX' data-ref="llvm::X86::MOV8rm_NOREX" data-ref-filename="llvm..X86..MOV8rm_NOREX">MOV8rm_NOREX</a>:</td></tr>
<tr><th id="848">848</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8rm" title='llvm::X86::MOV8rm' data-ref="llvm::X86::MOV8rm" data-ref-filename="llvm..X86..MOV8rm">MOV8rm</a>:</td></tr>
<tr><th id="849">849</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16mr" title='llvm::X86::MOV16mr' data-ref="llvm::X86::MOV16mr" data-ref-filename="llvm..X86..MOV16mr">MOV16mr</a>:</td></tr>
<tr><th id="850">850</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16rm" title='llvm::X86::MOV16rm' data-ref="llvm::X86::MOV16rm" data-ref-filename="llvm..X86..MOV16rm">MOV16rm</a>:</td></tr>
<tr><th id="851">851</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32mr" title='llvm::X86::MOV32mr' data-ref="llvm::X86::MOV32mr" data-ref-filename="llvm..X86..MOV32mr">MOV32mr</a>:</td></tr>
<tr><th id="852">852</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32rm" title='llvm::X86::MOV32rm' data-ref="llvm::X86::MOV32rm" data-ref-filename="llvm..X86..MOV32rm">MOV32rm</a>: {</td></tr>
<tr><th id="853">853</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="95NewOpc" title='NewOpc' data-type='unsigned int' data-ref="95NewOpc" data-ref-filename="95NewOpc">NewOpc</dfn>;</td></tr>
<tr><th id="854">854</th><td>    <b>switch</b> (<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="855">855</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid opcode"</q>);</td></tr>
<tr><th id="856">856</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8mr_NOREX" title='llvm::X86::MOV8mr_NOREX' data-ref="llvm::X86::MOV8mr_NOREX" data-ref-filename="llvm..X86..MOV8mr_NOREX">MOV8mr_NOREX</a>:</td></tr>
<tr><th id="857">857</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8mr" title='llvm::X86::MOV8mr' data-ref="llvm::X86::MOV8mr" data-ref-filename="llvm..X86..MOV8mr">MOV8mr</a>:  <a class="local col5 ref" href="#95NewOpc" title='NewOpc' data-ref="95NewOpc" data-ref-filename="95NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8o32a" title='llvm::X86::MOV8o32a' data-ref="llvm::X86::MOV8o32a" data-ref-filename="llvm..X86..MOV8o32a">MOV8o32a</a>; <b>break</b>;</td></tr>
<tr><th id="858">858</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8rm_NOREX" title='llvm::X86::MOV8rm_NOREX' data-ref="llvm::X86::MOV8rm_NOREX" data-ref-filename="llvm..X86..MOV8rm_NOREX">MOV8rm_NOREX</a>:</td></tr>
<tr><th id="859">859</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8rm" title='llvm::X86::MOV8rm' data-ref="llvm::X86::MOV8rm" data-ref-filename="llvm..X86..MOV8rm">MOV8rm</a>:  <a class="local col5 ref" href="#95NewOpc" title='NewOpc' data-ref="95NewOpc" data-ref-filename="95NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8ao32" title='llvm::X86::MOV8ao32' data-ref="llvm::X86::MOV8ao32" data-ref-filename="llvm..X86..MOV8ao32">MOV8ao32</a>; <b>break</b>;</td></tr>
<tr><th id="860">860</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16mr" title='llvm::X86::MOV16mr' data-ref="llvm::X86::MOV16mr" data-ref-filename="llvm..X86..MOV16mr">MOV16mr</a>: <a class="local col5 ref" href="#95NewOpc" title='NewOpc' data-ref="95NewOpc" data-ref-filename="95NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16o32a" title='llvm::X86::MOV16o32a' data-ref="llvm::X86::MOV16o32a" data-ref-filename="llvm..X86..MOV16o32a">MOV16o32a</a>; <b>break</b>;</td></tr>
<tr><th id="861">861</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16rm" title='llvm::X86::MOV16rm' data-ref="llvm::X86::MOV16rm" data-ref-filename="llvm..X86..MOV16rm">MOV16rm</a>: <a class="local col5 ref" href="#95NewOpc" title='NewOpc' data-ref="95NewOpc" data-ref-filename="95NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16ao32" title='llvm::X86::MOV16ao32' data-ref="llvm::X86::MOV16ao32" data-ref-filename="llvm..X86..MOV16ao32">MOV16ao32</a>; <b>break</b>;</td></tr>
<tr><th id="862">862</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32mr" title='llvm::X86::MOV32mr' data-ref="llvm::X86::MOV32mr" data-ref-filename="llvm..X86..MOV32mr">MOV32mr</a>: <a class="local col5 ref" href="#95NewOpc" title='NewOpc' data-ref="95NewOpc" data-ref-filename="95NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32o32a" title='llvm::X86::MOV32o32a' data-ref="llvm::X86::MOV32o32a" data-ref-filename="llvm..X86..MOV32o32a">MOV32o32a</a>; <b>break</b>;</td></tr>
<tr><th id="863">863</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32rm" title='llvm::X86::MOV32rm' data-ref="llvm::X86::MOV32rm" data-ref-filename="llvm..X86..MOV32rm">MOV32rm</a>: <a class="local col5 ref" href="#95NewOpc" title='NewOpc' data-ref="95NewOpc" data-ref-filename="95NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32ao32" title='llvm::X86::MOV32ao32' data-ref="llvm::X86::MOV32ao32" data-ref-filename="llvm..X86..MOV32ao32">MOV32ao32</a>; <b>break</b>;</td></tr>
<tr><th id="864">864</th><td>    }</td></tr>
<tr><th id="865">865</th><td>    <a class="tu ref fn" href="#_ZL21SimplifyShortMoveFormRN4llvm13X86AsmPrinterERNS_6MCInstEj" title='SimplifyShortMoveForm' data-use='c' data-ref="_ZL21SimplifyShortMoveFormRN4llvm13X86AsmPrinterERNS_6MCInstEj" data-ref-filename="_ZL21SimplifyShortMoveFormRN4llvm13X86AsmPrinterERNS_6MCInstEj">SimplifyShortMoveForm</a>(<span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='a' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter" data-ref-filename="(anonymousnamespace)..X86MCInstLower..AsmPrinter">AsmPrinter</a></span>, <span class='refarg'><a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a></span>, <a class="local col5 ref" href="#95NewOpc" title='NewOpc' data-ref="95NewOpc" data-ref-filename="95NewOpc">NewOpc</a>);</td></tr>
<tr><th id="866">866</th><td>    <b>break</b>;</td></tr>
<tr><th id="867">867</th><td>  }</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC8ri" title='llvm::X86::ADC8ri' data-ref="llvm::X86::ADC8ri" data-ref-filename="llvm..X86..ADC8ri">ADC8ri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC16ri" title='llvm::X86::ADC16ri' data-ref="llvm::X86::ADC16ri" data-ref-filename="llvm..X86..ADC16ri">ADC16ri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC32ri" title='llvm::X86::ADC32ri' data-ref="llvm::X86::ADC32ri" data-ref-filename="llvm..X86..ADC32ri">ADC32ri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC64ri32" title='llvm::X86::ADC64ri32' data-ref="llvm::X86::ADC64ri32" data-ref-filename="llvm..X86..ADC64ri32">ADC64ri32</a>:</td></tr>
<tr><th id="870">870</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8ri" title='llvm::X86::ADD8ri' data-ref="llvm::X86::ADD8ri" data-ref-filename="llvm..X86..ADD8ri">ADD8ri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16ri" title='llvm::X86::ADD16ri' data-ref="llvm::X86::ADD16ri" data-ref-filename="llvm..X86..ADD16ri">ADD16ri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32ri" title='llvm::X86::ADD32ri' data-ref="llvm::X86::ADD32ri" data-ref-filename="llvm..X86..ADD32ri">ADD32ri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64ri32" title='llvm::X86::ADD64ri32' data-ref="llvm::X86::ADD64ri32" data-ref-filename="llvm..X86..ADD64ri32">ADD64ri32</a>:</td></tr>
<tr><th id="871">871</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND8ri" title='llvm::X86::AND8ri' data-ref="llvm::X86::AND8ri" data-ref-filename="llvm..X86..AND8ri">AND8ri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND16ri" title='llvm::X86::AND16ri' data-ref="llvm::X86::AND16ri" data-ref-filename="llvm..X86..AND16ri">AND16ri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND32ri" title='llvm::X86::AND32ri' data-ref="llvm::X86::AND32ri" data-ref-filename="llvm..X86..AND32ri">AND32ri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND64ri32" title='llvm::X86::AND64ri32' data-ref="llvm::X86::AND64ri32" data-ref-filename="llvm..X86..AND64ri32">AND64ri32</a>:</td></tr>
<tr><th id="872">872</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8ri" title='llvm::X86::CMP8ri' data-ref="llvm::X86::CMP8ri" data-ref-filename="llvm..X86..CMP8ri">CMP8ri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16ri" title='llvm::X86::CMP16ri' data-ref="llvm::X86::CMP16ri" data-ref-filename="llvm..X86..CMP16ri">CMP16ri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32ri" title='llvm::X86::CMP32ri' data-ref="llvm::X86::CMP32ri" data-ref-filename="llvm..X86..CMP32ri">CMP32ri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64ri32" title='llvm::X86::CMP64ri32' data-ref="llvm::X86::CMP64ri32" data-ref-filename="llvm..X86..CMP64ri32">CMP64ri32</a>:</td></tr>
<tr><th id="873">873</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR8ri" title='llvm::X86::OR8ri' data-ref="llvm::X86::OR8ri" data-ref-filename="llvm..X86..OR8ri">OR8ri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR16ri" title='llvm::X86::OR16ri' data-ref="llvm::X86::OR16ri" data-ref-filename="llvm..X86..OR16ri">OR16ri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR32ri" title='llvm::X86::OR32ri' data-ref="llvm::X86::OR32ri" data-ref-filename="llvm..X86..OR32ri">OR32ri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR64ri32" title='llvm::X86::OR64ri32' data-ref="llvm::X86::OR64ri32" data-ref-filename="llvm..X86..OR64ri32">OR64ri32</a>:</td></tr>
<tr><th id="874">874</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB8ri" title='llvm::X86::SBB8ri' data-ref="llvm::X86::SBB8ri" data-ref-filename="llvm..X86..SBB8ri">SBB8ri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB16ri" title='llvm::X86::SBB16ri' data-ref="llvm::X86::SBB16ri" data-ref-filename="llvm..X86..SBB16ri">SBB16ri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB32ri" title='llvm::X86::SBB32ri' data-ref="llvm::X86::SBB32ri" data-ref-filename="llvm..X86..SBB32ri">SBB32ri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB64ri32" title='llvm::X86::SBB64ri32' data-ref="llvm::X86::SBB64ri32" data-ref-filename="llvm..X86..SBB64ri32">SBB64ri32</a>:</td></tr>
<tr><th id="875">875</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8ri" title='llvm::X86::SUB8ri' data-ref="llvm::X86::SUB8ri" data-ref-filename="llvm..X86..SUB8ri">SUB8ri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16ri" title='llvm::X86::SUB16ri' data-ref="llvm::X86::SUB16ri" data-ref-filename="llvm..X86..SUB16ri">SUB16ri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32ri" title='llvm::X86::SUB32ri' data-ref="llvm::X86::SUB32ri" data-ref-filename="llvm..X86..SUB32ri">SUB32ri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64ri32" title='llvm::X86::SUB64ri32' data-ref="llvm::X86::SUB64ri32" data-ref-filename="llvm..X86..SUB64ri32">SUB64ri32</a>:</td></tr>
<tr><th id="876">876</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST8ri" title='llvm::X86::TEST8ri' data-ref="llvm::X86::TEST8ri" data-ref-filename="llvm..X86..TEST8ri">TEST8ri</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST16ri" title='llvm::X86::TEST16ri' data-ref="llvm::X86::TEST16ri" data-ref-filename="llvm..X86..TEST16ri">TEST16ri</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST32ri" title='llvm::X86::TEST32ri' data-ref="llvm::X86::TEST32ri" data-ref-filename="llvm..X86..TEST32ri">TEST32ri</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST64ri32" title='llvm::X86::TEST64ri32' data-ref="llvm::X86::TEST64ri32" data-ref-filename="llvm..X86..TEST64ri32">TEST64ri32</a>:</td></tr>
<tr><th id="877">877</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR8ri" title='llvm::X86::XOR8ri' data-ref="llvm::X86::XOR8ri" data-ref-filename="llvm..X86..XOR8ri">XOR8ri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR16ri" title='llvm::X86::XOR16ri' data-ref="llvm::X86::XOR16ri" data-ref-filename="llvm..X86..XOR16ri">XOR16ri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR32ri" title='llvm::X86::XOR32ri' data-ref="llvm::X86::XOR32ri" data-ref-filename="llvm..X86..XOR32ri">XOR32ri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR64ri32" title='llvm::X86::XOR64ri32' data-ref="llvm::X86::XOR64ri32" data-ref-filename="llvm..X86..XOR64ri32">XOR64ri32</a>: {</td></tr>
<tr><th id="878">878</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="96NewOpc" title='NewOpc' data-type='unsigned int' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</dfn>;</td></tr>
<tr><th id="879">879</th><td>    <b>switch</b> (<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="880">880</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid opcode"</q>);</td></tr>
<tr><th id="881">881</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC8ri" title='llvm::X86::ADC8ri' data-ref="llvm::X86::ADC8ri" data-ref-filename="llvm..X86..ADC8ri">ADC8ri</a>:     <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC8i8" title='llvm::X86::ADC8i8' data-ref="llvm::X86::ADC8i8" data-ref-filename="llvm..X86..ADC8i8">ADC8i8</a>;    <b>break</b>;</td></tr>
<tr><th id="882">882</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC16ri" title='llvm::X86::ADC16ri' data-ref="llvm::X86::ADC16ri" data-ref-filename="llvm..X86..ADC16ri">ADC16ri</a>:    <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC16i16" title='llvm::X86::ADC16i16' data-ref="llvm::X86::ADC16i16" data-ref-filename="llvm..X86..ADC16i16">ADC16i16</a>;  <b>break</b>;</td></tr>
<tr><th id="883">883</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC32ri" title='llvm::X86::ADC32ri' data-ref="llvm::X86::ADC32ri" data-ref-filename="llvm..X86..ADC32ri">ADC32ri</a>:    <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC32i32" title='llvm::X86::ADC32i32' data-ref="llvm::X86::ADC32i32" data-ref-filename="llvm..X86..ADC32i32">ADC32i32</a>;  <b>break</b>;</td></tr>
<tr><th id="884">884</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC64ri32" title='llvm::X86::ADC64ri32' data-ref="llvm::X86::ADC64ri32" data-ref-filename="llvm..X86..ADC64ri32">ADC64ri32</a>:  <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC64i32" title='llvm::X86::ADC64i32' data-ref="llvm::X86::ADC64i32" data-ref-filename="llvm..X86..ADC64i32">ADC64i32</a>;  <b>break</b>;</td></tr>
<tr><th id="885">885</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8ri" title='llvm::X86::ADD8ri' data-ref="llvm::X86::ADD8ri" data-ref-filename="llvm..X86..ADD8ri">ADD8ri</a>:     <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8i8" title='llvm::X86::ADD8i8' data-ref="llvm::X86::ADD8i8" data-ref-filename="llvm..X86..ADD8i8">ADD8i8</a>;    <b>break</b>;</td></tr>
<tr><th id="886">886</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16ri" title='llvm::X86::ADD16ri' data-ref="llvm::X86::ADD16ri" data-ref-filename="llvm..X86..ADD16ri">ADD16ri</a>:    <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16i16" title='llvm::X86::ADD16i16' data-ref="llvm::X86::ADD16i16" data-ref-filename="llvm..X86..ADD16i16">ADD16i16</a>;  <b>break</b>;</td></tr>
<tr><th id="887">887</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32ri" title='llvm::X86::ADD32ri' data-ref="llvm::X86::ADD32ri" data-ref-filename="llvm..X86..ADD32ri">ADD32ri</a>:    <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32i32" title='llvm::X86::ADD32i32' data-ref="llvm::X86::ADD32i32" data-ref-filename="llvm..X86..ADD32i32">ADD32i32</a>;  <b>break</b>;</td></tr>
<tr><th id="888">888</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64ri32" title='llvm::X86::ADD64ri32' data-ref="llvm::X86::ADD64ri32" data-ref-filename="llvm..X86..ADD64ri32">ADD64ri32</a>:  <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64i32" title='llvm::X86::ADD64i32' data-ref="llvm::X86::ADD64i32" data-ref-filename="llvm..X86..ADD64i32">ADD64i32</a>;  <b>break</b>;</td></tr>
<tr><th id="889">889</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND8ri" title='llvm::X86::AND8ri' data-ref="llvm::X86::AND8ri" data-ref-filename="llvm..X86..AND8ri">AND8ri</a>:     <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND8i8" title='llvm::X86::AND8i8' data-ref="llvm::X86::AND8i8" data-ref-filename="llvm..X86..AND8i8">AND8i8</a>;    <b>break</b>;</td></tr>
<tr><th id="890">890</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND16ri" title='llvm::X86::AND16ri' data-ref="llvm::X86::AND16ri" data-ref-filename="llvm..X86..AND16ri">AND16ri</a>:    <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND16i16" title='llvm::X86::AND16i16' data-ref="llvm::X86::AND16i16" data-ref-filename="llvm..X86..AND16i16">AND16i16</a>;  <b>break</b>;</td></tr>
<tr><th id="891">891</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND32ri" title='llvm::X86::AND32ri' data-ref="llvm::X86::AND32ri" data-ref-filename="llvm..X86..AND32ri">AND32ri</a>:    <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND32i32" title='llvm::X86::AND32i32' data-ref="llvm::X86::AND32i32" data-ref-filename="llvm..X86..AND32i32">AND32i32</a>;  <b>break</b>;</td></tr>
<tr><th id="892">892</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND64ri32" title='llvm::X86::AND64ri32' data-ref="llvm::X86::AND64ri32" data-ref-filename="llvm..X86..AND64ri32">AND64ri32</a>:  <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND64i32" title='llvm::X86::AND64i32' data-ref="llvm::X86::AND64i32" data-ref-filename="llvm..X86..AND64i32">AND64i32</a>;  <b>break</b>;</td></tr>
<tr><th id="893">893</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8ri" title='llvm::X86::CMP8ri' data-ref="llvm::X86::CMP8ri" data-ref-filename="llvm..X86..CMP8ri">CMP8ri</a>:     <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8i8" title='llvm::X86::CMP8i8' data-ref="llvm::X86::CMP8i8" data-ref-filename="llvm..X86..CMP8i8">CMP8i8</a>;    <b>break</b>;</td></tr>
<tr><th id="894">894</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16ri" title='llvm::X86::CMP16ri' data-ref="llvm::X86::CMP16ri" data-ref-filename="llvm..X86..CMP16ri">CMP16ri</a>:    <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16i16" title='llvm::X86::CMP16i16' data-ref="llvm::X86::CMP16i16" data-ref-filename="llvm..X86..CMP16i16">CMP16i16</a>;  <b>break</b>;</td></tr>
<tr><th id="895">895</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32ri" title='llvm::X86::CMP32ri' data-ref="llvm::X86::CMP32ri" data-ref-filename="llvm..X86..CMP32ri">CMP32ri</a>:    <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32i32" title='llvm::X86::CMP32i32' data-ref="llvm::X86::CMP32i32" data-ref-filename="llvm..X86..CMP32i32">CMP32i32</a>;  <b>break</b>;</td></tr>
<tr><th id="896">896</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64ri32" title='llvm::X86::CMP64ri32' data-ref="llvm::X86::CMP64ri32" data-ref-filename="llvm..X86..CMP64ri32">CMP64ri32</a>:  <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64i32" title='llvm::X86::CMP64i32' data-ref="llvm::X86::CMP64i32" data-ref-filename="llvm..X86..CMP64i32">CMP64i32</a>;  <b>break</b>;</td></tr>
<tr><th id="897">897</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR8ri" title='llvm::X86::OR8ri' data-ref="llvm::X86::OR8ri" data-ref-filename="llvm..X86..OR8ri">OR8ri</a>:      <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR8i8" title='llvm::X86::OR8i8' data-ref="llvm::X86::OR8i8" data-ref-filename="llvm..X86..OR8i8">OR8i8</a>;     <b>break</b>;</td></tr>
<tr><th id="898">898</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR16ri" title='llvm::X86::OR16ri' data-ref="llvm::X86::OR16ri" data-ref-filename="llvm..X86..OR16ri">OR16ri</a>:     <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR16i16" title='llvm::X86::OR16i16' data-ref="llvm::X86::OR16i16" data-ref-filename="llvm..X86..OR16i16">OR16i16</a>;   <b>break</b>;</td></tr>
<tr><th id="899">899</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR32ri" title='llvm::X86::OR32ri' data-ref="llvm::X86::OR32ri" data-ref-filename="llvm..X86..OR32ri">OR32ri</a>:     <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR32i32" title='llvm::X86::OR32i32' data-ref="llvm::X86::OR32i32" data-ref-filename="llvm..X86..OR32i32">OR32i32</a>;   <b>break</b>;</td></tr>
<tr><th id="900">900</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR64ri32" title='llvm::X86::OR64ri32' data-ref="llvm::X86::OR64ri32" data-ref-filename="llvm..X86..OR64ri32">OR64ri32</a>:   <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR64i32" title='llvm::X86::OR64i32' data-ref="llvm::X86::OR64i32" data-ref-filename="llvm..X86..OR64i32">OR64i32</a>;   <b>break</b>;</td></tr>
<tr><th id="901">901</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB8ri" title='llvm::X86::SBB8ri' data-ref="llvm::X86::SBB8ri" data-ref-filename="llvm..X86..SBB8ri">SBB8ri</a>:     <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB8i8" title='llvm::X86::SBB8i8' data-ref="llvm::X86::SBB8i8" data-ref-filename="llvm..X86..SBB8i8">SBB8i8</a>;    <b>break</b>;</td></tr>
<tr><th id="902">902</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB16ri" title='llvm::X86::SBB16ri' data-ref="llvm::X86::SBB16ri" data-ref-filename="llvm..X86..SBB16ri">SBB16ri</a>:    <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB16i16" title='llvm::X86::SBB16i16' data-ref="llvm::X86::SBB16i16" data-ref-filename="llvm..X86..SBB16i16">SBB16i16</a>;  <b>break</b>;</td></tr>
<tr><th id="903">903</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB32ri" title='llvm::X86::SBB32ri' data-ref="llvm::X86::SBB32ri" data-ref-filename="llvm..X86..SBB32ri">SBB32ri</a>:    <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB32i32" title='llvm::X86::SBB32i32' data-ref="llvm::X86::SBB32i32" data-ref-filename="llvm..X86..SBB32i32">SBB32i32</a>;  <b>break</b>;</td></tr>
<tr><th id="904">904</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB64ri32" title='llvm::X86::SBB64ri32' data-ref="llvm::X86::SBB64ri32" data-ref-filename="llvm..X86..SBB64ri32">SBB64ri32</a>:  <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB64i32" title='llvm::X86::SBB64i32' data-ref="llvm::X86::SBB64i32" data-ref-filename="llvm..X86..SBB64i32">SBB64i32</a>;  <b>break</b>;</td></tr>
<tr><th id="905">905</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8ri" title='llvm::X86::SUB8ri' data-ref="llvm::X86::SUB8ri" data-ref-filename="llvm..X86..SUB8ri">SUB8ri</a>:     <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8i8" title='llvm::X86::SUB8i8' data-ref="llvm::X86::SUB8i8" data-ref-filename="llvm..X86..SUB8i8">SUB8i8</a>;    <b>break</b>;</td></tr>
<tr><th id="906">906</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16ri" title='llvm::X86::SUB16ri' data-ref="llvm::X86::SUB16ri" data-ref-filename="llvm..X86..SUB16ri">SUB16ri</a>:    <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16i16" title='llvm::X86::SUB16i16' data-ref="llvm::X86::SUB16i16" data-ref-filename="llvm..X86..SUB16i16">SUB16i16</a>;  <b>break</b>;</td></tr>
<tr><th id="907">907</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32ri" title='llvm::X86::SUB32ri' data-ref="llvm::X86::SUB32ri" data-ref-filename="llvm..X86..SUB32ri">SUB32ri</a>:    <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32i32" title='llvm::X86::SUB32i32' data-ref="llvm::X86::SUB32i32" data-ref-filename="llvm..X86..SUB32i32">SUB32i32</a>;  <b>break</b>;</td></tr>
<tr><th id="908">908</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64ri32" title='llvm::X86::SUB64ri32' data-ref="llvm::X86::SUB64ri32" data-ref-filename="llvm..X86..SUB64ri32">SUB64ri32</a>:  <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64i32" title='llvm::X86::SUB64i32' data-ref="llvm::X86::SUB64i32" data-ref-filename="llvm..X86..SUB64i32">SUB64i32</a>;  <b>break</b>;</td></tr>
<tr><th id="909">909</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST8ri" title='llvm::X86::TEST8ri' data-ref="llvm::X86::TEST8ri" data-ref-filename="llvm..X86..TEST8ri">TEST8ri</a>:    <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST8i8" title='llvm::X86::TEST8i8' data-ref="llvm::X86::TEST8i8" data-ref-filename="llvm..X86..TEST8i8">TEST8i8</a>;   <b>break</b>;</td></tr>
<tr><th id="910">910</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST16ri" title='llvm::X86::TEST16ri' data-ref="llvm::X86::TEST16ri" data-ref-filename="llvm..X86..TEST16ri">TEST16ri</a>:   <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST16i16" title='llvm::X86::TEST16i16' data-ref="llvm::X86::TEST16i16" data-ref-filename="llvm..X86..TEST16i16">TEST16i16</a>; <b>break</b>;</td></tr>
<tr><th id="911">911</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST32ri" title='llvm::X86::TEST32ri' data-ref="llvm::X86::TEST32ri" data-ref-filename="llvm..X86..TEST32ri">TEST32ri</a>:   <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST32i32" title='llvm::X86::TEST32i32' data-ref="llvm::X86::TEST32i32" data-ref-filename="llvm..X86..TEST32i32">TEST32i32</a>; <b>break</b>;</td></tr>
<tr><th id="912">912</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST64ri32" title='llvm::X86::TEST64ri32' data-ref="llvm::X86::TEST64ri32" data-ref-filename="llvm..X86..TEST64ri32">TEST64ri32</a>: <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST64i32" title='llvm::X86::TEST64i32' data-ref="llvm::X86::TEST64i32" data-ref-filename="llvm..X86..TEST64i32">TEST64i32</a>; <b>break</b>;</td></tr>
<tr><th id="913">913</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR8ri" title='llvm::X86::XOR8ri' data-ref="llvm::X86::XOR8ri" data-ref-filename="llvm..X86..XOR8ri">XOR8ri</a>:     <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR8i8" title='llvm::X86::XOR8i8' data-ref="llvm::X86::XOR8i8" data-ref-filename="llvm..X86..XOR8i8">XOR8i8</a>;    <b>break</b>;</td></tr>
<tr><th id="914">914</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR16ri" title='llvm::X86::XOR16ri' data-ref="llvm::X86::XOR16ri" data-ref-filename="llvm..X86..XOR16ri">XOR16ri</a>:    <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR16i16" title='llvm::X86::XOR16i16' data-ref="llvm::X86::XOR16i16" data-ref-filename="llvm..X86..XOR16i16">XOR16i16</a>;  <b>break</b>;</td></tr>
<tr><th id="915">915</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR32ri" title='llvm::X86::XOR32ri' data-ref="llvm::X86::XOR32ri" data-ref-filename="llvm..X86..XOR32ri">XOR32ri</a>:    <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR32i32" title='llvm::X86::XOR32i32' data-ref="llvm::X86::XOR32i32" data-ref-filename="llvm..X86..XOR32i32">XOR32i32</a>;  <b>break</b>;</td></tr>
<tr><th id="916">916</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR64ri32" title='llvm::X86::XOR64ri32' data-ref="llvm::X86::XOR64ri32" data-ref-filename="llvm..X86..XOR64ri32">XOR64ri32</a>:  <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR64i32" title='llvm::X86::XOR64i32' data-ref="llvm::X86::XOR64i32" data-ref-filename="llvm..X86..XOR64i32">XOR64i32</a>;  <b>break</b>;</td></tr>
<tr><th id="917">917</th><td>    }</td></tr>
<tr><th id="918">918</th><td>    <a class="tu ref fn" href="#_ZL20SimplifyShortImmFormRN4llvm6MCInstEj" title='SimplifyShortImmForm' data-use='c' data-ref="_ZL20SimplifyShortImmFormRN4llvm6MCInstEj" data-ref-filename="_ZL20SimplifyShortImmFormRN4llvm6MCInstEj">SimplifyShortImmForm</a>(<span class='refarg'><a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a></span>, <a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a>);</td></tr>
<tr><th id="919">919</th><td>    <b>break</b>;</td></tr>
<tr><th id="920">920</th><td>  }</td></tr>
<tr><th id="921">921</th><td></td></tr>
<tr><th id="922">922</th><td>  <i>// Try to shrink some forms of movsx.</i></td></tr>
<tr><th id="923">923</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX16rr8" title='llvm::X86::MOVSX16rr8' data-ref="llvm::X86::MOVSX16rr8" data-ref-filename="llvm..X86..MOVSX16rr8">MOVSX16rr8</a>:</td></tr>
<tr><th id="924">924</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX32rr16" title='llvm::X86::MOVSX32rr16' data-ref="llvm::X86::MOVSX32rr16" data-ref-filename="llvm..X86..MOVSX32rr16">MOVSX32rr16</a>:</td></tr>
<tr><th id="925">925</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX64rr32" title='llvm::X86::MOVSX64rr32' data-ref="llvm::X86::MOVSX64rr32" data-ref-filename="llvm..X86..MOVSX64rr32">MOVSX64rr32</a>:</td></tr>
<tr><th id="926">926</th><td>    <a class="tu ref fn" href="#_ZL13SimplifyMOVSXRN4llvm6MCInstE" title='SimplifyMOVSX' data-use='c' data-ref="_ZL13SimplifyMOVSXRN4llvm6MCInstE" data-ref-filename="_ZL13SimplifyMOVSXRN4llvm6MCInstE">SimplifyMOVSX</a>(<span class='refarg'><a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a></span>);</td></tr>
<tr><th id="927">927</th><td>    <b>break</b>;</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPDrri" title='llvm::X86::VCMPPDrri' data-ref="llvm::X86::VCMPPDrri" data-ref-filename="llvm..X86..VCMPPDrri">VCMPPDrri</a>:</td></tr>
<tr><th id="930">930</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPDYrri" title='llvm::X86::VCMPPDYrri' data-ref="llvm::X86::VCMPPDYrri" data-ref-filename="llvm..X86..VCMPPDYrri">VCMPPDYrri</a>:</td></tr>
<tr><th id="931">931</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPSrri" title='llvm::X86::VCMPPSrri' data-ref="llvm::X86::VCMPPSrri" data-ref-filename="llvm..X86..VCMPPSrri">VCMPPSrri</a>:</td></tr>
<tr><th id="932">932</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPSYrri" title='llvm::X86::VCMPPSYrri' data-ref="llvm::X86::VCMPPSYrri" data-ref-filename="llvm..X86..VCMPPSYrri">VCMPPSYrri</a>:</td></tr>
<tr><th id="933">933</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPSDrr" title='llvm::X86::VCMPSDrr' data-ref="llvm::X86::VCMPSDrr" data-ref-filename="llvm..X86..VCMPSDrr">VCMPSDrr</a>:</td></tr>
<tr><th id="934">934</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPSSrr" title='llvm::X86::VCMPSSrr' data-ref="llvm::X86::VCMPSSrr" data-ref-filename="llvm..X86..VCMPSSrr">VCMPSSrr</a>: {</td></tr>
<tr><th id="935">935</th><td>    <i>// Swap the operands if it will enable a 2 byte VEX encoding.</i></td></tr>
<tr><th id="936">936</th><td><i>    // FIXME: Change the immediate to improve opportunities?</i></td></tr>
<tr><th id="937">937</th><td>    <b>if</b> (!<span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II19isX86_64ExtendedRegEj" title='llvm::X86II::isX86_64ExtendedReg' data-ref="_ZN4llvm5X86II19isX86_64ExtendedRegEj" data-ref-filename="_ZN4llvm5X86II19isX86_64ExtendedRegEj">isX86_64ExtendedReg</a>(<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="938">938</th><td>        <span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II19isX86_64ExtendedRegEj" title='llvm::X86II::isX86_64ExtendedReg' data-ref="_ZN4llvm5X86II19isX86_64ExtendedRegEj" data-ref-filename="_ZN4llvm5X86II19isX86_64ExtendedRegEj">isX86_64ExtendedReg</a>(<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="939">939</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="97Imm" title='Imm' data-type='unsigned int' data-ref="97Imm" data-ref-filename="97Imm">Imm</dfn> = <a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI" data-ref-filename="82MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp; <var>0x7</var>;</td></tr>
<tr><th id="940">940</th><td>      <b>switch</b> (<a class="local col7 ref" href="#97Imm" title='Imm' data-ref="97Imm" data-ref-filename="97Imm">Imm</a>) {</td></tr>
<tr><th id="941">941</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="942">942</th><td>      <b>case</b> <var>0x00</var>: <i>// EQUAL</i></td></tr>
<tr><th id="943">943</th><td>      <b>case</b> <var>0x03</var>: <i>// UNORDERED</i></td></tr>
<tr><th id="944">944</th><td>      <b>case</b> <var>0x04</var>: <i>// NOT EQUAL</i></td></tr>
<tr><th id="945">945</th><td>      <b>case</b> <var>0x07</var>: <i>// ORDERED</i></td></tr>
<tr><th id="946">946</th><td>        <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>)</span>, <span class='refarg'><a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>)</span>);</td></tr>
<tr><th id="947">947</th><td>        <b>break</b>;</td></tr>
<tr><th id="948">948</th><td>      }</td></tr>
<tr><th id="949">949</th><td>    }</td></tr>
<tr><th id="950">950</th><td>    <b>break</b>;</td></tr>
<tr><th id="951">951</th><td>  }</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVHLPSrr" title='llvm::X86::VMOVHLPSrr' data-ref="llvm::X86::VMOVHLPSrr" data-ref-filename="llvm..X86..VMOVHLPSrr">VMOVHLPSrr</a>:</td></tr>
<tr><th id="954">954</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDrr" title='llvm::X86::VUNPCKHPDrr' data-ref="llvm::X86::VUNPCKHPDrr" data-ref-filename="llvm..X86..VUNPCKHPDrr">VUNPCKHPDrr</a>:</td></tr>
<tr><th id="955">955</th><td>    <i>// These are not truly commutable so hide them from the default case.</i></td></tr>
<tr><th id="956">956</th><td>    <b>break</b>;</td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td>  <b>default</b>: {</td></tr>
<tr><th id="959">959</th><td>    <i>// If the instruction is a commutable arithmetic instruction we might be</i></td></tr>
<tr><th id="960">960</th><td><i>    // able to commute the operands to get a 2 byte VEX prefix.</i></td></tr>
<tr><th id="961">961</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="98TSFlags" title='TSFlags' data-type='uint64_t' data-ref="98TSFlags" data-ref-filename="98TSFlags">TSFlags</dfn> = <a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI" data-ref-filename="82MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>;</td></tr>
<tr><th id="962">962</th><td>    <b>if</b> (<a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI" data-ref-filename="82MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc12isCommutableEv" title='llvm::MCInstrDesc::isCommutable' data-ref="_ZNK4llvm11MCInstrDesc12isCommutableEv" data-ref-filename="_ZNK4llvm11MCInstrDesc12isCommutableEv">isCommutable</a>() &amp;&amp;</td></tr>
<tr><th id="963">963</th><td>        (<a class="local col8 ref" href="#98TSFlags" title='TSFlags' data-ref="98TSFlags" data-ref-filename="98TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::EncodingMask" title='llvm::X86II::EncodingMask' data-ref="llvm::X86II::EncodingMask" data-ref-filename="llvm..X86II..EncodingMask">EncodingMask</a>) == <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::VEX" title='llvm::X86II::VEX' data-ref="llvm::X86II::VEX" data-ref-filename="llvm..X86II..VEX">VEX</a> &amp;&amp;</td></tr>
<tr><th id="964">964</th><td>        (<a class="local col8 ref" href="#98TSFlags" title='TSFlags' data-ref="98TSFlags" data-ref-filename="98TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::OpMapMask" title='llvm::X86II::OpMapMask' data-ref="llvm::X86II::OpMapMask" data-ref-filename="llvm..X86II..OpMapMask">OpMapMask</a>) == <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TB" title='llvm::X86II::TB' data-ref="llvm::X86II::TB" data-ref-filename="llvm..X86II..TB">TB</a> &amp;&amp;</td></tr>
<tr><th id="965">965</th><td>        (<a class="local col8 ref" href="#98TSFlags" title='TSFlags' data-ref="98TSFlags" data-ref-filename="98TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::FormMask" title='llvm::X86II::FormMask' data-ref="llvm::X86II::FormMask" data-ref-filename="llvm..X86II..FormMask">FormMask</a>) == <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MRMSrcReg" title='llvm::X86II::MRMSrcReg' data-ref="llvm::X86II::MRMSrcReg" data-ref-filename="llvm..X86II..MRMSrcReg">MRMSrcReg</a> &amp;&amp;</td></tr>
<tr><th id="966">966</th><td>        !(<a class="local col8 ref" href="#98TSFlags" title='TSFlags' data-ref="98TSFlags" data-ref-filename="98TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::VEX_W" title='llvm::X86II::VEX_W' data-ref="llvm::X86II::VEX_W" data-ref-filename="llvm..X86II..VEX_W">VEX_W</a>) &amp;&amp; (<a class="local col8 ref" href="#98TSFlags" title='TSFlags' data-ref="98TSFlags" data-ref-filename="98TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::VEX_4V" title='llvm::X86II::VEX_4V' data-ref="llvm::X86II::VEX_4V" data-ref-filename="llvm..X86II..VEX_4V">VEX_4V</a>) &amp;&amp;</td></tr>
<tr><th id="967">967</th><td>        <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv" data-ref-filename="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() == <var>3</var>) {</td></tr>
<tr><th id="968">968</th><td>      <b>if</b> (!<span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II19isX86_64ExtendedRegEj" title='llvm::X86II::isX86_64ExtendedReg' data-ref="_ZN4llvm5X86II19isX86_64ExtendedRegEj" data-ref-filename="_ZN4llvm5X86II19isX86_64ExtendedRegEj">isX86_64ExtendedReg</a>(<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="969">969</th><td>          <span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II19isX86_64ExtendedRegEj" title='llvm::X86II::isX86_64ExtendedReg' data-ref="_ZN4llvm5X86II19isX86_64ExtendedRegEj" data-ref-filename="_ZN4llvm5X86II19isX86_64ExtendedRegEj">isX86_64ExtendedReg</a>(<a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="970">970</th><td>        <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>)</span>, <span class='refarg'><a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI" data-ref-filename="83OutMI">OutMI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>)</span>);</td></tr>
<tr><th id="971">971</th><td>    }</td></tr>
<tr><th id="972">972</th><td>    <b>break</b>;</td></tr>
<tr><th id="973">973</th><td>  }</td></tr>
<tr><th id="974">974</th><td>  }</td></tr>
<tr><th id="975">975</th><td>}</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter" data-ref-filename="llvm..X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def fn" id="_ZN4llvm13X86AsmPrinter12LowerTlsAddrERN12_GLOBAL__N_114X86MCInstLowerERKNS_12MachineInstrE" title='llvm::X86AsmPrinter::LowerTlsAddr' data-type='void llvm::X86AsmPrinter::LowerTlsAddr((anonymous namespace)::X86MCInstLower &amp; MCInstLowering, const llvm::MachineInstr &amp; MI)' data-ref="_ZN4llvm13X86AsmPrinter12LowerTlsAddrERN12_GLOBAL__N_114X86MCInstLowerERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm13X86AsmPrinter12LowerTlsAddrERN12_GLOBAL__N_114X86MCInstLowerERKNS_12MachineInstrE">LowerTlsAddr</dfn>(<a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower" data-ref-filename="(anonymousnamespace)..X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col9 decl" id="99MCInstLowering" title='MCInstLowering' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="99MCInstLowering" data-ref-filename="99MCInstLowering">MCInstLowering</dfn>,</td></tr>
<tr><th id="978">978</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="100MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="100MI" data-ref-filename="100MI">MI</dfn>) {</td></tr>
<tr><th id="979">979</th><td>  <a class="type" href="#NoAutoPaddingScope" title='NoAutoPaddingScope' data-ref="NoAutoPaddingScope" data-ref-filename="NoAutoPaddingScope">NoAutoPaddingScope</a> <dfn class="local col1 decl" id="101NoPadScope" title='NoPadScope' data-type='NoAutoPaddingScope' data-ref="101NoPadScope" data-ref-filename="101NoPadScope">NoPadScope</dfn><a class="tu ref fn" href="#_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" title='NoAutoPaddingScope::NoAutoPaddingScope' data-use='c' data-ref="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" data-ref-filename="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE">(</a><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a>);</td></tr>
<tr><th id="980">980</th><td>  <em>bool</em> <dfn class="local col2 decl" id="102Is64Bits" title='Is64Bits' data-type='bool' data-ref="102Is64Bits" data-ref-filename="102Is64Bits">Is64Bits</dfn> = <a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI" data-ref-filename="100MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TLS_addr32" title='llvm::X86::TLS_addr32' data-ref="llvm::X86::TLS_addr32" data-ref-filename="llvm..X86..TLS_addr32">TLS_addr32</a> &amp;&amp;</td></tr>
<tr><th id="981">981</th><td>                  <a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI" data-ref-filename="100MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TLS_base_addr32" title='llvm::X86::TLS_base_addr32' data-ref="llvm::X86::TLS_base_addr32" data-ref-filename="llvm..X86..TLS_base_addr32">TLS_base_addr32</a>;</td></tr>
<tr><th id="982">982</th><td>  <em>bool</em> <dfn class="local col3 decl" id="103Is64BitsLP64" title='Is64BitsLP64' data-type='bool' data-ref="103Is64BitsLP64" data-ref-filename="103Is64BitsLP64">Is64BitsLP64</dfn> = <a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI" data-ref-filename="100MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TLS_addr64" title='llvm::X86::TLS_addr64' data-ref="llvm::X86::TLS_addr64" data-ref-filename="llvm..X86..TLS_addr64">TLS_addr64</a> ||</td></tr>
<tr><th id="983">983</th><td>                      <a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI" data-ref-filename="100MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TLS_base_addr64" title='llvm::X86::TLS_base_addr64' data-ref="llvm::X86::TLS_base_addr64" data-ref-filename="llvm..X86..TLS_base_addr64">TLS_base_addr64</a>;</td></tr>
<tr><th id="984">984</th><td>  <a class="type" href="../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="local col4 decl" id="104Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="104Ctx" data-ref-filename="104Ctx">Ctx</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZNK4llvm10MCStreamer10getContextEv" title='llvm::MCStreamer::getContext' data-ref="_ZNK4llvm10MCStreamer10getContextEv" data-ref-filename="_ZNK4llvm10MCStreamer10getContextEv">getContext</a>();</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td>  <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind" title='llvm::MCSymbolRefExpr::VariantKind' data-ref="llvm::MCSymbolRefExpr::VariantKind" data-ref-filename="llvm..MCSymbolRefExpr..VariantKind">VariantKind</a> <dfn class="local col5 decl" id="105SRVK" title='SRVK' data-type='MCSymbolRefExpr::VariantKind' data-ref="105SRVK" data-ref-filename="105SRVK">SRVK</dfn>;</td></tr>
<tr><th id="987">987</th><td>  <b>switch</b> (<a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI" data-ref-filename="100MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="988">988</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TLS_addr32" title='llvm::X86::TLS_addr32' data-ref="llvm::X86::TLS_addr32" data-ref-filename="llvm..X86..TLS_addr32">TLS_addr32</a>:</td></tr>
<tr><th id="989">989</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TLS_addr64" title='llvm::X86::TLS_addr64' data-ref="llvm::X86::TLS_addr64" data-ref-filename="llvm..X86..TLS_addr64">TLS_addr64</a>:</td></tr>
<tr><th id="990">990</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TLS_addrX32" title='llvm::X86::TLS_addrX32' data-ref="llvm::X86::TLS_addrX32" data-ref-filename="llvm..X86..TLS_addrX32">TLS_addrX32</a>:</td></tr>
<tr><th id="991">991</th><td>    <a class="local col5 ref" href="#105SRVK" title='SRVK' data-ref="105SRVK" data-ref-filename="105SRVK">SRVK</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_TLSGD" title='llvm::MCSymbolRefExpr::VK_TLSGD' data-ref="llvm::MCSymbolRefExpr::VK_TLSGD" data-ref-filename="llvm..MCSymbolRefExpr..VK_TLSGD">VK_TLSGD</a>;</td></tr>
<tr><th id="992">992</th><td>    <b>break</b>;</td></tr>
<tr><th id="993">993</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TLS_base_addr32" title='llvm::X86::TLS_base_addr32' data-ref="llvm::X86::TLS_base_addr32" data-ref-filename="llvm..X86..TLS_base_addr32">TLS_base_addr32</a>:</td></tr>
<tr><th id="994">994</th><td>    <a class="local col5 ref" href="#105SRVK" title='SRVK' data-ref="105SRVK" data-ref-filename="105SRVK">SRVK</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_TLSLDM" title='llvm::MCSymbolRefExpr::VK_TLSLDM' data-ref="llvm::MCSymbolRefExpr::VK_TLSLDM" data-ref-filename="llvm..MCSymbolRefExpr..VK_TLSLDM">VK_TLSLDM</a>;</td></tr>
<tr><th id="995">995</th><td>    <b>break</b>;</td></tr>
<tr><th id="996">996</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TLS_base_addr64" title='llvm::X86::TLS_base_addr64' data-ref="llvm::X86::TLS_base_addr64" data-ref-filename="llvm..X86..TLS_base_addr64">TLS_base_addr64</a>:</td></tr>
<tr><th id="997">997</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TLS_base_addrX32" title='llvm::X86::TLS_base_addrX32' data-ref="llvm::X86::TLS_base_addrX32" data-ref-filename="llvm..X86..TLS_base_addrX32">TLS_base_addrX32</a>:</td></tr>
<tr><th id="998">998</th><td>    <a class="local col5 ref" href="#105SRVK" title='SRVK' data-ref="105SRVK" data-ref-filename="105SRVK">SRVK</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_TLSLD" title='llvm::MCSymbolRefExpr::VK_TLSLD' data-ref="llvm::MCSymbolRefExpr::VK_TLSLD" data-ref-filename="llvm..MCSymbolRefExpr..VK_TLSLD">VK_TLSLD</a>;</td></tr>
<tr><th id="999">999</th><td>    <b>break</b>;</td></tr>
<tr><th id="1000">1000</th><td>  <b>default</b>:</td></tr>
<tr><th id="1001">1001</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected opcode"</q>);</td></tr>
<tr><th id="1002">1002</th><td>  }</td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a> *<dfn class="local col6 decl" id="106Sym" title='Sym' data-type='const llvm::MCSymbolRefExpr *' data-ref="106Sym" data-ref-filename="106Sym">Sym</dfn> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" data-ref-filename="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE">create</a>(</td></tr>
<tr><th id="1005">1005</th><td>      <a class="local col9 ref" href="#99MCInstLowering" title='MCInstLowering' data-ref="99MCInstLowering" data-ref-filename="99MCInstLowering">MCInstLowering</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::GetSymbolFromOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE">GetSymbolFromOperand</a>(<a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI" data-ref-filename="100MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>)), <a class="local col5 ref" href="#105SRVK" title='SRVK' data-ref="105SRVK" data-ref-filename="105SRVK">SRVK</a>, <span class='refarg'><a class="local col4 ref" href="#104Ctx" title='Ctx' data-ref="104Ctx" data-ref-filename="104Ctx">Ctx</a></span>);</td></tr>
<tr><th id="1006">1006</th><td></td></tr>
<tr><th id="1007">1007</th><td>  <i>// As of binutils 2.32, ld has a bogus TLS relaxation error when the GD/LD</i></td></tr>
<tr><th id="1008">1008</th><td><i>  // code sequence using R_X86_64_GOTPCREL (instead of R_X86_64_GOTPCRELX) is</i></td></tr>
<tr><th id="1009">1009</th><td><i>  // attempted to be relaxed to IE/LE (binutils PR24784). Work around the bug by</i></td></tr>
<tr><th id="1010">1010</th><td><i>  // only using GOT when GOTPCRELX is enabled.</i></td></tr>
<tr><th id="1011">1011</th><td><i>  // TODO Delete the workaround when GOTPCRELX becomes commonplace.</i></td></tr>
<tr><th id="1012">1012</th><td>  <em>bool</em> <dfn class="local col7 decl" id="107UseGot" title='UseGot' data-type='bool' data-ref="107UseGot" data-ref-filename="107UseGot">UseGot</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MMI" title='llvm::AsmPrinter::MMI' data-ref="llvm::AsmPrinter::MMI" data-ref-filename="llvm..AsmPrinter..MMI">MMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#_ZNK4llvm17MachineModuleInfo9getModuleEv" title='llvm::MachineModuleInfo::getModule' data-ref="_ZNK4llvm17MachineModuleInfo9getModuleEv" data-ref-filename="_ZNK4llvm17MachineModuleInfo9getModuleEv">getModule</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module14getRtLibUseGOTEv" title='llvm::Module::getRtLibUseGOT' data-ref="_ZNK4llvm6Module14getRtLibUseGOTEv" data-ref-filename="_ZNK4llvm6Module14getRtLibUseGOTEv">getRtLibUseGOT</a>() &amp;&amp;</td></tr>
<tr><th id="1013">1013</th><td>                <a class="local col4 ref" href="#104Ctx" title='Ctx' data-ref="104Ctx" data-ref-filename="104Ctx">Ctx</a>.<a class="ref fn" href="../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext10getAsmInfoEv" title='llvm::MCContext::getAsmInfo' data-ref="_ZNK4llvm9MCContext10getAsmInfoEv" data-ref-filename="_ZNK4llvm9MCContext10getAsmInfoEv">getAsmInfo</a>()-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCAsmInfo.h.html#_ZNK4llvm9MCAsmInfo19canRelaxRelocationsEv" title='llvm::MCAsmInfo::canRelaxRelocations' data-ref="_ZNK4llvm9MCAsmInfo19canRelaxRelocationsEv" data-ref-filename="_ZNK4llvm9MCAsmInfo19canRelaxRelocationsEv">canRelaxRelocations</a>();</td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td>  <b>if</b> (<a class="local col2 ref" href="#102Is64Bits" title='Is64Bits' data-ref="102Is64Bits" data-ref-filename="102Is64Bits">Is64Bits</a>) {</td></tr>
<tr><th id="1016">1016</th><td>    <em>bool</em> <dfn class="local col8 decl" id="108NeedsPadding" title='NeedsPadding' data-type='bool' data-ref="108NeedsPadding" data-ref-filename="108NeedsPadding">NeedsPadding</dfn> = <a class="local col5 ref" href="#105SRVK" title='SRVK' data-ref="105SRVK" data-ref-filename="105SRVK">SRVK</a> == <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_TLSGD" title='llvm::MCSymbolRefExpr::VK_TLSGD' data-ref="llvm::MCSymbolRefExpr::VK_TLSGD" data-ref-filename="llvm..MCSymbolRefExpr..VK_TLSGD">VK_TLSGD</a>;</td></tr>
<tr><th id="1017">1017</th><td>    <b>if</b> (<a class="local col8 ref" href="#108NeedsPadding" title='NeedsPadding' data-ref="108NeedsPadding" data-ref-filename="108NeedsPadding">NeedsPadding</a> &amp;&amp; <a class="local col3 ref" href="#103Is64BitsLP64" title='Is64BitsLP64' data-ref="103Is64BitsLP64" data-ref-filename="103Is64BitsLP64">Is64BitsLP64</a>)</td></tr>
<tr><th id="1018">1018</th><td>      <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DATA16_PREFIX" title='llvm::X86::DATA16_PREFIX' data-ref="llvm::X86::DATA16_PREFIX" data-ref-filename="llvm..X86..DATA16_PREFIX">DATA16_PREFIX</a>)</span>);</td></tr>
<tr><th id="1019">1019</th><td>    <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64r" title='llvm::X86::LEA64r' data-ref="llvm::X86::LEA64r" data-ref-filename="llvm..X86..LEA64r">LEA64r</a>)</span></td></tr>
<tr><th id="1020">1020</th><td><span class='refarg'>                                .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RDI" title='llvm::X86::RDI' data-ref="llvm::X86::RDI" data-ref-filename="llvm..X86..RDI">RDI</a>)</span></td></tr>
<tr><th id="1021">1021</th><td><span class='refarg'>                                .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RIP" title='llvm::X86::RIP' data-ref="llvm::X86::RIP" data-ref-filename="llvm..X86..RIP">RIP</a>)</span></td></tr>
<tr><th id="1022">1022</th><td><span class='refarg'>                                .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addImmEl" title='llvm::MCInstBuilder::addImm' data-ref="_ZN4llvm13MCInstBuilder6addImmEl" data-ref-filename="_ZN4llvm13MCInstBuilder6addImmEl">addImm</a>(<var>1</var>)</span></td></tr>
<tr><th id="1023">1023</th><td><span class='refarg'>                                .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<var>0</var>)</span></td></tr>
<tr><th id="1024">1024</th><td><span class='refarg'>                                .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE" title='llvm::MCInstBuilder::addExpr' data-ref="_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE" data-ref-filename="_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE">addExpr</a>(<a class="local col6 ref" href="#106Sym" title='Sym' data-ref="106Sym" data-ref-filename="106Sym">Sym</a>)</span></td></tr>
<tr><th id="1025">1025</th><td><span class='refarg'>                                .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<var>0</var>)</span>);</td></tr>
<tr><th id="1026">1026</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol" data-ref-filename="llvm..MCSymbol">MCSymbol</a> *<dfn class="local col9 decl" id="109TlsGetAddr" title='TlsGetAddr' data-type='const llvm::MCSymbol *' data-ref="109TlsGetAddr" data-ref-filename="109TlsGetAddr">TlsGetAddr</dfn> = <a class="local col4 ref" href="#104Ctx" title='Ctx' data-ref="104Ctx" data-ref-filename="104Ctx">Ctx</a>.<a class="ref fn" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" title='llvm::MCContext::getOrCreateSymbol' data-ref="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" data-ref-filename="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE">getOrCreateSymbol</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"__tls_get_addr"</q>);</td></tr>
<tr><th id="1027">1027</th><td>    <b>if</b> (<a class="local col8 ref" href="#108NeedsPadding" title='NeedsPadding' data-ref="108NeedsPadding" data-ref-filename="108NeedsPadding">NeedsPadding</a>) {</td></tr>
<tr><th id="1028">1028</th><td>      <b>if</b> (!<a class="local col7 ref" href="#107UseGot" title='UseGot' data-ref="107UseGot" data-ref-filename="107UseGot">UseGot</a>)</td></tr>
<tr><th id="1029">1029</th><td>        <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DATA16_PREFIX" title='llvm::X86::DATA16_PREFIX' data-ref="llvm::X86::DATA16_PREFIX" data-ref-filename="llvm..X86..DATA16_PREFIX">DATA16_PREFIX</a>)</span>);</td></tr>
<tr><th id="1030">1030</th><td>      <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DATA16_PREFIX" title='llvm::X86::DATA16_PREFIX' data-ref="llvm::X86::DATA16_PREFIX" data-ref-filename="llvm..X86..DATA16_PREFIX">DATA16_PREFIX</a>)</span>);</td></tr>
<tr><th id="1031">1031</th><td>      <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::REX64_PREFIX" title='llvm::X86::REX64_PREFIX' data-ref="llvm::X86::REX64_PREFIX" data-ref-filename="llvm..X86..REX64_PREFIX">REX64_PREFIX</a>)</span>);</td></tr>
<tr><th id="1032">1032</th><td>    }</td></tr>
<tr><th id="1033">1033</th><td>    <b>if</b> (<a class="local col7 ref" href="#107UseGot" title='UseGot' data-ref="107UseGot" data-ref-filename="107UseGot">UseGot</a>) {</td></tr>
<tr><th id="1034">1034</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr" data-ref-filename="llvm..MCExpr">MCExpr</a> *<dfn class="local col0 decl" id="110Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="110Expr" data-ref-filename="110Expr">Expr</dfn> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" data-ref-filename="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE">create</a>(</td></tr>
<tr><th id="1035">1035</th><td>          <a class="local col9 ref" href="#109TlsGetAddr" title='TlsGetAddr' data-ref="109TlsGetAddr" data-ref-filename="109TlsGetAddr">TlsGetAddr</a>, <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_GOTPCREL" title='llvm::MCSymbolRefExpr::VK_GOTPCREL' data-ref="llvm::MCSymbolRefExpr::VK_GOTPCREL" data-ref-filename="llvm..MCSymbolRefExpr..VK_GOTPCREL">VK_GOTPCREL</a>, <span class='refarg'><a class="local col4 ref" href="#104Ctx" title='Ctx' data-ref="104Ctx" data-ref-filename="104Ctx">Ctx</a></span>);</td></tr>
<tr><th id="1036">1036</th><td>      <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CALL64m" title='llvm::X86::CALL64m' data-ref="llvm::X86::CALL64m" data-ref-filename="llvm..X86..CALL64m">CALL64m</a>)</span></td></tr>
<tr><th id="1037">1037</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RIP" title='llvm::X86::RIP' data-ref="llvm::X86::RIP" data-ref-filename="llvm..X86..RIP">RIP</a>)</span></td></tr>
<tr><th id="1038">1038</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addImmEl" title='llvm::MCInstBuilder::addImm' data-ref="_ZN4llvm13MCInstBuilder6addImmEl" data-ref-filename="_ZN4llvm13MCInstBuilder6addImmEl">addImm</a>(<var>1</var>)</span></td></tr>
<tr><th id="1039">1039</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<var>0</var>)</span></td></tr>
<tr><th id="1040">1040</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE" title='llvm::MCInstBuilder::addExpr' data-ref="_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE" data-ref-filename="_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE">addExpr</a>(<a class="local col0 ref" href="#110Expr" title='Expr' data-ref="110Expr" data-ref-filename="110Expr">Expr</a>)</span></td></tr>
<tr><th id="1041">1041</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<var>0</var>)</span>);</td></tr>
<tr><th id="1042">1042</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1043">1043</th><td>      <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(</td></tr>
<tr><th id="1044">1044</th><td>          <a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CALL64pcrel32" title='llvm::X86::CALL64pcrel32' data-ref="llvm::X86::CALL64pcrel32" data-ref-filename="llvm..X86..CALL64pcrel32">CALL64pcrel32</a>)</span></td></tr>
<tr><th id="1045">1045</th><td><span class='refarg'>              .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE" title='llvm::MCInstBuilder::addExpr' data-ref="_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE" data-ref-filename="_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE">addExpr</a>(<a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" data-ref-filename="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE">create</a>(<a class="local col9 ref" href="#109TlsGetAddr" title='TlsGetAddr' data-ref="109TlsGetAddr" data-ref-filename="109TlsGetAddr">TlsGetAddr</a>,</span></td></tr>
<tr><th id="1046">1046</th><td><span class='refarg'>                                               <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_PLT" title='llvm::MCSymbolRefExpr::VK_PLT' data-ref="llvm::MCSymbolRefExpr::VK_PLT" data-ref-filename="llvm..MCSymbolRefExpr..VK_PLT">VK_PLT</a>, <span class='refarg'><a class="local col4 ref" href="#104Ctx" title='Ctx' data-ref="104Ctx" data-ref-filename="104Ctx">Ctx</a></span>))</span>);</td></tr>
<tr><th id="1047">1047</th><td>    }</td></tr>
<tr><th id="1048">1048</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1049">1049</th><td>    <b>if</b> (<a class="local col5 ref" href="#105SRVK" title='SRVK' data-ref="105SRVK" data-ref-filename="105SRVK">SRVK</a> == <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_TLSGD" title='llvm::MCSymbolRefExpr::VK_TLSGD' data-ref="llvm::MCSymbolRefExpr::VK_TLSGD" data-ref-filename="llvm..MCSymbolRefExpr..VK_TLSGD">VK_TLSGD</a> &amp;&amp; !<a class="local col7 ref" href="#107UseGot" title='UseGot' data-ref="107UseGot" data-ref-filename="107UseGot">UseGot</a>) {</td></tr>
<tr><th id="1050">1050</th><td>      <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA32r" title='llvm::X86::LEA32r' data-ref="llvm::X86::LEA32r" data-ref-filename="llvm..X86..LEA32r">LEA32r</a>)</span></td></tr>
<tr><th id="1051">1051</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EAX" title='llvm::X86::EAX' data-ref="llvm::X86::EAX" data-ref-filename="llvm..X86..EAX">EAX</a>)</span></td></tr>
<tr><th id="1052">1052</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<var>0</var>)</span></td></tr>
<tr><th id="1053">1053</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addImmEl" title='llvm::MCInstBuilder::addImm' data-ref="_ZN4llvm13MCInstBuilder6addImmEl" data-ref-filename="_ZN4llvm13MCInstBuilder6addImmEl">addImm</a>(<var>1</var>)</span></td></tr>
<tr><th id="1054">1054</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EBX" title='llvm::X86::EBX' data-ref="llvm::X86::EBX" data-ref-filename="llvm..X86..EBX">EBX</a>)</span></td></tr>
<tr><th id="1055">1055</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE" title='llvm::MCInstBuilder::addExpr' data-ref="_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE" data-ref-filename="_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE">addExpr</a>(<a class="local col6 ref" href="#106Sym" title='Sym' data-ref="106Sym" data-ref-filename="106Sym">Sym</a>)</span></td></tr>
<tr><th id="1056">1056</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<var>0</var>)</span>);</td></tr>
<tr><th id="1057">1057</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1058">1058</th><td>      <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA32r" title='llvm::X86::LEA32r' data-ref="llvm::X86::LEA32r" data-ref-filename="llvm..X86..LEA32r">LEA32r</a>)</span></td></tr>
<tr><th id="1059">1059</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EAX" title='llvm::X86::EAX' data-ref="llvm::X86::EAX" data-ref-filename="llvm..X86..EAX">EAX</a>)</span></td></tr>
<tr><th id="1060">1060</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EBX" title='llvm::X86::EBX' data-ref="llvm::X86::EBX" data-ref-filename="llvm..X86..EBX">EBX</a>)</span></td></tr>
<tr><th id="1061">1061</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addImmEl" title='llvm::MCInstBuilder::addImm' data-ref="_ZN4llvm13MCInstBuilder6addImmEl" data-ref-filename="_ZN4llvm13MCInstBuilder6addImmEl">addImm</a>(<var>1</var>)</span></td></tr>
<tr><th id="1062">1062</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<var>0</var>)</span></td></tr>
<tr><th id="1063">1063</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE" title='llvm::MCInstBuilder::addExpr' data-ref="_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE" data-ref-filename="_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE">addExpr</a>(<a class="local col6 ref" href="#106Sym" title='Sym' data-ref="106Sym" data-ref-filename="106Sym">Sym</a>)</span></td></tr>
<tr><th id="1064">1064</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<var>0</var>)</span>);</td></tr>
<tr><th id="1065">1065</th><td>    }</td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol" data-ref-filename="llvm..MCSymbol">MCSymbol</a> *<dfn class="local col1 decl" id="111TlsGetAddr" title='TlsGetAddr' data-type='const llvm::MCSymbol *' data-ref="111TlsGetAddr" data-ref-filename="111TlsGetAddr">TlsGetAddr</dfn> = <a class="local col4 ref" href="#104Ctx" title='Ctx' data-ref="104Ctx" data-ref-filename="104Ctx">Ctx</a>.<a class="ref fn" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" title='llvm::MCContext::getOrCreateSymbol' data-ref="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" data-ref-filename="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE">getOrCreateSymbol</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"___tls_get_addr"</q>);</td></tr>
<tr><th id="1068">1068</th><td>    <b>if</b> (<a class="local col7 ref" href="#107UseGot" title='UseGot' data-ref="107UseGot" data-ref-filename="107UseGot">UseGot</a>) {</td></tr>
<tr><th id="1069">1069</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr" data-ref-filename="llvm..MCExpr">MCExpr</a> *<dfn class="local col2 decl" id="112Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="112Expr" data-ref-filename="112Expr">Expr</dfn> =</td></tr>
<tr><th id="1070">1070</th><td>          <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" data-ref-filename="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE">create</a>(<a class="local col1 ref" href="#111TlsGetAddr" title='TlsGetAddr' data-ref="111TlsGetAddr" data-ref-filename="111TlsGetAddr">TlsGetAddr</a>, <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_GOT" title='llvm::MCSymbolRefExpr::VK_GOT' data-ref="llvm::MCSymbolRefExpr::VK_GOT" data-ref-filename="llvm..MCSymbolRefExpr..VK_GOT">VK_GOT</a>, <span class='refarg'><a class="local col4 ref" href="#104Ctx" title='Ctx' data-ref="104Ctx" data-ref-filename="104Ctx">Ctx</a></span>);</td></tr>
<tr><th id="1071">1071</th><td>      <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CALL32m" title='llvm::X86::CALL32m' data-ref="llvm::X86::CALL32m" data-ref-filename="llvm..X86..CALL32m">CALL32m</a>)</span></td></tr>
<tr><th id="1072">1072</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EBX" title='llvm::X86::EBX' data-ref="llvm::X86::EBX" data-ref-filename="llvm..X86..EBX">EBX</a>)</span></td></tr>
<tr><th id="1073">1073</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addImmEl" title='llvm::MCInstBuilder::addImm' data-ref="_ZN4llvm13MCInstBuilder6addImmEl" data-ref-filename="_ZN4llvm13MCInstBuilder6addImmEl">addImm</a>(<var>1</var>)</span></td></tr>
<tr><th id="1074">1074</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<var>0</var>)</span></td></tr>
<tr><th id="1075">1075</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE" title='llvm::MCInstBuilder::addExpr' data-ref="_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE" data-ref-filename="_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE">addExpr</a>(<a class="local col2 ref" href="#112Expr" title='Expr' data-ref="112Expr" data-ref-filename="112Expr">Expr</a>)</span></td></tr>
<tr><th id="1076">1076</th><td><span class='refarg'>                                  .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<var>0</var>)</span>);</td></tr>
<tr><th id="1077">1077</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1078">1078</th><td>      <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(</td></tr>
<tr><th id="1079">1079</th><td>          <a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CALLpcrel32" title='llvm::X86::CALLpcrel32' data-ref="llvm::X86::CALLpcrel32" data-ref-filename="llvm..X86..CALLpcrel32">CALLpcrel32</a>)</span></td></tr>
<tr><th id="1080">1080</th><td><span class='refarg'>              .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE" title='llvm::MCInstBuilder::addExpr' data-ref="_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE" data-ref-filename="_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE">addExpr</a>(<a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" data-ref-filename="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE">create</a>(<a class="local col1 ref" href="#111TlsGetAddr" title='TlsGetAddr' data-ref="111TlsGetAddr" data-ref-filename="111TlsGetAddr">TlsGetAddr</a>,</span></td></tr>
<tr><th id="1081">1081</th><td><span class='refarg'>                                               <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_PLT" title='llvm::MCSymbolRefExpr::VK_PLT' data-ref="llvm::MCSymbolRefExpr::VK_PLT" data-ref-filename="llvm..MCSymbolRefExpr..VK_PLT">VK_PLT</a>, <span class='refarg'><a class="local col4 ref" href="#104Ctx" title='Ctx' data-ref="104Ctx" data-ref-filename="104Ctx">Ctx</a></span>))</span>);</td></tr>
<tr><th id="1082">1082</th><td>    }</td></tr>
<tr><th id="1083">1083</th><td>  }</td></tr>
<tr><th id="1084">1084</th><td>}</td></tr>
<tr><th id="1085">1085</th><td></td></tr>
<tr><th id="1086">1086</th><td><i class="doc" data-doc="_ZL7emitNopRN4llvm10MCStreamerEjPKNS_12X86SubtargetE">/// Emit the largest nop instruction smaller than or equal to<span class="command"> \p</span> <span class="arg">NumBytes</span></i></td></tr>
<tr><th id="1087">1087</th><td><i class="doc" data-doc="_ZL7emitNopRN4llvm10MCStreamerEjPKNS_12X86SubtargetE">/// bytes.  Return the size of nop emitted.</i></td></tr>
<tr><th id="1088">1088</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL7emitNopRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" title='emitNop' data-type='unsigned int emitNop(llvm::MCStreamer &amp; OS, unsigned int NumBytes, const llvm::X86Subtarget * Subtarget)' data-ref="_ZL7emitNopRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" data-ref-filename="_ZL7emitNopRN4llvm10MCStreamerEjPKNS_12X86SubtargetE">emitNop</dfn>(<a class="type" href="../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer" data-ref-filename="llvm..MCStreamer">MCStreamer</a> &amp;<dfn class="local col3 decl" id="113OS" title='OS' data-type='llvm::MCStreamer &amp;' data-ref="113OS" data-ref-filename="113OS">OS</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="114NumBytes" title='NumBytes' data-type='unsigned int' data-ref="114NumBytes" data-ref-filename="114NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="1089">1089</th><td>                        <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> *<dfn class="local col5 decl" id="115Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget *' data-ref="115Subtarget" data-ref-filename="115Subtarget">Subtarget</dfn>) {</td></tr>
<tr><th id="1090">1090</th><td>  <i>// Determine the longest nop which can be efficiently decoded for the given</i></td></tr>
<tr><th id="1091">1091</th><td><i>  // target cpu.  15-bytes is the longest single NOP instruction, but some</i></td></tr>
<tr><th id="1092">1092</th><td><i>  // platforms can't decode the longest forms efficiently.</i></td></tr>
<tr><th id="1093">1093</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="116MaxNopLength" title='MaxNopLength' data-type='unsigned int' data-ref="116MaxNopLength" data-ref-filename="116MaxNopLength">MaxNopLength</dfn> = <var>1</var>;</td></tr>
<tr><th id="1094">1094</th><td>  <b>if</b> (<a class="local col5 ref" href="#115Subtarget" title='Subtarget' data-ref="115Subtarget" data-ref-filename="115Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>()) {</td></tr>
<tr><th id="1095">1095</th><td>    <i>// FIXME: We can use NOOPL on 32-bit targets with FeatureNOPL, but the</i></td></tr>
<tr><th id="1096">1096</th><td><i>    // IndexReg/BaseReg below need to be updated.</i></td></tr>
<tr><th id="1097">1097</th><td>    <b>if</b> (<a class="local col5 ref" href="#115Subtarget" title='Subtarget' data-ref="115Subtarget" data-ref-filename="115Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo10hasFeatureEj" title='llvm::MCSubtargetInfo::hasFeature' data-ref="_ZNK4llvm15MCSubtargetInfo10hasFeatureEj" data-ref-filename="_ZNK4llvm15MCSubtargetInfo10hasFeatureEj">hasFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenSubtargetInfo.inc.html#llvm::X86::FeatureFast7ByteNOP" title='llvm::X86::FeatureFast7ByteNOP' data-ref="llvm::X86::FeatureFast7ByteNOP" data-ref-filename="llvm..X86..FeatureFast7ByteNOP">FeatureFast7ByteNOP</a>))</td></tr>
<tr><th id="1098">1098</th><td>      <a class="local col6 ref" href="#116MaxNopLength" title='MaxNopLength' data-ref="116MaxNopLength" data-ref-filename="116MaxNopLength">MaxNopLength</a> = <var>7</var>;</td></tr>
<tr><th id="1099">1099</th><td>    <b>else</b> <b>if</b> (<a class="local col5 ref" href="#115Subtarget" title='Subtarget' data-ref="115Subtarget" data-ref-filename="115Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo10hasFeatureEj" title='llvm::MCSubtargetInfo::hasFeature' data-ref="_ZNK4llvm15MCSubtargetInfo10hasFeatureEj" data-ref-filename="_ZNK4llvm15MCSubtargetInfo10hasFeatureEj">hasFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenSubtargetInfo.inc.html#llvm::X86::FeatureFast15ByteNOP" title='llvm::X86::FeatureFast15ByteNOP' data-ref="llvm::X86::FeatureFast15ByteNOP" data-ref-filename="llvm..X86..FeatureFast15ByteNOP">FeatureFast15ByteNOP</a>))</td></tr>
<tr><th id="1100">1100</th><td>      <a class="local col6 ref" href="#116MaxNopLength" title='MaxNopLength' data-ref="116MaxNopLength" data-ref-filename="116MaxNopLength">MaxNopLength</a> = <var>15</var>;</td></tr>
<tr><th id="1101">1101</th><td>    <b>else</b> <b>if</b> (<a class="local col5 ref" href="#115Subtarget" title='Subtarget' data-ref="115Subtarget" data-ref-filename="115Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo10hasFeatureEj" title='llvm::MCSubtargetInfo::hasFeature' data-ref="_ZNK4llvm15MCSubtargetInfo10hasFeatureEj" data-ref-filename="_ZNK4llvm15MCSubtargetInfo10hasFeatureEj">hasFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenSubtargetInfo.inc.html#llvm::X86::FeatureFast11ByteNOP" title='llvm::X86::FeatureFast11ByteNOP' data-ref="llvm::X86::FeatureFast11ByteNOP" data-ref-filename="llvm..X86..FeatureFast11ByteNOP">FeatureFast11ByteNOP</a>))</td></tr>
<tr><th id="1102">1102</th><td>      <a class="local col6 ref" href="#116MaxNopLength" title='MaxNopLength' data-ref="116MaxNopLength" data-ref-filename="116MaxNopLength">MaxNopLength</a> = <var>11</var>;</td></tr>
<tr><th id="1103">1103</th><td>    <b>else</b></td></tr>
<tr><th id="1104">1104</th><td>      <a class="local col6 ref" href="#116MaxNopLength" title='MaxNopLength' data-ref="116MaxNopLength" data-ref-filename="116MaxNopLength">MaxNopLength</a> = <var>10</var>;</td></tr>
<tr><th id="1105">1105</th><td>  } <b>if</b> (<a class="local col5 ref" href="#115Subtarget" title='Subtarget' data-ref="115Subtarget" data-ref-filename="115Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is32BitEv" title='llvm::X86Subtarget::is32Bit' data-ref="_ZNK4llvm12X86Subtarget7is32BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is32BitEv">is32Bit</a>())</td></tr>
<tr><th id="1106">1106</th><td>    <a class="local col6 ref" href="#116MaxNopLength" title='MaxNopLength' data-ref="116MaxNopLength" data-ref-filename="116MaxNopLength">MaxNopLength</a> = <var>2</var>;</td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td>  <i>// Cap a single nop emission at the profitable value for the target</i></td></tr>
<tr><th id="1109">1109</th><td>  <a class="local col4 ref" href="#114NumBytes" title='NumBytes' data-ref="114NumBytes" data-ref-filename="114NumBytes">NumBytes</a> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col4 ref" href="#114NumBytes" title='NumBytes' data-ref="114NumBytes" data-ref-filename="114NumBytes">NumBytes</a>, <a class="local col6 ref" href="#116MaxNopLength" title='MaxNopLength' data-ref="116MaxNopLength" data-ref-filename="116MaxNopLength">MaxNopLength</a>);</td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="117NopSize" title='NopSize' data-type='unsigned int' data-ref="117NopSize" data-ref-filename="117NopSize">NopSize</dfn>;</td></tr>
<tr><th id="1112">1112</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="118Opc" title='Opc' data-type='unsigned int' data-ref="118Opc" data-ref-filename="118Opc">Opc</dfn>, <dfn class="local col9 decl" id="119BaseReg" title='BaseReg' data-type='unsigned int' data-ref="119BaseReg" data-ref-filename="119BaseReg">BaseReg</dfn>, <dfn class="local col0 decl" id="120ScaleVal" title='ScaleVal' data-type='unsigned int' data-ref="120ScaleVal" data-ref-filename="120ScaleVal">ScaleVal</dfn>, <dfn class="local col1 decl" id="121IndexReg" title='IndexReg' data-type='unsigned int' data-ref="121IndexReg" data-ref-filename="121IndexReg">IndexReg</dfn>, <dfn class="local col2 decl" id="122Displacement" title='Displacement' data-type='unsigned int' data-ref="122Displacement" data-ref-filename="122Displacement">Displacement</dfn>, <dfn class="local col3 decl" id="123SegmentReg" title='SegmentReg' data-type='unsigned int' data-ref="123SegmentReg" data-ref-filename="123SegmentReg">SegmentReg</dfn>;</td></tr>
<tr><th id="1113">1113</th><td>  <a class="local col1 ref" href="#121IndexReg" title='IndexReg' data-ref="121IndexReg" data-ref-filename="121IndexReg">IndexReg</a> = <a class="local col2 ref" href="#122Displacement" title='Displacement' data-ref="122Displacement" data-ref-filename="122Displacement">Displacement</a> = <a class="local col3 ref" href="#123SegmentReg" title='SegmentReg' data-ref="123SegmentReg" data-ref-filename="123SegmentReg">SegmentReg</a> = <var>0</var>;</td></tr>
<tr><th id="1114">1114</th><td>  <a class="local col9 ref" href="#119BaseReg" title='BaseReg' data-ref="119BaseReg" data-ref-filename="119BaseReg">BaseReg</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RAX" title='llvm::X86::RAX' data-ref="llvm::X86::RAX" data-ref-filename="llvm..X86..RAX">RAX</a>;</td></tr>
<tr><th id="1115">1115</th><td>  <a class="local col0 ref" href="#120ScaleVal" title='ScaleVal' data-ref="120ScaleVal" data-ref-filename="120ScaleVal">ScaleVal</a> = <var>1</var>;</td></tr>
<tr><th id="1116">1116</th><td>  <b>switch</b> (<a class="local col4 ref" href="#114NumBytes" title='NumBytes' data-ref="114NumBytes" data-ref-filename="114NumBytes">NumBytes</a>) {</td></tr>
<tr><th id="1117">1117</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1118">1118</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Zero nops?"</q>);</td></tr>
<tr><th id="1119">1119</th><td>    <b>break</b>;</td></tr>
<tr><th id="1120">1120</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1121">1121</th><td>    <a class="local col7 ref" href="#117NopSize" title='NopSize' data-ref="117NopSize" data-ref-filename="117NopSize">NopSize</a> = <var>1</var>;</td></tr>
<tr><th id="1122">1122</th><td>    <a class="local col8 ref" href="#118Opc" title='Opc' data-ref="118Opc" data-ref-filename="118Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NOOP" title='llvm::X86::NOOP' data-ref="llvm::X86::NOOP" data-ref-filename="llvm..X86..NOOP">NOOP</a>;</td></tr>
<tr><th id="1123">1123</th><td>    <b>break</b>;</td></tr>
<tr><th id="1124">1124</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1125">1125</th><td>    <a class="local col7 ref" href="#117NopSize" title='NopSize' data-ref="117NopSize" data-ref-filename="117NopSize">NopSize</a> = <var>2</var>;</td></tr>
<tr><th id="1126">1126</th><td>    <a class="local col8 ref" href="#118Opc" title='Opc' data-ref="118Opc" data-ref-filename="118Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XCHG16ar" title='llvm::X86::XCHG16ar' data-ref="llvm::X86::XCHG16ar" data-ref-filename="llvm..X86..XCHG16ar">XCHG16ar</a>;</td></tr>
<tr><th id="1127">1127</th><td>    <b>break</b>;</td></tr>
<tr><th id="1128">1128</th><td>  <b>case</b> <var>3</var>:</td></tr>
<tr><th id="1129">1129</th><td>    <a class="local col7 ref" href="#117NopSize" title='NopSize' data-ref="117NopSize" data-ref-filename="117NopSize">NopSize</a> = <var>3</var>;</td></tr>
<tr><th id="1130">1130</th><td>    <a class="local col8 ref" href="#118Opc" title='Opc' data-ref="118Opc" data-ref-filename="118Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NOOPL" title='llvm::X86::NOOPL' data-ref="llvm::X86::NOOPL" data-ref-filename="llvm..X86..NOOPL">NOOPL</a>;</td></tr>
<tr><th id="1131">1131</th><td>    <b>break</b>;</td></tr>
<tr><th id="1132">1132</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1133">1133</th><td>    <a class="local col7 ref" href="#117NopSize" title='NopSize' data-ref="117NopSize" data-ref-filename="117NopSize">NopSize</a> = <var>4</var>;</td></tr>
<tr><th id="1134">1134</th><td>    <a class="local col8 ref" href="#118Opc" title='Opc' data-ref="118Opc" data-ref-filename="118Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NOOPL" title='llvm::X86::NOOPL' data-ref="llvm::X86::NOOPL" data-ref-filename="llvm..X86..NOOPL">NOOPL</a>;</td></tr>
<tr><th id="1135">1135</th><td>    <a class="local col2 ref" href="#122Displacement" title='Displacement' data-ref="122Displacement" data-ref-filename="122Displacement">Displacement</a> = <var>8</var>;</td></tr>
<tr><th id="1136">1136</th><td>    <b>break</b>;</td></tr>
<tr><th id="1137">1137</th><td>  <b>case</b> <var>5</var>:</td></tr>
<tr><th id="1138">1138</th><td>    <a class="local col7 ref" href="#117NopSize" title='NopSize' data-ref="117NopSize" data-ref-filename="117NopSize">NopSize</a> = <var>5</var>;</td></tr>
<tr><th id="1139">1139</th><td>    <a class="local col8 ref" href="#118Opc" title='Opc' data-ref="118Opc" data-ref-filename="118Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NOOPL" title='llvm::X86::NOOPL' data-ref="llvm::X86::NOOPL" data-ref-filename="llvm..X86..NOOPL">NOOPL</a>;</td></tr>
<tr><th id="1140">1140</th><td>    <a class="local col2 ref" href="#122Displacement" title='Displacement' data-ref="122Displacement" data-ref-filename="122Displacement">Displacement</a> = <var>8</var>;</td></tr>
<tr><th id="1141">1141</th><td>    <a class="local col1 ref" href="#121IndexReg" title='IndexReg' data-ref="121IndexReg" data-ref-filename="121IndexReg">IndexReg</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RAX" title='llvm::X86::RAX' data-ref="llvm::X86::RAX" data-ref-filename="llvm..X86..RAX">RAX</a>;</td></tr>
<tr><th id="1142">1142</th><td>    <b>break</b>;</td></tr>
<tr><th id="1143">1143</th><td>  <b>case</b> <var>6</var>:</td></tr>
<tr><th id="1144">1144</th><td>    <a class="local col7 ref" href="#117NopSize" title='NopSize' data-ref="117NopSize" data-ref-filename="117NopSize">NopSize</a> = <var>6</var>;</td></tr>
<tr><th id="1145">1145</th><td>    <a class="local col8 ref" href="#118Opc" title='Opc' data-ref="118Opc" data-ref-filename="118Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NOOPW" title='llvm::X86::NOOPW' data-ref="llvm::X86::NOOPW" data-ref-filename="llvm..X86..NOOPW">NOOPW</a>;</td></tr>
<tr><th id="1146">1146</th><td>    <a class="local col2 ref" href="#122Displacement" title='Displacement' data-ref="122Displacement" data-ref-filename="122Displacement">Displacement</a> = <var>8</var>;</td></tr>
<tr><th id="1147">1147</th><td>    <a class="local col1 ref" href="#121IndexReg" title='IndexReg' data-ref="121IndexReg" data-ref-filename="121IndexReg">IndexReg</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RAX" title='llvm::X86::RAX' data-ref="llvm::X86::RAX" data-ref-filename="llvm..X86..RAX">RAX</a>;</td></tr>
<tr><th id="1148">1148</th><td>    <b>break</b>;</td></tr>
<tr><th id="1149">1149</th><td>  <b>case</b> <var>7</var>:</td></tr>
<tr><th id="1150">1150</th><td>    <a class="local col7 ref" href="#117NopSize" title='NopSize' data-ref="117NopSize" data-ref-filename="117NopSize">NopSize</a> = <var>7</var>;</td></tr>
<tr><th id="1151">1151</th><td>    <a class="local col8 ref" href="#118Opc" title='Opc' data-ref="118Opc" data-ref-filename="118Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NOOPL" title='llvm::X86::NOOPL' data-ref="llvm::X86::NOOPL" data-ref-filename="llvm..X86..NOOPL">NOOPL</a>;</td></tr>
<tr><th id="1152">1152</th><td>    <a class="local col2 ref" href="#122Displacement" title='Displacement' data-ref="122Displacement" data-ref-filename="122Displacement">Displacement</a> = <var>512</var>;</td></tr>
<tr><th id="1153">1153</th><td>    <b>break</b>;</td></tr>
<tr><th id="1154">1154</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1155">1155</th><td>    <a class="local col7 ref" href="#117NopSize" title='NopSize' data-ref="117NopSize" data-ref-filename="117NopSize">NopSize</a> = <var>8</var>;</td></tr>
<tr><th id="1156">1156</th><td>    <a class="local col8 ref" href="#118Opc" title='Opc' data-ref="118Opc" data-ref-filename="118Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NOOPL" title='llvm::X86::NOOPL' data-ref="llvm::X86::NOOPL" data-ref-filename="llvm..X86..NOOPL">NOOPL</a>;</td></tr>
<tr><th id="1157">1157</th><td>    <a class="local col2 ref" href="#122Displacement" title='Displacement' data-ref="122Displacement" data-ref-filename="122Displacement">Displacement</a> = <var>512</var>;</td></tr>
<tr><th id="1158">1158</th><td>    <a class="local col1 ref" href="#121IndexReg" title='IndexReg' data-ref="121IndexReg" data-ref-filename="121IndexReg">IndexReg</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RAX" title='llvm::X86::RAX' data-ref="llvm::X86::RAX" data-ref-filename="llvm..X86..RAX">RAX</a>;</td></tr>
<tr><th id="1159">1159</th><td>    <b>break</b>;</td></tr>
<tr><th id="1160">1160</th><td>  <b>case</b> <var>9</var>:</td></tr>
<tr><th id="1161">1161</th><td>    <a class="local col7 ref" href="#117NopSize" title='NopSize' data-ref="117NopSize" data-ref-filename="117NopSize">NopSize</a> = <var>9</var>;</td></tr>
<tr><th id="1162">1162</th><td>    <a class="local col8 ref" href="#118Opc" title='Opc' data-ref="118Opc" data-ref-filename="118Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NOOPW" title='llvm::X86::NOOPW' data-ref="llvm::X86::NOOPW" data-ref-filename="llvm..X86..NOOPW">NOOPW</a>;</td></tr>
<tr><th id="1163">1163</th><td>    <a class="local col2 ref" href="#122Displacement" title='Displacement' data-ref="122Displacement" data-ref-filename="122Displacement">Displacement</a> = <var>512</var>;</td></tr>
<tr><th id="1164">1164</th><td>    <a class="local col1 ref" href="#121IndexReg" title='IndexReg' data-ref="121IndexReg" data-ref-filename="121IndexReg">IndexReg</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RAX" title='llvm::X86::RAX' data-ref="llvm::X86::RAX" data-ref-filename="llvm..X86..RAX">RAX</a>;</td></tr>
<tr><th id="1165">1165</th><td>    <b>break</b>;</td></tr>
<tr><th id="1166">1166</th><td>  <b>default</b>:</td></tr>
<tr><th id="1167">1167</th><td>    <a class="local col7 ref" href="#117NopSize" title='NopSize' data-ref="117NopSize" data-ref-filename="117NopSize">NopSize</a> = <var>10</var>;</td></tr>
<tr><th id="1168">1168</th><td>    <a class="local col8 ref" href="#118Opc" title='Opc' data-ref="118Opc" data-ref-filename="118Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NOOPW" title='llvm::X86::NOOPW' data-ref="llvm::X86::NOOPW" data-ref-filename="llvm..X86..NOOPW">NOOPW</a>;</td></tr>
<tr><th id="1169">1169</th><td>    <a class="local col2 ref" href="#122Displacement" title='Displacement' data-ref="122Displacement" data-ref-filename="122Displacement">Displacement</a> = <var>512</var>;</td></tr>
<tr><th id="1170">1170</th><td>    <a class="local col1 ref" href="#121IndexReg" title='IndexReg' data-ref="121IndexReg" data-ref-filename="121IndexReg">IndexReg</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RAX" title='llvm::X86::RAX' data-ref="llvm::X86::RAX" data-ref-filename="llvm..X86..RAX">RAX</a>;</td></tr>
<tr><th id="1171">1171</th><td>    <a class="local col3 ref" href="#123SegmentReg" title='SegmentReg' data-ref="123SegmentReg" data-ref-filename="123SegmentReg">SegmentReg</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::CS" title='llvm::X86::CS' data-ref="llvm::X86::CS" data-ref-filename="llvm..X86..CS">CS</a>;</td></tr>
<tr><th id="1172">1172</th><td>    <b>break</b>;</td></tr>
<tr><th id="1173">1173</th><td>  }</td></tr>
<tr><th id="1174">1174</th><td></td></tr>
<tr><th id="1175">1175</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="124NumPrefixes" title='NumPrefixes' data-type='unsigned int' data-ref="124NumPrefixes" data-ref-filename="124NumPrefixes">NumPrefixes</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col4 ref" href="#114NumBytes" title='NumBytes' data-ref="114NumBytes" data-ref-filename="114NumBytes">NumBytes</a> - <a class="local col7 ref" href="#117NopSize" title='NopSize' data-ref="117NopSize" data-ref-filename="117NopSize">NopSize</a>, <var>5U</var>);</td></tr>
<tr><th id="1176">1176</th><td>  <a class="local col7 ref" href="#117NopSize" title='NopSize' data-ref="117NopSize" data-ref-filename="117NopSize">NopSize</a> += <a class="local col4 ref" href="#124NumPrefixes" title='NumPrefixes' data-ref="124NumPrefixes" data-ref-filename="124NumPrefixes">NumPrefixes</a>;</td></tr>
<tr><th id="1177">1177</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="125i" title='i' data-type='unsigned int' data-ref="125i" data-ref-filename="125i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#125i" title='i' data-ref="125i" data-ref-filename="125i">i</a> != <a class="local col4 ref" href="#124NumPrefixes" title='NumPrefixes' data-ref="124NumPrefixes" data-ref-filename="124NumPrefixes">NumPrefixes</a>; ++<a class="local col5 ref" href="#125i" title='i' data-ref="125i" data-ref-filename="125i">i</a>)</td></tr>
<tr><th id="1178">1178</th><td>    <a class="local col3 ref" href="#113OS" title='OS' data-ref="113OS" data-ref-filename="113OS">OS</a>.<a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9emitBytesENS_9StringRefE" title='llvm::MCStreamer::emitBytes' data-ref="_ZN4llvm10MCStreamer9emitBytesENS_9StringRefE" data-ref-filename="_ZN4llvm10MCStreamer9emitBytesENS_9StringRefE">emitBytes</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"\x66"</q>);</td></tr>
<tr><th id="1179">1179</th><td></td></tr>
<tr><th id="1180">1180</th><td>  <b>switch</b> (<a class="local col8 ref" href="#118Opc" title='Opc' data-ref="118Opc" data-ref-filename="118Opc">Opc</a>) {</td></tr>
<tr><th id="1181">1181</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected opcode"</q>);</td></tr>
<tr><th id="1182">1182</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NOOP" title='llvm::X86::NOOP' data-ref="llvm::X86::NOOP" data-ref-filename="llvm..X86..NOOP">NOOP</a>:</td></tr>
<tr><th id="1183">1183</th><td>    <a class="local col3 ref" href="#113OS" title='OS' data-ref="113OS" data-ref-filename="113OS">OS</a>.<a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" title='llvm::MCStreamer::emitInstruction' data-ref="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE">emitInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><a class="local col8 ref" href="#118Opc" title='Opc' data-ref="118Opc" data-ref-filename="118Opc">Opc</a>), *<a class="local col5 ref" href="#115Subtarget" title='Subtarget' data-ref="115Subtarget" data-ref-filename="115Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1184">1184</th><td>    <b>break</b>;</td></tr>
<tr><th id="1185">1185</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XCHG16ar" title='llvm::X86::XCHG16ar' data-ref="llvm::X86::XCHG16ar" data-ref-filename="llvm..X86..XCHG16ar">XCHG16ar</a>:</td></tr>
<tr><th id="1186">1186</th><td>    <a class="local col3 ref" href="#113OS" title='OS' data-ref="113OS" data-ref-filename="113OS">OS</a>.<a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" title='llvm::MCStreamer::emitInstruction' data-ref="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE">emitInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><a class="local col8 ref" href="#118Opc" title='Opc' data-ref="118Opc" data-ref-filename="118Opc">Opc</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::AX" title='llvm::X86::AX' data-ref="llvm::X86::AX" data-ref-filename="llvm..X86..AX">AX</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::AX" title='llvm::X86::AX' data-ref="llvm::X86::AX" data-ref-filename="llvm..X86..AX">AX</a>),</td></tr>
<tr><th id="1187">1187</th><td>                       *<a class="local col5 ref" href="#115Subtarget" title='Subtarget' data-ref="115Subtarget" data-ref-filename="115Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1188">1188</th><td>    <b>break</b>;</td></tr>
<tr><th id="1189">1189</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NOOPL" title='llvm::X86::NOOPL' data-ref="llvm::X86::NOOPL" data-ref-filename="llvm..X86..NOOPL">NOOPL</a>:</td></tr>
<tr><th id="1190">1190</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NOOPW" title='llvm::X86::NOOPW' data-ref="llvm::X86::NOOPW" data-ref-filename="llvm..X86..NOOPW">NOOPW</a>:</td></tr>
<tr><th id="1191">1191</th><td>    <a class="local col3 ref" href="#113OS" title='OS' data-ref="113OS" data-ref-filename="113OS">OS</a>.<a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" title='llvm::MCStreamer::emitInstruction' data-ref="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE">emitInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><a class="local col8 ref" href="#118Opc" title='Opc' data-ref="118Opc" data-ref-filename="118Opc">Opc</a>)</td></tr>
<tr><th id="1192">1192</th><td>                           .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="local col9 ref" href="#119BaseReg" title='BaseReg' data-ref="119BaseReg" data-ref-filename="119BaseReg">BaseReg</a>)</td></tr>
<tr><th id="1193">1193</th><td>                           .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addImmEl" title='llvm::MCInstBuilder::addImm' data-ref="_ZN4llvm13MCInstBuilder6addImmEl" data-ref-filename="_ZN4llvm13MCInstBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#120ScaleVal" title='ScaleVal' data-ref="120ScaleVal" data-ref-filename="120ScaleVal">ScaleVal</a>)</td></tr>
<tr><th id="1194">1194</th><td>                           .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="local col1 ref" href="#121IndexReg" title='IndexReg' data-ref="121IndexReg" data-ref-filename="121IndexReg">IndexReg</a>)</td></tr>
<tr><th id="1195">1195</th><td>                           .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addImmEl" title='llvm::MCInstBuilder::addImm' data-ref="_ZN4llvm13MCInstBuilder6addImmEl" data-ref-filename="_ZN4llvm13MCInstBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#122Displacement" title='Displacement' data-ref="122Displacement" data-ref-filename="122Displacement">Displacement</a>)</td></tr>
<tr><th id="1196">1196</th><td>                           .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="local col3 ref" href="#123SegmentReg" title='SegmentReg' data-ref="123SegmentReg" data-ref-filename="123SegmentReg">SegmentReg</a>),</td></tr>
<tr><th id="1197">1197</th><td>                       *<a class="local col5 ref" href="#115Subtarget" title='Subtarget' data-ref="115Subtarget" data-ref-filename="115Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1198">1198</th><td>    <b>break</b>;</td></tr>
<tr><th id="1199">1199</th><td>  }</td></tr>
<tr><th id="1200">1200</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NopSize &lt;= NumBytes &amp;&amp; <q>"We overemitted?"</q>);</td></tr>
<tr><th id="1201">1201</th><td>  <b>return</b> <a class="local col7 ref" href="#117NopSize" title='NopSize' data-ref="117NopSize" data-ref-filename="117NopSize">NopSize</a>;</td></tr>
<tr><th id="1202">1202</th><td>}</td></tr>
<tr><th id="1203">1203</th><td></td></tr>
<tr><th id="1204">1204</th><td><i class="doc" data-doc="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE">/// Emit the optimal amount of multi-byte nops on X86.</i></td></tr>
<tr><th id="1205">1205</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" title='emitX86Nops' data-type='void emitX86Nops(llvm::MCStreamer &amp; OS, unsigned int NumBytes, const llvm::X86Subtarget * Subtarget)' data-ref="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" data-ref-filename="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE">emitX86Nops</dfn>(<a class="type" href="../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer" data-ref-filename="llvm..MCStreamer">MCStreamer</a> &amp;<dfn class="local col6 decl" id="126OS" title='OS' data-type='llvm::MCStreamer &amp;' data-ref="126OS" data-ref-filename="126OS">OS</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="127NumBytes" title='NumBytes' data-type='unsigned int' data-ref="127NumBytes" data-ref-filename="127NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="1206">1206</th><td>                        <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> *<dfn class="local col8 decl" id="128Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget *' data-ref="128Subtarget" data-ref-filename="128Subtarget">Subtarget</dfn>) {</td></tr>
<tr><th id="1207">1207</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="129NopsToEmit" title='NopsToEmit' data-type='unsigned int' data-ref="129NopsToEmit" data-ref-filename="129NopsToEmit">NopsToEmit</dfn> = <a class="local col7 ref" href="#127NumBytes" title='NumBytes' data-ref="127NumBytes" data-ref-filename="127NumBytes">NumBytes</a>;</td></tr>
<tr><th id="1208">1208</th><td>  (<em>void</em>)<a class="local col9 ref" href="#129NopsToEmit" title='NopsToEmit' data-ref="129NopsToEmit" data-ref-filename="129NopsToEmit">NopsToEmit</a>;</td></tr>
<tr><th id="1209">1209</th><td>  <b>while</b> (<a class="local col7 ref" href="#127NumBytes" title='NumBytes' data-ref="127NumBytes" data-ref-filename="127NumBytes">NumBytes</a>) {</td></tr>
<tr><th id="1210">1210</th><td>    <a class="local col7 ref" href="#127NumBytes" title='NumBytes' data-ref="127NumBytes" data-ref-filename="127NumBytes">NumBytes</a> -= <a class="tu ref fn" href="#_ZL7emitNopRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" title='emitNop' data-use='c' data-ref="_ZL7emitNopRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" data-ref-filename="_ZL7emitNopRN4llvm10MCStreamerEjPKNS_12X86SubtargetE">emitNop</a>(<span class='refarg'><a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS" data-ref-filename="126OS">OS</a></span>, <a class="local col7 ref" href="#127NumBytes" title='NumBytes' data-ref="127NumBytes" data-ref-filename="127NumBytes">NumBytes</a>, <a class="local col8 ref" href="#128Subtarget" title='Subtarget' data-ref="128Subtarget" data-ref-filename="128Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1211">1211</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NopsToEmit &gt;= NumBytes &amp;&amp; <q>"Emitted more than I asked for!"</q>);</td></tr>
<tr><th id="1212">1212</th><td>  }</td></tr>
<tr><th id="1213">1213</th><td>}</td></tr>
<tr><th id="1214">1214</th><td></td></tr>
<tr><th id="1215">1215</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter" data-ref-filename="llvm..X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def fn" id="_ZN4llvm13X86AsmPrinter15LowerSTATEPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerSTATEPOINT' data-type='void llvm::X86AsmPrinter::LowerSTATEPOINT(const llvm::MachineInstr &amp; MI, (anonymous namespace)::X86MCInstLower &amp; MCIL)' data-ref="_ZN4llvm13X86AsmPrinter15LowerSTATEPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" data-ref-filename="_ZN4llvm13X86AsmPrinter15LowerSTATEPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerSTATEPOINT</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="130MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="130MI" data-ref-filename="130MI">MI</dfn>,</td></tr>
<tr><th id="1216">1216</th><td>                                    <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower" data-ref-filename="(anonymousnamespace)..X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col1 decl" id="131MCIL" title='MCIL' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="131MCIL" data-ref-filename="131MCIL">MCIL</dfn>) {</td></tr>
<tr><th id="1217">1217</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget-&gt;is64Bit() &amp;&amp; <q>"Statepoint currently only supports X86-64"</q>);</td></tr>
<tr><th id="1218">1218</th><td></td></tr>
<tr><th id="1219">1219</th><td>  <a class="type" href="#NoAutoPaddingScope" title='NoAutoPaddingScope' data-ref="NoAutoPaddingScope" data-ref-filename="NoAutoPaddingScope">NoAutoPaddingScope</a> <dfn class="local col2 decl" id="132NoPadScope" title='NoPadScope' data-type='NoAutoPaddingScope' data-ref="132NoPadScope" data-ref-filename="132NoPadScope">NoPadScope</dfn><a class="tu ref fn" href="#_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" title='NoAutoPaddingScope::NoAutoPaddingScope' data-use='c' data-ref="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" data-ref-filename="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE">(</a><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a>);</td></tr>
<tr><th id="1220">1220</th><td></td></tr>
<tr><th id="1221">1221</th><td>  <a class="type" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::StatepointOpers" title='llvm::StatepointOpers' data-ref="llvm::StatepointOpers" data-ref-filename="llvm..StatepointOpers">StatepointOpers</a> <dfn class="local col3 decl" id="133SOpers" title='SOpers' data-type='llvm::StatepointOpers' data-ref="133SOpers" data-ref-filename="133SOpers">SOpers</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm15StatepointOpersC1EPKNS_12MachineInstrE" title='llvm::StatepointOpers::StatepointOpers' data-ref="_ZN4llvm15StatepointOpersC1EPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm15StatepointOpersC1EPKNS_12MachineInstrE">(</a>&amp;<a class="local col0 ref" href="#130MI" title='MI' data-ref="130MI" data-ref-filename="130MI">MI</a>);</td></tr>
<tr><th id="1222">1222</th><td>  <b>if</b> (<em>unsigned</em> <dfn class="local col4 decl" id="134PatchBytes" title='PatchBytes' data-type='unsigned int' data-ref="134PatchBytes" data-ref-filename="134PatchBytes"><a class="local col4 ref" href="#134PatchBytes" title='PatchBytes' data-ref="134PatchBytes" data-ref-filename="134PatchBytes">PatchBytes</a></dfn> = <a class="local col3 ref" href="#133SOpers" title='SOpers' data-ref="133SOpers" data-ref-filename="133SOpers">SOpers</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm15StatepointOpers16getNumPatchBytesEv" title='llvm::StatepointOpers::getNumPatchBytes' data-ref="_ZNK4llvm15StatepointOpers16getNumPatchBytesEv" data-ref-filename="_ZNK4llvm15StatepointOpers16getNumPatchBytesEv">getNumPatchBytes</a>()) {</td></tr>
<tr><th id="1223">1223</th><td>    <a class="tu ref fn" href="#_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" title='emitX86Nops' data-use='c' data-ref="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" data-ref-filename="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE">emitX86Nops</a>(<span class='refarg'><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a></span>, <a class="local col4 ref" href="#134PatchBytes" title='PatchBytes' data-ref="134PatchBytes" data-ref-filename="134PatchBytes">PatchBytes</a>, <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget" data-ref-filename="llvm..X86AsmPrinter..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1224">1224</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1225">1225</th><td>    <i>// Lower call target and choose correct opcode</i></td></tr>
<tr><th id="1226">1226</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="135CallTarget" title='CallTarget' data-type='const llvm::MachineOperand &amp;' data-ref="135CallTarget" data-ref-filename="135CallTarget">CallTarget</dfn> = <a class="local col3 ref" href="#133SOpers" title='SOpers' data-ref="133SOpers" data-ref-filename="133SOpers">SOpers</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm15StatepointOpers13getCallTargetEv" title='llvm::StatepointOpers::getCallTarget' data-ref="_ZNK4llvm15StatepointOpers13getCallTargetEv" data-ref-filename="_ZNK4llvm15StatepointOpers13getCallTargetEv">getCallTarget</a>();</td></tr>
<tr><th id="1227">1227</th><td>    <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev" data-ref-filename="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col6 decl" id="136CallTargetMCOp" title='CallTargetMCOp' data-type='llvm::MCOperand' data-ref="136CallTargetMCOp" data-ref-filename="136CallTargetMCOp">CallTargetMCOp</dfn>;</td></tr>
<tr><th id="1228">1228</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="137CallOpcode" title='CallOpcode' data-type='unsigned int' data-ref="137CallOpcode" data-ref-filename="137CallOpcode">CallOpcode</dfn>;</td></tr>
<tr><th id="1229">1229</th><td>    <b>switch</b> (<a class="local col5 ref" href="#135CallTarget" title='CallTarget' data-ref="135CallTarget" data-ref-filename="135CallTarget">CallTarget</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv" data-ref-filename="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="1230">1230</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_GlobalAddress" title='llvm::MachineOperand::MO_GlobalAddress' data-ref="llvm::MachineOperand::MO_GlobalAddress" data-ref-filename="llvm..MachineOperand..MO_GlobalAddress">MO_GlobalAddress</a>:</td></tr>
<tr><th id="1231">1231</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_ExternalSymbol" title='llvm::MachineOperand::MO_ExternalSymbol' data-ref="llvm::MachineOperand::MO_ExternalSymbol" data-ref-filename="llvm..MachineOperand..MO_ExternalSymbol">MO_ExternalSymbol</a>:</td></tr>
<tr><th id="1232">1232</th><td>      <a class="local col6 ref" href="#136CallTargetMCOp" title='CallTargetMCOp' data-ref="136CallTargetMCOp" data-ref-filename="136CallTargetMCOp">CallTargetMCOp</a> <a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="local col1 ref" href="#131MCIL" title='MCIL' data-ref="131MCIL" data-ref-filename="131MCIL">MCIL</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" title='(anonymous namespace)::X86MCInstLower::LowerSymbolOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE">LowerSymbolOperand</a>(</td></tr>
<tr><th id="1233">1233</th><td>          <a class="local col5 ref" href="#135CallTarget" title='CallTarget' data-ref="135CallTarget" data-ref-filename="135CallTarget">CallTarget</a>, <a class="local col1 ref" href="#131MCIL" title='MCIL' data-ref="131MCIL" data-ref-filename="131MCIL">MCIL</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::GetSymbolFromOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE">GetSymbolFromOperand</a>(<a class="local col5 ref" href="#135CallTarget" title='CallTarget' data-ref="135CallTarget" data-ref-filename="135CallTarget">CallTarget</a>));</td></tr>
<tr><th id="1234">1234</th><td>      <a class="local col7 ref" href="#137CallOpcode" title='CallOpcode' data-ref="137CallOpcode" data-ref-filename="137CallOpcode">CallOpcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CALL64pcrel32" title='llvm::X86::CALL64pcrel32' data-ref="llvm::X86::CALL64pcrel32" data-ref-filename="llvm..X86..CALL64pcrel32">CALL64pcrel32</a>;</td></tr>
<tr><th id="1235">1235</th><td>      <i>// Currently, we only support relative addressing with statepoints.</i></td></tr>
<tr><th id="1236">1236</th><td><i>      // Otherwise, we'll need a scratch register to hold the target</i></td></tr>
<tr><th id="1237">1237</th><td><i>      // address.  You'll fail asserts during load &amp; relocation if this</i></td></tr>
<tr><th id="1238">1238</th><td><i>      // symbol is to far away. (TODO: support non-relative addressing)</i></td></tr>
<tr><th id="1239">1239</th><td>      <b>break</b>;</td></tr>
<tr><th id="1240">1240</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_Immediate" title='llvm::MachineOperand::MO_Immediate' data-ref="llvm::MachineOperand::MO_Immediate" data-ref-filename="llvm..MachineOperand..MO_Immediate">MO_Immediate</a>:</td></tr>
<tr><th id="1241">1241</th><td>      <a class="local col6 ref" href="#136CallTargetMCOp" title='CallTargetMCOp' data-ref="136CallTargetMCOp" data-ref-filename="136CallTargetMCOp">CallTargetMCOp</a> <a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col5 ref" href="#135CallTarget" title='CallTarget' data-ref="135CallTarget" data-ref-filename="135CallTarget">CallTarget</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1242">1242</th><td>      <a class="local col7 ref" href="#137CallOpcode" title='CallOpcode' data-ref="137CallOpcode" data-ref-filename="137CallOpcode">CallOpcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CALL64pcrel32" title='llvm::X86::CALL64pcrel32' data-ref="llvm::X86::CALL64pcrel32" data-ref-filename="llvm..X86..CALL64pcrel32">CALL64pcrel32</a>;</td></tr>
<tr><th id="1243">1243</th><td>      <i>// Currently, we only support relative addressing with statepoints.</i></td></tr>
<tr><th id="1244">1244</th><td><i>      // Otherwise, we'll need a scratch register to hold the target</i></td></tr>
<tr><th id="1245">1245</th><td><i>      // immediate.  You'll fail asserts during load &amp; relocation if this</i></td></tr>
<tr><th id="1246">1246</th><td><i>      // address is to far away. (TODO: support non-relative addressing)</i></td></tr>
<tr><th id="1247">1247</th><td>      <b>break</b>;</td></tr>
<tr><th id="1248">1248</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_Register" title='llvm::MachineOperand::MO_Register' data-ref="llvm::MachineOperand::MO_Register" data-ref-filename="llvm..MachineOperand..MO_Register">MO_Register</a>:</td></tr>
<tr><th id="1249">1249</th><td>      <i>// FIXME: Add retpoline support and remove this.</i></td></tr>
<tr><th id="1250">1250</th><td>      <b>if</b> (<a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget" data-ref-filename="llvm..X86AsmPrinter..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget21useIndirectThunkCallsEv" title='llvm::X86Subtarget::useIndirectThunkCalls' data-ref="_ZNK4llvm12X86Subtarget21useIndirectThunkCallsEv" data-ref-filename="_ZNK4llvm12X86Subtarget21useIndirectThunkCallsEv">useIndirectThunkCalls</a>())</td></tr>
<tr><th id="1251">1251</th><td>        <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Lowering register statepoints with thunks not "</q></td></tr>
<tr><th id="1252">1252</th><td>                           <q>"yet implemented."</q>);</td></tr>
<tr><th id="1253">1253</th><td>      <a class="local col6 ref" href="#136CallTargetMCOp" title='CallTargetMCOp' data-ref="136CallTargetMCOp" data-ref-filename="136CallTargetMCOp">CallTargetMCOp</a> <a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#135CallTarget" title='CallTarget' data-ref="135CallTarget" data-ref-filename="135CallTarget">CallTarget</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1254">1254</th><td>      <a class="local col7 ref" href="#137CallOpcode" title='CallOpcode' data-ref="137CallOpcode" data-ref-filename="137CallOpcode">CallOpcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CALL64r" title='llvm::X86::CALL64r' data-ref="llvm::X86::CALL64r" data-ref-filename="llvm..X86..CALL64r">CALL64r</a>;</td></tr>
<tr><th id="1255">1255</th><td>      <b>break</b>;</td></tr>
<tr><th id="1256">1256</th><td>    <b>default</b>:</td></tr>
<tr><th id="1257">1257</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported operand type in statepoint call target"</q>);</td></tr>
<tr><th id="1258">1258</th><td>      <b>break</b>;</td></tr>
<tr><th id="1259">1259</th><td>    }</td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td>    <i>// Emit call</i></td></tr>
<tr><th id="1262">1262</th><td>    <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev" data-ref-filename="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col8 decl" id="138CallInst" title='CallInst' data-type='llvm::MCInst' data-ref="138CallInst" data-ref-filename="138CallInst">CallInst</dfn>;</td></tr>
<tr><th id="1263">1263</th><td>    <a class="local col8 ref" href="#138CallInst" title='CallInst' data-ref="138CallInst" data-ref-filename="138CallInst">CallInst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col7 ref" href="#137CallOpcode" title='CallOpcode' data-ref="137CallOpcode" data-ref-filename="137CallOpcode">CallOpcode</a>);</td></tr>
<tr><th id="1264">1264</th><td>    <a class="local col8 ref" href="#138CallInst" title='CallInst' data-ref="138CallInst" data-ref-filename="138CallInst">CallInst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col6 ref" href="#136CallTargetMCOp" title='CallTargetMCOp' data-ref="136CallTargetMCOp" data-ref-filename="136CallTargetMCOp">CallTargetMCOp</a>);</td></tr>
<tr><th id="1265">1265</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" title='llvm::MCStreamer::emitInstruction' data-ref="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE">emitInstruction</a>(<a class="local col8 ref" href="#138CallInst" title='CallInst' data-ref="138CallInst" data-ref-filename="138CallInst">CallInst</a>, <a class="member fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" data-ref-filename="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1266">1266</th><td>  }</td></tr>
<tr><th id="1267">1267</th><td></td></tr>
<tr><th id="1268">1268</th><td>  <i>// Record our statepoint node in the same section used by STACKMAP</i></td></tr>
<tr><th id="1269">1269</th><td><i>  // and PATCHPOINT</i></td></tr>
<tr><th id="1270">1270</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="139Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="139Ctx" data-ref-filename="139Ctx">Ctx</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZNK4llvm10MCStreamer10getContextEv" title='llvm::MCStreamer::getContext' data-ref="_ZNK4llvm10MCStreamer10getContextEv" data-ref-filename="_ZNK4llvm10MCStreamer10getContextEv">getContext</a>();</td></tr>
<tr><th id="1271">1271</th><td>  <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol" data-ref-filename="llvm..MCSymbol">MCSymbol</a> *<dfn class="local col0 decl" id="140MILabel" title='MILabel' data-type='llvm::MCSymbol *' data-ref="140MILabel" data-ref-filename="140MILabel">MILabel</dfn> = <a class="local col9 ref" href="#139Ctx" title='Ctx' data-ref="139Ctx" data-ref-filename="139Ctx">Ctx</a>.<a class="ref fn" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolEv" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolEv" data-ref-filename="_ZN4llvm9MCContext16createTempSymbolEv">createTempSymbol</a>();</td></tr>
<tr><th id="1272">1272</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::emitLabel' data-ref="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" data-ref-filename="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE">emitLabel</a>(<a class="local col0 ref" href="#140MILabel" title='MILabel' data-ref="140MILabel" data-ref-filename="140MILabel">MILabel</a>);</td></tr>
<tr><th id="1273">1273</th><td>  <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::SM" title='llvm::X86AsmPrinter::SM' data-ref="llvm::X86AsmPrinter::SM" data-ref-filename="llvm..X86AsmPrinter..SM">SM</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm9StackMaps16recordStatepointERKNS_8MCSymbolERKNS_12MachineInstrE" title='llvm::StackMaps::recordStatepoint' data-ref="_ZN4llvm9StackMaps16recordStatepointERKNS_8MCSymbolERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm9StackMaps16recordStatepointERKNS_8MCSymbolERKNS_12MachineInstrE">recordStatepoint</a>(*<a class="local col0 ref" href="#140MILabel" title='MILabel' data-ref="140MILabel" data-ref-filename="140MILabel">MILabel</a>, <a class="local col0 ref" href="#130MI" title='MI' data-ref="130MI" data-ref-filename="130MI">MI</a>);</td></tr>
<tr><th id="1274">1274</th><td>}</td></tr>
<tr><th id="1275">1275</th><td></td></tr>
<tr><th id="1276">1276</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter" data-ref-filename="llvm..X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def fn" id="_ZN4llvm13X86AsmPrinter16LowerFAULTING_OPERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerFAULTING_OP' data-type='void llvm::X86AsmPrinter::LowerFAULTING_OP(const llvm::MachineInstr &amp; FaultingMI, (anonymous namespace)::X86MCInstLower &amp; MCIL)' data-ref="_ZN4llvm13X86AsmPrinter16LowerFAULTING_OPERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" data-ref-filename="_ZN4llvm13X86AsmPrinter16LowerFAULTING_OPERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerFAULTING_OP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="141FaultingMI" title='FaultingMI' data-type='const llvm::MachineInstr &amp;' data-ref="141FaultingMI" data-ref-filename="141FaultingMI">FaultingMI</dfn>,</td></tr>
<tr><th id="1277">1277</th><td>                                     <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower" data-ref-filename="(anonymousnamespace)..X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col2 decl" id="142MCIL" title='MCIL' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="142MCIL" data-ref-filename="142MCIL">MCIL</dfn>) {</td></tr>
<tr><th id="1278">1278</th><td>  <i>// FAULTING_LOAD_OP &lt;def&gt;, &lt;faltinf type&gt;, &lt;MBB handler&gt;,</i></td></tr>
<tr><th id="1279">1279</th><td><i>  //                  &lt;opcode&gt;, &lt;operands&gt;</i></td></tr>
<tr><th id="1280">1280</th><td></td></tr>
<tr><th id="1281">1281</th><td>  <a class="type" href="#NoAutoPaddingScope" title='NoAutoPaddingScope' data-ref="NoAutoPaddingScope" data-ref-filename="NoAutoPaddingScope">NoAutoPaddingScope</a> <dfn class="local col3 decl" id="143NoPadScope" title='NoPadScope' data-type='NoAutoPaddingScope' data-ref="143NoPadScope" data-ref-filename="143NoPadScope">NoPadScope</dfn><a class="tu ref fn" href="#_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" title='NoAutoPaddingScope::NoAutoPaddingScope' data-use='c' data-ref="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" data-ref-filename="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE">(</a><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a>);</td></tr>
<tr><th id="1282">1282</th><td></td></tr>
<tr><th id="1283">1283</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="144DefRegister" title='DefRegister' data-type='llvm::Register' data-ref="144DefRegister" data-ref-filename="144DefRegister">DefRegister</dfn> = <a class="local col1 ref" href="#141FaultingMI" title='FaultingMI' data-ref="141FaultingMI" data-ref-filename="141FaultingMI">FaultingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1284">1284</th><td>  <a class="type" href="../../../include/llvm/CodeGen/FaultMaps.h.html#llvm::FaultMaps" title='llvm::FaultMaps' data-ref="llvm::FaultMaps" data-ref-filename="llvm..FaultMaps">FaultMaps</a>::<a class="type" href="../../../include/llvm/CodeGen/FaultMaps.h.html#llvm::FaultMaps::FaultKind" title='llvm::FaultMaps::FaultKind' data-ref="llvm::FaultMaps::FaultKind" data-ref-filename="llvm..FaultMaps..FaultKind">FaultKind</a> <dfn class="local col5 decl" id="145FK" title='FK' data-type='FaultMaps::FaultKind' data-ref="145FK" data-ref-filename="145FK">FK</dfn> =</td></tr>
<tr><th id="1285">1285</th><td>      <b>static_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/FaultMaps.h.html#llvm::FaultMaps" title='llvm::FaultMaps' data-ref="llvm::FaultMaps" data-ref-filename="llvm..FaultMaps">FaultMaps</a>::<a class="type" href="../../../include/llvm/CodeGen/FaultMaps.h.html#llvm::FaultMaps::FaultKind" title='llvm::FaultMaps::FaultKind' data-ref="llvm::FaultMaps::FaultKind" data-ref-filename="llvm..FaultMaps..FaultKind">FaultKind</a>&gt;(<a class="local col1 ref" href="#141FaultingMI" title='FaultingMI' data-ref="141FaultingMI" data-ref-filename="141FaultingMI">FaultingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1286">1286</th><td>  <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol" data-ref-filename="llvm..MCSymbol">MCSymbol</a> *<dfn class="local col6 decl" id="146HandlerLabel" title='HandlerLabel' data-type='llvm::MCSymbol *' data-ref="146HandlerLabel" data-ref-filename="146HandlerLabel">HandlerLabel</dfn> = <a class="local col1 ref" href="#141FaultingMI" title='FaultingMI' data-ref="141FaultingMI" data-ref-filename="141FaultingMI">FaultingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getSymbolEv" title='llvm::MachineBasicBlock::getSymbol' data-ref="_ZNK4llvm17MachineBasicBlock9getSymbolEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getSymbolEv">getSymbol</a>();</td></tr>
<tr><th id="1287">1287</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="147Opcode" title='Opcode' data-type='unsigned int' data-ref="147Opcode" data-ref-filename="147Opcode">Opcode</dfn> = <a class="local col1 ref" href="#141FaultingMI" title='FaultingMI' data-ref="141FaultingMI" data-ref-filename="141FaultingMI">FaultingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1288">1288</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="148OperandsBeginIdx" title='OperandsBeginIdx' data-type='unsigned int' data-ref="148OperandsBeginIdx" data-ref-filename="148OperandsBeginIdx">OperandsBeginIdx</dfn> = <var>4</var>;</td></tr>
<tr><th id="1289">1289</th><td></td></tr>
<tr><th id="1290">1290</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="149Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="149Ctx" data-ref-filename="149Ctx">Ctx</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZNK4llvm10MCStreamer10getContextEv" title='llvm::MCStreamer::getContext' data-ref="_ZNK4llvm10MCStreamer10getContextEv" data-ref-filename="_ZNK4llvm10MCStreamer10getContextEv">getContext</a>();</td></tr>
<tr><th id="1291">1291</th><td>  <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol" data-ref-filename="llvm..MCSymbol">MCSymbol</a> *<dfn class="local col0 decl" id="150FaultingLabel" title='FaultingLabel' data-type='llvm::MCSymbol *' data-ref="150FaultingLabel" data-ref-filename="150FaultingLabel">FaultingLabel</dfn> = <a class="local col9 ref" href="#149Ctx" title='Ctx' data-ref="149Ctx" data-ref-filename="149Ctx">Ctx</a>.<a class="ref fn" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolEv" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolEv" data-ref-filename="_ZN4llvm9MCContext16createTempSymbolEv">createTempSymbol</a>();</td></tr>
<tr><th id="1292">1292</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::emitLabel' data-ref="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" data-ref-filename="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE">emitLabel</a>(<a class="local col0 ref" href="#150FaultingLabel" title='FaultingLabel' data-ref="150FaultingLabel" data-ref-filename="150FaultingLabel">FaultingLabel</a>);</td></tr>
<tr><th id="1293">1293</th><td></td></tr>
<tr><th id="1294">1294</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(FK &lt; FaultMaps::FaultKindMax &amp;&amp; <q>"Invalid Faulting Kind!"</q>);</td></tr>
<tr><th id="1295">1295</th><td>  <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::FM" title='llvm::X86AsmPrinter::FM' data-ref="llvm::X86AsmPrinter::FM" data-ref-filename="llvm..X86AsmPrinter..FM">FM</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/FaultMaps.h.html#_ZN4llvm9FaultMaps16recordFaultingOpENS0_9FaultKindEPKNS_8MCSymbolES4_" title='llvm::FaultMaps::recordFaultingOp' data-ref="_ZN4llvm9FaultMaps16recordFaultingOpENS0_9FaultKindEPKNS_8MCSymbolES4_" data-ref-filename="_ZN4llvm9FaultMaps16recordFaultingOpENS0_9FaultKindEPKNS_8MCSymbolES4_">recordFaultingOp</a>(<a class="local col5 ref" href="#145FK" title='FK' data-ref="145FK" data-ref-filename="145FK">FK</a>, <a class="local col0 ref" href="#150FaultingLabel" title='FaultingLabel' data-ref="150FaultingLabel" data-ref-filename="150FaultingLabel">FaultingLabel</a>, <a class="local col6 ref" href="#146HandlerLabel" title='HandlerLabel' data-ref="146HandlerLabel" data-ref-filename="146HandlerLabel">HandlerLabel</a>);</td></tr>
<tr><th id="1296">1296</th><td></td></tr>
<tr><th id="1297">1297</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev" data-ref-filename="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col1 decl" id="151MI" title='MI' data-type='llvm::MCInst' data-ref="151MI" data-ref-filename="151MI">MI</dfn>;</td></tr>
<tr><th id="1298">1298</th><td>  <a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI" data-ref-filename="151MI">MI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col7 ref" href="#147Opcode" title='Opcode' data-ref="147Opcode" data-ref-filename="147Opcode">Opcode</a>);</td></tr>
<tr><th id="1299">1299</th><td></td></tr>
<tr><th id="1300">1300</th><td>  <b>if</b> (<a class="local col4 ref" href="#144DefRegister" title='DefRegister' data-ref="144DefRegister" data-ref-filename="144DefRegister">DefRegister</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::NoRegister" title='llvm::X86::NoRegister' data-ref="llvm::X86::NoRegister" data-ref-filename="llvm..X86..NoRegister">NoRegister</a>)</td></tr>
<tr><th id="1301">1301</th><td>    <a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI" data-ref-filename="151MI">MI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#144DefRegister" title='DefRegister' data-ref="144DefRegister" data-ref-filename="144DefRegister">DefRegister</a>));</td></tr>
<tr><th id="1302">1302</th><td></td></tr>
<tr><th id="1303">1303</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="152I" title='I' data-type='const llvm::MachineOperand *' data-ref="152I" data-ref-filename="152I">I</dfn> = <a class="local col1 ref" href="#141FaultingMI" title='FaultingMI' data-ref="141FaultingMI" data-ref-filename="141FaultingMI">FaultingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZNK4llvm12MachineInstr14operands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr14operands_beginEv">operands_begin</a>() + <a class="local col8 ref" href="#148OperandsBeginIdx" title='OperandsBeginIdx' data-ref="148OperandsBeginIdx" data-ref-filename="148OperandsBeginIdx">OperandsBeginIdx</a>,</td></tr>
<tr><th id="1304">1304</th><td>            <dfn class="local col3 decl" id="153E" title='E' data-type='const llvm::MachineOperand *' data-ref="153E" data-ref-filename="153E">E</dfn> = <a class="local col1 ref" href="#141FaultingMI" title='FaultingMI' data-ref="141FaultingMI" data-ref-filename="141FaultingMI">FaultingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZNK4llvm12MachineInstr12operands_endEv" data-ref-filename="_ZNK4llvm12MachineInstr12operands_endEv">operands_end</a>();</td></tr>
<tr><th id="1305">1305</th><td>       <a class="local col2 ref" href="#152I" title='I' data-ref="152I" data-ref-filename="152I">I</a> != <a class="local col3 ref" href="#153E" title='E' data-ref="153E" data-ref-filename="153E">E</a>; ++<a class="local col2 ref" href="#152I" title='I' data-ref="152I" data-ref-filename="152I">I</a>)</td></tr>
<tr><th id="1306">1306</th><td>    <b>if</b> (<em>auto</em> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col4 decl" id="154MaybeOperand" title='MaybeOperand' data-type='llvm::Optional&lt;llvm::MCOperand&gt;' data-ref="154MaybeOperand" data-ref-filename="154MaybeOperand"><a class="local col4 ref" href="#154MaybeOperand" title='MaybeOperand' data-ref="154MaybeOperand" data-ref-filename="154MaybeOperand">MaybeOperand</a></dfn> = <a class="local col2 ref" href="#142MCIL" title='MCIL' data-ref="142MCIL" data-ref-filename="142MCIL">MCIL</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::LowerMachineOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE">LowerMachineOperand</a>(&amp;<a class="local col1 ref" href="#141FaultingMI" title='FaultingMI' data-ref="141FaultingMI" data-ref-filename="141FaultingMI">FaultingMI</a>, *<a class="local col2 ref" href="#152I" title='I' data-ref="152I" data-ref-filename="152I">I</a>))</td></tr>
<tr><th id="1307">1307</th><td>      <a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI" data-ref-filename="151MI">MI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col4 ref" href="#154MaybeOperand" title='MaybeOperand' data-ref="154MaybeOperand" data-ref-filename="154MaybeOperand">MaybeOperand</a>.<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNR4llvm8Optional8getValueEv" data-ref-filename="_ZNR4llvm8Optional8getValueEv">getValue</a>());</td></tr>
<tr><th id="1308">1308</th><td></td></tr>
<tr><th id="1309">1309</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<q>"on-fault: "</q> <a class="ref fn" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE" data-ref-filename="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="local col6 ref" href="#146HandlerLabel" title='HandlerLabel' data-ref="146HandlerLabel" data-ref-filename="146HandlerLabel">HandlerLabel</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCSymbol.h.html#_ZNK4llvm8MCSymbol7getNameEv" title='llvm::MCSymbol::getName' data-ref="_ZNK4llvm8MCSymbol7getNameEv" data-ref-filename="_ZNK4llvm8MCSymbol7getNameEv">getName</a>());</td></tr>
<tr><th id="1310">1310</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" title='llvm::MCStreamer::emitInstruction' data-ref="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE">emitInstruction</a>(<a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI" data-ref-filename="151MI">MI</a>, <a class="member fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" data-ref-filename="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1311">1311</th><td>}</td></tr>
<tr><th id="1312">1312</th><td></td></tr>
<tr><th id="1313">1313</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter" data-ref-filename="llvm..X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def fn" id="_ZN4llvm13X86AsmPrinter16LowerFENTRY_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerFENTRY_CALL' data-type='void llvm::X86AsmPrinter::LowerFENTRY_CALL(const llvm::MachineInstr &amp; MI, (anonymous namespace)::X86MCInstLower &amp; MCIL)' data-ref="_ZN4llvm13X86AsmPrinter16LowerFENTRY_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" data-ref-filename="_ZN4llvm13X86AsmPrinter16LowerFENTRY_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerFENTRY_CALL</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="155MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="155MI" data-ref-filename="155MI">MI</dfn>,</td></tr>
<tr><th id="1314">1314</th><td>                                     <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower" data-ref-filename="(anonymousnamespace)..X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col6 decl" id="156MCIL" title='MCIL' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="156MCIL" data-ref-filename="156MCIL">MCIL</dfn>) {</td></tr>
<tr><th id="1315">1315</th><td>  <em>bool</em> <dfn class="local col7 decl" id="157Is64Bits" title='Is64Bits' data-type='bool' data-ref="157Is64Bits" data-ref-filename="157Is64Bits">Is64Bits</dfn> = <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget" data-ref-filename="llvm..X86AsmPrinter..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>();</td></tr>
<tr><th id="1316">1316</th><td>  <a class="type" href="../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="local col8 decl" id="158Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="158Ctx" data-ref-filename="158Ctx">Ctx</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZNK4llvm10MCStreamer10getContextEv" title='llvm::MCStreamer::getContext' data-ref="_ZNK4llvm10MCStreamer10getContextEv" data-ref-filename="_ZNK4llvm10MCStreamer10getContextEv">getContext</a>();</td></tr>
<tr><th id="1317">1317</th><td>  <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol" data-ref-filename="llvm..MCSymbol">MCSymbol</a> *<dfn class="local col9 decl" id="159fentry" title='fentry' data-type='llvm::MCSymbol *' data-ref="159fentry" data-ref-filename="159fentry">fentry</dfn> = <a class="local col8 ref" href="#158Ctx" title='Ctx' data-ref="158Ctx" data-ref-filename="158Ctx">Ctx</a>.<a class="ref fn" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" title='llvm::MCContext::getOrCreateSymbol' data-ref="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" data-ref-filename="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE">getOrCreateSymbol</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"__fentry__"</q>);</td></tr>
<tr><th id="1318">1318</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a> *<dfn class="local col0 decl" id="160Op" title='Op' data-type='const llvm::MCSymbolRefExpr *' data-ref="160Op" data-ref-filename="160Op">Op</dfn> =</td></tr>
<tr><th id="1319">1319</th><td>      <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" data-ref-filename="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE">create</a>(<a class="local col9 ref" href="#159fentry" title='fentry' data-ref="159fentry" data-ref-filename="159fentry">fentry</a>, <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_None" title='llvm::MCSymbolRefExpr::VK_None' data-ref="llvm::MCSymbolRefExpr::VK_None" data-ref-filename="llvm..MCSymbolRefExpr..VK_None">VK_None</a>, <span class='refarg'><a class="local col8 ref" href="#158Ctx" title='Ctx' data-ref="158Ctx" data-ref-filename="158Ctx">Ctx</a></span>);</td></tr>
<tr><th id="1320">1320</th><td></td></tr>
<tr><th id="1321">1321</th><td>  <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(</td></tr>
<tr><th id="1322">1322</th><td>      <a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><a class="local col7 ref" href="#157Is64Bits" title='Is64Bits' data-ref="157Is64Bits" data-ref-filename="157Is64Bits">Is64Bits</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CALL64pcrel32" title='llvm::X86::CALL64pcrel32' data-ref="llvm::X86::CALL64pcrel32" data-ref-filename="llvm..X86..CALL64pcrel32">CALL64pcrel32</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CALLpcrel32" title='llvm::X86::CALLpcrel32' data-ref="llvm::X86::CALLpcrel32" data-ref-filename="llvm..X86..CALLpcrel32">CALLpcrel32</a>)</span></td></tr>
<tr><th id="1323">1323</th><td><span class='refarg'>          .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE" title='llvm::MCInstBuilder::addExpr' data-ref="_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE" data-ref-filename="_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE">addExpr</a>(<a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op" data-ref-filename="160Op">Op</a>)</span>);</td></tr>
<tr><th id="1324">1324</th><td>}</td></tr>
<tr><th id="1325">1325</th><td></td></tr>
<tr><th id="1326">1326</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter" data-ref-filename="llvm..X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def fn" id="_ZN4llvm13X86AsmPrinter17LowerPATCHABLE_OPERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_OP' data-type='void llvm::X86AsmPrinter::LowerPATCHABLE_OP(const llvm::MachineInstr &amp; MI, (anonymous namespace)::X86MCInstLower &amp; MCIL)' data-ref="_ZN4llvm13X86AsmPrinter17LowerPATCHABLE_OPERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" data-ref-filename="_ZN4llvm13X86AsmPrinter17LowerPATCHABLE_OPERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_OP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="161MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="161MI" data-ref-filename="161MI">MI</dfn>,</td></tr>
<tr><th id="1327">1327</th><td>                                      <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower" data-ref-filename="(anonymousnamespace)..X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col2 decl" id="162MCIL" title='MCIL' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="162MCIL" data-ref-filename="162MCIL">MCIL</dfn>) {</td></tr>
<tr><th id="1328">1328</th><td>  <i>// PATCHABLE_OP minsize, opcode, operands</i></td></tr>
<tr><th id="1329">1329</th><td></td></tr>
<tr><th id="1330">1330</th><td>  <a class="type" href="#NoAutoPaddingScope" title='NoAutoPaddingScope' data-ref="NoAutoPaddingScope" data-ref-filename="NoAutoPaddingScope">NoAutoPaddingScope</a> <dfn class="local col3 decl" id="163NoPadScope" title='NoPadScope' data-type='NoAutoPaddingScope' data-ref="163NoPadScope" data-ref-filename="163NoPadScope">NoPadScope</dfn><a class="tu ref fn" href="#_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" title='NoAutoPaddingScope::NoAutoPaddingScope' data-use='c' data-ref="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" data-ref-filename="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE">(</a><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a>);</td></tr>
<tr><th id="1331">1331</th><td></td></tr>
<tr><th id="1332">1332</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="164MinSize" title='MinSize' data-type='unsigned int' data-ref="164MinSize" data-ref-filename="164MinSize">MinSize</dfn> = <a class="local col1 ref" href="#161MI" title='MI' data-ref="161MI" data-ref-filename="161MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1333">1333</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="165Opcode" title='Opcode' data-type='unsigned int' data-ref="165Opcode" data-ref-filename="165Opcode">Opcode</dfn> = <a class="local col1 ref" href="#161MI" title='MI' data-ref="161MI" data-ref-filename="161MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1334">1334</th><td></td></tr>
<tr><th id="1335">1335</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev" data-ref-filename="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col6 decl" id="166MCI" title='MCI' data-type='llvm::MCInst' data-ref="166MCI" data-ref-filename="166MCI">MCI</dfn>;</td></tr>
<tr><th id="1336">1336</th><td>  <a class="local col6 ref" href="#166MCI" title='MCI' data-ref="166MCI" data-ref-filename="166MCI">MCI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col5 ref" href="#165Opcode" title='Opcode' data-ref="165Opcode" data-ref-filename="165Opcode">Opcode</a>);</td></tr>
<tr><th id="1337">1337</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="167MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="167MO" data-ref-filename="167MO">MO</dfn> : <a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm10drop_beginEOT_m" title='llvm::drop_begin' data-ref="_ZN4llvm10drop_beginEOT_m" data-ref-filename="_ZN4llvm10drop_beginEOT_m">drop_begin</a>(<a class="local col1 ref" href="#161MI" title='MI' data-ref="161MI" data-ref-filename="161MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr8operandsEv">operands</a>(), <var>2</var>))</td></tr>
<tr><th id="1338">1338</th><td>    <b>if</b> (<em>auto</em> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col8 decl" id="168MaybeOperand" title='MaybeOperand' data-type='llvm::Optional&lt;llvm::MCOperand&gt;' data-ref="168MaybeOperand" data-ref-filename="168MaybeOperand"><a class="local col8 ref" href="#168MaybeOperand" title='MaybeOperand' data-ref="168MaybeOperand" data-ref-filename="168MaybeOperand">MaybeOperand</a></dfn> = <a class="local col2 ref" href="#162MCIL" title='MCIL' data-ref="162MCIL" data-ref-filename="162MCIL">MCIL</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::LowerMachineOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE">LowerMachineOperand</a>(&amp;<a class="local col1 ref" href="#161MI" title='MI' data-ref="161MI" data-ref-filename="161MI">MI</a>, <a class="local col7 ref" href="#167MO" title='MO' data-ref="167MO" data-ref-filename="167MO">MO</a>))</td></tr>
<tr><th id="1339">1339</th><td>      <a class="local col6 ref" href="#166MCI" title='MCI' data-ref="166MCI" data-ref-filename="166MCI">MCI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col8 ref" href="#168MaybeOperand" title='MaybeOperand' data-ref="168MaybeOperand" data-ref-filename="168MaybeOperand">MaybeOperand</a>.<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNR4llvm8Optional8getValueEv" data-ref-filename="_ZNR4llvm8Optional8getValueEv">getValue</a>());</td></tr>
<tr><th id="1340">1340</th><td></td></tr>
<tr><th id="1341">1341</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallString.h.html#llvm::SmallString" title='llvm::SmallString' data-ref="llvm::SmallString" data-ref-filename="llvm..SmallString">SmallString</a>&lt;<var>256</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringC1Ev" title='llvm::SmallString::SmallString&lt;InternalLen&gt;' data-ref="_ZN4llvm11SmallStringC1Ev" data-ref-filename="_ZN4llvm11SmallStringC1Ev"></a><dfn class="local col9 decl" id="169Code" title='Code' data-type='SmallString&lt;256&gt;' data-ref="169Code" data-ref-filename="169Code">Code</dfn>;</td></tr>
<tr><th id="1342">1342</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="170Fixups" title='Fixups' data-type='SmallVector&lt;llvm::MCFixup, 4&gt;' data-ref="170Fixups" data-ref-filename="170Fixups">Fixups</dfn>;</td></tr>
<tr><th id="1343">1343</th><td>  <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_svector_ostream" title='llvm::raw_svector_ostream' data-ref="llvm::raw_svector_ostream" data-ref-filename="llvm..raw_svector_ostream">raw_svector_ostream</a> <dfn class="local col1 decl" id="171VecOS" title='VecOS' data-type='llvm::raw_svector_ostream' data-ref="171VecOS" data-ref-filename="171VecOS">VecOS</dfn><a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE" title='llvm::raw_svector_ostream::raw_svector_ostream' data-ref="_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE" data-ref-filename="_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE">(</a><a class="local col9 ref" href="#169Code" title='Code' data-ref="169Code" data-ref-filename="169Code">Code</a>);</td></tr>
<tr><th id="1344">1344</th><td>  <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::CodeEmitter" title='llvm::X86AsmPrinter::CodeEmitter' data-ref="llvm::X86AsmPrinter::CodeEmitter" data-ref-filename="llvm..X86AsmPrinter..CodeEmitter">CodeEmitter</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCCodeEmitter.h.html#_ZNK4llvm13MCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MCCodeEmitter::encodeInstruction' data-ref="_ZNK4llvm13MCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm13MCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeInstruction</a>(<a class="local col6 ref" href="#166MCI" title='MCI' data-ref="166MCI" data-ref-filename="166MCI">MCI</a>, <span class='refarg'><a class="local col1 ref" href="#171VecOS" title='VecOS' data-ref="171VecOS" data-ref-filename="171VecOS">VecOS</a></span>, <span class='refarg'><a class="local col0 ref" href="#170Fixups" title='Fixups' data-ref="170Fixups" data-ref-filename="170Fixups">Fixups</a></span>, <a class="member fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" data-ref-filename="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1345">1345</th><td></td></tr>
<tr><th id="1346">1346</th><td>  <b>if</b> (<a class="local col9 ref" href="#169Code" title='Code' data-ref="169Code" data-ref-filename="169Code">Code</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &lt; <a class="local col4 ref" href="#164MinSize" title='MinSize' data-ref="164MinSize" data-ref-filename="164MinSize">MinSize</a>) {</td></tr>
<tr><th id="1347">1347</th><td>    <b>if</b> (<a class="local col4 ref" href="#164MinSize" title='MinSize' data-ref="164MinSize" data-ref-filename="164MinSize">MinSize</a> == <var>2</var> &amp;&amp; <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget" data-ref-filename="llvm..X86AsmPrinter..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is32BitEv" title='llvm::X86Subtarget::is32Bit' data-ref="_ZNK4llvm12X86Subtarget7is32BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is32BitEv">is32Bit</a>() &amp;&amp;</td></tr>
<tr><th id="1348">1348</th><td>        <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget" data-ref-filename="llvm..X86AsmPrinter..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget19isTargetWindowsMSVCEv" title='llvm::X86Subtarget::isTargetWindowsMSVC' data-ref="_ZNK4llvm12X86Subtarget19isTargetWindowsMSVCEv" data-ref-filename="_ZNK4llvm12X86Subtarget19isTargetWindowsMSVCEv">isTargetWindowsMSVC</a>() &amp;&amp;</td></tr>
<tr><th id="1349">1349</th><td>        (<a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget" data-ref-filename="llvm..X86AsmPrinter..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>().<a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv" data-ref-filename="_ZNK4llvm9StringRef5emptyEv">empty</a>() || <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget" data-ref-filename="llvm..X86AsmPrinter..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>() <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_" data-ref-filename="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"pentium3"</q>)) {</td></tr>
<tr><th id="1350">1350</th><td>      <i>// For compatibilty reasons, when targetting MSVC, is is important to</i></td></tr>
<tr><th id="1351">1351</th><td><i>      // generate a 'legacy' NOP in the form of a 8B FF MOV EDI, EDI. Some tools</i></td></tr>
<tr><th id="1352">1352</th><td><i>      // rely specifically on this pattern to be able to patch a function.</i></td></tr>
<tr><th id="1353">1353</th><td><i>      // This is only for 32-bit targets, when using /arch:IA32 or /arch:SSE.</i></td></tr>
<tr><th id="1354">1354</th><td>      <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" title='llvm::MCStreamer::emitInstruction' data-ref="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE">emitInstruction</a>(</td></tr>
<tr><th id="1355">1355</th><td>          <a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32rr_REV" title='llvm::X86::MOV32rr_REV' data-ref="llvm::X86::MOV32rr_REV" data-ref-filename="llvm..X86..MOV32rr_REV">MOV32rr_REV</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EDI" title='llvm::X86::EDI' data-ref="llvm::X86::EDI" data-ref-filename="llvm..X86..EDI">EDI</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EDI" title='llvm::X86::EDI' data-ref="llvm::X86::EDI" data-ref-filename="llvm..X86..EDI">EDI</a>),</td></tr>
<tr><th id="1356">1356</th><td>          *<a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget" data-ref-filename="llvm..X86AsmPrinter..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1357">1357</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#164MinSize" title='MinSize' data-ref="164MinSize" data-ref-filename="164MinSize">MinSize</a> == <var>2</var> &amp;&amp; <a class="local col5 ref" href="#165Opcode" title='Opcode' data-ref="165Opcode" data-ref-filename="165Opcode">Opcode</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUSH64r" title='llvm::X86::PUSH64r' data-ref="llvm::X86::PUSH64r" data-ref-filename="llvm..X86..PUSH64r">PUSH64r</a>) {</td></tr>
<tr><th id="1358">1358</th><td>      <i>// This is an optimization that lets us get away without emitting a nop in</i></td></tr>
<tr><th id="1359">1359</th><td><i>      // many cases.</i></td></tr>
<tr><th id="1360">1360</th><td><i>      //</i></td></tr>
<tr><th id="1361">1361</th><td><i>      // NB! In some cases the encoding for PUSH64r (e.g. PUSH64r %r9) takes two</i></td></tr>
<tr><th id="1362">1362</th><td><i>      // bytes too, so the check on MinSize is important.</i></td></tr>
<tr><th id="1363">1363</th><td>      <a class="local col6 ref" href="#166MCI" title='MCI' data-ref="166MCI" data-ref-filename="166MCI">MCI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUSH64rmr" title='llvm::X86::PUSH64rmr' data-ref="llvm::X86::PUSH64rmr" data-ref-filename="llvm..X86..PUSH64rmr">PUSH64rmr</a>);</td></tr>
<tr><th id="1364">1364</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1365">1365</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="172NopSize" title='NopSize' data-type='unsigned int' data-ref="172NopSize" data-ref-filename="172NopSize">NopSize</dfn> = <a class="tu ref fn" href="#_ZL7emitNopRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" title='emitNop' data-use='c' data-ref="_ZL7emitNopRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" data-ref-filename="_ZL7emitNopRN4llvm10MCStreamerEjPKNS_12X86SubtargetE">emitNop</a>(<span class='refarg'><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a></span>, <a class="local col4 ref" href="#164MinSize" title='MinSize' data-ref="164MinSize" data-ref-filename="164MinSize">MinSize</a>, <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget" data-ref-filename="llvm..X86AsmPrinter..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1366">1366</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NopSize == MinSize &amp;&amp; <q>"Could not implement MinSize!"</q>);</td></tr>
<tr><th id="1367">1367</th><td>      (<em>void</em>)<a class="local col2 ref" href="#172NopSize" title='NopSize' data-ref="172NopSize" data-ref-filename="172NopSize">NopSize</a>;</td></tr>
<tr><th id="1368">1368</th><td>    }</td></tr>
<tr><th id="1369">1369</th><td>  }</td></tr>
<tr><th id="1370">1370</th><td></td></tr>
<tr><th id="1371">1371</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" title='llvm::MCStreamer::emitInstruction' data-ref="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE">emitInstruction</a>(<a class="local col6 ref" href="#166MCI" title='MCI' data-ref="166MCI" data-ref-filename="166MCI">MCI</a>, <a class="member fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" data-ref-filename="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1372">1372</th><td>}</td></tr>
<tr><th id="1373">1373</th><td></td></tr>
<tr><th id="1374">1374</th><td><i>// Lower a stackmap of the form:</i></td></tr>
<tr><th id="1375">1375</th><td><i>// &lt;id&gt;, &lt;shadowBytes&gt;, ...</i></td></tr>
<tr><th id="1376">1376</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter" data-ref-filename="llvm..X86AsmPrinter">X86AsmPrinter</a>::<dfn class="decl def fn" id="_ZN4llvm13X86AsmPrinter13LowerSTACKMAPERKNS_12MachineInstrE" title='llvm::X86AsmPrinter::LowerSTACKMAP' data-ref="_ZN4llvm13X86AsmPrinter13LowerSTACKMAPERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm13X86AsmPrinter13LowerSTACKMAPERKNS_12MachineInstrE">LowerSTACKMAP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="173MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="173MI" data-ref-filename="173MI">MI</dfn>) {</td></tr>
<tr><th id="1377">1377</th><td>  <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::SMShadowTracker" title='llvm::X86AsmPrinter::SMShadowTracker' data-ref="llvm::X86AsmPrinter::SMShadowTracker" data-ref-filename="llvm..X86AsmPrinter..SMShadowTracker">SMShadowTracker</a>.<a class="ref fn" href="#_ZN4llvm13X86AsmPrinter21StackMapShadowTracker17emitShadowPaddingERNS_10MCStreamerERKNS_15MCSubtargetInfoE" title='llvm::X86AsmPrinter::StackMapShadowTracker::emitShadowPadding' data-ref="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker17emitShadowPaddingERNS_10MCStreamerERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker17emitShadowPaddingERNS_10MCStreamerERKNS_15MCSubtargetInfoE">emitShadowPadding</a>(<span class='refarg'><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a></span>, <a class="member fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" data-ref-filename="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1378">1378</th><td></td></tr>
<tr><th id="1379">1379</th><td>  <em>auto</em> &amp;<dfn class="local col4 decl" id="174Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="174Ctx" data-ref-filename="174Ctx">Ctx</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZNK4llvm10MCStreamer10getContextEv" title='llvm::MCStreamer::getContext' data-ref="_ZNK4llvm10MCStreamer10getContextEv" data-ref-filename="_ZNK4llvm10MCStreamer10getContextEv">getContext</a>();</td></tr>
<tr><th id="1380">1380</th><td>  <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol" data-ref-filename="llvm..MCSymbol">MCSymbol</a> *<dfn class="local col5 decl" id="175MILabel" title='MILabel' data-type='llvm::MCSymbol *' data-ref="175MILabel" data-ref-filename="175MILabel">MILabel</dfn> = <a class="local col4 ref" href="#174Ctx" title='Ctx' data-ref="174Ctx" data-ref-filename="174Ctx">Ctx</a>.<a class="ref fn" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolEv" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolEv" data-ref-filename="_ZN4llvm9MCContext16createTempSymbolEv">createTempSymbol</a>();</td></tr>
<tr><th id="1381">1381</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::emitLabel' data-ref="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" data-ref-filename="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE">emitLabel</a>(<a class="local col5 ref" href="#175MILabel" title='MILabel' data-ref="175MILabel" data-ref-filename="175MILabel">MILabel</a>);</td></tr>
<tr><th id="1382">1382</th><td></td></tr>
<tr><th id="1383">1383</th><td>  <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::SM" title='llvm::X86AsmPrinter::SM' data-ref="llvm::X86AsmPrinter::SM" data-ref-filename="llvm..X86AsmPrinter..SM">SM</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm9StackMaps14recordStackMapERKNS_8MCSymbolERKNS_12MachineInstrE" title='llvm::StackMaps::recordStackMap' data-ref="_ZN4llvm9StackMaps14recordStackMapERKNS_8MCSymbolERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm9StackMaps14recordStackMapERKNS_8MCSymbolERKNS_12MachineInstrE">recordStackMap</a>(*<a class="local col5 ref" href="#175MILabel" title='MILabel' data-ref="175MILabel" data-ref-filename="175MILabel">MILabel</a>, <a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI" data-ref-filename="173MI">MI</a>);</td></tr>
<tr><th id="1384">1384</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="176NumShadowBytes" title='NumShadowBytes' data-type='unsigned int' data-ref="176NumShadowBytes" data-ref-filename="176NumShadowBytes">NumShadowBytes</dfn> = <a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI" data-ref-filename="173MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1385">1385</th><td>  <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::SMShadowTracker" title='llvm::X86AsmPrinter::SMShadowTracker' data-ref="llvm::X86AsmPrinter::SMShadowTracker" data-ref-filename="llvm..X86AsmPrinter..SMShadowTracker">SMShadowTracker</a>.<a class="ref fn" href="X86AsmPrinter.h.html#_ZN4llvm13X86AsmPrinter21StackMapShadowTracker5resetEj" title='llvm::X86AsmPrinter::StackMapShadowTracker::reset' data-ref="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker5resetEj" data-ref-filename="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker5resetEj">reset</a>(<a class="local col6 ref" href="#176NumShadowBytes" title='NumShadowBytes' data-ref="176NumShadowBytes" data-ref-filename="176NumShadowBytes">NumShadowBytes</a>);</td></tr>
<tr><th id="1386">1386</th><td>}</td></tr>
<tr><th id="1387">1387</th><td></td></tr>
<tr><th id="1388">1388</th><td><i  data-doc="_ZN4llvm13X86AsmPrinter15LowerPATCHPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">// Lower a patchpoint of the form:</i></td></tr>
<tr><th id="1389">1389</th><td><i  data-doc="_ZN4llvm13X86AsmPrinter15LowerPATCHPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">// [&lt;def&gt;], &lt;id&gt;, &lt;numBytes&gt;, &lt;target&gt;, &lt;numArgs&gt;, &lt;cc&gt;, ...</i></td></tr>
<tr><th id="1390">1390</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter" data-ref-filename="llvm..X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def fn" id="_ZN4llvm13X86AsmPrinter15LowerPATCHPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHPOINT' data-type='void llvm::X86AsmPrinter::LowerPATCHPOINT(const llvm::MachineInstr &amp; MI, (anonymous namespace)::X86MCInstLower &amp; MCIL)' data-ref="_ZN4llvm13X86AsmPrinter15LowerPATCHPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" data-ref-filename="_ZN4llvm13X86AsmPrinter15LowerPATCHPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHPOINT</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="177MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="177MI" data-ref-filename="177MI">MI</dfn>,</td></tr>
<tr><th id="1391">1391</th><td>                                    <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower" data-ref-filename="(anonymousnamespace)..X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col8 decl" id="178MCIL" title='MCIL' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="178MCIL" data-ref-filename="178MCIL">MCIL</dfn>) {</td></tr>
<tr><th id="1392">1392</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget-&gt;is64Bit() &amp;&amp; <q>"Patchpoint currently only supports X86-64"</q>);</td></tr>
<tr><th id="1393">1393</th><td></td></tr>
<tr><th id="1394">1394</th><td>  <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::SMShadowTracker" title='llvm::X86AsmPrinter::SMShadowTracker' data-ref="llvm::X86AsmPrinter::SMShadowTracker" data-ref-filename="llvm..X86AsmPrinter..SMShadowTracker">SMShadowTracker</a>.<a class="ref fn" href="#_ZN4llvm13X86AsmPrinter21StackMapShadowTracker17emitShadowPaddingERNS_10MCStreamerERKNS_15MCSubtargetInfoE" title='llvm::X86AsmPrinter::StackMapShadowTracker::emitShadowPadding' data-ref="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker17emitShadowPaddingERNS_10MCStreamerERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker17emitShadowPaddingERNS_10MCStreamerERKNS_15MCSubtargetInfoE">emitShadowPadding</a>(<span class='refarg'><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a></span>, <a class="member fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" data-ref-filename="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1395">1395</th><td></td></tr>
<tr><th id="1396">1396</th><td>  <a class="type" href="#NoAutoPaddingScope" title='NoAutoPaddingScope' data-ref="NoAutoPaddingScope" data-ref-filename="NoAutoPaddingScope">NoAutoPaddingScope</a> <dfn class="local col9 decl" id="179NoPadScope" title='NoPadScope' data-type='NoAutoPaddingScope' data-ref="179NoPadScope" data-ref-filename="179NoPadScope">NoPadScope</dfn><a class="tu ref fn" href="#_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" title='NoAutoPaddingScope::NoAutoPaddingScope' data-use='c' data-ref="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" data-ref-filename="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE">(</a><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a>);</td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td>  <em>auto</em> &amp;<dfn class="local col0 decl" id="180Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="180Ctx" data-ref-filename="180Ctx">Ctx</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZNK4llvm10MCStreamer10getContextEv" title='llvm::MCStreamer::getContext' data-ref="_ZNK4llvm10MCStreamer10getContextEv" data-ref-filename="_ZNK4llvm10MCStreamer10getContextEv">getContext</a>();</td></tr>
<tr><th id="1399">1399</th><td>  <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol" data-ref-filename="llvm..MCSymbol">MCSymbol</a> *<dfn class="local col1 decl" id="181MILabel" title='MILabel' data-type='llvm::MCSymbol *' data-ref="181MILabel" data-ref-filename="181MILabel">MILabel</dfn> = <a class="local col0 ref" href="#180Ctx" title='Ctx' data-ref="180Ctx" data-ref-filename="180Ctx">Ctx</a>.<a class="ref fn" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolEv" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolEv" data-ref-filename="_ZN4llvm9MCContext16createTempSymbolEv">createTempSymbol</a>();</td></tr>
<tr><th id="1400">1400</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::emitLabel' data-ref="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" data-ref-filename="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE">emitLabel</a>(<a class="local col1 ref" href="#181MILabel" title='MILabel' data-ref="181MILabel" data-ref-filename="181MILabel">MILabel</a>);</td></tr>
<tr><th id="1401">1401</th><td>  <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::SM" title='llvm::X86AsmPrinter::SM' data-ref="llvm::X86AsmPrinter::SM" data-ref-filename="llvm..X86AsmPrinter..SM">SM</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm9StackMaps16recordPatchPointERKNS_8MCSymbolERKNS_12MachineInstrE" title='llvm::StackMaps::recordPatchPoint' data-ref="_ZN4llvm9StackMaps16recordPatchPointERKNS_8MCSymbolERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm9StackMaps16recordPatchPointERKNS_8MCSymbolERKNS_12MachineInstrE">recordPatchPoint</a>(*<a class="local col1 ref" href="#181MILabel" title='MILabel' data-ref="181MILabel" data-ref-filename="181MILabel">MILabel</a>, <a class="local col7 ref" href="#177MI" title='MI' data-ref="177MI" data-ref-filename="177MI">MI</a>);</td></tr>
<tr><th id="1402">1402</th><td></td></tr>
<tr><th id="1403">1403</th><td>  <a class="type" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::PatchPointOpers" title='llvm::PatchPointOpers' data-ref="llvm::PatchPointOpers" data-ref-filename="llvm..PatchPointOpers">PatchPointOpers</a> <dfn class="local col2 decl" id="182opers" title='opers' data-type='llvm::PatchPointOpers' data-ref="182opers" data-ref-filename="182opers">opers</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm15PatchPointOpersC1EPKNS_12MachineInstrE" title='llvm::PatchPointOpers::PatchPointOpers' data-ref="_ZN4llvm15PatchPointOpersC1EPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm15PatchPointOpersC1EPKNS_12MachineInstrE">(</a>&amp;<a class="local col7 ref" href="#177MI" title='MI' data-ref="177MI" data-ref-filename="177MI">MI</a>);</td></tr>
<tr><th id="1404">1404</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="183ScratchIdx" title='ScratchIdx' data-type='unsigned int' data-ref="183ScratchIdx" data-ref-filename="183ScratchIdx">ScratchIdx</dfn> = <a class="local col2 ref" href="#182opers" title='opers' data-ref="182opers" data-ref-filename="182opers">opers</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm15PatchPointOpers17getNextScratchIdxEj" title='llvm::PatchPointOpers::getNextScratchIdx' data-ref="_ZNK4llvm15PatchPointOpers17getNextScratchIdxEj" data-ref-filename="_ZNK4llvm15PatchPointOpers17getNextScratchIdxEj">getNextScratchIdx</a>();</td></tr>
<tr><th id="1405">1405</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="184EncodedBytes" title='EncodedBytes' data-type='unsigned int' data-ref="184EncodedBytes" data-ref-filename="184EncodedBytes">EncodedBytes</dfn> = <var>0</var>;</td></tr>
<tr><th id="1406">1406</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="185CalleeMO" title='CalleeMO' data-type='const llvm::MachineOperand &amp;' data-ref="185CalleeMO" data-ref-filename="185CalleeMO">CalleeMO</dfn> = <a class="local col2 ref" href="#182opers" title='opers' data-ref="182opers" data-ref-filename="182opers">opers</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm15PatchPointOpers13getCallTargetEv" title='llvm::PatchPointOpers::getCallTarget' data-ref="_ZNK4llvm15PatchPointOpers13getCallTargetEv" data-ref-filename="_ZNK4llvm15PatchPointOpers13getCallTargetEv">getCallTarget</a>();</td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td>  <i>// Check for null target. If target is non-null (i.e. is non-zero or is</i></td></tr>
<tr><th id="1409">1409</th><td><i>  // symbolic) then emit a call.</i></td></tr>
<tr><th id="1410">1410</th><td>  <b>if</b> (!(<a class="local col5 ref" href="#185CalleeMO" title='CalleeMO' data-ref="185CalleeMO" data-ref-filename="185CalleeMO">CalleeMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !<a class="local col5 ref" href="#185CalleeMO" title='CalleeMO' data-ref="185CalleeMO" data-ref-filename="185CalleeMO">CalleeMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())) {</td></tr>
<tr><th id="1411">1411</th><td>    <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev" data-ref-filename="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col6 decl" id="186CalleeMCOp" title='CalleeMCOp' data-type='llvm::MCOperand' data-ref="186CalleeMCOp" data-ref-filename="186CalleeMCOp">CalleeMCOp</dfn>;</td></tr>
<tr><th id="1412">1412</th><td>    <b>switch</b> (<a class="local col5 ref" href="#185CalleeMO" title='CalleeMO' data-ref="185CalleeMO" data-ref-filename="185CalleeMO">CalleeMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv" data-ref-filename="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="1413">1413</th><td>    <b>default</b>:</td></tr>
<tr><th id="1414">1414</th><td>      <i class="doc">/// FIXME: Add a verifier check for bad callee types.</i></td></tr>
<tr><th id="1415">1415</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unrecognized callee operand type."</q>);</td></tr>
<tr><th id="1416">1416</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_Immediate" title='llvm::MachineOperand::MO_Immediate' data-ref="llvm::MachineOperand::MO_Immediate" data-ref-filename="llvm..MachineOperand..MO_Immediate">MO_Immediate</a>:</td></tr>
<tr><th id="1417">1417</th><td>      <b>if</b> (<a class="local col5 ref" href="#185CalleeMO" title='CalleeMO' data-ref="185CalleeMO" data-ref-filename="185CalleeMO">CalleeMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="1418">1418</th><td>        <a class="local col6 ref" href="#186CalleeMCOp" title='CalleeMCOp' data-ref="186CalleeMCOp" data-ref-filename="186CalleeMCOp">CalleeMCOp</a> <a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col5 ref" href="#185CalleeMO" title='CalleeMO' data-ref="185CalleeMO" data-ref-filename="185CalleeMO">CalleeMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1419">1419</th><td>      <b>break</b>;</td></tr>
<tr><th id="1420">1420</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_ExternalSymbol" title='llvm::MachineOperand::MO_ExternalSymbol' data-ref="llvm::MachineOperand::MO_ExternalSymbol" data-ref-filename="llvm..MachineOperand..MO_ExternalSymbol">MO_ExternalSymbol</a>:</td></tr>
<tr><th id="1421">1421</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_GlobalAddress" title='llvm::MachineOperand::MO_GlobalAddress' data-ref="llvm::MachineOperand::MO_GlobalAddress" data-ref-filename="llvm..MachineOperand..MO_GlobalAddress">MO_GlobalAddress</a>:</td></tr>
<tr><th id="1422">1422</th><td>      <a class="local col6 ref" href="#186CalleeMCOp" title='CalleeMCOp' data-ref="186CalleeMCOp" data-ref-filename="186CalleeMCOp">CalleeMCOp</a> <a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="local col8 ref" href="#178MCIL" title='MCIL' data-ref="178MCIL" data-ref-filename="178MCIL">MCIL</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" title='(anonymous namespace)::X86MCInstLower::LowerSymbolOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE">LowerSymbolOperand</a>(<a class="local col5 ref" href="#185CalleeMO" title='CalleeMO' data-ref="185CalleeMO" data-ref-filename="185CalleeMO">CalleeMO</a>,</td></tr>
<tr><th id="1423">1423</th><td>                                           <a class="local col8 ref" href="#178MCIL" title='MCIL' data-ref="178MCIL" data-ref-filename="178MCIL">MCIL</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::GetSymbolFromOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE">GetSymbolFromOperand</a>(<a class="local col5 ref" href="#185CalleeMO" title='CalleeMO' data-ref="185CalleeMO" data-ref-filename="185CalleeMO">CalleeMO</a>));</td></tr>
<tr><th id="1424">1424</th><td>      <b>break</b>;</td></tr>
<tr><th id="1425">1425</th><td>    }</td></tr>
<tr><th id="1426">1426</th><td></td></tr>
<tr><th id="1427">1427</th><td>    <i>// Emit MOV to materialize the target address and the CALL to target.</i></td></tr>
<tr><th id="1428">1428</th><td><i>    // This is encoded with 12-13 bytes, depending on which register is used.</i></td></tr>
<tr><th id="1429">1429</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="187ScratchReg" title='ScratchReg' data-type='llvm::Register' data-ref="187ScratchReg" data-ref-filename="187ScratchReg">ScratchReg</dfn> = <a class="local col7 ref" href="#177MI" title='MI' data-ref="177MI" data-ref-filename="177MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#183ScratchIdx" title='ScratchIdx' data-ref="183ScratchIdx" data-ref-filename="183ScratchIdx">ScratchIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1430">1430</th><td>    <b>if</b> (<span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II19isX86_64ExtendedRegEj" title='llvm::X86II::isX86_64ExtendedReg' data-ref="_ZN4llvm5X86II19isX86_64ExtendedRegEj" data-ref-filename="_ZN4llvm5X86II19isX86_64ExtendedRegEj">isX86_64ExtendedReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#187ScratchReg" title='ScratchReg' data-ref="187ScratchReg" data-ref-filename="187ScratchReg">ScratchReg</a>))</td></tr>
<tr><th id="1431">1431</th><td>      <a class="local col4 ref" href="#184EncodedBytes" title='EncodedBytes' data-ref="184EncodedBytes" data-ref-filename="184EncodedBytes">EncodedBytes</a> = <var>13</var>;</td></tr>
<tr><th id="1432">1432</th><td>    <b>else</b></td></tr>
<tr><th id="1433">1433</th><td>      <a class="local col4 ref" href="#184EncodedBytes" title='EncodedBytes' data-ref="184EncodedBytes" data-ref-filename="184EncodedBytes">EncodedBytes</a> = <var>12</var>;</td></tr>
<tr><th id="1434">1434</th><td></td></tr>
<tr><th id="1435">1435</th><td>    <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(</td></tr>
<tr><th id="1436">1436</th><td>        <a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64ri" title='llvm::X86::MOV64ri' data-ref="llvm::X86::MOV64ri" data-ref-filename="llvm..X86..MOV64ri">MOV64ri</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#187ScratchReg" title='ScratchReg' data-ref="187ScratchReg" data-ref-filename="187ScratchReg">ScratchReg</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder10addOperandERKNS_9MCOperandE" title='llvm::MCInstBuilder::addOperand' data-ref="_ZN4llvm13MCInstBuilder10addOperandERKNS_9MCOperandE" data-ref-filename="_ZN4llvm13MCInstBuilder10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col6 ref" href="#186CalleeMCOp" title='CalleeMCOp' data-ref="186CalleeMCOp" data-ref-filename="186CalleeMCOp">CalleeMCOp</a>)</span>);</td></tr>
<tr><th id="1437">1437</th><td>    <i>// FIXME: Add retpoline support and remove this.</i></td></tr>
<tr><th id="1438">1438</th><td>    <b>if</b> (<a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget" data-ref-filename="llvm..X86AsmPrinter..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget21useIndirectThunkCallsEv" title='llvm::X86Subtarget::useIndirectThunkCalls' data-ref="_ZNK4llvm12X86Subtarget21useIndirectThunkCallsEv" data-ref-filename="_ZNK4llvm12X86Subtarget21useIndirectThunkCallsEv">useIndirectThunkCalls</a>())</td></tr>
<tr><th id="1439">1439</th><td>      <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(</td></tr>
<tr><th id="1440">1440</th><td>          <q>"Lowering patchpoint with thunks not yet implemented."</q>);</td></tr>
<tr><th id="1441">1441</th><td>    <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CALL64r" title='llvm::X86::CALL64r' data-ref="llvm::X86::CALL64r" data-ref-filename="llvm..X86..CALL64r">CALL64r</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#187ScratchReg" title='ScratchReg' data-ref="187ScratchReg" data-ref-filename="187ScratchReg">ScratchReg</a>)</span>);</td></tr>
<tr><th id="1442">1442</th><td>  }</td></tr>
<tr><th id="1443">1443</th><td></td></tr>
<tr><th id="1444">1444</th><td>  <i>// Emit padding.</i></td></tr>
<tr><th id="1445">1445</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="188NumBytes" title='NumBytes' data-type='unsigned int' data-ref="188NumBytes" data-ref-filename="188NumBytes">NumBytes</dfn> = <a class="local col2 ref" href="#182opers" title='opers' data-ref="182opers" data-ref-filename="182opers">opers</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm15PatchPointOpers16getNumPatchBytesEv" title='llvm::PatchPointOpers::getNumPatchBytes' data-ref="_ZNK4llvm15PatchPointOpers16getNumPatchBytesEv" data-ref-filename="_ZNK4llvm15PatchPointOpers16getNumPatchBytesEv">getNumPatchBytes</a>();</td></tr>
<tr><th id="1446">1446</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NumBytes &gt;= EncodedBytes &amp;&amp;</td></tr>
<tr><th id="1447">1447</th><td>         <q>"Patchpoint can't request size less than the length of a call."</q>);</td></tr>
<tr><th id="1448">1448</th><td></td></tr>
<tr><th id="1449">1449</th><td>  <a class="tu ref fn" href="#_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" title='emitX86Nops' data-use='c' data-ref="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" data-ref-filename="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE">emitX86Nops</a>(<span class='refarg'><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a></span>, <a class="local col8 ref" href="#188NumBytes" title='NumBytes' data-ref="188NumBytes" data-ref-filename="188NumBytes">NumBytes</a> - <a class="local col4 ref" href="#184EncodedBytes" title='EncodedBytes' data-ref="184EncodedBytes" data-ref-filename="184EncodedBytes">EncodedBytes</a>, <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget" data-ref-filename="llvm..X86AsmPrinter..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1450">1450</th><td>}</td></tr>
<tr><th id="1451">1451</th><td></td></tr>
<tr><th id="1452">1452</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter" data-ref-filename="llvm..X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def fn" id="_ZN4llvm13X86AsmPrinter25LowerPATCHABLE_EVENT_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_EVENT_CALL' data-type='void llvm::X86AsmPrinter::LowerPATCHABLE_EVENT_CALL(const llvm::MachineInstr &amp; MI, (anonymous namespace)::X86MCInstLower &amp; MCIL)' data-ref="_ZN4llvm13X86AsmPrinter25LowerPATCHABLE_EVENT_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" data-ref-filename="_ZN4llvm13X86AsmPrinter25LowerPATCHABLE_EVENT_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_EVENT_CALL</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="189MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="189MI" data-ref-filename="189MI">MI</dfn>,</td></tr>
<tr><th id="1453">1453</th><td>                                              <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower" data-ref-filename="(anonymousnamespace)..X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col0 decl" id="190MCIL" title='MCIL' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="190MCIL" data-ref-filename="190MCIL">MCIL</dfn>) {</td></tr>
<tr><th id="1454">1454</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget-&gt;is64Bit() &amp;&amp; <q>"XRay custom events only supports X86-64"</q>);</td></tr>
<tr><th id="1455">1455</th><td></td></tr>
<tr><th id="1456">1456</th><td>  <a class="type" href="#NoAutoPaddingScope" title='NoAutoPaddingScope' data-ref="NoAutoPaddingScope" data-ref-filename="NoAutoPaddingScope">NoAutoPaddingScope</a> <dfn class="local col1 decl" id="191NoPadScope" title='NoPadScope' data-type='NoAutoPaddingScope' data-ref="191NoPadScope" data-ref-filename="191NoPadScope">NoPadScope</dfn><a class="tu ref fn" href="#_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" title='NoAutoPaddingScope::NoAutoPaddingScope' data-use='c' data-ref="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" data-ref-filename="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE">(</a><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a>);</td></tr>
<tr><th id="1457">1457</th><td></td></tr>
<tr><th id="1458">1458</th><td>  <i>// We want to emit the following pattern, which follows the x86 calling</i></td></tr>
<tr><th id="1459">1459</th><td><i>  // convention to prepare for the trampoline call to be patched in.</i></td></tr>
<tr><th id="1460">1460</th><td><i>  //</i></td></tr>
<tr><th id="1461">1461</th><td><i>  //   .p2align 1, ...</i></td></tr>
<tr><th id="1462">1462</th><td><i>  // .Lxray_event_sled_N:</i></td></tr>
<tr><th id="1463">1463</th><td><i>  //   jmp +N                        // jump across the instrumentation sled</i></td></tr>
<tr><th id="1464">1464</th><td><i>  //   ...                           // set up arguments in register</i></td></tr>
<tr><th id="1465">1465</th><td><i>  //   callq __xray_CustomEvent@plt  // force dependency to symbol</i></td></tr>
<tr><th id="1466">1466</th><td><i>  //   ...</i></td></tr>
<tr><th id="1467">1467</th><td><i>  //   &lt;jump here&gt;</i></td></tr>
<tr><th id="1468">1468</th><td><i>  //</i></td></tr>
<tr><th id="1469">1469</th><td><i>  // After patching, it would look something like:</i></td></tr>
<tr><th id="1470">1470</th><td><i>  //</i></td></tr>
<tr><th id="1471">1471</th><td><i>  //   nopw (2-byte nop)</i></td></tr>
<tr><th id="1472">1472</th><td><i>  //   ...</i></td></tr>
<tr><th id="1473">1473</th><td><i>  //   callq __xrayCustomEvent  // already lowered</i></td></tr>
<tr><th id="1474">1474</th><td><i>  //   ...</i></td></tr>
<tr><th id="1475">1475</th><td><i>  //</i></td></tr>
<tr><th id="1476">1476</th><td><i>  // ---</i></td></tr>
<tr><th id="1477">1477</th><td><i>  // First we emit the label and the jump.</i></td></tr>
<tr><th id="1478">1478</th><td>  <em>auto</em> <dfn class="local col2 decl" id="192CurSled" title='CurSled' data-type='llvm::MCSymbol *' data-ref="192CurSled" data-ref-filename="192CurSled">CurSled</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext" data-ref-filename="llvm..AsmPrinter..OutContext">OutContext</a>.<a class="ref fn" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEb" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEb" data-ref-filename="_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEb">createTempSymbol</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"xray_event_sled_"</q>, <b>true</b>);</td></tr>
<tr><th id="1479">1479</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"# XRay Custom Event Log"</q>);</td></tr>
<tr><th id="1480">1480</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer17emitCodeAlignmentEjj" title='llvm::MCStreamer::emitCodeAlignment' data-ref="_ZN4llvm10MCStreamer17emitCodeAlignmentEjj" data-ref-filename="_ZN4llvm10MCStreamer17emitCodeAlignmentEjj">emitCodeAlignment</a>(<var>2</var>);</td></tr>
<tr><th id="1481">1481</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::emitLabel' data-ref="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" data-ref-filename="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE">emitLabel</a>(<a class="local col2 ref" href="#192CurSled" title='CurSled' data-ref="192CurSled" data-ref-filename="192CurSled">CurSled</a>);</td></tr>
<tr><th id="1482">1482</th><td></td></tr>
<tr><th id="1483">1483</th><td>  <i>// Use a two-byte `jmp`. This version of JMP takes an 8-bit relative offset as</i></td></tr>
<tr><th id="1484">1484</th><td><i>  // an operand (computed as an offset from the jmp instruction).</i></td></tr>
<tr><th id="1485">1485</th><td><i>  // FIXME: Find another less hacky way do force the relative jump.</i></td></tr>
<tr><th id="1486">1486</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer14emitBinaryDataENS_9StringRefE" title='llvm::MCStreamer::emitBinaryData' data-ref="_ZN4llvm10MCStreamer14emitBinaryDataENS_9StringRefE" data-ref-filename="_ZN4llvm10MCStreamer14emitBinaryDataENS_9StringRefE">emitBinaryData</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"\xeb\x0f"</q>);</td></tr>
<tr><th id="1487">1487</th><td></td></tr>
<tr><th id="1488">1488</th><td>  <i>// The default C calling convention will place two arguments into %rcx and</i></td></tr>
<tr><th id="1489">1489</th><td><i>  // %rdx -- so we only work with those.</i></td></tr>
<tr><th id="1490">1490</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="193DestRegs" title='DestRegs' data-type='const llvm::Register [2]' data-ref="193DestRegs" data-ref-filename="193DestRegs">DestRegs</dfn>[] = {<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RDI" title='llvm::X86::RDI' data-ref="llvm::X86::RDI" data-ref-filename="llvm..X86..RDI">RDI</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RSI" title='llvm::X86::RSI' data-ref="llvm::X86::RSI" data-ref-filename="llvm..X86..RSI">RSI</a>};</td></tr>
<tr><th id="1491">1491</th><td>  <em>bool</em> <dfn class="local col4 decl" id="194UsedMask" title='UsedMask' data-type='bool [2]' data-ref="194UsedMask" data-ref-filename="194UsedMask">UsedMask</dfn>[] = {<b>false</b>, <b>false</b>};</td></tr>
<tr><th id="1492">1492</th><td>  <i>// Filled out in loop.</i></td></tr>
<tr><th id="1493">1493</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="195SrcRegs" title='SrcRegs' data-type='llvm::Register [2]' data-ref="195SrcRegs" data-ref-filename="195SrcRegs">SrcRegs</dfn>[] = {<var>0</var>, <var>0</var>};</td></tr>
<tr><th id="1494">1494</th><td></td></tr>
<tr><th id="1495">1495</th><td>  <i>// Then we put the operands in the %rdi and %rsi registers. We spill the</i></td></tr>
<tr><th id="1496">1496</th><td><i>  // values in the register before we clobber them, and mark them as used in</i></td></tr>
<tr><th id="1497">1497</th><td><i>  // UsedMask. In case the arguments are already in the correct register, we use</i></td></tr>
<tr><th id="1498">1498</th><td><i>  // emit nops appropriately sized to keep the sled the same size in every</i></td></tr>
<tr><th id="1499">1499</th><td><i>  // situation.</i></td></tr>
<tr><th id="1500">1500</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="196I" title='I' data-type='unsigned int' data-ref="196I" data-ref-filename="196I">I</dfn> = <var>0</var>; <a class="local col6 ref" href="#196I" title='I' data-ref="196I" data-ref-filename="196I">I</a> &lt; <a class="local col9 ref" href="#189MI" title='MI' data-ref="189MI" data-ref-filename="189MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col6 ref" href="#196I" title='I' data-ref="196I" data-ref-filename="196I">I</a>)</td></tr>
<tr><th id="1501">1501</th><td>    <b>if</b> (<em>auto</em> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col7 decl" id="197Op" title='Op' data-type='llvm::Optional&lt;llvm::MCOperand&gt;' data-ref="197Op" data-ref-filename="197Op"><a class="local col7 ref" href="#197Op" title='Op' data-ref="197Op" data-ref-filename="197Op">Op</a></dfn> = <a class="local col0 ref" href="#190MCIL" title='MCIL' data-ref="190MCIL" data-ref-filename="190MCIL">MCIL</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::LowerMachineOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE">LowerMachineOperand</a>(&amp;<a class="local col9 ref" href="#189MI" title='MI' data-ref="189MI" data-ref-filename="189MI">MI</a>, <a class="local col9 ref" href="#189MI" title='MI' data-ref="189MI" data-ref-filename="189MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#196I" title='I' data-ref="196I" data-ref-filename="196I">I</a>))) {</td></tr>
<tr><th id="1502">1502</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Op-&gt;isReg() &amp;&amp; <q>"Only support arguments in registers"</q>);</td></tr>
<tr><th id="1503">1503</th><td>      <a class="local col5 ref" href="#195SrcRegs" title='SrcRegs' data-ref="195SrcRegs" data-ref-filename="195SrcRegs">SrcRegs</a>[<a class="local col6 ref" href="#196I" title='I' data-ref="196I" data-ref-filename="196I">I</a>] <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="ref fn" href="MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" title='llvm::getX86SubSuperRegister' data-ref="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" data-ref-filename="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb">getX86SubSuperRegister</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col7 ref" href="#197Op" title='Op' data-ref="197Op" data-ref-filename="197Op">Op</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>(), <var>64</var>);</td></tr>
<tr><th id="1504">1504</th><td>      <b>if</b> (<a class="local col5 ref" href="#195SrcRegs" title='SrcRegs' data-ref="195SrcRegs" data-ref-filename="195SrcRegs">SrcRegs</a>[<a class="local col6 ref" href="#196I" title='I' data-ref="196I" data-ref-filename="196I">I</a>] <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col3 ref" href="#193DestRegs" title='DestRegs' data-ref="193DestRegs" data-ref-filename="193DestRegs">DestRegs</a>[<a class="local col6 ref" href="#196I" title='I' data-ref="196I" data-ref-filename="196I">I</a>]) {</td></tr>
<tr><th id="1505">1505</th><td>        <a class="local col4 ref" href="#194UsedMask" title='UsedMask' data-ref="194UsedMask" data-ref-filename="194UsedMask">UsedMask</a>[<a class="local col6 ref" href="#196I" title='I' data-ref="196I" data-ref-filename="196I">I</a>] = <b>true</b>;</td></tr>
<tr><th id="1506">1506</th><td>        <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(</td></tr>
<tr><th id="1507">1507</th><td>            <a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUSH64r" title='llvm::X86::PUSH64r' data-ref="llvm::X86::PUSH64r" data-ref-filename="llvm..X86..PUSH64r">PUSH64r</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#193DestRegs" title='DestRegs' data-ref="193DestRegs" data-ref-filename="193DestRegs">DestRegs</a>[<a class="local col6 ref" href="#196I" title='I' data-ref="196I" data-ref-filename="196I">I</a>])</span>);</td></tr>
<tr><th id="1508">1508</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1509">1509</th><td>        <a class="tu ref fn" href="#_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" title='emitX86Nops' data-use='c' data-ref="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" data-ref-filename="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE">emitX86Nops</a>(<span class='refarg'><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a></span>, <var>4</var>, <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget" data-ref-filename="llvm..X86AsmPrinter..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1510">1510</th><td>      }</td></tr>
<tr><th id="1511">1511</th><td>    }</td></tr>
<tr><th id="1512">1512</th><td></td></tr>
<tr><th id="1513">1513</th><td>  <i>// Now that the register values are stashed, mov arguments into place.</i></td></tr>
<tr><th id="1514">1514</th><td><i>  // FIXME: This doesn't work if one of the later SrcRegs is equal to an</i></td></tr>
<tr><th id="1515">1515</th><td><i>  // earlier DestReg. We will have already overwritten over the register before</i></td></tr>
<tr><th id="1516">1516</th><td><i>  // we can copy from it.</i></td></tr>
<tr><th id="1517">1517</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="198I" title='I' data-type='unsigned int' data-ref="198I" data-ref-filename="198I">I</dfn> = <var>0</var>; <a class="local col8 ref" href="#198I" title='I' data-ref="198I" data-ref-filename="198I">I</a> &lt; <a class="local col9 ref" href="#189MI" title='MI' data-ref="189MI" data-ref-filename="189MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col8 ref" href="#198I" title='I' data-ref="198I" data-ref-filename="198I">I</a>)</td></tr>
<tr><th id="1518">1518</th><td>    <b>if</b> (<a class="local col5 ref" href="#195SrcRegs" title='SrcRegs' data-ref="195SrcRegs" data-ref-filename="195SrcRegs">SrcRegs</a>[<a class="local col8 ref" href="#198I" title='I' data-ref="198I" data-ref-filename="198I">I</a>] <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col3 ref" href="#193DestRegs" title='DestRegs' data-ref="193DestRegs" data-ref-filename="193DestRegs">DestRegs</a>[<a class="local col8 ref" href="#198I" title='I' data-ref="198I" data-ref-filename="198I">I</a>])</td></tr>
<tr><th id="1519">1519</th><td>      <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(</td></tr>
<tr><th id="1520">1520</th><td>          <a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64rr" title='llvm::X86::MOV64rr' data-ref="llvm::X86::MOV64rr" data-ref-filename="llvm..X86..MOV64rr">MOV64rr</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#193DestRegs" title='DestRegs' data-ref="193DestRegs" data-ref-filename="193DestRegs">DestRegs</a>[<a class="local col8 ref" href="#198I" title='I' data-ref="198I" data-ref-filename="198I">I</a>]).<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#195SrcRegs" title='SrcRegs' data-ref="195SrcRegs" data-ref-filename="195SrcRegs">SrcRegs</a>[<a class="local col8 ref" href="#198I" title='I' data-ref="198I" data-ref-filename="198I">I</a>])</span>);</td></tr>
<tr><th id="1521">1521</th><td></td></tr>
<tr><th id="1522">1522</th><td>  <i>// We emit a hard dependency on the __xray_CustomEvent symbol, which is the</i></td></tr>
<tr><th id="1523">1523</th><td><i>  // name of the trampoline to be implemented by the XRay runtime.</i></td></tr>
<tr><th id="1524">1524</th><td>  <em>auto</em> <dfn class="local col9 decl" id="199TSym" title='TSym' data-type='llvm::MCSymbol *' data-ref="199TSym" data-ref-filename="199TSym">TSym</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext" data-ref-filename="llvm..AsmPrinter..OutContext">OutContext</a>.<a class="ref fn" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" title='llvm::MCContext::getOrCreateSymbol' data-ref="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" data-ref-filename="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE">getOrCreateSymbol</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"__xray_CustomEvent"</q>);</td></tr>
<tr><th id="1525">1525</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="200TOp" title='TOp' data-type='llvm::MachineOperand' data-ref="200TOp" data-ref-filename="200TOp">TOp</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14CreateMCSymbolEPNS_8MCSymbolEj" title='llvm::MachineOperand::CreateMCSymbol' data-ref="_ZN4llvm14MachineOperand14CreateMCSymbolEPNS_8MCSymbolEj" data-ref-filename="_ZN4llvm14MachineOperand14CreateMCSymbolEPNS_8MCSymbolEj">CreateMCSymbol</a>(<a class="local col9 ref" href="#199TSym" title='TSym' data-ref="199TSym" data-ref-filename="199TSym">TSym</a>);</td></tr>
<tr><th id="1526">1526</th><td>  <b>if</b> (<a class="member fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter21isPositionIndependentEv" title='llvm::AsmPrinter::isPositionIndependent' data-ref="_ZNK4llvm10AsmPrinter21isPositionIndependentEv" data-ref-filename="_ZNK4llvm10AsmPrinter21isPositionIndependentEv">isPositionIndependent</a>())</td></tr>
<tr><th id="1527">1527</th><td>    <a class="local col0 ref" href="#200TOp" title='TOp' data-ref="200TOp" data-ref-filename="200TOp">TOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj" data-ref-filename="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_PLT" title='llvm::X86II::MO_PLT' data-ref="llvm::X86II::MO_PLT" data-ref-filename="llvm..X86II..MO_PLT">MO_PLT</a>);</td></tr>
<tr><th id="1528">1528</th><td></td></tr>
<tr><th id="1529">1529</th><td>  <i>// Emit the call instruction.</i></td></tr>
<tr><th id="1530">1530</th><td>  <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CALL64pcrel32" title='llvm::X86::CALL64pcrel32' data-ref="llvm::X86::CALL64pcrel32" data-ref-filename="llvm..X86..CALL64pcrel32">CALL64pcrel32</a>)</span></td></tr>
<tr><th id="1531">1531</th><td><span class='refarg'>                              .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder10addOperandERKNS_9MCOperandE" title='llvm::MCInstBuilder::addOperand' data-ref="_ZN4llvm13MCInstBuilder10addOperandERKNS_9MCOperandE" data-ref-filename="_ZN4llvm13MCInstBuilder10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col0 ref" href="#190MCIL" title='MCIL' data-ref="190MCIL" data-ref-filename="190MCIL">MCIL</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" title='(anonymous namespace)::X86MCInstLower::LowerSymbolOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE">LowerSymbolOperand</a>(<a class="local col0 ref" href="#200TOp" title='TOp' data-ref="200TOp" data-ref-filename="200TOp">TOp</a>, <a class="local col9 ref" href="#199TSym" title='TSym' data-ref="199TSym" data-ref-filename="199TSym">TSym</a>))</span>);</td></tr>
<tr><th id="1532">1532</th><td></td></tr>
<tr><th id="1533">1533</th><td>  <i>// Restore caller-saved and used registers.</i></td></tr>
<tr><th id="1534">1534</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="201I" title='I' data-type='unsigned int' data-ref="201I" data-ref-filename="201I">I</dfn> = <b>sizeof</b> <a class="local col4 ref" href="#194UsedMask" title='UsedMask' data-ref="194UsedMask" data-ref-filename="194UsedMask">UsedMask</a>; <a class="local col1 ref" href="#201I" title='I' data-ref="201I" data-ref-filename="201I">I</a>-- &gt; <var>0</var>;)</td></tr>
<tr><th id="1535">1535</th><td>    <b>if</b> (<a class="local col4 ref" href="#194UsedMask" title='UsedMask' data-ref="194UsedMask" data-ref-filename="194UsedMask">UsedMask</a>[<a class="local col1 ref" href="#201I" title='I' data-ref="201I" data-ref-filename="201I">I</a>])</td></tr>
<tr><th id="1536">1536</th><td>      <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POP64r" title='llvm::X86::POP64r' data-ref="llvm::X86::POP64r" data-ref-filename="llvm..X86..POP64r">POP64r</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#193DestRegs" title='DestRegs' data-ref="193DestRegs" data-ref-filename="193DestRegs">DestRegs</a>[<a class="local col1 ref" href="#201I" title='I' data-ref="201I" data-ref-filename="201I">I</a>])</span>);</td></tr>
<tr><th id="1537">1537</th><td>    <b>else</b></td></tr>
<tr><th id="1538">1538</th><td>      <a class="tu ref fn" href="#_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" title='emitX86Nops' data-use='c' data-ref="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" data-ref-filename="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE">emitX86Nops</a>(<span class='refarg'><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a></span>, <var>1</var>, <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget" data-ref-filename="llvm..X86AsmPrinter..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1539">1539</th><td></td></tr>
<tr><th id="1540">1540</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"xray custom event end."</q>);</td></tr>
<tr><th id="1541">1541</th><td></td></tr>
<tr><th id="1542">1542</th><td>  <i>// Record the sled version. Version 0 of this sled was spelled differently, so</i></td></tr>
<tr><th id="1543">1543</th><td><i>  // we let the runtime handle the different offsets we're using. Version 2</i></td></tr>
<tr><th id="1544">1544</th><td><i>  // changed the absolute address to a PC-relative address.</i></td></tr>
<tr><th id="1545">1545</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh" title='llvm::AsmPrinter::recordSled' data-ref="_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh" data-ref-filename="_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh">recordSled</a>(<a class="local col2 ref" href="#192CurSled" title='CurSled' data-ref="192CurSled" data-ref-filename="192CurSled">CurSled</a>, <a class="local col9 ref" href="#189MI" title='MI' data-ref="189MI" data-ref-filename="189MI">MI</a>, <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind" title='llvm::AsmPrinter::SledKind' data-ref="llvm::AsmPrinter::SledKind" data-ref-filename="llvm..AsmPrinter..SledKind">SledKind</a>::<a class="enum" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind::CUSTOM_EVENT" title='llvm::AsmPrinter::SledKind::CUSTOM_EVENT' data-ref="llvm::AsmPrinter::SledKind::CUSTOM_EVENT" data-ref-filename="llvm..AsmPrinter..SledKind..CUSTOM_EVENT">CUSTOM_EVENT</a>, <var>2</var>);</td></tr>
<tr><th id="1546">1546</th><td>}</td></tr>
<tr><th id="1547">1547</th><td></td></tr>
<tr><th id="1548">1548</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter" data-ref-filename="llvm..X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def fn" id="_ZN4llvm13X86AsmPrinter31LowerPATCHABLE_TYPED_EVENT_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_TYPED_EVENT_CALL' data-type='void llvm::X86AsmPrinter::LowerPATCHABLE_TYPED_EVENT_CALL(const llvm::MachineInstr &amp; MI, (anonymous namespace)::X86MCInstLower &amp; MCIL)' data-ref="_ZN4llvm13X86AsmPrinter31LowerPATCHABLE_TYPED_EVENT_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" data-ref-filename="_ZN4llvm13X86AsmPrinter31LowerPATCHABLE_TYPED_EVENT_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_TYPED_EVENT_CALL</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="202MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="202MI" data-ref-filename="202MI">MI</dfn>,</td></tr>
<tr><th id="1549">1549</th><td>                                                    <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower" data-ref-filename="(anonymousnamespace)..X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col3 decl" id="203MCIL" title='MCIL' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="203MCIL" data-ref-filename="203MCIL">MCIL</dfn>) {</td></tr>
<tr><th id="1550">1550</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget-&gt;is64Bit() &amp;&amp; <q>"XRay typed events only supports X86-64"</q>);</td></tr>
<tr><th id="1551">1551</th><td></td></tr>
<tr><th id="1552">1552</th><td>  <a class="type" href="#NoAutoPaddingScope" title='NoAutoPaddingScope' data-ref="NoAutoPaddingScope" data-ref-filename="NoAutoPaddingScope">NoAutoPaddingScope</a> <dfn class="local col4 decl" id="204NoPadScope" title='NoPadScope' data-type='NoAutoPaddingScope' data-ref="204NoPadScope" data-ref-filename="204NoPadScope">NoPadScope</dfn><a class="tu ref fn" href="#_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" title='NoAutoPaddingScope::NoAutoPaddingScope' data-use='c' data-ref="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" data-ref-filename="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE">(</a><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a>);</td></tr>
<tr><th id="1553">1553</th><td></td></tr>
<tr><th id="1554">1554</th><td>  <i>// We want to emit the following pattern, which follows the x86 calling</i></td></tr>
<tr><th id="1555">1555</th><td><i>  // convention to prepare for the trampoline call to be patched in.</i></td></tr>
<tr><th id="1556">1556</th><td><i>  //</i></td></tr>
<tr><th id="1557">1557</th><td><i>  //   .p2align 1, ...</i></td></tr>
<tr><th id="1558">1558</th><td><i>  // .Lxray_event_sled_N:</i></td></tr>
<tr><th id="1559">1559</th><td><i>  //   jmp +N                        // jump across the instrumentation sled</i></td></tr>
<tr><th id="1560">1560</th><td><i>  //   ...                           // set up arguments in register</i></td></tr>
<tr><th id="1561">1561</th><td><i>  //   callq __xray_TypedEvent@plt  // force dependency to symbol</i></td></tr>
<tr><th id="1562">1562</th><td><i>  //   ...</i></td></tr>
<tr><th id="1563">1563</th><td><i>  //   &lt;jump here&gt;</i></td></tr>
<tr><th id="1564">1564</th><td><i>  //</i></td></tr>
<tr><th id="1565">1565</th><td><i>  // After patching, it would look something like:</i></td></tr>
<tr><th id="1566">1566</th><td><i>  //</i></td></tr>
<tr><th id="1567">1567</th><td><i>  //   nopw (2-byte nop)</i></td></tr>
<tr><th id="1568">1568</th><td><i>  //   ...</i></td></tr>
<tr><th id="1569">1569</th><td><i>  //   callq __xrayTypedEvent  // already lowered</i></td></tr>
<tr><th id="1570">1570</th><td><i>  //   ...</i></td></tr>
<tr><th id="1571">1571</th><td><i>  //</i></td></tr>
<tr><th id="1572">1572</th><td><i>  // ---</i></td></tr>
<tr><th id="1573">1573</th><td><i>  // First we emit the label and the jump.</i></td></tr>
<tr><th id="1574">1574</th><td>  <em>auto</em> <dfn class="local col5 decl" id="205CurSled" title='CurSled' data-type='llvm::MCSymbol *' data-ref="205CurSled" data-ref-filename="205CurSled">CurSled</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext" data-ref-filename="llvm..AsmPrinter..OutContext">OutContext</a>.<a class="ref fn" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEb" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEb" data-ref-filename="_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEb">createTempSymbol</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"xray_typed_event_sled_"</q>, <b>true</b>);</td></tr>
<tr><th id="1575">1575</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"# XRay Typed Event Log"</q>);</td></tr>
<tr><th id="1576">1576</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer17emitCodeAlignmentEjj" title='llvm::MCStreamer::emitCodeAlignment' data-ref="_ZN4llvm10MCStreamer17emitCodeAlignmentEjj" data-ref-filename="_ZN4llvm10MCStreamer17emitCodeAlignmentEjj">emitCodeAlignment</a>(<var>2</var>);</td></tr>
<tr><th id="1577">1577</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::emitLabel' data-ref="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" data-ref-filename="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE">emitLabel</a>(<a class="local col5 ref" href="#205CurSled" title='CurSled' data-ref="205CurSled" data-ref-filename="205CurSled">CurSled</a>);</td></tr>
<tr><th id="1578">1578</th><td></td></tr>
<tr><th id="1579">1579</th><td>  <i>// Use a two-byte `jmp`. This version of JMP takes an 8-bit relative offset as</i></td></tr>
<tr><th id="1580">1580</th><td><i>  // an operand (computed as an offset from the jmp instruction).</i></td></tr>
<tr><th id="1581">1581</th><td><i>  // FIXME: Find another less hacky way do force the relative jump.</i></td></tr>
<tr><th id="1582">1582</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer14emitBinaryDataENS_9StringRefE" title='llvm::MCStreamer::emitBinaryData' data-ref="_ZN4llvm10MCStreamer14emitBinaryDataENS_9StringRefE" data-ref-filename="_ZN4llvm10MCStreamer14emitBinaryDataENS_9StringRefE">emitBinaryData</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"\xeb\x14"</q>);</td></tr>
<tr><th id="1583">1583</th><td></td></tr>
<tr><th id="1584">1584</th><td>  <i>// An x86-64 convention may place three arguments into %rcx, %rdx, and R8,</i></td></tr>
<tr><th id="1585">1585</th><td><i>  // so we'll work with those. Or we may be called via SystemV, in which case</i></td></tr>
<tr><th id="1586">1586</th><td><i>  // we don't have to do any translation.</i></td></tr>
<tr><th id="1587">1587</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="206DestRegs" title='DestRegs' data-type='const llvm::Register [3]' data-ref="206DestRegs" data-ref-filename="206DestRegs">DestRegs</dfn>[] = {<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RDI" title='llvm::X86::RDI' data-ref="llvm::X86::RDI" data-ref-filename="llvm..X86..RDI">RDI</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RSI" title='llvm::X86::RSI' data-ref="llvm::X86::RSI" data-ref-filename="llvm..X86..RSI">RSI</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RDX" title='llvm::X86::RDX' data-ref="llvm::X86::RDX" data-ref-filename="llvm..X86..RDX">RDX</a>};</td></tr>
<tr><th id="1588">1588</th><td>  <em>bool</em> <dfn class="local col7 decl" id="207UsedMask" title='UsedMask' data-type='bool [3]' data-ref="207UsedMask" data-ref-filename="207UsedMask">UsedMask</dfn>[] = {<b>false</b>, <b>false</b>, <b>false</b>};</td></tr>
<tr><th id="1589">1589</th><td></td></tr>
<tr><th id="1590">1590</th><td>  <i>// Will fill out src regs in the loop.</i></td></tr>
<tr><th id="1591">1591</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="208SrcRegs" title='SrcRegs' data-type='llvm::Register [3]' data-ref="208SrcRegs" data-ref-filename="208SrcRegs">SrcRegs</dfn>[] = {<var>0</var>, <var>0</var>, <var>0</var>};</td></tr>
<tr><th id="1592">1592</th><td></td></tr>
<tr><th id="1593">1593</th><td>  <i>// Then we put the operands in the SystemV registers. We spill the values in</i></td></tr>
<tr><th id="1594">1594</th><td><i>  // the registers before we clobber them, and mark them as used in UsedMask.</i></td></tr>
<tr><th id="1595">1595</th><td><i>  // In case the arguments are already in the correct register, we emit nops</i></td></tr>
<tr><th id="1596">1596</th><td><i>  // appropriately sized to keep the sled the same size in every situation.</i></td></tr>
<tr><th id="1597">1597</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="209I" title='I' data-type='unsigned int' data-ref="209I" data-ref-filename="209I">I</dfn> = <var>0</var>; <a class="local col9 ref" href="#209I" title='I' data-ref="209I" data-ref-filename="209I">I</a> &lt; <a class="local col2 ref" href="#202MI" title='MI' data-ref="202MI" data-ref-filename="202MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col9 ref" href="#209I" title='I' data-ref="209I" data-ref-filename="209I">I</a>)</td></tr>
<tr><th id="1598">1598</th><td>    <b>if</b> (<em>auto</em> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col0 decl" id="210Op" title='Op' data-type='llvm::Optional&lt;llvm::MCOperand&gt;' data-ref="210Op" data-ref-filename="210Op"><a class="local col0 ref" href="#210Op" title='Op' data-ref="210Op" data-ref-filename="210Op">Op</a></dfn> = <a class="local col3 ref" href="#203MCIL" title='MCIL' data-ref="203MCIL" data-ref-filename="203MCIL">MCIL</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::LowerMachineOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE">LowerMachineOperand</a>(&amp;<a class="local col2 ref" href="#202MI" title='MI' data-ref="202MI" data-ref-filename="202MI">MI</a>, <a class="local col2 ref" href="#202MI" title='MI' data-ref="202MI" data-ref-filename="202MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#209I" title='I' data-ref="209I" data-ref-filename="209I">I</a>))) {</td></tr>
<tr><th id="1599">1599</th><td>      <i>// TODO: Is register only support adequate?</i></td></tr>
<tr><th id="1600">1600</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Op-&gt;isReg() &amp;&amp; <q>"Only supports arguments in registers"</q>);</td></tr>
<tr><th id="1601">1601</th><td>      <a class="local col8 ref" href="#208SrcRegs" title='SrcRegs' data-ref="208SrcRegs" data-ref-filename="208SrcRegs">SrcRegs</a>[<a class="local col9 ref" href="#209I" title='I' data-ref="209I" data-ref-filename="209I">I</a>] <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="ref fn" href="MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" title='llvm::getX86SubSuperRegister' data-ref="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" data-ref-filename="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb">getX86SubSuperRegister</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210Op" title='Op' data-ref="210Op" data-ref-filename="210Op">Op</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>(), <var>64</var>);</td></tr>
<tr><th id="1602">1602</th><td>      <b>if</b> (<a class="local col8 ref" href="#208SrcRegs" title='SrcRegs' data-ref="208SrcRegs" data-ref-filename="208SrcRegs">SrcRegs</a>[<a class="local col9 ref" href="#209I" title='I' data-ref="209I" data-ref-filename="209I">I</a>] <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col6 ref" href="#206DestRegs" title='DestRegs' data-ref="206DestRegs" data-ref-filename="206DestRegs">DestRegs</a>[<a class="local col9 ref" href="#209I" title='I' data-ref="209I" data-ref-filename="209I">I</a>]) {</td></tr>
<tr><th id="1603">1603</th><td>        <a class="local col7 ref" href="#207UsedMask" title='UsedMask' data-ref="207UsedMask" data-ref-filename="207UsedMask">UsedMask</a>[<a class="local col9 ref" href="#209I" title='I' data-ref="209I" data-ref-filename="209I">I</a>] = <b>true</b>;</td></tr>
<tr><th id="1604">1604</th><td>        <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(</td></tr>
<tr><th id="1605">1605</th><td>            <a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUSH64r" title='llvm::X86::PUSH64r' data-ref="llvm::X86::PUSH64r" data-ref-filename="llvm..X86..PUSH64r">PUSH64r</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#206DestRegs" title='DestRegs' data-ref="206DestRegs" data-ref-filename="206DestRegs">DestRegs</a>[<a class="local col9 ref" href="#209I" title='I' data-ref="209I" data-ref-filename="209I">I</a>])</span>);</td></tr>
<tr><th id="1606">1606</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1607">1607</th><td>        <a class="tu ref fn" href="#_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" title='emitX86Nops' data-use='c' data-ref="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" data-ref-filename="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE">emitX86Nops</a>(<span class='refarg'><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a></span>, <var>4</var>, <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget" data-ref-filename="llvm..X86AsmPrinter..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1608">1608</th><td>      }</td></tr>
<tr><th id="1609">1609</th><td>    }</td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td>  <i>// In the above loop we only stash all of the destination registers or emit</i></td></tr>
<tr><th id="1612">1612</th><td><i>  // nops if the arguments are already in the right place. Doing the actually</i></td></tr>
<tr><th id="1613">1613</th><td><i>  // moving is postponed until after all the registers are stashed so nothing</i></td></tr>
<tr><th id="1614">1614</th><td><i>  // is clobbers. We've already added nops to account for the size of mov and</i></td></tr>
<tr><th id="1615">1615</th><td><i>  // push if the register is in the right place, so we only have to worry about</i></td></tr>
<tr><th id="1616">1616</th><td><i>  // emitting movs.</i></td></tr>
<tr><th id="1617">1617</th><td><i>  // FIXME: This doesn't work if one of the later SrcRegs is equal to an</i></td></tr>
<tr><th id="1618">1618</th><td><i>  // earlier DestReg. We will have already overwritten over the register before</i></td></tr>
<tr><th id="1619">1619</th><td><i>  // we can copy from it.</i></td></tr>
<tr><th id="1620">1620</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="211I" title='I' data-type='unsigned int' data-ref="211I" data-ref-filename="211I">I</dfn> = <var>0</var>; <a class="local col1 ref" href="#211I" title='I' data-ref="211I" data-ref-filename="211I">I</a> &lt; <a class="local col2 ref" href="#202MI" title='MI' data-ref="202MI" data-ref-filename="202MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col1 ref" href="#211I" title='I' data-ref="211I" data-ref-filename="211I">I</a>)</td></tr>
<tr><th id="1621">1621</th><td>    <b>if</b> (<a class="local col7 ref" href="#207UsedMask" title='UsedMask' data-ref="207UsedMask" data-ref-filename="207UsedMask">UsedMask</a>[<a class="local col1 ref" href="#211I" title='I' data-ref="211I" data-ref-filename="211I">I</a>])</td></tr>
<tr><th id="1622">1622</th><td>      <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(</td></tr>
<tr><th id="1623">1623</th><td>          <a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64rr" title='llvm::X86::MOV64rr' data-ref="llvm::X86::MOV64rr" data-ref-filename="llvm..X86..MOV64rr">MOV64rr</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#206DestRegs" title='DestRegs' data-ref="206DestRegs" data-ref-filename="206DestRegs">DestRegs</a>[<a class="local col1 ref" href="#211I" title='I' data-ref="211I" data-ref-filename="211I">I</a>]).<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#208SrcRegs" title='SrcRegs' data-ref="208SrcRegs" data-ref-filename="208SrcRegs">SrcRegs</a>[<a class="local col1 ref" href="#211I" title='I' data-ref="211I" data-ref-filename="211I">I</a>])</span>);</td></tr>
<tr><th id="1624">1624</th><td></td></tr>
<tr><th id="1625">1625</th><td>  <i>// We emit a hard dependency on the __xray_TypedEvent symbol, which is the</i></td></tr>
<tr><th id="1626">1626</th><td><i>  // name of the trampoline to be implemented by the XRay runtime.</i></td></tr>
<tr><th id="1627">1627</th><td>  <em>auto</em> <dfn class="local col2 decl" id="212TSym" title='TSym' data-type='llvm::MCSymbol *' data-ref="212TSym" data-ref-filename="212TSym">TSym</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext" data-ref-filename="llvm..AsmPrinter..OutContext">OutContext</a>.<a class="ref fn" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" title='llvm::MCContext::getOrCreateSymbol' data-ref="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" data-ref-filename="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE">getOrCreateSymbol</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"__xray_TypedEvent"</q>);</td></tr>
<tr><th id="1628">1628</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col3 decl" id="213TOp" title='TOp' data-type='llvm::MachineOperand' data-ref="213TOp" data-ref-filename="213TOp">TOp</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14CreateMCSymbolEPNS_8MCSymbolEj" title='llvm::MachineOperand::CreateMCSymbol' data-ref="_ZN4llvm14MachineOperand14CreateMCSymbolEPNS_8MCSymbolEj" data-ref-filename="_ZN4llvm14MachineOperand14CreateMCSymbolEPNS_8MCSymbolEj">CreateMCSymbol</a>(<a class="local col2 ref" href="#212TSym" title='TSym' data-ref="212TSym" data-ref-filename="212TSym">TSym</a>);</td></tr>
<tr><th id="1629">1629</th><td>  <b>if</b> (<a class="member fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter21isPositionIndependentEv" title='llvm::AsmPrinter::isPositionIndependent' data-ref="_ZNK4llvm10AsmPrinter21isPositionIndependentEv" data-ref-filename="_ZNK4llvm10AsmPrinter21isPositionIndependentEv">isPositionIndependent</a>())</td></tr>
<tr><th id="1630">1630</th><td>    <a class="local col3 ref" href="#213TOp" title='TOp' data-ref="213TOp" data-ref-filename="213TOp">TOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj" data-ref-filename="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_PLT" title='llvm::X86II::MO_PLT' data-ref="llvm::X86II::MO_PLT" data-ref-filename="llvm..X86II..MO_PLT">MO_PLT</a>);</td></tr>
<tr><th id="1631">1631</th><td></td></tr>
<tr><th id="1632">1632</th><td>  <i>// Emit the call instruction.</i></td></tr>
<tr><th id="1633">1633</th><td>  <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CALL64pcrel32" title='llvm::X86::CALL64pcrel32' data-ref="llvm::X86::CALL64pcrel32" data-ref-filename="llvm..X86..CALL64pcrel32">CALL64pcrel32</a>)</span></td></tr>
<tr><th id="1634">1634</th><td><span class='refarg'>                              .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder10addOperandERKNS_9MCOperandE" title='llvm::MCInstBuilder::addOperand' data-ref="_ZN4llvm13MCInstBuilder10addOperandERKNS_9MCOperandE" data-ref-filename="_ZN4llvm13MCInstBuilder10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col3 ref" href="#203MCIL" title='MCIL' data-ref="203MCIL" data-ref-filename="203MCIL">MCIL</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" title='(anonymous namespace)::X86MCInstLower::LowerSymbolOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE">LowerSymbolOperand</a>(<a class="local col3 ref" href="#213TOp" title='TOp' data-ref="213TOp" data-ref-filename="213TOp">TOp</a>, <a class="local col2 ref" href="#212TSym" title='TSym' data-ref="212TSym" data-ref-filename="212TSym">TSym</a>))</span>);</td></tr>
<tr><th id="1635">1635</th><td></td></tr>
<tr><th id="1636">1636</th><td>  <i>// Restore caller-saved and used registers.</i></td></tr>
<tr><th id="1637">1637</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="214I" title='I' data-type='unsigned int' data-ref="214I" data-ref-filename="214I">I</dfn> = <b>sizeof</b> <a class="local col7 ref" href="#207UsedMask" title='UsedMask' data-ref="207UsedMask" data-ref-filename="207UsedMask">UsedMask</a>; <a class="local col4 ref" href="#214I" title='I' data-ref="214I" data-ref-filename="214I">I</a>-- &gt; <var>0</var>;)</td></tr>
<tr><th id="1638">1638</th><td>    <b>if</b> (<a class="local col7 ref" href="#207UsedMask" title='UsedMask' data-ref="207UsedMask" data-ref-filename="207UsedMask">UsedMask</a>[<a class="local col4 ref" href="#214I" title='I' data-ref="214I" data-ref-filename="214I">I</a>])</td></tr>
<tr><th id="1639">1639</th><td>      <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POP64r" title='llvm::X86::POP64r' data-ref="llvm::X86::POP64r" data-ref-filename="llvm..X86..POP64r">POP64r</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#206DestRegs" title='DestRegs' data-ref="206DestRegs" data-ref-filename="206DestRegs">DestRegs</a>[<a class="local col4 ref" href="#214I" title='I' data-ref="214I" data-ref-filename="214I">I</a>])</span>);</td></tr>
<tr><th id="1640">1640</th><td>    <b>else</b></td></tr>
<tr><th id="1641">1641</th><td>      <a class="tu ref fn" href="#_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" title='emitX86Nops' data-use='c' data-ref="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" data-ref-filename="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE">emitX86Nops</a>(<span class='refarg'><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a></span>, <var>1</var>, <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget" data-ref-filename="llvm..X86AsmPrinter..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1642">1642</th><td></td></tr>
<tr><th id="1643">1643</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"xray typed event end."</q>);</td></tr>
<tr><th id="1644">1644</th><td></td></tr>
<tr><th id="1645">1645</th><td>  <i>// Record the sled version.</i></td></tr>
<tr><th id="1646">1646</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh" title='llvm::AsmPrinter::recordSled' data-ref="_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh" data-ref-filename="_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh">recordSled</a>(<a class="local col5 ref" href="#205CurSled" title='CurSled' data-ref="205CurSled" data-ref-filename="205CurSled">CurSled</a>, <a class="local col2 ref" href="#202MI" title='MI' data-ref="202MI" data-ref-filename="202MI">MI</a>, <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind" title='llvm::AsmPrinter::SledKind' data-ref="llvm::AsmPrinter::SledKind" data-ref-filename="llvm..AsmPrinter..SledKind">SledKind</a>::<a class="enum" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind::TYPED_EVENT" title='llvm::AsmPrinter::SledKind::TYPED_EVENT' data-ref="llvm::AsmPrinter::SledKind::TYPED_EVENT" data-ref-filename="llvm..AsmPrinter..SledKind..TYPED_EVENT">TYPED_EVENT</a>, <var>2</var>);</td></tr>
<tr><th id="1647">1647</th><td>}</td></tr>
<tr><th id="1648">1648</th><td></td></tr>
<tr><th id="1649">1649</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter" data-ref-filename="llvm..X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def fn" id="_ZN4llvm13X86AsmPrinter29LowerPATCHABLE_FUNCTION_ENTERERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_FUNCTION_ENTER' data-type='void llvm::X86AsmPrinter::LowerPATCHABLE_FUNCTION_ENTER(const llvm::MachineInstr &amp; MI, (anonymous namespace)::X86MCInstLower &amp; MCIL)' data-ref="_ZN4llvm13X86AsmPrinter29LowerPATCHABLE_FUNCTION_ENTERERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" data-ref-filename="_ZN4llvm13X86AsmPrinter29LowerPATCHABLE_FUNCTION_ENTERERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_FUNCTION_ENTER</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="215MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="215MI" data-ref-filename="215MI">MI</dfn>,</td></tr>
<tr><th id="1650">1650</th><td>                                                  <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower" data-ref-filename="(anonymousnamespace)..X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col6 decl" id="216MCIL" title='MCIL' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="216MCIL" data-ref-filename="216MCIL">MCIL</dfn>) {</td></tr>
<tr><th id="1651">1651</th><td></td></tr>
<tr><th id="1652">1652</th><td>  <a class="type" href="#NoAutoPaddingScope" title='NoAutoPaddingScope' data-ref="NoAutoPaddingScope" data-ref-filename="NoAutoPaddingScope">NoAutoPaddingScope</a> <dfn class="local col7 decl" id="217NoPadScope" title='NoPadScope' data-type='NoAutoPaddingScope' data-ref="217NoPadScope" data-ref-filename="217NoPadScope">NoPadScope</dfn><a class="tu ref fn" href="#_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" title='NoAutoPaddingScope::NoAutoPaddingScope' data-use='c' data-ref="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" data-ref-filename="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE">(</a><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a>);</td></tr>
<tr><th id="1653">1653</th><td></td></tr>
<tr><th id="1654">1654</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col8 decl" id="218F" title='F' data-type='const llvm::Function &amp;' data-ref="218F" data-ref-filename="218F">F</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF" data-ref-filename="llvm..AsmPrinter..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="1655">1655</th><td>  <b>if</b> (<a class="local col8 ref" href="#218F" title='F' data-ref="218F" data-ref-filename="218F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"patchable-function-entry"</q>)) {</td></tr>
<tr><th id="1656">1656</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="219Num" title='Num' data-type='unsigned int' data-ref="219Num" data-ref-filename="219Num">Num</dfn>;</td></tr>
<tr><th id="1657">1657</th><td>    <b>if</b> (<a class="local col8 ref" href="#218F" title='F' data-ref="218F" data-ref-filename="218F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"patchable-function-entry"</q>)</td></tr>
<tr><th id="1658">1658</th><td>            .<a class="ref fn" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv" data-ref-filename="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>()</td></tr>
<tr><th id="1659">1659</th><td>            .<a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef12getAsIntegerEjRT_" title='llvm::StringRef::getAsInteger' data-ref="_ZNK4llvm9StringRef12getAsIntegerEjRT_" data-ref-filename="_ZNK4llvm9StringRef12getAsIntegerEjRT_">getAsInteger</a>(<var>10</var>, <span class='refarg'><a class="local col9 ref" href="#219Num" title='Num' data-ref="219Num" data-ref-filename="219Num">Num</a></span>))</td></tr>
<tr><th id="1660">1660</th><td>      <b>return</b>;</td></tr>
<tr><th id="1661">1661</th><td>    <a class="tu ref fn" href="#_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" title='emitX86Nops' data-use='c' data-ref="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" data-ref-filename="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE">emitX86Nops</a>(<span class='refarg'><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a></span>, <a class="local col9 ref" href="#219Num" title='Num' data-ref="219Num" data-ref-filename="219Num">Num</a>, <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget" data-ref-filename="llvm..X86AsmPrinter..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1662">1662</th><td>    <b>return</b>;</td></tr>
<tr><th id="1663">1663</th><td>  }</td></tr>
<tr><th id="1664">1664</th><td>  <i>// We want to emit the following pattern:</i></td></tr>
<tr><th id="1665">1665</th><td><i>  //</i></td></tr>
<tr><th id="1666">1666</th><td><i>  //   .p2align 1, ...</i></td></tr>
<tr><th id="1667">1667</th><td><i>  // .Lxray_sled_N:</i></td></tr>
<tr><th id="1668">1668</th><td><i>  //   jmp .tmpN</i></td></tr>
<tr><th id="1669">1669</th><td><i>  //   # 9 bytes worth of noops</i></td></tr>
<tr><th id="1670">1670</th><td><i>  //</i></td></tr>
<tr><th id="1671">1671</th><td><i>  // We need the 9 bytes because at runtime, we'd be patching over the full 11</i></td></tr>
<tr><th id="1672">1672</th><td><i>  // bytes with the following pattern:</i></td></tr>
<tr><th id="1673">1673</th><td><i>  //</i></td></tr>
<tr><th id="1674">1674</th><td><i>  //   mov %r10, &lt;function id, 32-bit&gt;   // 6 bytes</i></td></tr>
<tr><th id="1675">1675</th><td><i>  //   call &lt;relative offset, 32-bits&gt;   // 5 bytes</i></td></tr>
<tr><th id="1676">1676</th><td><i>  //</i></td></tr>
<tr><th id="1677">1677</th><td>  <em>auto</em> <dfn class="local col0 decl" id="220CurSled" title='CurSled' data-type='llvm::MCSymbol *' data-ref="220CurSled" data-ref-filename="220CurSled">CurSled</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext" data-ref-filename="llvm..AsmPrinter..OutContext">OutContext</a>.<a class="ref fn" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEb" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEb" data-ref-filename="_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEb">createTempSymbol</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"xray_sled_"</q>, <b>true</b>);</td></tr>
<tr><th id="1678">1678</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer17emitCodeAlignmentEjj" title='llvm::MCStreamer::emitCodeAlignment' data-ref="_ZN4llvm10MCStreamer17emitCodeAlignmentEjj" data-ref-filename="_ZN4llvm10MCStreamer17emitCodeAlignmentEjj">emitCodeAlignment</a>(<var>2</var>);</td></tr>
<tr><th id="1679">1679</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::emitLabel' data-ref="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" data-ref-filename="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE">emitLabel</a>(<a class="local col0 ref" href="#220CurSled" title='CurSled' data-ref="220CurSled" data-ref-filename="220CurSled">CurSled</a>);</td></tr>
<tr><th id="1680">1680</th><td></td></tr>
<tr><th id="1681">1681</th><td>  <i>// Use a two-byte `jmp`. This version of JMP takes an 8-bit relative offset as</i></td></tr>
<tr><th id="1682">1682</th><td><i>  // an operand (computed as an offset from the jmp instruction).</i></td></tr>
<tr><th id="1683">1683</th><td><i>  // FIXME: Find another less hacky way do force the relative jump.</i></td></tr>
<tr><th id="1684">1684</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9emitBytesENS_9StringRefE" title='llvm::MCStreamer::emitBytes' data-ref="_ZN4llvm10MCStreamer9emitBytesENS_9StringRefE" data-ref-filename="_ZN4llvm10MCStreamer9emitBytesENS_9StringRefE">emitBytes</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"\xeb\x09"</q>);</td></tr>
<tr><th id="1685">1685</th><td>  <a class="tu ref fn" href="#_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" title='emitX86Nops' data-use='c' data-ref="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" data-ref-filename="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE">emitX86Nops</a>(<span class='refarg'><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a></span>, <var>9</var>, <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget" data-ref-filename="llvm..X86AsmPrinter..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1686">1686</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh" title='llvm::AsmPrinter::recordSled' data-ref="_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh" data-ref-filename="_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh">recordSled</a>(<a class="local col0 ref" href="#220CurSled" title='CurSled' data-ref="220CurSled" data-ref-filename="220CurSled">CurSled</a>, <a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>, <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind" title='llvm::AsmPrinter::SledKind' data-ref="llvm::AsmPrinter::SledKind" data-ref-filename="llvm..AsmPrinter..SledKind">SledKind</a>::<a class="enum" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind::FUNCTION_ENTER" title='llvm::AsmPrinter::SledKind::FUNCTION_ENTER' data-ref="llvm::AsmPrinter::SledKind::FUNCTION_ENTER" data-ref-filename="llvm..AsmPrinter..SledKind..FUNCTION_ENTER">FUNCTION_ENTER</a>, <var>2</var>);</td></tr>
<tr><th id="1687">1687</th><td>}</td></tr>
<tr><th id="1688">1688</th><td></td></tr>
<tr><th id="1689">1689</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter" data-ref-filename="llvm..X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def fn" id="_ZN4llvm13X86AsmPrinter18LowerPATCHABLE_RETERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_RET' data-type='void llvm::X86AsmPrinter::LowerPATCHABLE_RET(const llvm::MachineInstr &amp; MI, (anonymous namespace)::X86MCInstLower &amp; MCIL)' data-ref="_ZN4llvm13X86AsmPrinter18LowerPATCHABLE_RETERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" data-ref-filename="_ZN4llvm13X86AsmPrinter18LowerPATCHABLE_RETERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_RET</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="221MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="221MI" data-ref-filename="221MI">MI</dfn>,</td></tr>
<tr><th id="1690">1690</th><td>                                       <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower" data-ref-filename="(anonymousnamespace)..X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col2 decl" id="222MCIL" title='MCIL' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="222MCIL" data-ref-filename="222MCIL">MCIL</dfn>) {</td></tr>
<tr><th id="1691">1691</th><td>  <a class="type" href="#NoAutoPaddingScope" title='NoAutoPaddingScope' data-ref="NoAutoPaddingScope" data-ref-filename="NoAutoPaddingScope">NoAutoPaddingScope</a> <dfn class="local col3 decl" id="223NoPadScope" title='NoPadScope' data-type='NoAutoPaddingScope' data-ref="223NoPadScope" data-ref-filename="223NoPadScope">NoPadScope</dfn><a class="tu ref fn" href="#_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" title='NoAutoPaddingScope::NoAutoPaddingScope' data-use='c' data-ref="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" data-ref-filename="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE">(</a><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a>);</td></tr>
<tr><th id="1692">1692</th><td></td></tr>
<tr><th id="1693">1693</th><td>  <i>// Since PATCHABLE_RET takes the opcode of the return statement as an</i></td></tr>
<tr><th id="1694">1694</th><td><i>  // argument, we use that to emit the correct form of the RET that we want.</i></td></tr>
<tr><th id="1695">1695</th><td><i>  // i.e. when we see this:</i></td></tr>
<tr><th id="1696">1696</th><td><i>  //</i></td></tr>
<tr><th id="1697">1697</th><td><i>  //   PATCHABLE_RET X86::RET ...</i></td></tr>
<tr><th id="1698">1698</th><td><i>  //</i></td></tr>
<tr><th id="1699">1699</th><td><i>  // We should emit the RET followed by sleds.</i></td></tr>
<tr><th id="1700">1700</th><td><i>  //</i></td></tr>
<tr><th id="1701">1701</th><td><i>  //   .p2align 1, ...</i></td></tr>
<tr><th id="1702">1702</th><td><i>  // .Lxray_sled_N:</i></td></tr>
<tr><th id="1703">1703</th><td><i>  //   ret  # or equivalent instruction</i></td></tr>
<tr><th id="1704">1704</th><td><i>  //   # 10 bytes worth of noops</i></td></tr>
<tr><th id="1705">1705</th><td><i>  //</i></td></tr>
<tr><th id="1706">1706</th><td><i>  // This just makes sure that the alignment for the next instruction is 2.</i></td></tr>
<tr><th id="1707">1707</th><td>  <em>auto</em> <dfn class="local col4 decl" id="224CurSled" title='CurSled' data-type='llvm::MCSymbol *' data-ref="224CurSled" data-ref-filename="224CurSled">CurSled</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext" data-ref-filename="llvm..AsmPrinter..OutContext">OutContext</a>.<a class="ref fn" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEb" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEb" data-ref-filename="_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEb">createTempSymbol</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"xray_sled_"</q>, <b>true</b>);</td></tr>
<tr><th id="1708">1708</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer17emitCodeAlignmentEjj" title='llvm::MCStreamer::emitCodeAlignment' data-ref="_ZN4llvm10MCStreamer17emitCodeAlignmentEjj" data-ref-filename="_ZN4llvm10MCStreamer17emitCodeAlignmentEjj">emitCodeAlignment</a>(<var>2</var>);</td></tr>
<tr><th id="1709">1709</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::emitLabel' data-ref="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" data-ref-filename="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE">emitLabel</a>(<a class="local col4 ref" href="#224CurSled" title='CurSled' data-ref="224CurSled" data-ref-filename="224CurSled">CurSled</a>);</td></tr>
<tr><th id="1710">1710</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="225OpCode" title='OpCode' data-type='unsigned int' data-ref="225OpCode" data-ref-filename="225OpCode">OpCode</dfn> = <a class="local col1 ref" href="#221MI" title='MI' data-ref="221MI" data-ref-filename="221MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1711">1711</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev" data-ref-filename="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col6 decl" id="226Ret" title='Ret' data-type='llvm::MCInst' data-ref="226Ret" data-ref-filename="226Ret">Ret</dfn>;</td></tr>
<tr><th id="1712">1712</th><td>  <a class="local col6 ref" href="#226Ret" title='Ret' data-ref="226Ret" data-ref-filename="226Ret">Ret</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col5 ref" href="#225OpCode" title='OpCode' data-ref="225OpCode" data-ref-filename="225OpCode">OpCode</a>);</td></tr>
<tr><th id="1713">1713</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="227MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="227MO" data-ref-filename="227MO">MO</dfn> : <a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm10drop_beginEOT_m" title='llvm::drop_begin' data-ref="_ZN4llvm10drop_beginEOT_m" data-ref-filename="_ZN4llvm10drop_beginEOT_m">drop_begin</a>(<a class="local col1 ref" href="#221MI" title='MI' data-ref="221MI" data-ref-filename="221MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()))</td></tr>
<tr><th id="1714">1714</th><td>    <b>if</b> (<em>auto</em> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col8 decl" id="228MaybeOperand" title='MaybeOperand' data-type='llvm::Optional&lt;llvm::MCOperand&gt;' data-ref="228MaybeOperand" data-ref-filename="228MaybeOperand"><a class="local col8 ref" href="#228MaybeOperand" title='MaybeOperand' data-ref="228MaybeOperand" data-ref-filename="228MaybeOperand">MaybeOperand</a></dfn> = <a class="local col2 ref" href="#222MCIL" title='MCIL' data-ref="222MCIL" data-ref-filename="222MCIL">MCIL</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::LowerMachineOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE">LowerMachineOperand</a>(&amp;<a class="local col1 ref" href="#221MI" title='MI' data-ref="221MI" data-ref-filename="221MI">MI</a>, <a class="local col7 ref" href="#227MO" title='MO' data-ref="227MO" data-ref-filename="227MO">MO</a>))</td></tr>
<tr><th id="1715">1715</th><td>      <a class="local col6 ref" href="#226Ret" title='Ret' data-ref="226Ret" data-ref-filename="226Ret">Ret</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col8 ref" href="#228MaybeOperand" title='MaybeOperand' data-ref="228MaybeOperand" data-ref-filename="228MaybeOperand">MaybeOperand</a>.<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNR4llvm8Optional8getValueEv" data-ref-filename="_ZNR4llvm8Optional8getValueEv">getValue</a>());</td></tr>
<tr><th id="1716">1716</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" title='llvm::MCStreamer::emitInstruction' data-ref="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE">emitInstruction</a>(<a class="local col6 ref" href="#226Ret" title='Ret' data-ref="226Ret" data-ref-filename="226Ret">Ret</a>, <a class="member fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" data-ref-filename="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1717">1717</th><td>  <a class="tu ref fn" href="#_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" title='emitX86Nops' data-use='c' data-ref="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" data-ref-filename="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE">emitX86Nops</a>(<span class='refarg'><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a></span>, <var>10</var>, <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget" data-ref-filename="llvm..X86AsmPrinter..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1718">1718</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh" title='llvm::AsmPrinter::recordSled' data-ref="_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh" data-ref-filename="_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh">recordSled</a>(<a class="local col4 ref" href="#224CurSled" title='CurSled' data-ref="224CurSled" data-ref-filename="224CurSled">CurSled</a>, <a class="local col1 ref" href="#221MI" title='MI' data-ref="221MI" data-ref-filename="221MI">MI</a>, <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind" title='llvm::AsmPrinter::SledKind' data-ref="llvm::AsmPrinter::SledKind" data-ref-filename="llvm..AsmPrinter..SledKind">SledKind</a>::<a class="enum" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind::FUNCTION_EXIT" title='llvm::AsmPrinter::SledKind::FUNCTION_EXIT' data-ref="llvm::AsmPrinter::SledKind::FUNCTION_EXIT" data-ref-filename="llvm..AsmPrinter..SledKind..FUNCTION_EXIT">FUNCTION_EXIT</a>, <var>2</var>);</td></tr>
<tr><th id="1719">1719</th><td>}</td></tr>
<tr><th id="1720">1720</th><td></td></tr>
<tr><th id="1721">1721</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter" data-ref-filename="llvm..X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def fn" id="_ZN4llvm13X86AsmPrinter24LowerPATCHABLE_TAIL_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_TAIL_CALL' data-type='void llvm::X86AsmPrinter::LowerPATCHABLE_TAIL_CALL(const llvm::MachineInstr &amp; MI, (anonymous namespace)::X86MCInstLower &amp; MCIL)' data-ref="_ZN4llvm13X86AsmPrinter24LowerPATCHABLE_TAIL_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" data-ref-filename="_ZN4llvm13X86AsmPrinter24LowerPATCHABLE_TAIL_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_TAIL_CALL</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="229MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="229MI" data-ref-filename="229MI">MI</dfn>,</td></tr>
<tr><th id="1722">1722</th><td>                                             <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower" data-ref-filename="(anonymousnamespace)..X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col0 decl" id="230MCIL" title='MCIL' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="230MCIL" data-ref-filename="230MCIL">MCIL</dfn>) {</td></tr>
<tr><th id="1723">1723</th><td>  <a class="type" href="#NoAutoPaddingScope" title='NoAutoPaddingScope' data-ref="NoAutoPaddingScope" data-ref-filename="NoAutoPaddingScope">NoAutoPaddingScope</a> <dfn class="local col1 decl" id="231NoPadScope" title='NoPadScope' data-type='NoAutoPaddingScope' data-ref="231NoPadScope" data-ref-filename="231NoPadScope">NoPadScope</dfn><a class="tu ref fn" href="#_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" title='NoAutoPaddingScope::NoAutoPaddingScope' data-use='c' data-ref="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE" data-ref-filename="_ZN18NoAutoPaddingScopeC1ERN4llvm10MCStreamerE">(</a><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a>);</td></tr>
<tr><th id="1724">1724</th><td></td></tr>
<tr><th id="1725">1725</th><td>  <i>// Like PATCHABLE_RET, we have the actual instruction in the operands to this</i></td></tr>
<tr><th id="1726">1726</th><td><i>  // instruction so we lower that particular instruction and its operands.</i></td></tr>
<tr><th id="1727">1727</th><td><i>  // Unlike PATCHABLE_RET though, we put the sled before the JMP, much like how</i></td></tr>
<tr><th id="1728">1728</th><td><i>  // we do it for PATCHABLE_FUNCTION_ENTER. The sled should be very similar to</i></td></tr>
<tr><th id="1729">1729</th><td><i>  // the PATCHABLE_FUNCTION_ENTER case, followed by the lowering of the actual</i></td></tr>
<tr><th id="1730">1730</th><td><i>  // tail call much like how we have it in PATCHABLE_RET.</i></td></tr>
<tr><th id="1731">1731</th><td>  <em>auto</em> <dfn class="local col2 decl" id="232CurSled" title='CurSled' data-type='llvm::MCSymbol *' data-ref="232CurSled" data-ref-filename="232CurSled">CurSled</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext" data-ref-filename="llvm..AsmPrinter..OutContext">OutContext</a>.<a class="ref fn" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEb" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEb" data-ref-filename="_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEb">createTempSymbol</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"xray_sled_"</q>, <b>true</b>);</td></tr>
<tr><th id="1732">1732</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer17emitCodeAlignmentEjj" title='llvm::MCStreamer::emitCodeAlignment' data-ref="_ZN4llvm10MCStreamer17emitCodeAlignmentEjj" data-ref-filename="_ZN4llvm10MCStreamer17emitCodeAlignmentEjj">emitCodeAlignment</a>(<var>2</var>);</td></tr>
<tr><th id="1733">1733</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::emitLabel' data-ref="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" data-ref-filename="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE">emitLabel</a>(<a class="local col2 ref" href="#232CurSled" title='CurSled' data-ref="232CurSled" data-ref-filename="232CurSled">CurSled</a>);</td></tr>
<tr><th id="1734">1734</th><td>  <em>auto</em> <dfn class="local col3 decl" id="233Target" title='Target' data-type='llvm::MCSymbol *' data-ref="233Target" data-ref-filename="233Target">Target</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext" data-ref-filename="llvm..AsmPrinter..OutContext">OutContext</a>.<a class="ref fn" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolEv" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolEv" data-ref-filename="_ZN4llvm9MCContext16createTempSymbolEv">createTempSymbol</a>();</td></tr>
<tr><th id="1735">1735</th><td></td></tr>
<tr><th id="1736">1736</th><td>  <i>// Use a two-byte `jmp`. This version of JMP takes an 8-bit relative offset as</i></td></tr>
<tr><th id="1737">1737</th><td><i>  // an operand (computed as an offset from the jmp instruction).</i></td></tr>
<tr><th id="1738">1738</th><td><i>  // FIXME: Find another less hacky way do force the relative jump.</i></td></tr>
<tr><th id="1739">1739</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9emitBytesENS_9StringRefE" title='llvm::MCStreamer::emitBytes' data-ref="_ZN4llvm10MCStreamer9emitBytesENS_9StringRefE" data-ref-filename="_ZN4llvm10MCStreamer9emitBytesENS_9StringRefE">emitBytes</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"\xeb\x09"</q>);</td></tr>
<tr><th id="1740">1740</th><td>  <a class="tu ref fn" href="#_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" title='emitX86Nops' data-use='c' data-ref="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE" data-ref-filename="_ZL11emitX86NopsRN4llvm10MCStreamerEjPKNS_12X86SubtargetE">emitX86Nops</a>(<span class='refarg'><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a></span>, <var>9</var>, <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget" data-ref-filename="llvm..X86AsmPrinter..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1741">1741</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::emitLabel' data-ref="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" data-ref-filename="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE">emitLabel</a>(<a class="local col3 ref" href="#233Target" title='Target' data-ref="233Target" data-ref-filename="233Target">Target</a>);</td></tr>
<tr><th id="1742">1742</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh" title='llvm::AsmPrinter::recordSled' data-ref="_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh" data-ref-filename="_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh">recordSled</a>(<a class="local col2 ref" href="#232CurSled" title='CurSled' data-ref="232CurSled" data-ref-filename="232CurSled">CurSled</a>, <a class="local col9 ref" href="#229MI" title='MI' data-ref="229MI" data-ref-filename="229MI">MI</a>, <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind" title='llvm::AsmPrinter::SledKind' data-ref="llvm::AsmPrinter::SledKind" data-ref-filename="llvm..AsmPrinter..SledKind">SledKind</a>::<a class="enum" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind::TAIL_CALL" title='llvm::AsmPrinter::SledKind::TAIL_CALL' data-ref="llvm::AsmPrinter::SledKind::TAIL_CALL" data-ref-filename="llvm..AsmPrinter..SledKind..TAIL_CALL">TAIL_CALL</a>, <var>2</var>);</td></tr>
<tr><th id="1743">1743</th><td></td></tr>
<tr><th id="1744">1744</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="234OpCode" title='OpCode' data-type='unsigned int' data-ref="234OpCode" data-ref-filename="234OpCode">OpCode</dfn> = <a class="local col9 ref" href="#229MI" title='MI' data-ref="229MI" data-ref-filename="229MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1745">1745</th><td>  <a class="local col4 ref" href="#234OpCode" title='OpCode' data-ref="234OpCode" data-ref-filename="234OpCode">OpCode</a> = <a class="tu ref fn" href="#_ZL21convertTailJumpOpcodej" title='convertTailJumpOpcode' data-use='c' data-ref="_ZL21convertTailJumpOpcodej" data-ref-filename="_ZL21convertTailJumpOpcodej">convertTailJumpOpcode</a>(<a class="local col4 ref" href="#234OpCode" title='OpCode' data-ref="234OpCode" data-ref-filename="234OpCode">OpCode</a>);</td></tr>
<tr><th id="1746">1746</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev" data-ref-filename="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col5 decl" id="235TC" title='TC' data-type='llvm::MCInst' data-ref="235TC" data-ref-filename="235TC">TC</dfn>;</td></tr>
<tr><th id="1747">1747</th><td>  <a class="local col5 ref" href="#235TC" title='TC' data-ref="235TC" data-ref-filename="235TC">TC</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col4 ref" href="#234OpCode" title='OpCode' data-ref="234OpCode" data-ref-filename="234OpCode">OpCode</a>);</td></tr>
<tr><th id="1748">1748</th><td></td></tr>
<tr><th id="1749">1749</th><td>  <i>// Before emitting the instruction, add a comment to indicate that this is</i></td></tr>
<tr><th id="1750">1750</th><td><i>  // indeed a tail call.</i></td></tr>
<tr><th id="1751">1751</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"TAILCALL"</q>);</td></tr>
<tr><th id="1752">1752</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="236MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="236MO" data-ref-filename="236MO">MO</dfn> : <a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm10drop_beginEOT_m" title='llvm::drop_begin' data-ref="_ZN4llvm10drop_beginEOT_m" data-ref-filename="_ZN4llvm10drop_beginEOT_m">drop_begin</a>(<a class="local col9 ref" href="#229MI" title='MI' data-ref="229MI" data-ref-filename="229MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()))</td></tr>
<tr><th id="1753">1753</th><td>    <b>if</b> (<em>auto</em> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col7 decl" id="237MaybeOperand" title='MaybeOperand' data-type='llvm::Optional&lt;llvm::MCOperand&gt;' data-ref="237MaybeOperand" data-ref-filename="237MaybeOperand"><a class="local col7 ref" href="#237MaybeOperand" title='MaybeOperand' data-ref="237MaybeOperand" data-ref-filename="237MaybeOperand">MaybeOperand</a></dfn> = <a class="local col0 ref" href="#230MCIL" title='MCIL' data-ref="230MCIL" data-ref-filename="230MCIL">MCIL</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::LowerMachineOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE">LowerMachineOperand</a>(&amp;<a class="local col9 ref" href="#229MI" title='MI' data-ref="229MI" data-ref-filename="229MI">MI</a>, <a class="local col6 ref" href="#236MO" title='MO' data-ref="236MO" data-ref-filename="236MO">MO</a>))</td></tr>
<tr><th id="1754">1754</th><td>      <a class="local col5 ref" href="#235TC" title='TC' data-ref="235TC" data-ref-filename="235TC">TC</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col7 ref" href="#237MaybeOperand" title='MaybeOperand' data-ref="237MaybeOperand" data-ref-filename="237MaybeOperand">MaybeOperand</a>.<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNR4llvm8Optional8getValueEv" data-ref-filename="_ZNR4llvm8Optional8getValueEv">getValue</a>());</td></tr>
<tr><th id="1755">1755</th><td>  <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" title='llvm::MCStreamer::emitInstruction' data-ref="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE">emitInstruction</a>(<a class="local col5 ref" href="#235TC" title='TC' data-ref="235TC" data-ref-filename="235TC">TC</a>, <a class="member fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" data-ref-filename="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1756">1756</th><td>}</td></tr>
<tr><th id="1757">1757</th><td></td></tr>
<tr><th id="1758">1758</th><td><i  data-doc="_ZL15PrevCrossBBInstN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">// Returns instruction preceding MBBI in MachineFunction.</i></td></tr>
<tr><th id="1759">1759</th><td><i  data-doc="_ZL15PrevCrossBBInstN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">// If MBBI is the first instruction of the first basic block, returns null.</i></td></tr>
<tr><th id="1760">1760</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator" data-ref-filename="llvm..MachineBasicBlock..const_iterator">const_iterator</a></td></tr>
<tr><th id="1761">1761</th><td><dfn class="tu decl def fn" id="_ZL15PrevCrossBBInstN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='PrevCrossBBInst' data-type='MachineBasicBlock::const_iterator PrevCrossBBInst(MachineBasicBlock::const_iterator MBBI)' data-ref="_ZL15PrevCrossBBInstN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" data-ref-filename="_ZL15PrevCrossBBInstN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">PrevCrossBBInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator" data-ref-filename="llvm..MachineBasicBlock..const_iterator">const_iterator</a> <dfn class="local col8 decl" id="238MBBI" title='MBBI' data-type='MachineBasicBlock::const_iterator' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="1762">1762</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="239MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="239MBB" data-ref-filename="239MBB">MBB</dfn> = <a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1763">1763</th><td>  <b>while</b> (<a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col9 ref" href="#239MBB" title='MBB' data-ref="239MBB" data-ref-filename="239MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZNK4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="1764">1764</th><td>    <b>if</b> (<a class="local col9 ref" href="#239MBB" title='MBB' data-ref="239MBB" data-ref-filename="239MBB">MBB</a> == &amp;<a class="local col9 ref" href="#239MBB" title='MBB' data-ref="239MBB" data-ref-filename="239MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZNK4llvm15MachineFunction5frontEv" data-ref-filename="_ZNK4llvm15MachineFunction5frontEv">front</a>())</td></tr>
<tr><th id="1765">1765</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator" data-ref-filename="llvm..MachineBasicBlock..const_iterator">const_iterator</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1Ev">(</a>);</td></tr>
<tr><th id="1766">1766</th><td>    <a class="local col9 ref" href="#239MBB" title='MBB' data-ref="239MBB" data-ref-filename="239MBB">MBB</a> = <a class="local col9 ref" href="#239MBB" title='MBB' data-ref="239MBB" data-ref-filename="239MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm22ilist_node_with_parent11getPrevNodeEv" title='llvm::ilist_node_with_parent::getPrevNode' data-ref="_ZNK4llvm22ilist_node_with_parent11getPrevNodeEv" data-ref-filename="_ZNK4llvm22ilist_node_with_parent11getPrevNodeEv">getPrevNode</a>();</td></tr>
<tr><th id="1767">1767</th><td>    <a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="local col9 ref" href="#239MBB" title='MBB' data-ref="239MBB" data-ref-filename="239MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1768">1768</th><td>  }</td></tr>
<tr><th id="1769">1769</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</a>;</td></tr>
<tr><th id="1770">1770</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1EOS3_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1EOS3_"></a><a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</a>;</td></tr>
<tr><th id="1771">1771</th><td>}</td></tr>
<tr><th id="1772">1772</th><td></td></tr>
<tr><th id="1773">1773</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a> *<dfn class="tu decl def fn" id="_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE" title='getConstantFromPool' data-type='const llvm::Constant * getConstantFromPool(const llvm::MachineInstr &amp; MI, const llvm::MachineOperand &amp; Op)' data-ref="_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE" data-ref-filename="_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE">getConstantFromPool</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="240MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="240MI" data-ref-filename="240MI">MI</dfn>,</td></tr>
<tr><th id="1774">1774</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="241Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="241Op" data-ref-filename="241Op">Op</dfn>) {</td></tr>
<tr><th id="1775">1775</th><td>  <b>if</b> (!<a class="local col1 ref" href="#241Op" title='Op' data-ref="241Op" data-ref-filename="241Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() || <a class="local col1 ref" href="#241Op" title='Op' data-ref="241Op" data-ref-filename="241Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>() != <var>0</var>)</td></tr>
<tr><th id="1776">1776</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1777">1777</th><td></td></tr>
<tr><th id="1778">1778</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry" title='llvm::MachineConstantPoolEntry' data-ref="llvm::MachineConstantPoolEntry" data-ref-filename="llvm..MachineConstantPoolEntry">MachineConstantPoolEntry</a>&gt; <dfn class="local col2 decl" id="242Constants" title='Constants' data-type='ArrayRef&lt;llvm::MachineConstantPoolEntry&gt;' data-ref="242Constants" data-ref-filename="242Constants">Constants</dfn> =</td></tr>
<tr><th id="1779">1779</th><td>      <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E"></a><a class="local col0 ref" href="#240MI" title='MI' data-ref="240MI" data-ref-filename="240MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZNK4llvm15MachineFunction15getConstantPoolEv" data-ref-filename="_ZNK4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZNK4llvm19MachineConstantPool12getConstantsEv" title='llvm::MachineConstantPool::getConstants' data-ref="_ZNK4llvm19MachineConstantPool12getConstantsEv" data-ref-filename="_ZNK4llvm19MachineConstantPool12getConstantsEv">getConstants</a>();</td></tr>
<tr><th id="1780">1780</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry" title='llvm::MachineConstantPoolEntry' data-ref="llvm::MachineConstantPoolEntry" data-ref-filename="llvm..MachineConstantPoolEntry">MachineConstantPoolEntry</a> &amp;<dfn class="local col3 decl" id="243ConstantEntry" title='ConstantEntry' data-type='const llvm::MachineConstantPoolEntry &amp;' data-ref="243ConstantEntry" data-ref-filename="243ConstantEntry">ConstantEntry</dfn> = <a class="local col2 ref" href="#242Constants" title='Constants' data-ref="242Constants" data-ref-filename="242Constants">Constants</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col1 ref" href="#241Op" title='Op' data-ref="241Op" data-ref-filename="241Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>()]</a>;</td></tr>
<tr><th id="1781">1781</th><td></td></tr>
<tr><th id="1782">1782</th><td>  <i>// Bail if this is a machine constant pool entry, we won't be able to dig out</i></td></tr>
<tr><th id="1783">1783</th><td><i>  // anything useful.</i></td></tr>
<tr><th id="1784">1784</th><td>  <b>if</b> (<a class="local col3 ref" href="#243ConstantEntry" title='ConstantEntry' data-ref="243ConstantEntry" data-ref-filename="243ConstantEntry">ConstantEntry</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZNK4llvm24MachineConstantPoolEntry26isMachineConstantPoolEntryEv" title='llvm::MachineConstantPoolEntry::isMachineConstantPoolEntry' data-ref="_ZNK4llvm24MachineConstantPoolEntry26isMachineConstantPoolEntryEv" data-ref-filename="_ZNK4llvm24MachineConstantPoolEntry26isMachineConstantPoolEntryEv">isMachineConstantPoolEntry</a>())</td></tr>
<tr><th id="1785">1785</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1786">1786</th><td></td></tr>
<tr><th id="1787">1787</th><td>  <b>return</b> <a class="local col3 ref" href="#243ConstantEntry" title='ConstantEntry' data-ref="243ConstantEntry" data-ref-filename="243ConstantEntry">ConstantEntry</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::Val" title='llvm::MachineConstantPoolEntry::Val' data-ref="llvm::MachineConstantPoolEntry::Val" data-ref-filename="llvm..MachineConstantPoolEntry..Val">Val</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::(anonymous)::ConstVal" title='llvm::MachineConstantPoolEntry::(anonymous union)::ConstVal' data-ref="llvm::MachineConstantPoolEntry::(anonymous)::ConstVal" data-ref-filename="llvm..MachineConstantPoolEntry..(anonymous)..ConstVal">ConstVal</a>;</td></tr>
<tr><th id="1788">1788</th><td>}</td></tr>
<tr><th id="1789">1789</th><td></td></tr>
<tr><th id="1790">1790</th><td><em>static</em> <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span> <dfn class="tu decl def fn" id="_ZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEE" title='getShuffleComment' data-type='std::string getShuffleComment(const llvm::MachineInstr * MI, unsigned int SrcOp1Idx, unsigned int SrcOp2Idx, ArrayRef&lt;int&gt; Mask)' data-ref="_ZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEE" data-ref-filename="_ZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEE">getShuffleComment</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="244MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="244MI" data-ref-filename="244MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="245SrcOp1Idx" title='SrcOp1Idx' data-type='unsigned int' data-ref="245SrcOp1Idx" data-ref-filename="245SrcOp1Idx">SrcOp1Idx</dfn>,</td></tr>
<tr><th id="1791">1791</th><td>                                     <em>unsigned</em> <dfn class="local col6 decl" id="246SrcOp2Idx" title='SrcOp2Idx' data-type='unsigned int' data-ref="246SrcOp2Idx" data-ref-filename="246SrcOp2Idx">SrcOp2Idx</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col7 decl" id="247Mask" title='Mask' data-type='ArrayRef&lt;int&gt;' data-ref="247Mask" data-ref-filename="247Mask">Mask</dfn>) {</td></tr>
<tr><th id="1792">1792</th><td>  <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span> <span class='ref fn fake' title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev" data-ref-filename="_ZNSt7__cxx1112basic_stringC1Ev"></span><dfn class="local col8 decl" id="248Comment" title='Comment' data-type='std::string' data-ref="248Comment" data-ref-filename="248Comment">Comment</dfn>;</td></tr>
<tr><th id="1793">1793</th><td></td></tr>
<tr><th id="1794">1794</th><td>  <i>// Compute the name for a register. This is really goofy because we have</i></td></tr>
<tr><th id="1795">1795</th><td><i>  // multiple instruction printers that could (in theory) use different</i></td></tr>
<tr><th id="1796">1796</th><td><i>  // names. Fortunately most people use the ATT style (outside of Windows)</i></td></tr>
<tr><th id="1797">1797</th><td><i>  // and they actually agree on register naming here. Ultimately, this is</i></td></tr>
<tr><th id="1798">1798</th><td><i>  // a comment, and so its OK if it isn't perfect.</i></td></tr>
<tr><th id="1799">1799</th><td>  <em>auto</em> <dfn class="local col9 decl" id="249GetRegisterName" title='GetRegisterName' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/X86/X86MCInstLower.cpp:1799:26)' data-ref="249GetRegisterName" data-ref-filename="249GetRegisterName">GetRegisterName</dfn> = [](<em>unsigned</em> <dfn class="local col0 decl" id="250RegNum" title='RegNum' data-type='unsigned int' data-ref="250RegNum" data-ref-filename="250RegNum">RegNum</dfn>) -&gt; <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> {</td></tr>
<tr><th id="1800">1800</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><a class="type" href="MCTargetDesc/X86ATTInstPrinter.h.html#llvm::X86ATTInstPrinter" title='llvm::X86ATTInstPrinter' data-ref="llvm::X86ATTInstPrinter" data-ref-filename="llvm..X86ATTInstPrinter">X86ATTInstPrinter</a>::<a class="ref fn" href="MCTargetDesc/X86ATTInstPrinter.h.html#_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj" title='llvm::X86ATTInstPrinter::getRegisterName' data-ref="_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj" data-ref-filename="_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj">getRegisterName</a>(<a class="local col0 ref" href="#250RegNum" title='RegNum' data-ref="250RegNum" data-ref-filename="250RegNum">RegNum</a>);</td></tr>
<tr><th id="1801">1801</th><td>  };</td></tr>
<tr><th id="1802">1802</th><td></td></tr>
<tr><th id="1803">1803</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="251DstOp" title='DstOp' data-type='const llvm::MachineOperand &amp;' data-ref="251DstOp" data-ref-filename="251DstOp">DstOp</dfn> = <a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI" data-ref-filename="244MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1804">1804</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="252SrcOp1" title='SrcOp1' data-type='const llvm::MachineOperand &amp;' data-ref="252SrcOp1" data-ref-filename="252SrcOp1">SrcOp1</dfn> = <a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI" data-ref-filename="244MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#245SrcOp1Idx" title='SrcOp1Idx' data-ref="245SrcOp1Idx" data-ref-filename="245SrcOp1Idx">SrcOp1Idx</a>);</td></tr>
<tr><th id="1805">1805</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="253SrcOp2" title='SrcOp2' data-type='const llvm::MachineOperand &amp;' data-ref="253SrcOp2" data-ref-filename="253SrcOp2">SrcOp2</dfn> = <a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI" data-ref-filename="244MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#246SrcOp2Idx" title='SrcOp2Idx' data-ref="246SrcOp2Idx" data-ref-filename="246SrcOp2Idx">SrcOp2Idx</a>);</td></tr>
<tr><th id="1806">1806</th><td></td></tr>
<tr><th id="1807">1807</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col4 decl" id="254DstName" title='DstName' data-type='llvm::StringRef' data-ref="254DstName" data-ref-filename="254DstName">DstName</dfn> = <a class="local col1 ref" href="#251DstOp" title='DstOp' data-ref="251DstOp" data-ref-filename="251DstOp">DstOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ? <a class="local col9 ref" href="#249GetRegisterName" title='GetRegisterName' data-ref="249GetRegisterName" data-ref-filename="249GetRegisterName">GetRegisterName</a><a class="tu ref fn" href="#_ZZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEEENK3$_0clEj" title='getShuffleComment(const llvm::MachineInstr *, unsigned int, unsigned int, ArrayRef&lt;int&gt;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEEENK3$_0clEj" data-ref-filename="_ZZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEEENK3$_0clEj">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#251DstOp" title='DstOp' data-ref="251DstOp" data-ref-filename="251DstOp">DstOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</a> : <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"mem"</q>;</td></tr>
<tr><th id="1808">1808</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col5 decl" id="255Src1Name" title='Src1Name' data-type='llvm::StringRef' data-ref="255Src1Name" data-ref-filename="255Src1Name">Src1Name</dfn> =</td></tr>
<tr><th id="1809">1809</th><td>      <a class="local col2 ref" href="#252SrcOp1" title='SrcOp1' data-ref="252SrcOp1" data-ref-filename="252SrcOp1">SrcOp1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ? <a class="local col9 ref" href="#249GetRegisterName" title='GetRegisterName' data-ref="249GetRegisterName" data-ref-filename="249GetRegisterName">GetRegisterName</a><a class="tu ref fn" href="#_ZZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEEENK3$_0clEj" title='getShuffleComment(const llvm::MachineInstr *, unsigned int, unsigned int, ArrayRef&lt;int&gt;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEEENK3$_0clEj" data-ref-filename="_ZZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEEENK3$_0clEj">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#252SrcOp1" title='SrcOp1' data-ref="252SrcOp1" data-ref-filename="252SrcOp1">SrcOp1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</a> : <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"mem"</q>;</td></tr>
<tr><th id="1810">1810</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col6 decl" id="256Src2Name" title='Src2Name' data-type='llvm::StringRef' data-ref="256Src2Name" data-ref-filename="256Src2Name">Src2Name</dfn> =</td></tr>
<tr><th id="1811">1811</th><td>      <a class="local col3 ref" href="#253SrcOp2" title='SrcOp2' data-ref="253SrcOp2" data-ref-filename="253SrcOp2">SrcOp2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ? <a class="local col9 ref" href="#249GetRegisterName" title='GetRegisterName' data-ref="249GetRegisterName" data-ref-filename="249GetRegisterName">GetRegisterName</a><a class="tu ref fn" href="#_ZZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEEENK3$_0clEj" title='getShuffleComment(const llvm::MachineInstr *, unsigned int, unsigned int, ArrayRef&lt;int&gt;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEEENK3$_0clEj" data-ref-filename="_ZZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEEENK3$_0clEj">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#253SrcOp2" title='SrcOp2' data-ref="253SrcOp2" data-ref-filename="253SrcOp2">SrcOp2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</a> : <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"mem"</q>;</td></tr>
<tr><th id="1812">1812</th><td></td></tr>
<tr><th id="1813">1813</th><td>  <i>// One source operand, fix the mask to print all elements in one span.</i></td></tr>
<tr><th id="1814">1814</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>int</em>, <var>8</var>&gt; <dfn class="local col7 decl" id="257ShuffleMask" title='ShuffleMask' data-type='SmallVector&lt;int, 8&gt;' data-ref="257ShuffleMask" data-ref-filename="257ShuffleMask">ShuffleMask</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ETL0__S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ETL0__S1_" data-ref-filename="_ZN4llvm11SmallVectorC1ETL0__S1_">(</a><a class="local col7 ref" href="#247Mask" title='Mask' data-ref="247Mask" data-ref-filename="247Mask">Mask</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv" data-ref-filename="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col7 ref" href="#247Mask" title='Mask' data-ref="247Mask" data-ref-filename="247Mask">Mask</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv" data-ref-filename="_ZNK4llvm8ArrayRef3endEv">end</a>());</td></tr>
<tr><th id="1815">1815</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#255Src1Name" title='Src1Name' data-ref="255Src1Name" data-ref-filename="255Src1Name">Src1Name</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_" data-ref-filename="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#256Src2Name" title='Src2Name' data-ref="256Src2Name" data-ref-filename="256Src2Name">Src2Name</a>)</td></tr>
<tr><th id="1816">1816</th><td>    <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="258i" title='i' data-type='int' data-ref="258i" data-ref-filename="258i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="259e" title='e' data-type='int' data-ref="259e" data-ref-filename="259e">e</dfn> = <a class="local col7 ref" href="#257ShuffleMask" title='ShuffleMask' data-ref="257ShuffleMask" data-ref-filename="257ShuffleMask">ShuffleMask</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col8 ref" href="#258i" title='i' data-ref="258i" data-ref-filename="258i">i</a> != <a class="local col9 ref" href="#259e" title='e' data-ref="259e" data-ref-filename="259e">e</a>; ++<a class="local col8 ref" href="#258i" title='i' data-ref="258i" data-ref-filename="258i">i</a>)</td></tr>
<tr><th id="1817">1817</th><td>      <b>if</b> (<a class="local col7 ref" href="#257ShuffleMask" title='ShuffleMask' data-ref="257ShuffleMask" data-ref-filename="257ShuffleMask">ShuffleMask</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#258i" title='i' data-ref="258i" data-ref-filename="258i">i</a>]</a> &gt;= <a class="local col9 ref" href="#259e" title='e' data-ref="259e" data-ref-filename="259e">e</a>)</td></tr>
<tr><th id="1818">1818</th><td>        <a class="local col7 ref" href="#257ShuffleMask" title='ShuffleMask' data-ref="257ShuffleMask" data-ref-filename="257ShuffleMask">ShuffleMask</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#258i" title='i' data-ref="258i" data-ref-filename="258i">i</a>]</a> -= <a class="local col9 ref" href="#259e" title='e' data-ref="259e" data-ref-filename="259e">e</a>;</td></tr>
<tr><th id="1819">1819</th><td></td></tr>
<tr><th id="1820">1820</th><td>  <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream" data-ref-filename="llvm..raw_string_ostream">raw_string_ostream</a> <dfn class="local col0 decl" id="260CS" title='CS' data-type='llvm::raw_string_ostream' data-ref="260CS" data-ref-filename="260CS">CS</dfn><a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col8 ref" href="#248Comment" title='Comment' data-ref="248Comment" data-ref-filename="248Comment">Comment</a>);</td></tr>
<tr><th id="1821">1821</th><td>  <a class="local col0 ref" href="#260CS" title='CS' data-ref="260CS" data-ref-filename="260CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE" data-ref-filename="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col4 ref" href="#254DstName" title='DstName' data-ref="254DstName" data-ref-filename="254DstName">DstName</a>;</td></tr>
<tr><th id="1822">1822</th><td></td></tr>
<tr><th id="1823">1823</th><td>  <i>// Handle AVX512 MASK/MASXZ write mask comments.</i></td></tr>
<tr><th id="1824">1824</th><td><i>  // MASK: zmmX {%kY}</i></td></tr>
<tr><th id="1825">1825</th><td><i>  // MASKZ: zmmX {%kY} {z}</i></td></tr>
<tr><th id="1826">1826</th><td>  <b>if</b> (<a class="local col5 ref" href="#245SrcOp1Idx" title='SrcOp1Idx' data-ref="245SrcOp1Idx" data-ref-filename="245SrcOp1Idx">SrcOp1Idx</a> &gt; <var>1</var>) {</td></tr>
<tr><th id="1827">1827</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((SrcOp1Idx == <var>2</var> || SrcOp1Idx == <var>3</var>) &amp;&amp; <q>"Unexpected writemask"</q>);</td></tr>
<tr><th id="1828">1828</th><td></td></tr>
<tr><th id="1829">1829</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="261WriteMaskOp" title='WriteMaskOp' data-type='const llvm::MachineOperand &amp;' data-ref="261WriteMaskOp" data-ref-filename="261WriteMaskOp">WriteMaskOp</dfn> = <a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI" data-ref-filename="244MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#245SrcOp1Idx" title='SrcOp1Idx' data-ref="245SrcOp1Idx" data-ref-filename="245SrcOp1Idx">SrcOp1Idx</a> - <var>1</var>);</td></tr>
<tr><th id="1830">1830</th><td>    <b>if</b> (<a class="local col1 ref" href="#261WriteMaskOp" title='WriteMaskOp' data-ref="261WriteMaskOp" data-ref-filename="261WriteMaskOp">WriteMaskOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1831">1831</th><td>      <a class="local col0 ref" href="#260CS" title='CS' data-ref="260CS" data-ref-filename="260CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" {%"</q> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE" data-ref-filename="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col9 ref" href="#249GetRegisterName" title='GetRegisterName' data-ref="249GetRegisterName" data-ref-filename="249GetRegisterName">GetRegisterName</a><a class="tu ref fn" href="#_ZZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEEENK3$_0clEj" title='getShuffleComment(const llvm::MachineInstr *, unsigned int, unsigned int, ArrayRef&lt;int&gt;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEEENK3$_0clEj" data-ref-filename="_ZZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEEENK3$_0clEj">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#261WriteMaskOp" title='WriteMaskOp' data-ref="261WriteMaskOp" data-ref-filename="261WriteMaskOp">WriteMaskOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"}"</q>;</td></tr>
<tr><th id="1832">1832</th><td></td></tr>
<tr><th id="1833">1833</th><td>      <b>if</b> (<a class="local col5 ref" href="#245SrcOp1Idx" title='SrcOp1Idx' data-ref="245SrcOp1Idx" data-ref-filename="245SrcOp1Idx">SrcOp1Idx</a> == <var>2</var>) {</td></tr>
<tr><th id="1834">1834</th><td>        <a class="local col0 ref" href="#260CS" title='CS' data-ref="260CS" data-ref-filename="260CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" {z}"</q>;</td></tr>
<tr><th id="1835">1835</th><td>      }</td></tr>
<tr><th id="1836">1836</th><td>    }</td></tr>
<tr><th id="1837">1837</th><td>  }</td></tr>
<tr><th id="1838">1838</th><td></td></tr>
<tr><th id="1839">1839</th><td>  <a class="local col0 ref" href="#260CS" title='CS' data-ref="260CS" data-ref-filename="260CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" = "</q>;</td></tr>
<tr><th id="1840">1840</th><td></td></tr>
<tr><th id="1841">1841</th><td>  <b>for</b> (<em>int</em> <dfn class="local col2 decl" id="262i" title='i' data-type='int' data-ref="262i" data-ref-filename="262i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="263e" title='e' data-type='int' data-ref="263e" data-ref-filename="263e">e</dfn> = <a class="local col7 ref" href="#257ShuffleMask" title='ShuffleMask' data-ref="257ShuffleMask" data-ref-filename="257ShuffleMask">ShuffleMask</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col2 ref" href="#262i" title='i' data-ref="262i" data-ref-filename="262i">i</a> != <a class="local col3 ref" href="#263e" title='e' data-ref="263e" data-ref-filename="263e">e</a>; ++<a class="local col2 ref" href="#262i" title='i' data-ref="262i" data-ref-filename="262i">i</a>) {</td></tr>
<tr><th id="1842">1842</th><td>    <b>if</b> (<a class="local col2 ref" href="#262i" title='i' data-ref="262i" data-ref-filename="262i">i</a> != <var>0</var>)</td></tr>
<tr><th id="1843">1843</th><td>      <a class="local col0 ref" href="#260CS" title='CS' data-ref="260CS" data-ref-filename="260CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q>;</td></tr>
<tr><th id="1844">1844</th><td>    <b>if</b> (<a class="local col7 ref" href="#257ShuffleMask" title='ShuffleMask' data-ref="257ShuffleMask" data-ref-filename="257ShuffleMask">ShuffleMask</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#262i" title='i' data-ref="262i" data-ref-filename="262i">i</a>]</a> == <a class="enum" href="MCTargetDesc/X86ShuffleDecode.h.html#llvm::SM_SentinelZero" title='llvm::SM_SentinelZero' data-ref="llvm::SM_SentinelZero" data-ref-filename="llvm..SM_SentinelZero">SM_SentinelZero</a>) {</td></tr>
<tr><th id="1845">1845</th><td>      <a class="local col0 ref" href="#260CS" title='CS' data-ref="260CS" data-ref-filename="260CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"zero"</q>;</td></tr>
<tr><th id="1846">1846</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1847">1847</th><td>    }</td></tr>
<tr><th id="1848">1848</th><td></td></tr>
<tr><th id="1849">1849</th><td>    <i>// Otherwise, it must come from src1 or src2.  Print the span of elements</i></td></tr>
<tr><th id="1850">1850</th><td><i>    // that comes from this src.</i></td></tr>
<tr><th id="1851">1851</th><td>    <em>bool</em> <dfn class="local col4 decl" id="264isSrc1" title='isSrc1' data-type='bool' data-ref="264isSrc1" data-ref-filename="264isSrc1">isSrc1</dfn> = <a class="local col7 ref" href="#257ShuffleMask" title='ShuffleMask' data-ref="257ShuffleMask" data-ref-filename="257ShuffleMask">ShuffleMask</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#262i" title='i' data-ref="262i" data-ref-filename="262i">i</a>]</a> &lt; (<em>int</em>)<a class="local col3 ref" href="#263e" title='e' data-ref="263e" data-ref-filename="263e">e</a>;</td></tr>
<tr><th id="1852">1852</th><td>    <a class="local col0 ref" href="#260CS" title='CS' data-ref="260CS" data-ref-filename="260CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE" data-ref-filename="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a>(<a class="local col4 ref" href="#264isSrc1" title='isSrc1' data-ref="264isSrc1" data-ref-filename="264isSrc1">isSrc1</a> ? <a class="local col5 ref" href="#255Src1Name" title='Src1Name' data-ref="255Src1Name" data-ref-filename="255Src1Name">Src1Name</a> : <a class="local col6 ref" href="#256Src2Name" title='Src2Name' data-ref="256Src2Name" data-ref-filename="256Src2Name">Src2Name</a>) <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'['</kbd>;</td></tr>
<tr><th id="1853">1853</th><td></td></tr>
<tr><th id="1854">1854</th><td>    <em>bool</em> <dfn class="local col5 decl" id="265IsFirst" title='IsFirst' data-type='bool' data-ref="265IsFirst" data-ref-filename="265IsFirst">IsFirst</dfn> = <b>true</b>;</td></tr>
<tr><th id="1855">1855</th><td>    <b>while</b> (<a class="local col2 ref" href="#262i" title='i' data-ref="262i" data-ref-filename="262i">i</a> != <a class="local col3 ref" href="#263e" title='e' data-ref="263e" data-ref-filename="263e">e</a> &amp;&amp; <a class="local col7 ref" href="#257ShuffleMask" title='ShuffleMask' data-ref="257ShuffleMask" data-ref-filename="257ShuffleMask">ShuffleMask</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#262i" title='i' data-ref="262i" data-ref-filename="262i">i</a>]</a> != <a class="enum" href="MCTargetDesc/X86ShuffleDecode.h.html#llvm::SM_SentinelZero" title='llvm::SM_SentinelZero' data-ref="llvm::SM_SentinelZero" data-ref-filename="llvm..SM_SentinelZero">SM_SentinelZero</a> &amp;&amp;</td></tr>
<tr><th id="1856">1856</th><td>           (<a class="local col7 ref" href="#257ShuffleMask" title='ShuffleMask' data-ref="257ShuffleMask" data-ref-filename="257ShuffleMask">ShuffleMask</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#262i" title='i' data-ref="262i" data-ref-filename="262i">i</a>]</a> &lt; (<em>int</em>)<a class="local col3 ref" href="#263e" title='e' data-ref="263e" data-ref-filename="263e">e</a>) == <a class="local col4 ref" href="#264isSrc1" title='isSrc1' data-ref="264isSrc1" data-ref-filename="264isSrc1">isSrc1</a>) {</td></tr>
<tr><th id="1857">1857</th><td>      <b>if</b> (!<a class="local col5 ref" href="#265IsFirst" title='IsFirst' data-ref="265IsFirst" data-ref-filename="265IsFirst">IsFirst</a>)</td></tr>
<tr><th id="1858">1858</th><td>        <a class="local col0 ref" href="#260CS" title='CS' data-ref="260CS" data-ref-filename="260CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>','</kbd>;</td></tr>
<tr><th id="1859">1859</th><td>      <b>else</b></td></tr>
<tr><th id="1860">1860</th><td>        <a class="local col5 ref" href="#265IsFirst" title='IsFirst' data-ref="265IsFirst" data-ref-filename="265IsFirst">IsFirst</a> = <b>false</b>;</td></tr>
<tr><th id="1861">1861</th><td>      <b>if</b> (<a class="local col7 ref" href="#257ShuffleMask" title='ShuffleMask' data-ref="257ShuffleMask" data-ref-filename="257ShuffleMask">ShuffleMask</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#262i" title='i' data-ref="262i" data-ref-filename="262i">i</a>]</a> == <a class="enum" href="MCTargetDesc/X86ShuffleDecode.h.html#llvm::SM_SentinelUndef" title='llvm::SM_SentinelUndef' data-ref="llvm::SM_SentinelUndef" data-ref-filename="llvm..SM_SentinelUndef">SM_SentinelUndef</a>)</td></tr>
<tr><th id="1862">1862</th><td>        <a class="local col0 ref" href="#260CS" title='CS' data-ref="260CS" data-ref-filename="260CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"u"</q>;</td></tr>
<tr><th id="1863">1863</th><td>      <b>else</b></td></tr>
<tr><th id="1864">1864</th><td>        <a class="local col0 ref" href="#260CS" title='CS' data-ref="260CS" data-ref-filename="260CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi" data-ref-filename="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col7 ref" href="#257ShuffleMask" title='ShuffleMask' data-ref="257ShuffleMask" data-ref-filename="257ShuffleMask">ShuffleMask</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#262i" title='i' data-ref="262i" data-ref-filename="262i">i</a>]</a> % (<em>int</em>)<a class="local col3 ref" href="#263e" title='e' data-ref="263e" data-ref-filename="263e">e</a>;</td></tr>
<tr><th id="1865">1865</th><td>      ++<a class="local col2 ref" href="#262i" title='i' data-ref="262i" data-ref-filename="262i">i</a>;</td></tr>
<tr><th id="1866">1866</th><td>    }</td></tr>
<tr><th id="1867">1867</th><td>    <a class="local col0 ref" href="#260CS" title='CS' data-ref="260CS" data-ref-filename="260CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>']'</kbd>;</td></tr>
<tr><th id="1868">1868</th><td>    --<a class="local col2 ref" href="#262i" title='i' data-ref="262i" data-ref-filename="262i">i</a>; <i>// For loop increments element #.</i></td></tr>
<tr><th id="1869">1869</th><td>  }</td></tr>
<tr><th id="1870">1870</th><td>  <a class="local col0 ref" href="#260CS" title='CS' data-ref="260CS" data-ref-filename="260CS">CS</a>.<a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream5flushEv" title='llvm::raw_ostream::flush' data-ref="_ZN4llvm11raw_ostream5flushEv" data-ref-filename="_ZN4llvm11raw_ostream5flushEv">flush</a>();</td></tr>
<tr><th id="1871">1871</th><td></td></tr>
<tr><th id="1872">1872</th><td>  <b>return</b> <a class="local col8 ref" href="#248Comment" title='Comment' data-ref="248Comment" data-ref-filename="248Comment">Comment</a>;</td></tr>
<tr><th id="1873">1873</th><td>}</td></tr>
<tr><th id="1874">1874</th><td></td></tr>
<tr><th id="1875">1875</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL13printConstantRKN4llvm5APIntERNS_11raw_ostreamE" title='printConstant' data-type='void printConstant(const llvm::APInt &amp; Val, llvm::raw_ostream &amp; CS)' data-ref="_ZL13printConstantRKN4llvm5APIntERNS_11raw_ostreamE" data-ref-filename="_ZL13printConstantRKN4llvm5APIntERNS_11raw_ostreamE">printConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> &amp;<dfn class="local col6 decl" id="266Val" title='Val' data-type='const llvm::APInt &amp;' data-ref="266Val" data-ref-filename="266Val">Val</dfn>, <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="267CS" title='CS' data-type='llvm::raw_ostream &amp;' data-ref="267CS" data-ref-filename="267CS">CS</dfn>) {</td></tr>
<tr><th id="1876">1876</th><td>  <b>if</b> (<a class="local col6 ref" href="#266Val" title='Val' data-ref="266Val" data-ref-filename="266Val">Val</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv" data-ref-filename="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() &lt;= <var>64</var>) {</td></tr>
<tr><th id="1877">1877</th><td>    <a class="local col7 ref" href="#267CS" title='CS' data-ref="267CS" data-ref-filename="267CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm" data-ref-filename="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col6 ref" href="#266Val" title='Val' data-ref="266Val" data-ref-filename="266Val">Val</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1878">1878</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1879">1879</th><td>    <i>// print multi-word constant as (w0,w1)</i></td></tr>
<tr><th id="1880">1880</th><td>    <a class="local col7 ref" href="#267CS" title='CS' data-ref="267CS" data-ref-filename="267CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"("</q>;</td></tr>
<tr><th id="1881">1881</th><td>    <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="268i" title='i' data-type='int' data-ref="268i" data-ref-filename="268i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="269N" title='N' data-type='int' data-ref="269N" data-ref-filename="269N">N</dfn> = <a class="local col6 ref" href="#266Val" title='Val' data-ref="266Val" data-ref-filename="266Val">Val</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getNumWordsEv" title='llvm::APInt::getNumWords' data-ref="_ZNK4llvm5APInt11getNumWordsEv" data-ref-filename="_ZNK4llvm5APInt11getNumWordsEv">getNumWords</a>(); <a class="local col8 ref" href="#268i" title='i' data-ref="268i" data-ref-filename="268i">i</a> &lt; <a class="local col9 ref" href="#269N" title='N' data-ref="269N" data-ref-filename="269N">N</a>; ++<a class="local col8 ref" href="#268i" title='i' data-ref="268i" data-ref-filename="268i">i</a>) {</td></tr>
<tr><th id="1882">1882</th><td>      <b>if</b> (<a class="local col8 ref" href="#268i" title='i' data-ref="268i" data-ref-filename="268i">i</a> &gt; <var>0</var>)</td></tr>
<tr><th id="1883">1883</th><td>        <a class="local col7 ref" href="#267CS" title='CS' data-ref="267CS" data-ref-filename="267CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q>;</td></tr>
<tr><th id="1884">1884</th><td>      <a class="local col7 ref" href="#267CS" title='CS' data-ref="267CS" data-ref-filename="267CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm" data-ref-filename="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col6 ref" href="#266Val" title='Val' data-ref="266Val" data-ref-filename="266Val">Val</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10getRawDataEv" title='llvm::APInt::getRawData' data-ref="_ZNK4llvm5APInt10getRawDataEv" data-ref-filename="_ZNK4llvm5APInt10getRawDataEv">getRawData</a>()[<a class="local col8 ref" href="#268i" title='i' data-ref="268i" data-ref-filename="268i">i</a>];</td></tr>
<tr><th id="1885">1885</th><td>    }</td></tr>
<tr><th id="1886">1886</th><td>    <a class="local col7 ref" href="#267CS" title='CS' data-ref="267CS" data-ref-filename="267CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")"</q>;</td></tr>
<tr><th id="1887">1887</th><td>  }</td></tr>
<tr><th id="1888">1888</th><td>}</td></tr>
<tr><th id="1889">1889</th><td></td></tr>
<tr><th id="1890">1890</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL13printConstantRKN4llvm7APFloatERNS_11raw_ostreamE" title='printConstant' data-type='void printConstant(const llvm::APFloat &amp; Flt, llvm::raw_ostream &amp; CS)' data-ref="_ZL13printConstantRKN4llvm7APFloatERNS_11raw_ostreamE" data-ref-filename="_ZL13printConstantRKN4llvm7APFloatERNS_11raw_ostreamE">printConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" data-ref-filename="llvm..APFloat">APFloat</a> &amp;<dfn class="local col0 decl" id="270Flt" title='Flt' data-type='const llvm::APFloat &amp;' data-ref="270Flt" data-ref-filename="270Flt">Flt</dfn>, <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="271CS" title='CS' data-type='llvm::raw_ostream &amp;' data-ref="271CS" data-ref-filename="271CS">CS</dfn>) {</td></tr>
<tr><th id="1891">1891</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallString.h.html#llvm::SmallString" title='llvm::SmallString' data-ref="llvm::SmallString" data-ref-filename="llvm..SmallString">SmallString</a>&lt;<var>32</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringC1Ev" title='llvm::SmallString::SmallString&lt;InternalLen&gt;' data-ref="_ZN4llvm11SmallStringC1Ev" data-ref-filename="_ZN4llvm11SmallStringC1Ev"></a><dfn class="local col2 decl" id="272Str" title='Str' data-type='SmallString&lt;32&gt;' data-ref="272Str" data-ref-filename="272Str">Str</dfn>;</td></tr>
<tr><th id="1892">1892</th><td>  <i>// Force scientific notation to distinquish from integers.</i></td></tr>
<tr><th id="1893">1893</th><td>  <a class="local col0 ref" href="#270Flt" title='Flt' data-ref="270Flt" data-ref-filename="270Flt">Flt</a>.<a class="ref fn" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat8toStringERNS_15SmallVectorImplIcEEjjb" title='llvm::APFloat::toString' data-ref="_ZNK4llvm7APFloat8toStringERNS_15SmallVectorImplIcEEjjb" data-ref-filename="_ZNK4llvm7APFloat8toStringERNS_15SmallVectorImplIcEEjjb">toString</a>(<span class='refarg'><a class="local col2 ref" href="#272Str" title='Str' data-ref="272Str" data-ref-filename="272Str">Str</a></span>, <var>0</var>, <var>0</var>);</td></tr>
<tr><th id="1894">1894</th><td>  <a class="local col1 ref" href="#271CS" title='CS' data-ref="271CS" data-ref-filename="271CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNS_15SmallVectorImplIcEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNS_15SmallVectorImplIcEE" data-ref-filename="_ZN4llvm11raw_ostreamlsERKNS_15SmallVectorImplIcEE">&lt;&lt;</a> <a class="local col2 ref" href="#272Str" title='Str' data-ref="272Str" data-ref-filename="272Str">Str</a>;</td></tr>
<tr><th id="1895">1895</th><td>}</td></tr>
<tr><th id="1896">1896</th><td></td></tr>
<tr><th id="1897">1897</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL13printConstantPKN4llvm8ConstantERNS_11raw_ostreamE" title='printConstant' data-type='void printConstant(const llvm::Constant * COp, llvm::raw_ostream &amp; CS)' data-ref="_ZL13printConstantPKN4llvm8ConstantERNS_11raw_ostreamE" data-ref-filename="_ZL13printConstantPKN4llvm8ConstantERNS_11raw_ostreamE">printConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a> *<dfn class="local col3 decl" id="273COp" title='COp' data-type='const llvm::Constant *' data-ref="273COp" data-ref-filename="273COp">COp</dfn>, <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col4 decl" id="274CS" title='CS' data-type='llvm::raw_ostream &amp;' data-ref="274CS" data-ref-filename="274CS">CS</dfn>) {</td></tr>
<tr><th id="1898">1898</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue" data-ref-filename="llvm..UndefValue">UndefValue</a>&gt;(<a class="local col3 ref" href="#273COp" title='COp' data-ref="273COp" data-ref-filename="273COp">COp</a>)) {</td></tr>
<tr><th id="1899">1899</th><td>    <a class="local col4 ref" href="#274CS" title='CS' data-ref="274CS" data-ref-filename="274CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"u"</q>;</td></tr>
<tr><th id="1900">1900</th><td>  } <b>else</b> <b>if</b> (<em>auto</em> *<dfn class="local col5 decl" id="275CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="275CI" data-ref-filename="275CI"><a class="local col5 ref" href="#275CI" title='CI' data-ref="275CI" data-ref-filename="275CI">CI</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col3 ref" href="#273COp" title='COp' data-ref="273COp" data-ref-filename="273COp">COp</a>)) {</td></tr>
<tr><th id="1901">1901</th><td>    <a class="tu ref fn" href="#_ZL13printConstantRKN4llvm5APIntERNS_11raw_ostreamE" title='printConstant' data-use='c' data-ref="_ZL13printConstantRKN4llvm5APIntERNS_11raw_ostreamE" data-ref-filename="_ZL13printConstantRKN4llvm5APIntERNS_11raw_ostreamE">printConstant</a>(<a class="local col5 ref" href="#275CI" title='CI' data-ref="275CI" data-ref-filename="275CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>(), <span class='refarg'><a class="local col4 ref" href="#274CS" title='CS' data-ref="274CS" data-ref-filename="274CS">CS</a></span>);</td></tr>
<tr><th id="1902">1902</th><td>  } <b>else</b> <b>if</b> (<em>auto</em> *<dfn class="local col6 decl" id="276CF" title='CF' data-type='const llvm::ConstantFP *' data-ref="276CF" data-ref-filename="276CF"><a class="local col6 ref" href="#276CF" title='CF' data-ref="276CF" data-ref-filename="276CF">CF</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" data-ref-filename="llvm..ConstantFP">ConstantFP</a>&gt;(<a class="local col3 ref" href="#273COp" title='COp' data-ref="273COp" data-ref-filename="273COp">COp</a>)) {</td></tr>
<tr><th id="1903">1903</th><td>    <a class="tu ref fn" href="#_ZL13printConstantRKN4llvm7APFloatERNS_11raw_ostreamE" title='printConstant' data-use='c' data-ref="_ZL13printConstantRKN4llvm7APFloatERNS_11raw_ostreamE" data-ref-filename="_ZL13printConstantRKN4llvm7APFloatERNS_11raw_ostreamE">printConstant</a>(<a class="local col6 ref" href="#276CF" title='CF' data-ref="276CF" data-ref-filename="276CF">CF</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP11getValueAPFEv" title='llvm::ConstantFP::getValueAPF' data-ref="_ZNK4llvm10ConstantFP11getValueAPFEv" data-ref-filename="_ZNK4llvm10ConstantFP11getValueAPFEv">getValueAPF</a>(), <span class='refarg'><a class="local col4 ref" href="#274CS" title='CS' data-ref="274CS" data-ref-filename="274CS">CS</a></span>);</td></tr>
<tr><th id="1904">1904</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1905">1905</th><td>    <a class="local col4 ref" href="#274CS" title='CS' data-ref="274CS" data-ref-filename="274CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"?"</q>;</td></tr>
<tr><th id="1906">1906</th><td>  }</td></tr>
<tr><th id="1907">1907</th><td>}</td></tr>
<tr><th id="1908">1908</th><td></td></tr>
<tr><th id="1909">1909</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter" data-ref-filename="llvm..X86AsmPrinter">X86AsmPrinter</a>::<dfn class="decl def fn" id="_ZN4llvm13X86AsmPrinter18EmitSEHInstructionEPKNS_12MachineInstrE" title='llvm::X86AsmPrinter::EmitSEHInstruction' data-ref="_ZN4llvm13X86AsmPrinter18EmitSEHInstructionEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm13X86AsmPrinter18EmitSEHInstructionEPKNS_12MachineInstrE">EmitSEHInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="277MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="277MI" data-ref-filename="277MI">MI</dfn>) {</td></tr>
<tr><th id="1910">1910</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MF-&gt;hasWinCFI() &amp;&amp; <q>"SEH_ instruction in function without WinCFI?"</q>);</td></tr>
<tr><th id="1911">1911</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(getSubtarget().isOSWindows() &amp;&amp; <q>"SEH_ instruction Windows only"</q>);</td></tr>
<tr><th id="1912">1912</th><td></td></tr>
<tr><th id="1913">1913</th><td>  <i>// Use the .cv_fpo directives if we're emitting CodeView on 32-bit x86.</i></td></tr>
<tr><th id="1914">1914</th><td>  <b>if</b> (<a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::EmitFPOData" title='llvm::X86AsmPrinter::EmitFPOData' data-ref="llvm::X86AsmPrinter::EmitFPOData" data-ref-filename="llvm..X86AsmPrinter..EmitFPOData">EmitFPOData</a>) {</td></tr>
<tr><th id="1915">1915</th><td>    <a class="type" href="MCTargetDesc/X86TargetStreamer.h.html#llvm::X86TargetStreamer" title='llvm::X86TargetStreamer' data-ref="llvm::X86TargetStreamer" data-ref-filename="llvm..X86TargetStreamer">X86TargetStreamer</a> *<dfn class="local col8 decl" id="278XTS" title='XTS' data-type='llvm::X86TargetStreamer *' data-ref="278XTS" data-ref-filename="278XTS">XTS</dfn> =</td></tr>
<tr><th id="1916">1916</th><td>        <b>static_cast</b>&lt;<a class="type" href="MCTargetDesc/X86TargetStreamer.h.html#llvm::X86TargetStreamer" title='llvm::X86TargetStreamer' data-ref="llvm::X86TargetStreamer" data-ref-filename="llvm..X86TargetStreamer">X86TargetStreamer</a> *&gt;(<a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer17getTargetStreamerEv" title='llvm::MCStreamer::getTargetStreamer' data-ref="_ZN4llvm10MCStreamer17getTargetStreamerEv" data-ref-filename="_ZN4llvm10MCStreamer17getTargetStreamerEv">getTargetStreamer</a>());</td></tr>
<tr><th id="1917">1917</th><td>    <b>switch</b> (<a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI" data-ref-filename="277MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1918">1918</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_PushReg" title='llvm::X86::SEH_PushReg' data-ref="llvm::X86::SEH_PushReg" data-ref-filename="llvm..X86..SEH_PushReg">SEH_PushReg</a>:</td></tr>
<tr><th id="1919">1919</th><td>      <a class="local col8 ref" href="#278XTS" title='XTS' data-ref="278XTS" data-ref-filename="278XTS">XTS</a>-&gt;<a class="virtual ref fn" href="MCTargetDesc/X86TargetStreamer.h.html#_ZN4llvm17X86TargetStreamer14emitFPOPushRegEjNS_5SMLocE" title='llvm::X86TargetStreamer::emitFPOPushReg' data-ref="_ZN4llvm17X86TargetStreamer14emitFPOPushRegEjNS_5SMLocE" data-ref-filename="_ZN4llvm17X86TargetStreamer14emitFPOPushRegEjNS_5SMLocE">emitFPOPushReg</a>(<a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI" data-ref-filename="277MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1920">1920</th><td>      <b>break</b>;</td></tr>
<tr><th id="1921">1921</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_StackAlloc" title='llvm::X86::SEH_StackAlloc' data-ref="llvm::X86::SEH_StackAlloc" data-ref-filename="llvm..X86..SEH_StackAlloc">SEH_StackAlloc</a>:</td></tr>
<tr><th id="1922">1922</th><td>      <a class="local col8 ref" href="#278XTS" title='XTS' data-ref="278XTS" data-ref-filename="278XTS">XTS</a>-&gt;<a class="virtual ref fn" href="MCTargetDesc/X86TargetStreamer.h.html#_ZN4llvm17X86TargetStreamer17emitFPOStackAllocEjNS_5SMLocE" title='llvm::X86TargetStreamer::emitFPOStackAlloc' data-ref="_ZN4llvm17X86TargetStreamer17emitFPOStackAllocEjNS_5SMLocE" data-ref-filename="_ZN4llvm17X86TargetStreamer17emitFPOStackAllocEjNS_5SMLocE">emitFPOStackAlloc</a>(<a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI" data-ref-filename="277MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1923">1923</th><td>      <b>break</b>;</td></tr>
<tr><th id="1924">1924</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_StackAlign" title='llvm::X86::SEH_StackAlign' data-ref="llvm::X86::SEH_StackAlign" data-ref-filename="llvm..X86..SEH_StackAlign">SEH_StackAlign</a>:</td></tr>
<tr><th id="1925">1925</th><td>      <a class="local col8 ref" href="#278XTS" title='XTS' data-ref="278XTS" data-ref-filename="278XTS">XTS</a>-&gt;<a class="virtual ref fn" href="MCTargetDesc/X86TargetStreamer.h.html#_ZN4llvm17X86TargetStreamer17emitFPOStackAlignEjNS_5SMLocE" title='llvm::X86TargetStreamer::emitFPOStackAlign' data-ref="_ZN4llvm17X86TargetStreamer17emitFPOStackAlignEjNS_5SMLocE" data-ref-filename="_ZN4llvm17X86TargetStreamer17emitFPOStackAlignEjNS_5SMLocE">emitFPOStackAlign</a>(<a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI" data-ref-filename="277MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1926">1926</th><td>      <b>break</b>;</td></tr>
<tr><th id="1927">1927</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_SetFrame" title='llvm::X86::SEH_SetFrame' data-ref="llvm::X86::SEH_SetFrame" data-ref-filename="llvm..X86..SEH_SetFrame">SEH_SetFrame</a>:</td></tr>
<tr><th id="1928">1928</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI-&gt;getOperand(<var>1</var>).getImm() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1929">1929</th><td>             <q>".cv_fpo_setframe takes no offset"</q>);</td></tr>
<tr><th id="1930">1930</th><td>      <a class="local col8 ref" href="#278XTS" title='XTS' data-ref="278XTS" data-ref-filename="278XTS">XTS</a>-&gt;<a class="virtual ref fn" href="MCTargetDesc/X86TargetStreamer.h.html#_ZN4llvm17X86TargetStreamer15emitFPOSetFrameEjNS_5SMLocE" title='llvm::X86TargetStreamer::emitFPOSetFrame' data-ref="_ZN4llvm17X86TargetStreamer15emitFPOSetFrameEjNS_5SMLocE" data-ref-filename="_ZN4llvm17X86TargetStreamer15emitFPOSetFrameEjNS_5SMLocE">emitFPOSetFrame</a>(<a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI" data-ref-filename="277MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1931">1931</th><td>      <b>break</b>;</td></tr>
<tr><th id="1932">1932</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_EndPrologue" title='llvm::X86::SEH_EndPrologue' data-ref="llvm::X86::SEH_EndPrologue" data-ref-filename="llvm..X86..SEH_EndPrologue">SEH_EndPrologue</a>:</td></tr>
<tr><th id="1933">1933</th><td>      <a class="local col8 ref" href="#278XTS" title='XTS' data-ref="278XTS" data-ref-filename="278XTS">XTS</a>-&gt;<a class="virtual ref fn" href="MCTargetDesc/X86TargetStreamer.h.html#_ZN4llvm17X86TargetStreamer18emitFPOEndPrologueENS_5SMLocE" title='llvm::X86TargetStreamer::emitFPOEndPrologue' data-ref="_ZN4llvm17X86TargetStreamer18emitFPOEndPrologueENS_5SMLocE" data-ref-filename="_ZN4llvm17X86TargetStreamer18emitFPOEndPrologueENS_5SMLocE">emitFPOEndPrologue</a>();</td></tr>
<tr><th id="1934">1934</th><td>      <b>break</b>;</td></tr>
<tr><th id="1935">1935</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_SaveReg" title='llvm::X86::SEH_SaveReg' data-ref="llvm::X86::SEH_SaveReg" data-ref-filename="llvm..X86..SEH_SaveReg">SEH_SaveReg</a>:</td></tr>
<tr><th id="1936">1936</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_SaveXMM" title='llvm::X86::SEH_SaveXMM' data-ref="llvm::X86::SEH_SaveXMM" data-ref-filename="llvm..X86..SEH_SaveXMM">SEH_SaveXMM</a>:</td></tr>
<tr><th id="1937">1937</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_PushFrame" title='llvm::X86::SEH_PushFrame' data-ref="llvm::X86::SEH_PushFrame" data-ref-filename="llvm..X86..SEH_PushFrame">SEH_PushFrame</a>:</td></tr>
<tr><th id="1938">1938</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"SEH_ directive incompatible with FPO"</q>);</td></tr>
<tr><th id="1939">1939</th><td>      <b>break</b>;</td></tr>
<tr><th id="1940">1940</th><td>    <b>default</b>:</td></tr>
<tr><th id="1941">1941</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"expected SEH_ instruction"</q>);</td></tr>
<tr><th id="1942">1942</th><td>    }</td></tr>
<tr><th id="1943">1943</th><td>    <b>return</b>;</td></tr>
<tr><th id="1944">1944</th><td>  }</td></tr>
<tr><th id="1945">1945</th><td></td></tr>
<tr><th id="1946">1946</th><td>  <i>// Otherwise, use the .seh_ directives for all other Windows platforms.</i></td></tr>
<tr><th id="1947">1947</th><td>  <b>switch</b> (<a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI" data-ref-filename="277MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1948">1948</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_PushReg" title='llvm::X86::SEH_PushReg' data-ref="llvm::X86::SEH_PushReg" data-ref-filename="llvm..X86..SEH_PushReg">SEH_PushReg</a>:</td></tr>
<tr><th id="1949">1949</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer17EmitWinCFIPushRegENS_10MCRegisterENS_5SMLocE" title='llvm::MCStreamer::EmitWinCFIPushReg' data-ref="_ZN4llvm10MCStreamer17EmitWinCFIPushRegENS_10MCRegisterENS_5SMLocE" data-ref-filename="_ZN4llvm10MCStreamer17EmitWinCFIPushRegENS_10MCRegisterENS_5SMLocE">EmitWinCFIPushReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI" data-ref-filename="277MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1950">1950</th><td>    <b>break</b>;</td></tr>
<tr><th id="1951">1951</th><td></td></tr>
<tr><th id="1952">1952</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_SaveReg" title='llvm::X86::SEH_SaveReg' data-ref="llvm::X86::SEH_SaveReg" data-ref-filename="llvm..X86..SEH_SaveReg">SEH_SaveReg</a>:</td></tr>
<tr><th id="1953">1953</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer17EmitWinCFISaveRegENS_10MCRegisterEjNS_5SMLocE" title='llvm::MCStreamer::EmitWinCFISaveReg' data-ref="_ZN4llvm10MCStreamer17EmitWinCFISaveRegENS_10MCRegisterEjNS_5SMLocE" data-ref-filename="_ZN4llvm10MCStreamer17EmitWinCFISaveRegENS_10MCRegisterEjNS_5SMLocE">EmitWinCFISaveReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI" data-ref-filename="277MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="1954">1954</th><td>                                   <a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI" data-ref-filename="277MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1955">1955</th><td>    <b>break</b>;</td></tr>
<tr><th id="1956">1956</th><td></td></tr>
<tr><th id="1957">1957</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_SaveXMM" title='llvm::X86::SEH_SaveXMM' data-ref="llvm::X86::SEH_SaveXMM" data-ref-filename="llvm..X86..SEH_SaveXMM">SEH_SaveXMM</a>:</td></tr>
<tr><th id="1958">1958</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer17EmitWinCFISaveXMMENS_10MCRegisterEjNS_5SMLocE" title='llvm::MCStreamer::EmitWinCFISaveXMM' data-ref="_ZN4llvm10MCStreamer17EmitWinCFISaveXMMENS_10MCRegisterEjNS_5SMLocE" data-ref-filename="_ZN4llvm10MCStreamer17EmitWinCFISaveXMMENS_10MCRegisterEjNS_5SMLocE">EmitWinCFISaveXMM</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI" data-ref-filename="277MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="1959">1959</th><td>                                   <a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI" data-ref-filename="277MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1960">1960</th><td>    <b>break</b>;</td></tr>
<tr><th id="1961">1961</th><td></td></tr>
<tr><th id="1962">1962</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_StackAlloc" title='llvm::X86::SEH_StackAlloc' data-ref="llvm::X86::SEH_StackAlloc" data-ref-filename="llvm..X86..SEH_StackAlloc">SEH_StackAlloc</a>:</td></tr>
<tr><th id="1963">1963</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer20EmitWinCFIAllocStackEjNS_5SMLocE" title='llvm::MCStreamer::EmitWinCFIAllocStack' data-ref="_ZN4llvm10MCStreamer20EmitWinCFIAllocStackEjNS_5SMLocE" data-ref-filename="_ZN4llvm10MCStreamer20EmitWinCFIAllocStackEjNS_5SMLocE">EmitWinCFIAllocStack</a>(<a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI" data-ref-filename="277MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1964">1964</th><td>    <b>break</b>;</td></tr>
<tr><th id="1965">1965</th><td></td></tr>
<tr><th id="1966">1966</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_SetFrame" title='llvm::X86::SEH_SetFrame' data-ref="llvm::X86::SEH_SetFrame" data-ref-filename="llvm..X86..SEH_SetFrame">SEH_SetFrame</a>:</td></tr>
<tr><th id="1967">1967</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer18EmitWinCFISetFrameENS_10MCRegisterEjNS_5SMLocE" title='llvm::MCStreamer::EmitWinCFISetFrame' data-ref="_ZN4llvm10MCStreamer18EmitWinCFISetFrameENS_10MCRegisterEjNS_5SMLocE" data-ref-filename="_ZN4llvm10MCStreamer18EmitWinCFISetFrameENS_10MCRegisterEjNS_5SMLocE">EmitWinCFISetFrame</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI" data-ref-filename="277MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="1968">1968</th><td>                                    <a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI" data-ref-filename="277MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1969">1969</th><td>    <b>break</b>;</td></tr>
<tr><th id="1970">1970</th><td></td></tr>
<tr><th id="1971">1971</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_PushFrame" title='llvm::X86::SEH_PushFrame' data-ref="llvm::X86::SEH_PushFrame" data-ref-filename="llvm..X86..SEH_PushFrame">SEH_PushFrame</a>:</td></tr>
<tr><th id="1972">1972</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer19EmitWinCFIPushFrameEbNS_5SMLocE" title='llvm::MCStreamer::EmitWinCFIPushFrame' data-ref="_ZN4llvm10MCStreamer19EmitWinCFIPushFrameEbNS_5SMLocE" data-ref-filename="_ZN4llvm10MCStreamer19EmitWinCFIPushFrameEbNS_5SMLocE">EmitWinCFIPushFrame</a>(<a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI" data-ref-filename="277MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1973">1973</th><td>    <b>break</b>;</td></tr>
<tr><th id="1974">1974</th><td></td></tr>
<tr><th id="1975">1975</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_EndPrologue" title='llvm::X86::SEH_EndPrologue' data-ref="llvm::X86::SEH_EndPrologue" data-ref-filename="llvm..X86..SEH_EndPrologue">SEH_EndPrologue</a>:</td></tr>
<tr><th id="1976">1976</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer19EmitWinCFIEndPrologENS_5SMLocE" title='llvm::MCStreamer::EmitWinCFIEndProlog' data-ref="_ZN4llvm10MCStreamer19EmitWinCFIEndPrologENS_5SMLocE" data-ref-filename="_ZN4llvm10MCStreamer19EmitWinCFIEndPrologENS_5SMLocE">EmitWinCFIEndProlog</a>();</td></tr>
<tr><th id="1977">1977</th><td>    <b>break</b>;</td></tr>
<tr><th id="1978">1978</th><td></td></tr>
<tr><th id="1979">1979</th><td>  <b>default</b>:</td></tr>
<tr><th id="1980">1980</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"expected SEH_ instruction"</q>);</td></tr>
<tr><th id="1981">1981</th><td>  }</td></tr>
<tr><th id="1982">1982</th><td>}</td></tr>
<tr><th id="1983">1983</th><td></td></tr>
<tr><th id="1984">1984</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL16getRegisterWidthRKN4llvm13MCOperandInfoE" title='getRegisterWidth' data-type='unsigned int getRegisterWidth(const llvm::MCOperandInfo &amp; Info)' data-ref="_ZL16getRegisterWidthRKN4llvm13MCOperandInfoE" data-ref-filename="_ZL16getRegisterWidthRKN4llvm13MCOperandInfoE">getRegisterWidth</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo" data-ref-filename="llvm..MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col9 decl" id="279Info" title='Info' data-type='const llvm::MCOperandInfo &amp;' data-ref="279Info" data-ref-filename="279Info">Info</dfn>) {</td></tr>
<tr><th id="1985">1985</th><td>  <b>if</b> (<a class="local col9 ref" href="#279Info" title='Info' data-ref="279Info" data-ref-filename="279Info">Info</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR128RegClassID" title='llvm::X86::VR128RegClassID' data-ref="llvm::X86::VR128RegClassID" data-ref-filename="llvm..X86..VR128RegClassID">VR128RegClassID</a> ||</td></tr>
<tr><th id="1986">1986</th><td>      <a class="local col9 ref" href="#279Info" title='Info' data-ref="279Info" data-ref-filename="279Info">Info</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR128XRegClassID" title='llvm::X86::VR128XRegClassID' data-ref="llvm::X86::VR128XRegClassID" data-ref-filename="llvm..X86..VR128XRegClassID">VR128XRegClassID</a>)</td></tr>
<tr><th id="1987">1987</th><td>    <b>return</b> <var>128</var>;</td></tr>
<tr><th id="1988">1988</th><td>  <b>if</b> (<a class="local col9 ref" href="#279Info" title='Info' data-ref="279Info" data-ref-filename="279Info">Info</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR256RegClassID" title='llvm::X86::VR256RegClassID' data-ref="llvm::X86::VR256RegClassID" data-ref-filename="llvm..X86..VR256RegClassID">VR256RegClassID</a> ||</td></tr>
<tr><th id="1989">1989</th><td>      <a class="local col9 ref" href="#279Info" title='Info' data-ref="279Info" data-ref-filename="279Info">Info</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR256XRegClassID" title='llvm::X86::VR256XRegClassID' data-ref="llvm::X86::VR256XRegClassID" data-ref-filename="llvm..X86..VR256XRegClassID">VR256XRegClassID</a>)</td></tr>
<tr><th id="1990">1990</th><td>    <b>return</b> <var>256</var>;</td></tr>
<tr><th id="1991">1991</th><td>  <b>if</b> (<a class="local col9 ref" href="#279Info" title='Info' data-ref="279Info" data-ref-filename="279Info">Info</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR512RegClassID" title='llvm::X86::VR512RegClassID' data-ref="llvm::X86::VR512RegClassID" data-ref-filename="llvm..X86..VR512RegClassID">VR512RegClassID</a>)</td></tr>
<tr><th id="1992">1992</th><td>    <b>return</b> <var>512</var>;</td></tr>
<tr><th id="1993">1993</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown register class!"</q>);</td></tr>
<tr><th id="1994">1994</th><td>}</td></tr>
<tr><th id="1995">1995</th><td></td></tr>
<tr><th id="1996">1996</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL19addConstantCommentsPKN4llvm12MachineInstrERNS_10MCStreamerE" title='addConstantComments' data-type='void addConstantComments(const llvm::MachineInstr * MI, llvm::MCStreamer &amp; OutStreamer)' data-ref="_ZL19addConstantCommentsPKN4llvm12MachineInstrERNS_10MCStreamerE" data-ref-filename="_ZL19addConstantCommentsPKN4llvm12MachineInstrERNS_10MCStreamerE">addConstantComments</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="280MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="280MI" data-ref-filename="280MI">MI</dfn>,</td></tr>
<tr><th id="1997">1997</th><td>                                <a class="type" href="../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer" data-ref-filename="llvm..MCStreamer">MCStreamer</a> &amp;<dfn class="local col1 decl" id="281OutStreamer" title='OutStreamer' data-type='llvm::MCStreamer &amp;' data-ref="281OutStreamer" data-ref-filename="281OutStreamer">OutStreamer</dfn>) {</td></tr>
<tr><th id="1998">1998</th><td>  <b>switch</b> (<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1999">1999</th><td>  <i>// Lower PSHUFB and VPERMILP normally but add a comment if we can find</i></td></tr>
<tr><th id="2000">2000</th><td><i>  // a constant shuffle mask. We won't be able to do this at the MC layer</i></td></tr>
<tr><th id="2001">2001</th><td><i>  // because the mask isn't an immediate.</i></td></tr>
<tr><th id="2002">2002</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PSHUFBrm" title='llvm::X86::PSHUFBrm' data-ref="llvm::X86::PSHUFBrm" data-ref-filename="llvm..X86..PSHUFBrm">PSHUFBrm</a>:</td></tr>
<tr><th id="2003">2003</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSHUFBrm" title='llvm::X86::VPSHUFBrm' data-ref="llvm::X86::VPSHUFBrm" data-ref-filename="llvm..X86..VPSHUFBrm">VPSHUFBrm</a>:</td></tr>
<tr><th id="2004">2004</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSHUFBYrm" title='llvm::X86::VPSHUFBYrm' data-ref="llvm::X86::VPSHUFBYrm" data-ref-filename="llvm..X86..VPSHUFBYrm">VPSHUFBYrm</a>:</td></tr>
<tr><th id="2005">2005</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSHUFBZ128rm" title='llvm::X86::VPSHUFBZ128rm' data-ref="llvm::X86::VPSHUFBZ128rm" data-ref-filename="llvm..X86..VPSHUFBZ128rm">VPSHUFBZ128rm</a>:</td></tr>
<tr><th id="2006">2006</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSHUFBZ128rmk" title='llvm::X86::VPSHUFBZ128rmk' data-ref="llvm::X86::VPSHUFBZ128rmk" data-ref-filename="llvm..X86..VPSHUFBZ128rmk">VPSHUFBZ128rmk</a>:</td></tr>
<tr><th id="2007">2007</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSHUFBZ128rmkz" title='llvm::X86::VPSHUFBZ128rmkz' data-ref="llvm::X86::VPSHUFBZ128rmkz" data-ref-filename="llvm..X86..VPSHUFBZ128rmkz">VPSHUFBZ128rmkz</a>:</td></tr>
<tr><th id="2008">2008</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSHUFBZ256rm" title='llvm::X86::VPSHUFBZ256rm' data-ref="llvm::X86::VPSHUFBZ256rm" data-ref-filename="llvm..X86..VPSHUFBZ256rm">VPSHUFBZ256rm</a>:</td></tr>
<tr><th id="2009">2009</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSHUFBZ256rmk" title='llvm::X86::VPSHUFBZ256rmk' data-ref="llvm::X86::VPSHUFBZ256rmk" data-ref-filename="llvm..X86..VPSHUFBZ256rmk">VPSHUFBZ256rmk</a>:</td></tr>
<tr><th id="2010">2010</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSHUFBZ256rmkz" title='llvm::X86::VPSHUFBZ256rmkz' data-ref="llvm::X86::VPSHUFBZ256rmkz" data-ref-filename="llvm..X86..VPSHUFBZ256rmkz">VPSHUFBZ256rmkz</a>:</td></tr>
<tr><th id="2011">2011</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSHUFBZrm" title='llvm::X86::VPSHUFBZrm' data-ref="llvm::X86::VPSHUFBZrm" data-ref-filename="llvm..X86..VPSHUFBZrm">VPSHUFBZrm</a>:</td></tr>
<tr><th id="2012">2012</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSHUFBZrmk" title='llvm::X86::VPSHUFBZrmk' data-ref="llvm::X86::VPSHUFBZrmk" data-ref-filename="llvm..X86..VPSHUFBZrmk">VPSHUFBZrmk</a>:</td></tr>
<tr><th id="2013">2013</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSHUFBZrmkz" title='llvm::X86::VPSHUFBZrmkz' data-ref="llvm::X86::VPSHUFBZrmkz" data-ref-filename="llvm..X86..VPSHUFBZrmkz">VPSHUFBZrmkz</a>: {</td></tr>
<tr><th id="2014">2014</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="282SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="282SrcIdx" data-ref-filename="282SrcIdx">SrcIdx</dfn> = <var>1</var>;</td></tr>
<tr><th id="2015">2015</th><td>    <b>if</b> (<span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II9isKMaskedEm" title='llvm::X86II::isKMasked' data-ref="_ZN4llvm5X86II9isKMaskedEm" data-ref-filename="_ZN4llvm5X86II9isKMaskedEm">isKMasked</a>(<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>)) {</td></tr>
<tr><th id="2016">2016</th><td>      <i>// Skip mask operand.</i></td></tr>
<tr><th id="2017">2017</th><td>      ++<a class="local col2 ref" href="#282SrcIdx" title='SrcIdx' data-ref="282SrcIdx" data-ref-filename="282SrcIdx">SrcIdx</a>;</td></tr>
<tr><th id="2018">2018</th><td>      <b>if</b> (<span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II14isKMergeMaskedEm" title='llvm::X86II::isKMergeMasked' data-ref="_ZN4llvm5X86II14isKMergeMaskedEm" data-ref-filename="_ZN4llvm5X86II14isKMergeMaskedEm">isKMergeMasked</a>(<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>)) {</td></tr>
<tr><th id="2019">2019</th><td>        <i>// Skip passthru operand.</i></td></tr>
<tr><th id="2020">2020</th><td>        ++<a class="local col2 ref" href="#282SrcIdx" title='SrcIdx' data-ref="282SrcIdx" data-ref-filename="282SrcIdx">SrcIdx</a>;</td></tr>
<tr><th id="2021">2021</th><td>      }</td></tr>
<tr><th id="2022">2022</th><td>    }</td></tr>
<tr><th id="2023">2023</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="283MaskIdx" title='MaskIdx' data-type='unsigned int' data-ref="283MaskIdx" data-ref-filename="283MaskIdx">MaskIdx</dfn> = <a class="local col2 ref" href="#282SrcIdx" title='SrcIdx' data-ref="282SrcIdx" data-ref-filename="282SrcIdx">SrcIdx</a> + <var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp" data-ref-filename="llvm..X86..AddrDisp">AddrDisp</a>;</td></tr>
<tr><th id="2024">2024</th><td></td></tr>
<tr><th id="2025">2025</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI-&gt;getNumOperands() &gt;= (SrcIdx + <var>1</var> + X86::AddrNumOperands) &amp;&amp;</td></tr>
<tr><th id="2026">2026</th><td>           <q>"Unexpected number of operands!"</q>);</td></tr>
<tr><th id="2027">2027</th><td></td></tr>
<tr><th id="2028">2028</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="284MaskOp" title='MaskOp' data-type='const llvm::MachineOperand &amp;' data-ref="284MaskOp" data-ref-filename="284MaskOp">MaskOp</dfn> = <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#283MaskIdx" title='MaskIdx' data-ref="283MaskIdx" data-ref-filename="283MaskIdx">MaskIdx</a>);</td></tr>
<tr><th id="2029">2029</th><td>    <b>if</b> (<em>auto</em> *<dfn class="local col5 decl" id="285C" title='C' data-type='const llvm::Constant *' data-ref="285C" data-ref-filename="285C"><a class="local col5 ref" href="#285C" title='C' data-ref="285C" data-ref-filename="285C">C</a></dfn> = <a class="tu ref fn" href="#_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE" title='getConstantFromPool' data-use='c' data-ref="_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE" data-ref-filename="_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE">getConstantFromPool</a>(*<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>, <a class="local col4 ref" href="#284MaskOp" title='MaskOp' data-ref="284MaskOp" data-ref-filename="284MaskOp">MaskOp</a>)) {</td></tr>
<tr><th id="2030">2030</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="286Width" title='Width' data-type='unsigned int' data-ref="286Width" data-ref-filename="286Width">Width</dfn> = <a class="tu ref fn" href="#_ZL16getRegisterWidthRKN4llvm13MCOperandInfoE" title='getRegisterWidth' data-use='c' data-ref="_ZL16getRegisterWidthRKN4llvm13MCOperandInfoE" data-ref-filename="_ZL16getRegisterWidthRKN4llvm13MCOperandInfoE">getRegisterWidth</a>(<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<var>0</var>]);</td></tr>
<tr><th id="2031">2031</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>int</em>, <var>64</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="287Mask" title='Mask' data-type='SmallVector&lt;int, 64&gt;' data-ref="287Mask" data-ref-filename="287Mask">Mask</dfn>;</td></tr>
<tr><th id="2032">2032</th><td>      <a class="ref fn" href="X86ShuffleDecodeConstantPool.h.html#_ZN4llvm16DecodePSHUFBMaskEPKNS_8ConstantEjRNS_15SmallVectorImplIiEE" title='llvm::DecodePSHUFBMask' data-ref="_ZN4llvm16DecodePSHUFBMaskEPKNS_8ConstantEjRNS_15SmallVectorImplIiEE" data-ref-filename="_ZN4llvm16DecodePSHUFBMaskEPKNS_8ConstantEjRNS_15SmallVectorImplIiEE">DecodePSHUFBMask</a>(<a class="local col5 ref" href="#285C" title='C' data-ref="285C" data-ref-filename="285C">C</a>, <a class="local col6 ref" href="#286Width" title='Width' data-ref="286Width" data-ref-filename="286Width">Width</a>, <span class='refarg'><a class="local col7 ref" href="#287Mask" title='Mask' data-ref="287Mask" data-ref-filename="287Mask">Mask</a></span>);</td></tr>
<tr><th id="2033">2033</th><td>      <b>if</b> (!<a class="local col7 ref" href="#287Mask" title='Mask' data-ref="287Mask" data-ref-filename="287Mask">Mask</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="2034">2034</th><td>        <a class="local col1 ref" href="#281OutStreamer" title='OutStreamer' data-ref="281OutStreamer" data-ref-filename="281OutStreamer">OutStreamer</a>.<a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="tu ref fn" href="#_ZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEE" title='getShuffleComment' data-use='c' data-ref="_ZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEE" data-ref-filename="_ZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEE">getShuffleComment</a>(<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>, <a class="local col2 ref" href="#282SrcIdx" title='SrcIdx' data-ref="282SrcIdx" data-ref-filename="282SrcIdx">SrcIdx</a>, <a class="local col2 ref" href="#282SrcIdx" title='SrcIdx' data-ref="282SrcIdx" data-ref-filename="282SrcIdx">SrcIdx</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col7 ref" href="#287Mask" title='Mask' data-ref="287Mask" data-ref-filename="287Mask">Mask</a>));</td></tr>
<tr><th id="2035">2035</th><td>    }</td></tr>
<tr><th id="2036">2036</th><td>    <b>break</b>;</td></tr>
<tr><th id="2037">2037</th><td>  }</td></tr>
<tr><th id="2038">2038</th><td></td></tr>
<tr><th id="2039">2039</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSrm" title='llvm::X86::VPERMILPSrm' data-ref="llvm::X86::VPERMILPSrm" data-ref-filename="llvm..X86..VPERMILPSrm">VPERMILPSrm</a>:</td></tr>
<tr><th id="2040">2040</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSYrm" title='llvm::X86::VPERMILPSYrm' data-ref="llvm::X86::VPERMILPSYrm" data-ref-filename="llvm..X86..VPERMILPSYrm">VPERMILPSYrm</a>:</td></tr>
<tr><th id="2041">2041</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZ128rm" title='llvm::X86::VPERMILPSZ128rm' data-ref="llvm::X86::VPERMILPSZ128rm" data-ref-filename="llvm..X86..VPERMILPSZ128rm">VPERMILPSZ128rm</a>:</td></tr>
<tr><th id="2042">2042</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZ128rmk" title='llvm::X86::VPERMILPSZ128rmk' data-ref="llvm::X86::VPERMILPSZ128rmk" data-ref-filename="llvm..X86..VPERMILPSZ128rmk">VPERMILPSZ128rmk</a>:</td></tr>
<tr><th id="2043">2043</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZ128rmkz" title='llvm::X86::VPERMILPSZ128rmkz' data-ref="llvm::X86::VPERMILPSZ128rmkz" data-ref-filename="llvm..X86..VPERMILPSZ128rmkz">VPERMILPSZ128rmkz</a>:</td></tr>
<tr><th id="2044">2044</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZ256rm" title='llvm::X86::VPERMILPSZ256rm' data-ref="llvm::X86::VPERMILPSZ256rm" data-ref-filename="llvm..X86..VPERMILPSZ256rm">VPERMILPSZ256rm</a>:</td></tr>
<tr><th id="2045">2045</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZ256rmk" title='llvm::X86::VPERMILPSZ256rmk' data-ref="llvm::X86::VPERMILPSZ256rmk" data-ref-filename="llvm..X86..VPERMILPSZ256rmk">VPERMILPSZ256rmk</a>:</td></tr>
<tr><th id="2046">2046</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZ256rmkz" title='llvm::X86::VPERMILPSZ256rmkz' data-ref="llvm::X86::VPERMILPSZ256rmkz" data-ref-filename="llvm..X86..VPERMILPSZ256rmkz">VPERMILPSZ256rmkz</a>:</td></tr>
<tr><th id="2047">2047</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZrm" title='llvm::X86::VPERMILPSZrm' data-ref="llvm::X86::VPERMILPSZrm" data-ref-filename="llvm..X86..VPERMILPSZrm">VPERMILPSZrm</a>:</td></tr>
<tr><th id="2048">2048</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZrmk" title='llvm::X86::VPERMILPSZrmk' data-ref="llvm::X86::VPERMILPSZrmk" data-ref-filename="llvm..X86..VPERMILPSZrmk">VPERMILPSZrmk</a>:</td></tr>
<tr><th id="2049">2049</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZrmkz" title='llvm::X86::VPERMILPSZrmkz' data-ref="llvm::X86::VPERMILPSZrmkz" data-ref-filename="llvm..X86..VPERMILPSZrmkz">VPERMILPSZrmkz</a>:</td></tr>
<tr><th id="2050">2050</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDrm" title='llvm::X86::VPERMILPDrm' data-ref="llvm::X86::VPERMILPDrm" data-ref-filename="llvm..X86..VPERMILPDrm">VPERMILPDrm</a>:</td></tr>
<tr><th id="2051">2051</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDYrm" title='llvm::X86::VPERMILPDYrm' data-ref="llvm::X86::VPERMILPDYrm" data-ref-filename="llvm..X86..VPERMILPDYrm">VPERMILPDYrm</a>:</td></tr>
<tr><th id="2052">2052</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDZ128rm" title='llvm::X86::VPERMILPDZ128rm' data-ref="llvm::X86::VPERMILPDZ128rm" data-ref-filename="llvm..X86..VPERMILPDZ128rm">VPERMILPDZ128rm</a>:</td></tr>
<tr><th id="2053">2053</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDZ128rmk" title='llvm::X86::VPERMILPDZ128rmk' data-ref="llvm::X86::VPERMILPDZ128rmk" data-ref-filename="llvm..X86..VPERMILPDZ128rmk">VPERMILPDZ128rmk</a>:</td></tr>
<tr><th id="2054">2054</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDZ128rmkz" title='llvm::X86::VPERMILPDZ128rmkz' data-ref="llvm::X86::VPERMILPDZ128rmkz" data-ref-filename="llvm..X86..VPERMILPDZ128rmkz">VPERMILPDZ128rmkz</a>:</td></tr>
<tr><th id="2055">2055</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDZ256rm" title='llvm::X86::VPERMILPDZ256rm' data-ref="llvm::X86::VPERMILPDZ256rm" data-ref-filename="llvm..X86..VPERMILPDZ256rm">VPERMILPDZ256rm</a>:</td></tr>
<tr><th id="2056">2056</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDZ256rmk" title='llvm::X86::VPERMILPDZ256rmk' data-ref="llvm::X86::VPERMILPDZ256rmk" data-ref-filename="llvm..X86..VPERMILPDZ256rmk">VPERMILPDZ256rmk</a>:</td></tr>
<tr><th id="2057">2057</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDZ256rmkz" title='llvm::X86::VPERMILPDZ256rmkz' data-ref="llvm::X86::VPERMILPDZ256rmkz" data-ref-filename="llvm..X86..VPERMILPDZ256rmkz">VPERMILPDZ256rmkz</a>:</td></tr>
<tr><th id="2058">2058</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDZrm" title='llvm::X86::VPERMILPDZrm' data-ref="llvm::X86::VPERMILPDZrm" data-ref-filename="llvm..X86..VPERMILPDZrm">VPERMILPDZrm</a>:</td></tr>
<tr><th id="2059">2059</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDZrmk" title='llvm::X86::VPERMILPDZrmk' data-ref="llvm::X86::VPERMILPDZrmk" data-ref-filename="llvm..X86..VPERMILPDZrmk">VPERMILPDZrmk</a>:</td></tr>
<tr><th id="2060">2060</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDZrmkz" title='llvm::X86::VPERMILPDZrmkz' data-ref="llvm::X86::VPERMILPDZrmkz" data-ref-filename="llvm..X86..VPERMILPDZrmkz">VPERMILPDZrmkz</a>: {</td></tr>
<tr><th id="2061">2061</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="288ElSize" title='ElSize' data-type='unsigned int' data-ref="288ElSize" data-ref-filename="288ElSize">ElSize</dfn>;</td></tr>
<tr><th id="2062">2062</th><td>    <b>switch</b> (<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2063">2063</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid opcode"</q>);</td></tr>
<tr><th id="2064">2064</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSrm" title='llvm::X86::VPERMILPSrm' data-ref="llvm::X86::VPERMILPSrm" data-ref-filename="llvm..X86..VPERMILPSrm">VPERMILPSrm</a>:</td></tr>
<tr><th id="2065">2065</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSYrm" title='llvm::X86::VPERMILPSYrm' data-ref="llvm::X86::VPERMILPSYrm" data-ref-filename="llvm..X86..VPERMILPSYrm">VPERMILPSYrm</a>:</td></tr>
<tr><th id="2066">2066</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZ128rm" title='llvm::X86::VPERMILPSZ128rm' data-ref="llvm::X86::VPERMILPSZ128rm" data-ref-filename="llvm..X86..VPERMILPSZ128rm">VPERMILPSZ128rm</a>:</td></tr>
<tr><th id="2067">2067</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZ256rm" title='llvm::X86::VPERMILPSZ256rm' data-ref="llvm::X86::VPERMILPSZ256rm" data-ref-filename="llvm..X86..VPERMILPSZ256rm">VPERMILPSZ256rm</a>:</td></tr>
<tr><th id="2068">2068</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZrm" title='llvm::X86::VPERMILPSZrm' data-ref="llvm::X86::VPERMILPSZrm" data-ref-filename="llvm..X86..VPERMILPSZrm">VPERMILPSZrm</a>:</td></tr>
<tr><th id="2069">2069</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZ128rmkz" title='llvm::X86::VPERMILPSZ128rmkz' data-ref="llvm::X86::VPERMILPSZ128rmkz" data-ref-filename="llvm..X86..VPERMILPSZ128rmkz">VPERMILPSZ128rmkz</a>:</td></tr>
<tr><th id="2070">2070</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZ256rmkz" title='llvm::X86::VPERMILPSZ256rmkz' data-ref="llvm::X86::VPERMILPSZ256rmkz" data-ref-filename="llvm..X86..VPERMILPSZ256rmkz">VPERMILPSZ256rmkz</a>:</td></tr>
<tr><th id="2071">2071</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZrmkz" title='llvm::X86::VPERMILPSZrmkz' data-ref="llvm::X86::VPERMILPSZrmkz" data-ref-filename="llvm..X86..VPERMILPSZrmkz">VPERMILPSZrmkz</a>:</td></tr>
<tr><th id="2072">2072</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZ128rmk" title='llvm::X86::VPERMILPSZ128rmk' data-ref="llvm::X86::VPERMILPSZ128rmk" data-ref-filename="llvm..X86..VPERMILPSZ128rmk">VPERMILPSZ128rmk</a>:</td></tr>
<tr><th id="2073">2073</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZ256rmk" title='llvm::X86::VPERMILPSZ256rmk' data-ref="llvm::X86::VPERMILPSZ256rmk" data-ref-filename="llvm..X86..VPERMILPSZ256rmk">VPERMILPSZ256rmk</a>:</td></tr>
<tr><th id="2074">2074</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZrmk" title='llvm::X86::VPERMILPSZrmk' data-ref="llvm::X86::VPERMILPSZrmk" data-ref-filename="llvm..X86..VPERMILPSZrmk">VPERMILPSZrmk</a>:</td></tr>
<tr><th id="2075">2075</th><td>      <a class="local col8 ref" href="#288ElSize" title='ElSize' data-ref="288ElSize" data-ref-filename="288ElSize">ElSize</a> = <var>32</var>;</td></tr>
<tr><th id="2076">2076</th><td>      <b>break</b>;</td></tr>
<tr><th id="2077">2077</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDrm" title='llvm::X86::VPERMILPDrm' data-ref="llvm::X86::VPERMILPDrm" data-ref-filename="llvm..X86..VPERMILPDrm">VPERMILPDrm</a>:</td></tr>
<tr><th id="2078">2078</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDYrm" title='llvm::X86::VPERMILPDYrm' data-ref="llvm::X86::VPERMILPDYrm" data-ref-filename="llvm..X86..VPERMILPDYrm">VPERMILPDYrm</a>:</td></tr>
<tr><th id="2079">2079</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDZ128rm" title='llvm::X86::VPERMILPDZ128rm' data-ref="llvm::X86::VPERMILPDZ128rm" data-ref-filename="llvm..X86..VPERMILPDZ128rm">VPERMILPDZ128rm</a>:</td></tr>
<tr><th id="2080">2080</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDZ256rm" title='llvm::X86::VPERMILPDZ256rm' data-ref="llvm::X86::VPERMILPDZ256rm" data-ref-filename="llvm..X86..VPERMILPDZ256rm">VPERMILPDZ256rm</a>:</td></tr>
<tr><th id="2081">2081</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDZrm" title='llvm::X86::VPERMILPDZrm' data-ref="llvm::X86::VPERMILPDZrm" data-ref-filename="llvm..X86..VPERMILPDZrm">VPERMILPDZrm</a>:</td></tr>
<tr><th id="2082">2082</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDZ128rmkz" title='llvm::X86::VPERMILPDZ128rmkz' data-ref="llvm::X86::VPERMILPDZ128rmkz" data-ref-filename="llvm..X86..VPERMILPDZ128rmkz">VPERMILPDZ128rmkz</a>:</td></tr>
<tr><th id="2083">2083</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDZ256rmkz" title='llvm::X86::VPERMILPDZ256rmkz' data-ref="llvm::X86::VPERMILPDZ256rmkz" data-ref-filename="llvm..X86..VPERMILPDZ256rmkz">VPERMILPDZ256rmkz</a>:</td></tr>
<tr><th id="2084">2084</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDZrmkz" title='llvm::X86::VPERMILPDZrmkz' data-ref="llvm::X86::VPERMILPDZrmkz" data-ref-filename="llvm..X86..VPERMILPDZrmkz">VPERMILPDZrmkz</a>:</td></tr>
<tr><th id="2085">2085</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDZ128rmk" title='llvm::X86::VPERMILPDZ128rmk' data-ref="llvm::X86::VPERMILPDZ128rmk" data-ref-filename="llvm..X86..VPERMILPDZ128rmk">VPERMILPDZ128rmk</a>:</td></tr>
<tr><th id="2086">2086</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDZ256rmk" title='llvm::X86::VPERMILPDZ256rmk' data-ref="llvm::X86::VPERMILPDZ256rmk" data-ref-filename="llvm..X86..VPERMILPDZ256rmk">VPERMILPDZ256rmk</a>:</td></tr>
<tr><th id="2087">2087</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPDZrmk" title='llvm::X86::VPERMILPDZrmk' data-ref="llvm::X86::VPERMILPDZrmk" data-ref-filename="llvm..X86..VPERMILPDZrmk">VPERMILPDZrmk</a>:</td></tr>
<tr><th id="2088">2088</th><td>      <a class="local col8 ref" href="#288ElSize" title='ElSize' data-ref="288ElSize" data-ref-filename="288ElSize">ElSize</a> = <var>64</var>;</td></tr>
<tr><th id="2089">2089</th><td>      <b>break</b>;</td></tr>
<tr><th id="2090">2090</th><td>    }</td></tr>
<tr><th id="2091">2091</th><td></td></tr>
<tr><th id="2092">2092</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="289SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="289SrcIdx" data-ref-filename="289SrcIdx">SrcIdx</dfn> = <var>1</var>;</td></tr>
<tr><th id="2093">2093</th><td>    <b>if</b> (<span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II9isKMaskedEm" title='llvm::X86II::isKMasked' data-ref="_ZN4llvm5X86II9isKMaskedEm" data-ref-filename="_ZN4llvm5X86II9isKMaskedEm">isKMasked</a>(<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>)) {</td></tr>
<tr><th id="2094">2094</th><td>      <i>// Skip mask operand.</i></td></tr>
<tr><th id="2095">2095</th><td>      ++<a class="local col9 ref" href="#289SrcIdx" title='SrcIdx' data-ref="289SrcIdx" data-ref-filename="289SrcIdx">SrcIdx</a>;</td></tr>
<tr><th id="2096">2096</th><td>      <b>if</b> (<span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II14isKMergeMaskedEm" title='llvm::X86II::isKMergeMasked' data-ref="_ZN4llvm5X86II14isKMergeMaskedEm" data-ref-filename="_ZN4llvm5X86II14isKMergeMaskedEm">isKMergeMasked</a>(<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>)) {</td></tr>
<tr><th id="2097">2097</th><td>        <i>// Skip passthru operand.</i></td></tr>
<tr><th id="2098">2098</th><td>        ++<a class="local col9 ref" href="#289SrcIdx" title='SrcIdx' data-ref="289SrcIdx" data-ref-filename="289SrcIdx">SrcIdx</a>;</td></tr>
<tr><th id="2099">2099</th><td>      }</td></tr>
<tr><th id="2100">2100</th><td>    }</td></tr>
<tr><th id="2101">2101</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="290MaskIdx" title='MaskIdx' data-type='unsigned int' data-ref="290MaskIdx" data-ref-filename="290MaskIdx">MaskIdx</dfn> = <a class="local col9 ref" href="#289SrcIdx" title='SrcIdx' data-ref="289SrcIdx" data-ref-filename="289SrcIdx">SrcIdx</a> + <var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp" data-ref-filename="llvm..X86..AddrDisp">AddrDisp</a>;</td></tr>
<tr><th id="2102">2102</th><td></td></tr>
<tr><th id="2103">2103</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI-&gt;getNumOperands() &gt;= (SrcIdx + <var>1</var> + X86::AddrNumOperands) &amp;&amp;</td></tr>
<tr><th id="2104">2104</th><td>           <q>"Unexpected number of operands!"</q>);</td></tr>
<tr><th id="2105">2105</th><td></td></tr>
<tr><th id="2106">2106</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="291MaskOp" title='MaskOp' data-type='const llvm::MachineOperand &amp;' data-ref="291MaskOp" data-ref-filename="291MaskOp">MaskOp</dfn> = <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#290MaskIdx" title='MaskIdx' data-ref="290MaskIdx" data-ref-filename="290MaskIdx">MaskIdx</a>);</td></tr>
<tr><th id="2107">2107</th><td>    <b>if</b> (<em>auto</em> *<dfn class="local col2 decl" id="292C" title='C' data-type='const llvm::Constant *' data-ref="292C" data-ref-filename="292C"><a class="local col2 ref" href="#292C" title='C' data-ref="292C" data-ref-filename="292C">C</a></dfn> = <a class="tu ref fn" href="#_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE" title='getConstantFromPool' data-use='c' data-ref="_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE" data-ref-filename="_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE">getConstantFromPool</a>(*<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>, <a class="local col1 ref" href="#291MaskOp" title='MaskOp' data-ref="291MaskOp" data-ref-filename="291MaskOp">MaskOp</a>)) {</td></tr>
<tr><th id="2108">2108</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="293Width" title='Width' data-type='unsigned int' data-ref="293Width" data-ref-filename="293Width">Width</dfn> = <a class="tu ref fn" href="#_ZL16getRegisterWidthRKN4llvm13MCOperandInfoE" title='getRegisterWidth' data-use='c' data-ref="_ZL16getRegisterWidthRKN4llvm13MCOperandInfoE" data-ref-filename="_ZL16getRegisterWidthRKN4llvm13MCOperandInfoE">getRegisterWidth</a>(<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<var>0</var>]);</td></tr>
<tr><th id="2109">2109</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>int</em>, <var>16</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="294Mask" title='Mask' data-type='SmallVector&lt;int, 16&gt;' data-ref="294Mask" data-ref-filename="294Mask">Mask</dfn>;</td></tr>
<tr><th id="2110">2110</th><td>      <a class="ref fn" href="X86ShuffleDecodeConstantPool.h.html#_ZN4llvm18DecodeVPERMILPMaskEPKNS_8ConstantEjjRNS_15SmallVectorImplIiEE" title='llvm::DecodeVPERMILPMask' data-ref="_ZN4llvm18DecodeVPERMILPMaskEPKNS_8ConstantEjjRNS_15SmallVectorImplIiEE" data-ref-filename="_ZN4llvm18DecodeVPERMILPMaskEPKNS_8ConstantEjjRNS_15SmallVectorImplIiEE">DecodeVPERMILPMask</a>(<a class="local col2 ref" href="#292C" title='C' data-ref="292C" data-ref-filename="292C">C</a>, <a class="local col8 ref" href="#288ElSize" title='ElSize' data-ref="288ElSize" data-ref-filename="288ElSize">ElSize</a>, <a class="local col3 ref" href="#293Width" title='Width' data-ref="293Width" data-ref-filename="293Width">Width</a>, <span class='refarg'><a class="local col4 ref" href="#294Mask" title='Mask' data-ref="294Mask" data-ref-filename="294Mask">Mask</a></span>);</td></tr>
<tr><th id="2111">2111</th><td>      <b>if</b> (!<a class="local col4 ref" href="#294Mask" title='Mask' data-ref="294Mask" data-ref-filename="294Mask">Mask</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="2112">2112</th><td>        <a class="local col1 ref" href="#281OutStreamer" title='OutStreamer' data-ref="281OutStreamer" data-ref-filename="281OutStreamer">OutStreamer</a>.<a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="tu ref fn" href="#_ZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEE" title='getShuffleComment' data-use='c' data-ref="_ZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEE" data-ref-filename="_ZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEE">getShuffleComment</a>(<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>, <a class="local col9 ref" href="#289SrcIdx" title='SrcIdx' data-ref="289SrcIdx" data-ref-filename="289SrcIdx">SrcIdx</a>, <a class="local col9 ref" href="#289SrcIdx" title='SrcIdx' data-ref="289SrcIdx" data-ref-filename="289SrcIdx">SrcIdx</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col4 ref" href="#294Mask" title='Mask' data-ref="294Mask" data-ref-filename="294Mask">Mask</a>));</td></tr>
<tr><th id="2113">2113</th><td>    }</td></tr>
<tr><th id="2114">2114</th><td>    <b>break</b>;</td></tr>
<tr><th id="2115">2115</th><td>  }</td></tr>
<tr><th id="2116">2116</th><td></td></tr>
<tr><th id="2117">2117</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMIL2PDrm" title='llvm::X86::VPERMIL2PDrm' data-ref="llvm::X86::VPERMIL2PDrm" data-ref-filename="llvm..X86..VPERMIL2PDrm">VPERMIL2PDrm</a>:</td></tr>
<tr><th id="2118">2118</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMIL2PSrm" title='llvm::X86::VPERMIL2PSrm' data-ref="llvm::X86::VPERMIL2PSrm" data-ref-filename="llvm..X86..VPERMIL2PSrm">VPERMIL2PSrm</a>:</td></tr>
<tr><th id="2119">2119</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMIL2PDYrm" title='llvm::X86::VPERMIL2PDYrm' data-ref="llvm::X86::VPERMIL2PDYrm" data-ref-filename="llvm..X86..VPERMIL2PDYrm">VPERMIL2PDYrm</a>:</td></tr>
<tr><th id="2120">2120</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMIL2PSYrm" title='llvm::X86::VPERMIL2PSYrm' data-ref="llvm::X86::VPERMIL2PSYrm" data-ref-filename="llvm..X86..VPERMIL2PSYrm">VPERMIL2PSYrm</a>: {</td></tr>
<tr><th id="2121">2121</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI-&gt;getNumOperands() &gt;= (<var>3</var> + X86::AddrNumOperands + <var>1</var>) &amp;&amp;</td></tr>
<tr><th id="2122">2122</th><td>           <q>"Unexpected number of operands!"</q>);</td></tr>
<tr><th id="2123">2123</th><td></td></tr>
<tr><th id="2124">2124</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="295CtrlOp" title='CtrlOp' data-type='const llvm::MachineOperand &amp;' data-ref="295CtrlOp" data-ref-filename="295CtrlOp">CtrlOp</dfn> = <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>);</td></tr>
<tr><th id="2125">2125</th><td>    <b>if</b> (!<a class="local col5 ref" href="#295CtrlOp" title='CtrlOp' data-ref="295CtrlOp" data-ref-filename="295CtrlOp">CtrlOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="2126">2126</th><td>      <b>break</b>;</td></tr>
<tr><th id="2127">2127</th><td></td></tr>
<tr><th id="2128">2128</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="296ElSize" title='ElSize' data-type='unsigned int' data-ref="296ElSize" data-ref-filename="296ElSize">ElSize</dfn>;</td></tr>
<tr><th id="2129">2129</th><td>    <b>switch</b> (<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2130">2130</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid opcode"</q>);</td></tr>
<tr><th id="2131">2131</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMIL2PSrm" title='llvm::X86::VPERMIL2PSrm' data-ref="llvm::X86::VPERMIL2PSrm" data-ref-filename="llvm..X86..VPERMIL2PSrm">VPERMIL2PSrm</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMIL2PSYrm" title='llvm::X86::VPERMIL2PSYrm' data-ref="llvm::X86::VPERMIL2PSYrm" data-ref-filename="llvm..X86..VPERMIL2PSYrm">VPERMIL2PSYrm</a>: <a class="local col6 ref" href="#296ElSize" title='ElSize' data-ref="296ElSize" data-ref-filename="296ElSize">ElSize</a> = <var>32</var>; <b>break</b>;</td></tr>
<tr><th id="2132">2132</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMIL2PDrm" title='llvm::X86::VPERMIL2PDrm' data-ref="llvm::X86::VPERMIL2PDrm" data-ref-filename="llvm..X86..VPERMIL2PDrm">VPERMIL2PDrm</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMIL2PDYrm" title='llvm::X86::VPERMIL2PDYrm' data-ref="llvm::X86::VPERMIL2PDYrm" data-ref-filename="llvm..X86..VPERMIL2PDYrm">VPERMIL2PDYrm</a>: <a class="local col6 ref" href="#296ElSize" title='ElSize' data-ref="296ElSize" data-ref-filename="296ElSize">ElSize</a> = <var>64</var>; <b>break</b>;</td></tr>
<tr><th id="2133">2133</th><td>    }</td></tr>
<tr><th id="2134">2134</th><td></td></tr>
<tr><th id="2135">2135</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="297MaskOp" title='MaskOp' data-type='const llvm::MachineOperand &amp;' data-ref="297MaskOp" data-ref-filename="297MaskOp">MaskOp</dfn> = <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp" data-ref-filename="llvm..X86..AddrDisp">AddrDisp</a>);</td></tr>
<tr><th id="2136">2136</th><td>    <b>if</b> (<em>auto</em> *<dfn class="local col8 decl" id="298C" title='C' data-type='const llvm::Constant *' data-ref="298C" data-ref-filename="298C"><a class="local col8 ref" href="#298C" title='C' data-ref="298C" data-ref-filename="298C">C</a></dfn> = <a class="tu ref fn" href="#_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE" title='getConstantFromPool' data-use='c' data-ref="_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE" data-ref-filename="_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE">getConstantFromPool</a>(*<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>, <a class="local col7 ref" href="#297MaskOp" title='MaskOp' data-ref="297MaskOp" data-ref-filename="297MaskOp">MaskOp</a>)) {</td></tr>
<tr><th id="2137">2137</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="299Width" title='Width' data-type='unsigned int' data-ref="299Width" data-ref-filename="299Width">Width</dfn> = <a class="tu ref fn" href="#_ZL16getRegisterWidthRKN4llvm13MCOperandInfoE" title='getRegisterWidth' data-use='c' data-ref="_ZL16getRegisterWidthRKN4llvm13MCOperandInfoE" data-ref-filename="_ZL16getRegisterWidthRKN4llvm13MCOperandInfoE">getRegisterWidth</a>(<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<var>0</var>]);</td></tr>
<tr><th id="2138">2138</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>int</em>, <var>16</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="300Mask" title='Mask' data-type='SmallVector&lt;int, 16&gt;' data-ref="300Mask" data-ref-filename="300Mask">Mask</dfn>;</td></tr>
<tr><th id="2139">2139</th><td>      <a class="ref fn" href="X86ShuffleDecodeConstantPool.h.html#_ZN4llvm19DecodeVPERMIL2PMaskEPKNS_8ConstantEjjjRNS_15SmallVectorImplIiEE" title='llvm::DecodeVPERMIL2PMask' data-ref="_ZN4llvm19DecodeVPERMIL2PMaskEPKNS_8ConstantEjjjRNS_15SmallVectorImplIiEE" data-ref-filename="_ZN4llvm19DecodeVPERMIL2PMaskEPKNS_8ConstantEjjjRNS_15SmallVectorImplIiEE">DecodeVPERMIL2PMask</a>(<a class="local col8 ref" href="#298C" title='C' data-ref="298C" data-ref-filename="298C">C</a>, (<em>unsigned</em>)<a class="local col5 ref" href="#295CtrlOp" title='CtrlOp' data-ref="295CtrlOp" data-ref-filename="295CtrlOp">CtrlOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(), <a class="local col6 ref" href="#296ElSize" title='ElSize' data-ref="296ElSize" data-ref-filename="296ElSize">ElSize</a>, <a class="local col9 ref" href="#299Width" title='Width' data-ref="299Width" data-ref-filename="299Width">Width</a>, <span class='refarg'><a class="local col0 ref" href="#300Mask" title='Mask' data-ref="300Mask" data-ref-filename="300Mask">Mask</a></span>);</td></tr>
<tr><th id="2140">2140</th><td>      <b>if</b> (!<a class="local col0 ref" href="#300Mask" title='Mask' data-ref="300Mask" data-ref-filename="300Mask">Mask</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="2141">2141</th><td>        <a class="local col1 ref" href="#281OutStreamer" title='OutStreamer' data-ref="281OutStreamer" data-ref-filename="281OutStreamer">OutStreamer</a>.<a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="tu ref fn" href="#_ZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEE" title='getShuffleComment' data-use='c' data-ref="_ZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEE" data-ref-filename="_ZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEE">getShuffleComment</a>(<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>, <var>1</var>, <var>2</var>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col0 ref" href="#300Mask" title='Mask' data-ref="300Mask" data-ref-filename="300Mask">Mask</a>));</td></tr>
<tr><th id="2142">2142</th><td>    }</td></tr>
<tr><th id="2143">2143</th><td>    <b>break</b>;</td></tr>
<tr><th id="2144">2144</th><td>  }</td></tr>
<tr><th id="2145">2145</th><td></td></tr>
<tr><th id="2146">2146</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPPERMrrm" title='llvm::X86::VPPERMrrm' data-ref="llvm::X86::VPPERMrrm" data-ref-filename="llvm..X86..VPPERMrrm">VPPERMrrm</a>: {</td></tr>
<tr><th id="2147">2147</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI-&gt;getNumOperands() &gt;= (<var>3</var> + X86::AddrNumOperands) &amp;&amp;</td></tr>
<tr><th id="2148">2148</th><td>           <q>"Unexpected number of operands!"</q>);</td></tr>
<tr><th id="2149">2149</th><td></td></tr>
<tr><th id="2150">2150</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="301MaskOp" title='MaskOp' data-type='const llvm::MachineOperand &amp;' data-ref="301MaskOp" data-ref-filename="301MaskOp">MaskOp</dfn> = <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp" data-ref-filename="llvm..X86..AddrDisp">AddrDisp</a>);</td></tr>
<tr><th id="2151">2151</th><td>    <b>if</b> (<em>auto</em> *<dfn class="local col2 decl" id="302C" title='C' data-type='const llvm::Constant *' data-ref="302C" data-ref-filename="302C"><a class="local col2 ref" href="#302C" title='C' data-ref="302C" data-ref-filename="302C">C</a></dfn> = <a class="tu ref fn" href="#_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE" title='getConstantFromPool' data-use='c' data-ref="_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE" data-ref-filename="_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE">getConstantFromPool</a>(*<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>, <a class="local col1 ref" href="#301MaskOp" title='MaskOp' data-ref="301MaskOp" data-ref-filename="301MaskOp">MaskOp</a>)) {</td></tr>
<tr><th id="2152">2152</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="303Width" title='Width' data-type='unsigned int' data-ref="303Width" data-ref-filename="303Width">Width</dfn> = <a class="tu ref fn" href="#_ZL16getRegisterWidthRKN4llvm13MCOperandInfoE" title='getRegisterWidth' data-use='c' data-ref="_ZL16getRegisterWidthRKN4llvm13MCOperandInfoE" data-ref-filename="_ZL16getRegisterWidthRKN4llvm13MCOperandInfoE">getRegisterWidth</a>(<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<var>0</var>]);</td></tr>
<tr><th id="2153">2153</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>int</em>, <var>16</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="304Mask" title='Mask' data-type='SmallVector&lt;int, 16&gt;' data-ref="304Mask" data-ref-filename="304Mask">Mask</dfn>;</td></tr>
<tr><th id="2154">2154</th><td>      <a class="ref fn" href="X86ShuffleDecodeConstantPool.h.html#_ZN4llvm16DecodeVPPERMMaskEPKNS_8ConstantEjRNS_15SmallVectorImplIiEE" title='llvm::DecodeVPPERMMask' data-ref="_ZN4llvm16DecodeVPPERMMaskEPKNS_8ConstantEjRNS_15SmallVectorImplIiEE" data-ref-filename="_ZN4llvm16DecodeVPPERMMaskEPKNS_8ConstantEjRNS_15SmallVectorImplIiEE">DecodeVPPERMMask</a>(<a class="local col2 ref" href="#302C" title='C' data-ref="302C" data-ref-filename="302C">C</a>, <a class="local col3 ref" href="#303Width" title='Width' data-ref="303Width" data-ref-filename="303Width">Width</a>, <span class='refarg'><a class="local col4 ref" href="#304Mask" title='Mask' data-ref="304Mask" data-ref-filename="304Mask">Mask</a></span>);</td></tr>
<tr><th id="2155">2155</th><td>      <b>if</b> (!<a class="local col4 ref" href="#304Mask" title='Mask' data-ref="304Mask" data-ref-filename="304Mask">Mask</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="2156">2156</th><td>        <a class="local col1 ref" href="#281OutStreamer" title='OutStreamer' data-ref="281OutStreamer" data-ref-filename="281OutStreamer">OutStreamer</a>.<a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="tu ref fn" href="#_ZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEE" title='getShuffleComment' data-use='c' data-ref="_ZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEE" data-ref-filename="_ZL17getShuffleCommentB5cxx11PKN4llvm12MachineInstrEjjNS_8ArrayRefIiEE">getShuffleComment</a>(<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>, <var>1</var>, <var>2</var>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col4 ref" href="#304Mask" title='Mask' data-ref="304Mask" data-ref-filename="304Mask">Mask</a>));</td></tr>
<tr><th id="2157">2157</th><td>    }</td></tr>
<tr><th id="2158">2158</th><td>    <b>break</b>;</td></tr>
<tr><th id="2159">2159</th><td>  }</td></tr>
<tr><th id="2160">2160</th><td></td></tr>
<tr><th id="2161">2161</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_MOVQ64rm" title='llvm::X86::MMX_MOVQ64rm' data-ref="llvm::X86::MMX_MOVQ64rm" data-ref-filename="llvm..X86..MMX_MOVQ64rm">MMX_MOVQ64rm</a>: {</td></tr>
<tr><th id="2162">2162</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI-&gt;getNumOperands() == (<var>1</var> + X86::AddrNumOperands) &amp;&amp;</td></tr>
<tr><th id="2163">2163</th><td>           <q>"Unexpected number of operands!"</q>);</td></tr>
<tr><th id="2164">2164</th><td>    <b>if</b> (<em>auto</em> *<dfn class="local col5 decl" id="305C" title='C' data-type='const llvm::Constant *' data-ref="305C" data-ref-filename="305C"><a class="local col5 ref" href="#305C" title='C' data-ref="305C" data-ref-filename="305C">C</a></dfn> = <a class="tu ref fn" href="#_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE" title='getConstantFromPool' data-use='c' data-ref="_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE" data-ref-filename="_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE">getConstantFromPool</a>(*<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>, <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp" data-ref-filename="llvm..X86..AddrDisp">AddrDisp</a>))) {</td></tr>
<tr><th id="2165">2165</th><td>      <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span> <span class='ref fn fake' title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev" data-ref-filename="_ZNSt7__cxx1112basic_stringC1Ev"></span><dfn class="local col6 decl" id="306Comment" title='Comment' data-type='std::string' data-ref="306Comment" data-ref-filename="306Comment">Comment</dfn>;</td></tr>
<tr><th id="2166">2166</th><td>      <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream" data-ref-filename="llvm..raw_string_ostream">raw_string_ostream</a> <dfn class="local col7 decl" id="307CS" title='CS' data-type='llvm::raw_string_ostream' data-ref="307CS" data-ref-filename="307CS">CS</dfn><a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col6 ref" href="#306Comment" title='Comment' data-ref="306Comment" data-ref-filename="306Comment">Comment</a>);</td></tr>
<tr><th id="2167">2167</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="308DstOp" title='DstOp' data-type='const llvm::MachineOperand &amp;' data-ref="308DstOp" data-ref-filename="308DstOp">DstOp</dfn> = <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2168">2168</th><td>      <a class="local col7 ref" href="#307CS" title='CS' data-ref="307CS" data-ref-filename="307CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="type" href="MCTargetDesc/X86ATTInstPrinter.h.html#llvm::X86ATTInstPrinter" title='llvm::X86ATTInstPrinter' data-ref="llvm::X86ATTInstPrinter" data-ref-filename="llvm..X86ATTInstPrinter">X86ATTInstPrinter</a>::<a class="ref fn" href="MCTargetDesc/X86ATTInstPrinter.h.html#_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj" title='llvm::X86ATTInstPrinter::getRegisterName' data-ref="_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj" data-ref-filename="_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj">getRegisterName</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#308DstOp" title='DstOp' data-ref="308DstOp" data-ref-filename="308DstOp">DstOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" = "</q>;</td></tr>
<tr><th id="2169">2169</th><td>      <b>if</b> (<em>auto</em> *<dfn class="local col9 decl" id="309CF" title='CF' data-type='const llvm::ConstantFP *' data-ref="309CF" data-ref-filename="309CF"><a class="local col9 ref" href="#309CF" title='CF' data-ref="309CF" data-ref-filename="309CF">CF</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" data-ref-filename="llvm..ConstantFP">ConstantFP</a>&gt;(<a class="local col5 ref" href="#305C" title='C' data-ref="305C" data-ref-filename="305C">C</a>)) {</td></tr>
<tr><th id="2170">2170</th><td>        <a class="local col7 ref" href="#307CS" title='CS' data-ref="307CS" data-ref-filename="307CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"0x"</q> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col9 ref" href="#309CF" title='CF' data-ref="309CF" data-ref-filename="309CF">CF</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP11getValueAPFEv" title='llvm::ConstantFP::getValueAPF' data-ref="_ZNK4llvm10ConstantFP11getValueAPFEv" data-ref-filename="_ZNK4llvm10ConstantFP11getValueAPFEv">getValueAPF</a>().<a class="ref fn" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat14bitcastToAPIntEv" title='llvm::APFloat::bitcastToAPInt' data-ref="_ZNK4llvm7APFloat14bitcastToAPIntEv" data-ref-filename="_ZNK4llvm7APFloat14bitcastToAPIntEv">bitcastToAPInt</a>().<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt8toStringB5cxx11Ejb" title='llvm::APInt::toString' data-ref="_ZNK4llvm5APInt8toStringB5cxx11Ejb" data-ref-filename="_ZNK4llvm5APInt8toStringB5cxx11Ejb">toString</a>(<var>16</var>, <b>false</b>);</td></tr>
<tr><th id="2171">2171</th><td>        <a class="local col1 ref" href="#281OutStreamer" title='OutStreamer' data-ref="281OutStreamer" data-ref-filename="281OutStreamer">OutStreamer</a>.<a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col7 ref" href="#307CS" title='CS' data-ref="307CS" data-ref-filename="307CS">CS</a>.<a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostream3strB5cxx11Ev" title='llvm::raw_string_ostream::str' data-ref="_ZN4llvm18raw_string_ostream3strB5cxx11Ev" data-ref-filename="_ZN4llvm18raw_string_ostream3strB5cxx11Ev">str</a>());</td></tr>
<tr><th id="2172">2172</th><td>      }</td></tr>
<tr><th id="2173">2173</th><td>    }</td></tr>
<tr><th id="2174">2174</th><td>    <b>break</b>;</td></tr>
<tr><th id="2175">2175</th><td>  }</td></tr>
<tr><th id="2176">2176</th><td></td></tr>
<tr><th id="2177">2177</th><td><u>#define <dfn class="macro" id="_M/MOV_CASE" data-ref="_M/MOV_CASE">MOV_CASE</dfn>(Prefix, Suffix)                                               \</u></td></tr>
<tr><th id="2178">2178</th><td><u>  case X86::Prefix##MOVAPD##Suffix##rm:                                        \</u></td></tr>
<tr><th id="2179">2179</th><td><u>  case X86::Prefix##MOVAPS##Suffix##rm:                                        \</u></td></tr>
<tr><th id="2180">2180</th><td><u>  case X86::Prefix##MOVUPD##Suffix##rm:                                        \</u></td></tr>
<tr><th id="2181">2181</th><td><u>  case X86::Prefix##MOVUPS##Suffix##rm:                                        \</u></td></tr>
<tr><th id="2182">2182</th><td><u>  case X86::Prefix##MOVDQA##Suffix##rm:                                        \</u></td></tr>
<tr><th id="2183">2183</th><td><u>  case X86::Prefix##MOVDQU##Suffix##rm:</u></td></tr>
<tr><th id="2184">2184</th><td></td></tr>
<tr><th id="2185">2185</th><td><u>#define <dfn class="macro" id="_M/MOV_AVX512_CASE" data-ref="_M/MOV_AVX512_CASE">MOV_AVX512_CASE</dfn>(Suffix)                                                \</u></td></tr>
<tr><th id="2186">2186</th><td><u>  case X86::VMOVDQA64##Suffix##rm:                                             \</u></td></tr>
<tr><th id="2187">2187</th><td><u>  case X86::VMOVDQA32##Suffix##rm:                                             \</u></td></tr>
<tr><th id="2188">2188</th><td><u>  case X86::VMOVDQU64##Suffix##rm:                                             \</u></td></tr>
<tr><th id="2189">2189</th><td><u>  case X86::VMOVDQU32##Suffix##rm:                                             \</u></td></tr>
<tr><th id="2190">2190</th><td><u>  case X86::VMOVDQU16##Suffix##rm:                                             \</u></td></tr>
<tr><th id="2191">2191</th><td><u>  case X86::VMOVDQU8##Suffix##rm:                                              \</u></td></tr>
<tr><th id="2192">2192</th><td><u>  case X86::VMOVAPS##Suffix##rm:                                               \</u></td></tr>
<tr><th id="2193">2193</th><td><u>  case X86::VMOVAPD##Suffix##rm:                                               \</u></td></tr>
<tr><th id="2194">2194</th><td><u>  case X86::VMOVUPS##Suffix##rm:                                               \</u></td></tr>
<tr><th id="2195">2195</th><td><u>  case X86::VMOVUPD##Suffix##rm:</u></td></tr>
<tr><th id="2196">2196</th><td></td></tr>
<tr><th id="2197">2197</th><td><u>#define <dfn class="macro" id="_M/CASE_ALL_MOV_RM" data-ref="_M/CASE_ALL_MOV_RM">CASE_ALL_MOV_RM</dfn>()                                                      \</u></td></tr>
<tr><th id="2198">2198</th><td><u>  MOV_CASE(, )   /* SSE */                                                     \</u></td></tr>
<tr><th id="2199">2199</th><td><u>  MOV_CASE(V, )  /* AVX-128 */                                                 \</u></td></tr>
<tr><th id="2200">2200</th><td><u>  MOV_CASE(V, Y) /* AVX-256 */                                                 \</u></td></tr>
<tr><th id="2201">2201</th><td><u>  MOV_AVX512_CASE(Z)                                                           \</u></td></tr>
<tr><th id="2202">2202</th><td><u>  MOV_AVX512_CASE(Z256)                                                        \</u></td></tr>
<tr><th id="2203">2203</th><td><u>  MOV_AVX512_CASE(Z128)</u></td></tr>
<tr><th id="2204">2204</th><td></td></tr>
<tr><th id="2205">2205</th><td>    <i>// For loads from a constant pool to a vector register, print the constant</i></td></tr>
<tr><th id="2206">2206</th><td><i>    // loaded.</i></td></tr>
<tr><th id="2207">2207</th><td>    <a class="macro" href="#2197" title="case X86::MOVAPDrm: case X86::MOVAPSrm: case X86::MOVUPDrm: case X86::MOVUPSrm: case X86::MOVDQArm: case X86::MOVDQUrm: case X86::VMOVAPDrm: case X86::VMOVAPSrm: case X86::VMOVUPDrm: case X86::VMOVUPSrm: case X86::VMOVDQArm: case X86::VMOVDQUrm: case X86::VMOVAPDYrm: case X86::VMOVAPSYrm: case X86::VMOVUPDYrm: case X86::VMOVUPSYrm: case X86::VMOVDQAYrm: case X86::VMOVDQUYrm: case X86::VMOVDQA64Zrm: case X86::VMOVDQA32Zrm: case X86::VMOVDQU64Zrm: case X86::VMOVDQU32Zrm: case X86::VMOVDQU16Zrm: case X86::VMOVDQU8Zrm: case X86::VMOVAPSZrm: case X86::VMOVAPDZrm: case X86::VMOVUPSZrm: case X86::VMOVUPDZrm: case X86::VMOVDQA64Z256rm: case X86::VMOVDQA32Z256rm: case X86::VMOVDQU64Z256rm: case X86::VMOVDQU32Z256rm: case X86::VMOVDQU16Z256rm: case X86::VMOVDQU8Z256rm: case X86::VMOVAPSZ256rm: case X86::VMOVAPDZ256rm: case X86::VMOVUPSZ256rm: case X86::VMOVUPDZ256rm: case X86::VMOVDQA64Z128rm: case X86::VMOVDQA32Z128rm: case X86::VMOVDQU64Z128rm: case X86::VMOVDQU32Z128rm: case X86::VMOVDQU16Z128rm: case X86::VMOVDQU8Z128rm: case X86::VMOVAPSZ128rm: case X86::VMOVAPDZ128rm: case X86::VMOVUPSZ128rm: case X86::VMOVUPDZ128rm:" data-ref="_M/CASE_ALL_MOV_RM">CASE_ALL_MOV_RM</a>()</td></tr>
<tr><th id="2208">2208</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTF128" title='llvm::X86::VBROADCASTF128' data-ref="llvm::X86::VBROADCASTF128" data-ref-filename="llvm..X86..VBROADCASTF128">VBROADCASTF128</a>:</td></tr>
<tr><th id="2209">2209</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTI128" title='llvm::X86::VBROADCASTI128' data-ref="llvm::X86::VBROADCASTI128" data-ref-filename="llvm..X86..VBROADCASTI128">VBROADCASTI128</a>:</td></tr>
<tr><th id="2210">2210</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTF32X4Z256rm" title='llvm::X86::VBROADCASTF32X4Z256rm' data-ref="llvm::X86::VBROADCASTF32X4Z256rm" data-ref-filename="llvm..X86..VBROADCASTF32X4Z256rm">VBROADCASTF32X4Z256rm</a>:</td></tr>
<tr><th id="2211">2211</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTF32X4rm" title='llvm::X86::VBROADCASTF32X4rm' data-ref="llvm::X86::VBROADCASTF32X4rm" data-ref-filename="llvm..X86..VBROADCASTF32X4rm">VBROADCASTF32X4rm</a>:</td></tr>
<tr><th id="2212">2212</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTF32X8rm" title='llvm::X86::VBROADCASTF32X8rm' data-ref="llvm::X86::VBROADCASTF32X8rm" data-ref-filename="llvm..X86..VBROADCASTF32X8rm">VBROADCASTF32X8rm</a>:</td></tr>
<tr><th id="2213">2213</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTF64X2Z128rm" title='llvm::X86::VBROADCASTF64X2Z128rm' data-ref="llvm::X86::VBROADCASTF64X2Z128rm" data-ref-filename="llvm..X86..VBROADCASTF64X2Z128rm">VBROADCASTF64X2Z128rm</a>:</td></tr>
<tr><th id="2214">2214</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTF64X2rm" title='llvm::X86::VBROADCASTF64X2rm' data-ref="llvm::X86::VBROADCASTF64X2rm" data-ref-filename="llvm..X86..VBROADCASTF64X2rm">VBROADCASTF64X2rm</a>:</td></tr>
<tr><th id="2215">2215</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTF64X4rm" title='llvm::X86::VBROADCASTF64X4rm' data-ref="llvm::X86::VBROADCASTF64X4rm" data-ref-filename="llvm..X86..VBROADCASTF64X4rm">VBROADCASTF64X4rm</a>:</td></tr>
<tr><th id="2216">2216</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTI32X4Z256rm" title='llvm::X86::VBROADCASTI32X4Z256rm' data-ref="llvm::X86::VBROADCASTI32X4Z256rm" data-ref-filename="llvm..X86..VBROADCASTI32X4Z256rm">VBROADCASTI32X4Z256rm</a>:</td></tr>
<tr><th id="2217">2217</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTI32X4rm" title='llvm::X86::VBROADCASTI32X4rm' data-ref="llvm::X86::VBROADCASTI32X4rm" data-ref-filename="llvm..X86..VBROADCASTI32X4rm">VBROADCASTI32X4rm</a>:</td></tr>
<tr><th id="2218">2218</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTI32X8rm" title='llvm::X86::VBROADCASTI32X8rm' data-ref="llvm::X86::VBROADCASTI32X8rm" data-ref-filename="llvm..X86..VBROADCASTI32X8rm">VBROADCASTI32X8rm</a>:</td></tr>
<tr><th id="2219">2219</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTI64X2Z128rm" title='llvm::X86::VBROADCASTI64X2Z128rm' data-ref="llvm::X86::VBROADCASTI64X2Z128rm" data-ref-filename="llvm..X86..VBROADCASTI64X2Z128rm">VBROADCASTI64X2Z128rm</a>:</td></tr>
<tr><th id="2220">2220</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTI64X2rm" title='llvm::X86::VBROADCASTI64X2rm' data-ref="llvm::X86::VBROADCASTI64X2rm" data-ref-filename="llvm..X86..VBROADCASTI64X2rm">VBROADCASTI64X2rm</a>:</td></tr>
<tr><th id="2221">2221</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTI64X4rm" title='llvm::X86::VBROADCASTI64X4rm' data-ref="llvm::X86::VBROADCASTI64X4rm" data-ref-filename="llvm..X86..VBROADCASTI64X4rm">VBROADCASTI64X4rm</a>:</td></tr>
<tr><th id="2222">2222</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI-&gt;getNumOperands() &gt;= (<var>1</var> + X86::AddrNumOperands) &amp;&amp;</td></tr>
<tr><th id="2223">2223</th><td>           <q>"Unexpected number of operands!"</q>);</td></tr>
<tr><th id="2224">2224</th><td>    <b>if</b> (<em>auto</em> *<dfn class="local col0 decl" id="310C" title='C' data-type='const llvm::Constant *' data-ref="310C" data-ref-filename="310C"><a class="local col0 ref" href="#310C" title='C' data-ref="310C" data-ref-filename="310C">C</a></dfn> = <a class="tu ref fn" href="#_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE" title='getConstantFromPool' data-use='c' data-ref="_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE" data-ref-filename="_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE">getConstantFromPool</a>(*<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>, <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp" data-ref-filename="llvm..X86..AddrDisp">AddrDisp</a>))) {</td></tr>
<tr><th id="2225">2225</th><td>      <em>int</em> <dfn class="local col1 decl" id="311NumLanes" title='NumLanes' data-type='int' data-ref="311NumLanes" data-ref-filename="311NumLanes">NumLanes</dfn> = <var>1</var>;</td></tr>
<tr><th id="2226">2226</th><td>      <i>// Override NumLanes for the broadcast instructions.</i></td></tr>
<tr><th id="2227">2227</th><td>      <b>switch</b> (<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2228">2228</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTF128" title='llvm::X86::VBROADCASTF128' data-ref="llvm::X86::VBROADCASTF128" data-ref-filename="llvm..X86..VBROADCASTF128">VBROADCASTF128</a>:        <a class="local col1 ref" href="#311NumLanes" title='NumLanes' data-ref="311NumLanes" data-ref-filename="311NumLanes">NumLanes</a> = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2229">2229</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTI128" title='llvm::X86::VBROADCASTI128' data-ref="llvm::X86::VBROADCASTI128" data-ref-filename="llvm..X86..VBROADCASTI128">VBROADCASTI128</a>:        <a class="local col1 ref" href="#311NumLanes" title='NumLanes' data-ref="311NumLanes" data-ref-filename="311NumLanes">NumLanes</a> = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2230">2230</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTF32X4Z256rm" title='llvm::X86::VBROADCASTF32X4Z256rm' data-ref="llvm::X86::VBROADCASTF32X4Z256rm" data-ref-filename="llvm..X86..VBROADCASTF32X4Z256rm">VBROADCASTF32X4Z256rm</a>: <a class="local col1 ref" href="#311NumLanes" title='NumLanes' data-ref="311NumLanes" data-ref-filename="311NumLanes">NumLanes</a> = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2231">2231</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTF32X4rm" title='llvm::X86::VBROADCASTF32X4rm' data-ref="llvm::X86::VBROADCASTF32X4rm" data-ref-filename="llvm..X86..VBROADCASTF32X4rm">VBROADCASTF32X4rm</a>:     <a class="local col1 ref" href="#311NumLanes" title='NumLanes' data-ref="311NumLanes" data-ref-filename="311NumLanes">NumLanes</a> = <var>4</var>; <b>break</b>;</td></tr>
<tr><th id="2232">2232</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTF32X8rm" title='llvm::X86::VBROADCASTF32X8rm' data-ref="llvm::X86::VBROADCASTF32X8rm" data-ref-filename="llvm..X86..VBROADCASTF32X8rm">VBROADCASTF32X8rm</a>:     <a class="local col1 ref" href="#311NumLanes" title='NumLanes' data-ref="311NumLanes" data-ref-filename="311NumLanes">NumLanes</a> = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2233">2233</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTF64X2Z128rm" title='llvm::X86::VBROADCASTF64X2Z128rm' data-ref="llvm::X86::VBROADCASTF64X2Z128rm" data-ref-filename="llvm..X86..VBROADCASTF64X2Z128rm">VBROADCASTF64X2Z128rm</a>: <a class="local col1 ref" href="#311NumLanes" title='NumLanes' data-ref="311NumLanes" data-ref-filename="311NumLanes">NumLanes</a> = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2234">2234</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTF64X2rm" title='llvm::X86::VBROADCASTF64X2rm' data-ref="llvm::X86::VBROADCASTF64X2rm" data-ref-filename="llvm..X86..VBROADCASTF64X2rm">VBROADCASTF64X2rm</a>:     <a class="local col1 ref" href="#311NumLanes" title='NumLanes' data-ref="311NumLanes" data-ref-filename="311NumLanes">NumLanes</a> = <var>4</var>; <b>break</b>;</td></tr>
<tr><th id="2235">2235</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTF64X4rm" title='llvm::X86::VBROADCASTF64X4rm' data-ref="llvm::X86::VBROADCASTF64X4rm" data-ref-filename="llvm..X86..VBROADCASTF64X4rm">VBROADCASTF64X4rm</a>:     <a class="local col1 ref" href="#311NumLanes" title='NumLanes' data-ref="311NumLanes" data-ref-filename="311NumLanes">NumLanes</a> = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2236">2236</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTI32X4Z256rm" title='llvm::X86::VBROADCASTI32X4Z256rm' data-ref="llvm::X86::VBROADCASTI32X4Z256rm" data-ref-filename="llvm..X86..VBROADCASTI32X4Z256rm">VBROADCASTI32X4Z256rm</a>: <a class="local col1 ref" href="#311NumLanes" title='NumLanes' data-ref="311NumLanes" data-ref-filename="311NumLanes">NumLanes</a> = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2237">2237</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTI32X4rm" title='llvm::X86::VBROADCASTI32X4rm' data-ref="llvm::X86::VBROADCASTI32X4rm" data-ref-filename="llvm..X86..VBROADCASTI32X4rm">VBROADCASTI32X4rm</a>:     <a class="local col1 ref" href="#311NumLanes" title='NumLanes' data-ref="311NumLanes" data-ref-filename="311NumLanes">NumLanes</a> = <var>4</var>; <b>break</b>;</td></tr>
<tr><th id="2238">2238</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTI32X8rm" title='llvm::X86::VBROADCASTI32X8rm' data-ref="llvm::X86::VBROADCASTI32X8rm" data-ref-filename="llvm..X86..VBROADCASTI32X8rm">VBROADCASTI32X8rm</a>:     <a class="local col1 ref" href="#311NumLanes" title='NumLanes' data-ref="311NumLanes" data-ref-filename="311NumLanes">NumLanes</a> = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2239">2239</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTI64X2Z128rm" title='llvm::X86::VBROADCASTI64X2Z128rm' data-ref="llvm::X86::VBROADCASTI64X2Z128rm" data-ref-filename="llvm..X86..VBROADCASTI64X2Z128rm">VBROADCASTI64X2Z128rm</a>: <a class="local col1 ref" href="#311NumLanes" title='NumLanes' data-ref="311NumLanes" data-ref-filename="311NumLanes">NumLanes</a> = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2240">2240</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTI64X2rm" title='llvm::X86::VBROADCASTI64X2rm' data-ref="llvm::X86::VBROADCASTI64X2rm" data-ref-filename="llvm..X86..VBROADCASTI64X2rm">VBROADCASTI64X2rm</a>:     <a class="local col1 ref" href="#311NumLanes" title='NumLanes' data-ref="311NumLanes" data-ref-filename="311NumLanes">NumLanes</a> = <var>4</var>; <b>break</b>;</td></tr>
<tr><th id="2241">2241</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTI64X4rm" title='llvm::X86::VBROADCASTI64X4rm' data-ref="llvm::X86::VBROADCASTI64X4rm" data-ref-filename="llvm..X86..VBROADCASTI64X4rm">VBROADCASTI64X4rm</a>:     <a class="local col1 ref" href="#311NumLanes" title='NumLanes' data-ref="311NumLanes" data-ref-filename="311NumLanes">NumLanes</a> = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2242">2242</th><td>      }</td></tr>
<tr><th id="2243">2243</th><td></td></tr>
<tr><th id="2244">2244</th><td>      <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span> <span class='ref fn fake' title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev" data-ref-filename="_ZNSt7__cxx1112basic_stringC1Ev"></span><dfn class="local col2 decl" id="312Comment" title='Comment' data-type='std::string' data-ref="312Comment" data-ref-filename="312Comment">Comment</dfn>;</td></tr>
<tr><th id="2245">2245</th><td>      <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream" data-ref-filename="llvm..raw_string_ostream">raw_string_ostream</a> <dfn class="local col3 decl" id="313CS" title='CS' data-type='llvm::raw_string_ostream' data-ref="313CS" data-ref-filename="313CS">CS</dfn><a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col2 ref" href="#312Comment" title='Comment' data-ref="312Comment" data-ref-filename="312Comment">Comment</a>);</td></tr>
<tr><th id="2246">2246</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="314DstOp" title='DstOp' data-type='const llvm::MachineOperand &amp;' data-ref="314DstOp" data-ref-filename="314DstOp">DstOp</dfn> = <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2247">2247</th><td>      <a class="local col3 ref" href="#313CS" title='CS' data-ref="313CS" data-ref-filename="313CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="type" href="MCTargetDesc/X86ATTInstPrinter.h.html#llvm::X86ATTInstPrinter" title='llvm::X86ATTInstPrinter' data-ref="llvm::X86ATTInstPrinter" data-ref-filename="llvm..X86ATTInstPrinter">X86ATTInstPrinter</a>::<a class="ref fn" href="MCTargetDesc/X86ATTInstPrinter.h.html#_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj" title='llvm::X86ATTInstPrinter::getRegisterName' data-ref="_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj" data-ref-filename="_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj">getRegisterName</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#314DstOp" title='DstOp' data-ref="314DstOp" data-ref-filename="314DstOp">DstOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" = "</q>;</td></tr>
<tr><th id="2248">2248</th><td>      <b>if</b> (<em>auto</em> *<dfn class="local col5 decl" id="315CDS" title='CDS' data-type='const llvm::ConstantDataSequential *' data-ref="315CDS" data-ref-filename="315CDS"><a class="local col5 ref" href="#315CDS" title='CDS' data-ref="315CDS" data-ref-filename="315CDS">CDS</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantDataSequential" title='llvm::ConstantDataSequential' data-ref="llvm::ConstantDataSequential" data-ref-filename="llvm..ConstantDataSequential">ConstantDataSequential</a>&gt;(<a class="local col0 ref" href="#310C" title='C' data-ref="310C" data-ref-filename="310C">C</a>)) {</td></tr>
<tr><th id="2249">2249</th><td>        <a class="local col3 ref" href="#313CS" title='CS' data-ref="313CS" data-ref-filename="313CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"["</q>;</td></tr>
<tr><th id="2250">2250</th><td>        <b>for</b> (<em>int</em> <dfn class="local col6 decl" id="316l" title='l' data-type='int' data-ref="316l" data-ref-filename="316l">l</dfn> = <var>0</var>; <a class="local col6 ref" href="#316l" title='l' data-ref="316l" data-ref-filename="316l">l</a> != <a class="local col1 ref" href="#311NumLanes" title='NumLanes' data-ref="311NumLanes" data-ref-filename="311NumLanes">NumLanes</a>; ++<a class="local col6 ref" href="#316l" title='l' data-ref="316l" data-ref-filename="316l">l</a>) {</td></tr>
<tr><th id="2251">2251</th><td>          <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="317i" title='i' data-type='int' data-ref="317i" data-ref-filename="317i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="318NumElements" title='NumElements' data-type='int' data-ref="318NumElements" data-ref-filename="318NumElements">NumElements</dfn> = <a class="local col5 ref" href="#315CDS" title='CDS' data-ref="315CDS" data-ref-filename="315CDS">CDS</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm22ConstantDataSequential14getNumElementsEv" title='llvm::ConstantDataSequential::getNumElements' data-ref="_ZNK4llvm22ConstantDataSequential14getNumElementsEv" data-ref-filename="_ZNK4llvm22ConstantDataSequential14getNumElementsEv">getNumElements</a>(); <a class="local col7 ref" href="#317i" title='i' data-ref="317i" data-ref-filename="317i">i</a> &lt; <a class="local col8 ref" href="#318NumElements" title='NumElements' data-ref="318NumElements" data-ref-filename="318NumElements">NumElements</a>;</td></tr>
<tr><th id="2252">2252</th><td>               ++<a class="local col7 ref" href="#317i" title='i' data-ref="317i" data-ref-filename="317i">i</a>) {</td></tr>
<tr><th id="2253">2253</th><td>            <b>if</b> (<a class="local col7 ref" href="#317i" title='i' data-ref="317i" data-ref-filename="317i">i</a> != <var>0</var> || <a class="local col6 ref" href="#316l" title='l' data-ref="316l" data-ref-filename="316l">l</a> != <var>0</var>)</td></tr>
<tr><th id="2254">2254</th><td>              <a class="local col3 ref" href="#313CS" title='CS' data-ref="313CS" data-ref-filename="313CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q>;</td></tr>
<tr><th id="2255">2255</th><td>            <b>if</b> (<a class="local col5 ref" href="#315CDS" title='CDS' data-ref="315CDS" data-ref-filename="315CDS">CDS</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm22ConstantDataSequential14getElementTypeEv" title='llvm::ConstantDataSequential::getElementType' data-ref="_ZNK4llvm22ConstantDataSequential14getElementTypeEv" data-ref-filename="_ZNK4llvm22ConstantDataSequential14getElementTypeEv">getElementType</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isIntegerTyEv" title='llvm::Type::isIntegerTy' data-ref="_ZNK4llvm4Type11isIntegerTyEv" data-ref-filename="_ZNK4llvm4Type11isIntegerTyEv">isIntegerTy</a>())</td></tr>
<tr><th id="2256">2256</th><td>              <a class="tu ref fn" href="#_ZL13printConstantRKN4llvm5APIntERNS_11raw_ostreamE" title='printConstant' data-use='c' data-ref="_ZL13printConstantRKN4llvm5APIntERNS_11raw_ostreamE" data-ref-filename="_ZL13printConstantRKN4llvm5APIntERNS_11raw_ostreamE">printConstant</a>(<a class="local col5 ref" href="#315CDS" title='CDS' data-ref="315CDS" data-ref-filename="315CDS">CDS</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm22ConstantDataSequential17getElementAsAPIntEj" title='llvm::ConstantDataSequential::getElementAsAPInt' data-ref="_ZNK4llvm22ConstantDataSequential17getElementAsAPIntEj" data-ref-filename="_ZNK4llvm22ConstantDataSequential17getElementAsAPIntEj">getElementAsAPInt</a>(<a class="local col7 ref" href="#317i" title='i' data-ref="317i" data-ref-filename="317i">i</a>), <span class='refarg'><a class="local col3 ref" href="#313CS" title='CS' data-ref="313CS" data-ref-filename="313CS">CS</a></span>);</td></tr>
<tr><th id="2257">2257</th><td>            <b>else</b> <b>if</b> (<a class="local col5 ref" href="#315CDS" title='CDS' data-ref="315CDS" data-ref-filename="315CDS">CDS</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm22ConstantDataSequential14getElementTypeEv" title='llvm::ConstantDataSequential::getElementType' data-ref="_ZNK4llvm22ConstantDataSequential14getElementTypeEv" data-ref-filename="_ZNK4llvm22ConstantDataSequential14getElementTypeEv">getElementType</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type8isHalfTyEv" title='llvm::Type::isHalfTy' data-ref="_ZNK4llvm4Type8isHalfTyEv" data-ref-filename="_ZNK4llvm4Type8isHalfTyEv">isHalfTy</a>() ||</td></tr>
<tr><th id="2258">2258</th><td>                     <a class="local col5 ref" href="#315CDS" title='CDS' data-ref="315CDS" data-ref-filename="315CDS">CDS</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm22ConstantDataSequential14getElementTypeEv" title='llvm::ConstantDataSequential::getElementType' data-ref="_ZNK4llvm22ConstantDataSequential14getElementTypeEv" data-ref-filename="_ZNK4llvm22ConstantDataSequential14getElementTypeEv">getElementType</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type9isFloatTyEv" title='llvm::Type::isFloatTy' data-ref="_ZNK4llvm4Type9isFloatTyEv" data-ref-filename="_ZNK4llvm4Type9isFloatTyEv">isFloatTy</a>() ||</td></tr>
<tr><th id="2259">2259</th><td>                     <a class="local col5 ref" href="#315CDS" title='CDS' data-ref="315CDS" data-ref-filename="315CDS">CDS</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm22ConstantDataSequential14getElementTypeEv" title='llvm::ConstantDataSequential::getElementType' data-ref="_ZNK4llvm22ConstantDataSequential14getElementTypeEv" data-ref-filename="_ZNK4llvm22ConstantDataSequential14getElementTypeEv">getElementType</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isDoubleTyEv" title='llvm::Type::isDoubleTy' data-ref="_ZNK4llvm4Type10isDoubleTyEv" data-ref-filename="_ZNK4llvm4Type10isDoubleTyEv">isDoubleTy</a>())</td></tr>
<tr><th id="2260">2260</th><td>              <a class="tu ref fn" href="#_ZL13printConstantRKN4llvm7APFloatERNS_11raw_ostreamE" title='printConstant' data-use='c' data-ref="_ZL13printConstantRKN4llvm7APFloatERNS_11raw_ostreamE" data-ref-filename="_ZL13printConstantRKN4llvm7APFloatERNS_11raw_ostreamE">printConstant</a>(<a class="local col5 ref" href="#315CDS" title='CDS' data-ref="315CDS" data-ref-filename="315CDS">CDS</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm22ConstantDataSequential19getElementAsAPFloatEj" title='llvm::ConstantDataSequential::getElementAsAPFloat' data-ref="_ZNK4llvm22ConstantDataSequential19getElementAsAPFloatEj" data-ref-filename="_ZNK4llvm22ConstantDataSequential19getElementAsAPFloatEj">getElementAsAPFloat</a>(<a class="local col7 ref" href="#317i" title='i' data-ref="317i" data-ref-filename="317i">i</a>), <span class='refarg'><a class="local col3 ref" href="#313CS" title='CS' data-ref="313CS" data-ref-filename="313CS">CS</a></span>);</td></tr>
<tr><th id="2261">2261</th><td>            <b>else</b></td></tr>
<tr><th id="2262">2262</th><td>              <a class="local col3 ref" href="#313CS" title='CS' data-ref="313CS" data-ref-filename="313CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"?"</q>;</td></tr>
<tr><th id="2263">2263</th><td>          }</td></tr>
<tr><th id="2264">2264</th><td>        }</td></tr>
<tr><th id="2265">2265</th><td>        <a class="local col3 ref" href="#313CS" title='CS' data-ref="313CS" data-ref-filename="313CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"]"</q>;</td></tr>
<tr><th id="2266">2266</th><td>        <a class="local col1 ref" href="#281OutStreamer" title='OutStreamer' data-ref="281OutStreamer" data-ref-filename="281OutStreamer">OutStreamer</a>.<a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col3 ref" href="#313CS" title='CS' data-ref="313CS" data-ref-filename="313CS">CS</a>.<a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostream3strB5cxx11Ev" title='llvm::raw_string_ostream::str' data-ref="_ZN4llvm18raw_string_ostream3strB5cxx11Ev" data-ref-filename="_ZN4llvm18raw_string_ostream3strB5cxx11Ev">str</a>());</td></tr>
<tr><th id="2267">2267</th><td>      } <b>else</b> <b>if</b> (<em>auto</em> *<dfn class="local col9 decl" id="319CV" title='CV' data-type='const llvm::ConstantVector *' data-ref="319CV" data-ref-filename="319CV"><a class="local col9 ref" href="#319CV" title='CV' data-ref="319CV" data-ref-filename="319CV">CV</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantVector" title='llvm::ConstantVector' data-ref="llvm::ConstantVector" data-ref-filename="llvm..ConstantVector">ConstantVector</a>&gt;(<a class="local col0 ref" href="#310C" title='C' data-ref="310C" data-ref-filename="310C">C</a>)) {</td></tr>
<tr><th id="2268">2268</th><td>        <a class="local col3 ref" href="#313CS" title='CS' data-ref="313CS" data-ref-filename="313CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"&lt;"</q>;</td></tr>
<tr><th id="2269">2269</th><td>        <b>for</b> (<em>int</em> <dfn class="local col0 decl" id="320l" title='l' data-type='int' data-ref="320l" data-ref-filename="320l">l</dfn> = <var>0</var>; <a class="local col0 ref" href="#320l" title='l' data-ref="320l" data-ref-filename="320l">l</a> != <a class="local col1 ref" href="#311NumLanes" title='NumLanes' data-ref="311NumLanes" data-ref-filename="311NumLanes">NumLanes</a>; ++<a class="local col0 ref" href="#320l" title='l' data-ref="320l" data-ref-filename="320l">l</a>) {</td></tr>
<tr><th id="2270">2270</th><td>          <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="321i" title='i' data-type='int' data-ref="321i" data-ref-filename="321i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="322NumOperands" title='NumOperands' data-type='int' data-ref="322NumOperands" data-ref-filename="322NumOperands">NumOperands</dfn> = <a class="local col9 ref" href="#319CV" title='CV' data-ref="319CV" data-ref-filename="319CV">CV</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#406" title='llvm::ConstantAggregate::getNumOperands' data-ref="_ZNK4llvm17ConstantAggregate14getNumOperandsEv" data-ref-filename="_ZNK4llvm17ConstantAggregate14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#321i" title='i' data-ref="321i" data-ref-filename="321i">i</a> &lt; <a class="local col2 ref" href="#322NumOperands" title='NumOperands' data-ref="322NumOperands" data-ref-filename="322NumOperands">NumOperands</a>;</td></tr>
<tr><th id="2271">2271</th><td>               ++<a class="local col1 ref" href="#321i" title='i' data-ref="321i" data-ref-filename="321i">i</a>) {</td></tr>
<tr><th id="2272">2272</th><td>            <b>if</b> (<a class="local col1 ref" href="#321i" title='i' data-ref="321i" data-ref-filename="321i">i</a> != <var>0</var> || <a class="local col0 ref" href="#320l" title='l' data-ref="320l" data-ref-filename="320l">l</a> != <var>0</var>)</td></tr>
<tr><th id="2273">2273</th><td>              <a class="local col3 ref" href="#313CS" title='CS' data-ref="313CS" data-ref-filename="313CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q>;</td></tr>
<tr><th id="2274">2274</th><td>            <a class="tu ref fn" href="#_ZL13printConstantPKN4llvm8ConstantERNS_11raw_ostreamE" title='printConstant' data-use='c' data-ref="_ZL13printConstantPKN4llvm8ConstantERNS_11raw_ostreamE" data-ref-filename="_ZL13printConstantPKN4llvm8ConstantERNS_11raw_ostreamE">printConstant</a>(<a class="local col9 ref" href="#319CV" title='CV' data-ref="319CV" data-ref-filename="319CV">CV</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#406" title='llvm::ConstantAggregate::getOperand' data-ref="_ZNK4llvm17ConstantAggregate10getOperandEj" data-ref-filename="_ZNK4llvm17ConstantAggregate10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#321i" title='i' data-ref="321i" data-ref-filename="321i">i</a>), <span class='refarg'><a class="local col3 ref" href="#313CS" title='CS' data-ref="313CS" data-ref-filename="313CS">CS</a></span>);</td></tr>
<tr><th id="2275">2275</th><td>          }</td></tr>
<tr><th id="2276">2276</th><td>        }</td></tr>
<tr><th id="2277">2277</th><td>        <a class="local col3 ref" href="#313CS" title='CS' data-ref="313CS" data-ref-filename="313CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"&gt;"</q>;</td></tr>
<tr><th id="2278">2278</th><td>        <a class="local col1 ref" href="#281OutStreamer" title='OutStreamer' data-ref="281OutStreamer" data-ref-filename="281OutStreamer">OutStreamer</a>.<a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col3 ref" href="#313CS" title='CS' data-ref="313CS" data-ref-filename="313CS">CS</a>.<a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostream3strB5cxx11Ev" title='llvm::raw_string_ostream::str' data-ref="_ZN4llvm18raw_string_ostream3strB5cxx11Ev" data-ref-filename="_ZN4llvm18raw_string_ostream3strB5cxx11Ev">str</a>());</td></tr>
<tr><th id="2279">2279</th><td>      }</td></tr>
<tr><th id="2280">2280</th><td>    }</td></tr>
<tr><th id="2281">2281</th><td>    <b>break</b>;</td></tr>
<tr><th id="2282">2282</th><td></td></tr>
<tr><th id="2283">2283</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVDDUPrm" title='llvm::X86::MOVDDUPrm' data-ref="llvm::X86::MOVDDUPrm" data-ref-filename="llvm..X86..MOVDDUPrm">MOVDDUPrm</a>:</td></tr>
<tr><th id="2284">2284</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDDUPrm" title='llvm::X86::VMOVDDUPrm' data-ref="llvm::X86::VMOVDDUPrm" data-ref-filename="llvm..X86..VMOVDDUPrm">VMOVDDUPrm</a>:</td></tr>
<tr><th id="2285">2285</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDDUPZ128rm" title='llvm::X86::VMOVDDUPZ128rm' data-ref="llvm::X86::VMOVDDUPZ128rm" data-ref-filename="llvm..X86..VMOVDDUPZ128rm">VMOVDDUPZ128rm</a>:</td></tr>
<tr><th id="2286">2286</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSrm" title='llvm::X86::VBROADCASTSSrm' data-ref="llvm::X86::VBROADCASTSSrm" data-ref-filename="llvm..X86..VBROADCASTSSrm">VBROADCASTSSrm</a>:</td></tr>
<tr><th id="2287">2287</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSYrm" title='llvm::X86::VBROADCASTSSYrm' data-ref="llvm::X86::VBROADCASTSSYrm" data-ref-filename="llvm..X86..VBROADCASTSSYrm">VBROADCASTSSYrm</a>:</td></tr>
<tr><th id="2288">2288</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZ128rm" title='llvm::X86::VBROADCASTSSZ128rm' data-ref="llvm::X86::VBROADCASTSSZ128rm" data-ref-filename="llvm..X86..VBROADCASTSSZ128rm">VBROADCASTSSZ128rm</a>:</td></tr>
<tr><th id="2289">2289</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZ256rm" title='llvm::X86::VBROADCASTSSZ256rm' data-ref="llvm::X86::VBROADCASTSSZ256rm" data-ref-filename="llvm..X86..VBROADCASTSSZ256rm">VBROADCASTSSZ256rm</a>:</td></tr>
<tr><th id="2290">2290</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZrm" title='llvm::X86::VBROADCASTSSZrm' data-ref="llvm::X86::VBROADCASTSSZrm" data-ref-filename="llvm..X86..VBROADCASTSSZrm">VBROADCASTSSZrm</a>:</td></tr>
<tr><th id="2291">2291</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDYrm" title='llvm::X86::VBROADCASTSDYrm' data-ref="llvm::X86::VBROADCASTSDYrm" data-ref-filename="llvm..X86..VBROADCASTSDYrm">VBROADCASTSDYrm</a>:</td></tr>
<tr><th id="2292">2292</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDZ256rm" title='llvm::X86::VBROADCASTSDZ256rm' data-ref="llvm::X86::VBROADCASTSDZ256rm" data-ref-filename="llvm..X86..VBROADCASTSDZ256rm">VBROADCASTSDZ256rm</a>:</td></tr>
<tr><th id="2293">2293</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDZrm" title='llvm::X86::VBROADCASTSDZrm' data-ref="llvm::X86::VBROADCASTSDZrm" data-ref-filename="llvm..X86..VBROADCASTSDZrm">VBROADCASTSDZrm</a>:</td></tr>
<tr><th id="2294">2294</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTBrm" title='llvm::X86::VPBROADCASTBrm' data-ref="llvm::X86::VPBROADCASTBrm" data-ref-filename="llvm..X86..VPBROADCASTBrm">VPBROADCASTBrm</a>:</td></tr>
<tr><th id="2295">2295</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTBYrm" title='llvm::X86::VPBROADCASTBYrm' data-ref="llvm::X86::VPBROADCASTBYrm" data-ref-filename="llvm..X86..VPBROADCASTBYrm">VPBROADCASTBYrm</a>:</td></tr>
<tr><th id="2296">2296</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTBZ128rm" title='llvm::X86::VPBROADCASTBZ128rm' data-ref="llvm::X86::VPBROADCASTBZ128rm" data-ref-filename="llvm..X86..VPBROADCASTBZ128rm">VPBROADCASTBZ128rm</a>:</td></tr>
<tr><th id="2297">2297</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTBZ256rm" title='llvm::X86::VPBROADCASTBZ256rm' data-ref="llvm::X86::VPBROADCASTBZ256rm" data-ref-filename="llvm..X86..VPBROADCASTBZ256rm">VPBROADCASTBZ256rm</a>:</td></tr>
<tr><th id="2298">2298</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTBZrm" title='llvm::X86::VPBROADCASTBZrm' data-ref="llvm::X86::VPBROADCASTBZrm" data-ref-filename="llvm..X86..VPBROADCASTBZrm">VPBROADCASTBZrm</a>:</td></tr>
<tr><th id="2299">2299</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDrm" title='llvm::X86::VPBROADCASTDrm' data-ref="llvm::X86::VPBROADCASTDrm" data-ref-filename="llvm..X86..VPBROADCASTDrm">VPBROADCASTDrm</a>:</td></tr>
<tr><th id="2300">2300</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDYrm" title='llvm::X86::VPBROADCASTDYrm' data-ref="llvm::X86::VPBROADCASTDYrm" data-ref-filename="llvm..X86..VPBROADCASTDYrm">VPBROADCASTDYrm</a>:</td></tr>
<tr><th id="2301">2301</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDZ128rm" title='llvm::X86::VPBROADCASTDZ128rm' data-ref="llvm::X86::VPBROADCASTDZ128rm" data-ref-filename="llvm..X86..VPBROADCASTDZ128rm">VPBROADCASTDZ128rm</a>:</td></tr>
<tr><th id="2302">2302</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDZ256rm" title='llvm::X86::VPBROADCASTDZ256rm' data-ref="llvm::X86::VPBROADCASTDZ256rm" data-ref-filename="llvm..X86..VPBROADCASTDZ256rm">VPBROADCASTDZ256rm</a>:</td></tr>
<tr><th id="2303">2303</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDZrm" title='llvm::X86::VPBROADCASTDZrm' data-ref="llvm::X86::VPBROADCASTDZrm" data-ref-filename="llvm..X86..VPBROADCASTDZrm">VPBROADCASTDZrm</a>:</td></tr>
<tr><th id="2304">2304</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQrm" title='llvm::X86::VPBROADCASTQrm' data-ref="llvm::X86::VPBROADCASTQrm" data-ref-filename="llvm..X86..VPBROADCASTQrm">VPBROADCASTQrm</a>:</td></tr>
<tr><th id="2305">2305</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQYrm" title='llvm::X86::VPBROADCASTQYrm' data-ref="llvm::X86::VPBROADCASTQYrm" data-ref-filename="llvm..X86..VPBROADCASTQYrm">VPBROADCASTQYrm</a>:</td></tr>
<tr><th id="2306">2306</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQZ128rm" title='llvm::X86::VPBROADCASTQZ128rm' data-ref="llvm::X86::VPBROADCASTQZ128rm" data-ref-filename="llvm..X86..VPBROADCASTQZ128rm">VPBROADCASTQZ128rm</a>:</td></tr>
<tr><th id="2307">2307</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQZ256rm" title='llvm::X86::VPBROADCASTQZ256rm' data-ref="llvm::X86::VPBROADCASTQZ256rm" data-ref-filename="llvm..X86..VPBROADCASTQZ256rm">VPBROADCASTQZ256rm</a>:</td></tr>
<tr><th id="2308">2308</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQZrm" title='llvm::X86::VPBROADCASTQZrm' data-ref="llvm::X86::VPBROADCASTQZrm" data-ref-filename="llvm..X86..VPBROADCASTQZrm">VPBROADCASTQZrm</a>:</td></tr>
<tr><th id="2309">2309</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTWrm" title='llvm::X86::VPBROADCASTWrm' data-ref="llvm::X86::VPBROADCASTWrm" data-ref-filename="llvm..X86..VPBROADCASTWrm">VPBROADCASTWrm</a>:</td></tr>
<tr><th id="2310">2310</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTWYrm" title='llvm::X86::VPBROADCASTWYrm' data-ref="llvm::X86::VPBROADCASTWYrm" data-ref-filename="llvm..X86..VPBROADCASTWYrm">VPBROADCASTWYrm</a>:</td></tr>
<tr><th id="2311">2311</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTWZ128rm" title='llvm::X86::VPBROADCASTWZ128rm' data-ref="llvm::X86::VPBROADCASTWZ128rm" data-ref-filename="llvm..X86..VPBROADCASTWZ128rm">VPBROADCASTWZ128rm</a>:</td></tr>
<tr><th id="2312">2312</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTWZ256rm" title='llvm::X86::VPBROADCASTWZ256rm' data-ref="llvm::X86::VPBROADCASTWZ256rm" data-ref-filename="llvm..X86..VPBROADCASTWZ256rm">VPBROADCASTWZ256rm</a>:</td></tr>
<tr><th id="2313">2313</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTWZrm" title='llvm::X86::VPBROADCASTWZrm' data-ref="llvm::X86::VPBROADCASTWZrm" data-ref-filename="llvm..X86..VPBROADCASTWZrm">VPBROADCASTWZrm</a>:</td></tr>
<tr><th id="2314">2314</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI-&gt;getNumOperands() &gt;= (<var>1</var> + X86::AddrNumOperands) &amp;&amp;</td></tr>
<tr><th id="2315">2315</th><td>           <q>"Unexpected number of operands!"</q>);</td></tr>
<tr><th id="2316">2316</th><td>    <b>if</b> (<em>auto</em> *<dfn class="local col3 decl" id="323C" title='C' data-type='const llvm::Constant *' data-ref="323C" data-ref-filename="323C"><a class="local col3 ref" href="#323C" title='C' data-ref="323C" data-ref-filename="323C">C</a></dfn> = <a class="tu ref fn" href="#_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE" title='getConstantFromPool' data-use='c' data-ref="_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE" data-ref-filename="_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE">getConstantFromPool</a>(*<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>, <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp" data-ref-filename="llvm..X86..AddrDisp">AddrDisp</a>))) {</td></tr>
<tr><th id="2317">2317</th><td>      <em>int</em> <dfn class="local col4 decl" id="324NumElts" title='NumElts' data-type='int' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</dfn>;</td></tr>
<tr><th id="2318">2318</th><td>      <b>switch</b> (<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2319">2319</th><td>      <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid opcode"</q>);</td></tr>
<tr><th id="2320">2320</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVDDUPrm" title='llvm::X86::MOVDDUPrm' data-ref="llvm::X86::MOVDDUPrm" data-ref-filename="llvm..X86..MOVDDUPrm">MOVDDUPrm</a>:          <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>2</var>;  <b>break</b>;</td></tr>
<tr><th id="2321">2321</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDDUPrm" title='llvm::X86::VMOVDDUPrm' data-ref="llvm::X86::VMOVDDUPrm" data-ref-filename="llvm..X86..VMOVDDUPrm">VMOVDDUPrm</a>:         <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>2</var>;  <b>break</b>;</td></tr>
<tr><th id="2322">2322</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDDUPZ128rm" title='llvm::X86::VMOVDDUPZ128rm' data-ref="llvm::X86::VMOVDDUPZ128rm" data-ref-filename="llvm..X86..VMOVDDUPZ128rm">VMOVDDUPZ128rm</a>:     <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>2</var>;  <b>break</b>;</td></tr>
<tr><th id="2323">2323</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSrm" title='llvm::X86::VBROADCASTSSrm' data-ref="llvm::X86::VBROADCASTSSrm" data-ref-filename="llvm..X86..VBROADCASTSSrm">VBROADCASTSSrm</a>:     <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>4</var>;  <b>break</b>;</td></tr>
<tr><th id="2324">2324</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSYrm" title='llvm::X86::VBROADCASTSSYrm' data-ref="llvm::X86::VBROADCASTSSYrm" data-ref-filename="llvm..X86..VBROADCASTSSYrm">VBROADCASTSSYrm</a>:    <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>8</var>;  <b>break</b>;</td></tr>
<tr><th id="2325">2325</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZ128rm" title='llvm::X86::VBROADCASTSSZ128rm' data-ref="llvm::X86::VBROADCASTSSZ128rm" data-ref-filename="llvm..X86..VBROADCASTSSZ128rm">VBROADCASTSSZ128rm</a>: <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>4</var>;  <b>break</b>;</td></tr>
<tr><th id="2326">2326</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZ256rm" title='llvm::X86::VBROADCASTSSZ256rm' data-ref="llvm::X86::VBROADCASTSSZ256rm" data-ref-filename="llvm..X86..VBROADCASTSSZ256rm">VBROADCASTSSZ256rm</a>: <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>8</var>;  <b>break</b>;</td></tr>
<tr><th id="2327">2327</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZrm" title='llvm::X86::VBROADCASTSSZrm' data-ref="llvm::X86::VBROADCASTSSZrm" data-ref-filename="llvm..X86..VBROADCASTSSZrm">VBROADCASTSSZrm</a>:    <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>16</var>; <b>break</b>;</td></tr>
<tr><th id="2328">2328</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDYrm" title='llvm::X86::VBROADCASTSDYrm' data-ref="llvm::X86::VBROADCASTSDYrm" data-ref-filename="llvm..X86..VBROADCASTSDYrm">VBROADCASTSDYrm</a>:    <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>4</var>;  <b>break</b>;</td></tr>
<tr><th id="2329">2329</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDZ256rm" title='llvm::X86::VBROADCASTSDZ256rm' data-ref="llvm::X86::VBROADCASTSDZ256rm" data-ref-filename="llvm..X86..VBROADCASTSDZ256rm">VBROADCASTSDZ256rm</a>: <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>4</var>;  <b>break</b>;</td></tr>
<tr><th id="2330">2330</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDZrm" title='llvm::X86::VBROADCASTSDZrm' data-ref="llvm::X86::VBROADCASTSDZrm" data-ref-filename="llvm..X86..VBROADCASTSDZrm">VBROADCASTSDZrm</a>:    <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>8</var>;  <b>break</b>;</td></tr>
<tr><th id="2331">2331</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTBrm" title='llvm::X86::VPBROADCASTBrm' data-ref="llvm::X86::VPBROADCASTBrm" data-ref-filename="llvm..X86..VPBROADCASTBrm">VPBROADCASTBrm</a>:     <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>16</var>; <b>break</b>;</td></tr>
<tr><th id="2332">2332</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTBYrm" title='llvm::X86::VPBROADCASTBYrm' data-ref="llvm::X86::VPBROADCASTBYrm" data-ref-filename="llvm..X86..VPBROADCASTBYrm">VPBROADCASTBYrm</a>:    <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>32</var>; <b>break</b>;</td></tr>
<tr><th id="2333">2333</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTBZ128rm" title='llvm::X86::VPBROADCASTBZ128rm' data-ref="llvm::X86::VPBROADCASTBZ128rm" data-ref-filename="llvm..X86..VPBROADCASTBZ128rm">VPBROADCASTBZ128rm</a>: <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>16</var>; <b>break</b>;</td></tr>
<tr><th id="2334">2334</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTBZ256rm" title='llvm::X86::VPBROADCASTBZ256rm' data-ref="llvm::X86::VPBROADCASTBZ256rm" data-ref-filename="llvm..X86..VPBROADCASTBZ256rm">VPBROADCASTBZ256rm</a>: <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>32</var>; <b>break</b>;</td></tr>
<tr><th id="2335">2335</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTBZrm" title='llvm::X86::VPBROADCASTBZrm' data-ref="llvm::X86::VPBROADCASTBZrm" data-ref-filename="llvm..X86..VPBROADCASTBZrm">VPBROADCASTBZrm</a>:    <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>64</var>; <b>break</b>;</td></tr>
<tr><th id="2336">2336</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDrm" title='llvm::X86::VPBROADCASTDrm' data-ref="llvm::X86::VPBROADCASTDrm" data-ref-filename="llvm..X86..VPBROADCASTDrm">VPBROADCASTDrm</a>:     <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>4</var>;  <b>break</b>;</td></tr>
<tr><th id="2337">2337</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDYrm" title='llvm::X86::VPBROADCASTDYrm' data-ref="llvm::X86::VPBROADCASTDYrm" data-ref-filename="llvm..X86..VPBROADCASTDYrm">VPBROADCASTDYrm</a>:    <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>8</var>;  <b>break</b>;</td></tr>
<tr><th id="2338">2338</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDZ128rm" title='llvm::X86::VPBROADCASTDZ128rm' data-ref="llvm::X86::VPBROADCASTDZ128rm" data-ref-filename="llvm..X86..VPBROADCASTDZ128rm">VPBROADCASTDZ128rm</a>: <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>4</var>;  <b>break</b>;</td></tr>
<tr><th id="2339">2339</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDZ256rm" title='llvm::X86::VPBROADCASTDZ256rm' data-ref="llvm::X86::VPBROADCASTDZ256rm" data-ref-filename="llvm..X86..VPBROADCASTDZ256rm">VPBROADCASTDZ256rm</a>: <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>8</var>;  <b>break</b>;</td></tr>
<tr><th id="2340">2340</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDZrm" title='llvm::X86::VPBROADCASTDZrm' data-ref="llvm::X86::VPBROADCASTDZrm" data-ref-filename="llvm..X86..VPBROADCASTDZrm">VPBROADCASTDZrm</a>:    <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>16</var>; <b>break</b>;</td></tr>
<tr><th id="2341">2341</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQrm" title='llvm::X86::VPBROADCASTQrm' data-ref="llvm::X86::VPBROADCASTQrm" data-ref-filename="llvm..X86..VPBROADCASTQrm">VPBROADCASTQrm</a>:     <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>2</var>;  <b>break</b>;</td></tr>
<tr><th id="2342">2342</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQYrm" title='llvm::X86::VPBROADCASTQYrm' data-ref="llvm::X86::VPBROADCASTQYrm" data-ref-filename="llvm..X86..VPBROADCASTQYrm">VPBROADCASTQYrm</a>:    <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>4</var>;  <b>break</b>;</td></tr>
<tr><th id="2343">2343</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQZ128rm" title='llvm::X86::VPBROADCASTQZ128rm' data-ref="llvm::X86::VPBROADCASTQZ128rm" data-ref-filename="llvm..X86..VPBROADCASTQZ128rm">VPBROADCASTQZ128rm</a>: <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>2</var>;  <b>break</b>;</td></tr>
<tr><th id="2344">2344</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQZ256rm" title='llvm::X86::VPBROADCASTQZ256rm' data-ref="llvm::X86::VPBROADCASTQZ256rm" data-ref-filename="llvm..X86..VPBROADCASTQZ256rm">VPBROADCASTQZ256rm</a>: <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>4</var>;  <b>break</b>;</td></tr>
<tr><th id="2345">2345</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQZrm" title='llvm::X86::VPBROADCASTQZrm' data-ref="llvm::X86::VPBROADCASTQZrm" data-ref-filename="llvm..X86..VPBROADCASTQZrm">VPBROADCASTQZrm</a>:    <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>8</var>;  <b>break</b>;</td></tr>
<tr><th id="2346">2346</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTWrm" title='llvm::X86::VPBROADCASTWrm' data-ref="llvm::X86::VPBROADCASTWrm" data-ref-filename="llvm..X86..VPBROADCASTWrm">VPBROADCASTWrm</a>:     <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>8</var>;  <b>break</b>;</td></tr>
<tr><th id="2347">2347</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTWYrm" title='llvm::X86::VPBROADCASTWYrm' data-ref="llvm::X86::VPBROADCASTWYrm" data-ref-filename="llvm..X86..VPBROADCASTWYrm">VPBROADCASTWYrm</a>:    <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>16</var>; <b>break</b>;</td></tr>
<tr><th id="2348">2348</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTWZ128rm" title='llvm::X86::VPBROADCASTWZ128rm' data-ref="llvm::X86::VPBROADCASTWZ128rm" data-ref-filename="llvm..X86..VPBROADCASTWZ128rm">VPBROADCASTWZ128rm</a>: <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>8</var>;  <b>break</b>;</td></tr>
<tr><th id="2349">2349</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTWZ256rm" title='llvm::X86::VPBROADCASTWZ256rm' data-ref="llvm::X86::VPBROADCASTWZ256rm" data-ref-filename="llvm..X86..VPBROADCASTWZ256rm">VPBROADCASTWZ256rm</a>: <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>16</var>; <b>break</b>;</td></tr>
<tr><th id="2350">2350</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTWZrm" title='llvm::X86::VPBROADCASTWZrm' data-ref="llvm::X86::VPBROADCASTWZrm" data-ref-filename="llvm..X86..VPBROADCASTWZrm">VPBROADCASTWZrm</a>:    <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a> = <var>32</var>; <b>break</b>;</td></tr>
<tr><th id="2351">2351</th><td>      }</td></tr>
<tr><th id="2352">2352</th><td></td></tr>
<tr><th id="2353">2353</th><td>      <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span> <span class='ref fn fake' title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev" data-ref-filename="_ZNSt7__cxx1112basic_stringC1Ev"></span><dfn class="local col5 decl" id="325Comment" title='Comment' data-type='std::string' data-ref="325Comment" data-ref-filename="325Comment">Comment</dfn>;</td></tr>
<tr><th id="2354">2354</th><td>      <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream" data-ref-filename="llvm..raw_string_ostream">raw_string_ostream</a> <dfn class="local col6 decl" id="326CS" title='CS' data-type='llvm::raw_string_ostream' data-ref="326CS" data-ref-filename="326CS">CS</dfn><a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col5 ref" href="#325Comment" title='Comment' data-ref="325Comment" data-ref-filename="325Comment">Comment</a>);</td></tr>
<tr><th id="2355">2355</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="327DstOp" title='DstOp' data-type='const llvm::MachineOperand &amp;' data-ref="327DstOp" data-ref-filename="327DstOp">DstOp</dfn> = <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2356">2356</th><td>      <a class="local col6 ref" href="#326CS" title='CS' data-ref="326CS" data-ref-filename="326CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="type" href="MCTargetDesc/X86ATTInstPrinter.h.html#llvm::X86ATTInstPrinter" title='llvm::X86ATTInstPrinter' data-ref="llvm::X86ATTInstPrinter" data-ref-filename="llvm..X86ATTInstPrinter">X86ATTInstPrinter</a>::<a class="ref fn" href="MCTargetDesc/X86ATTInstPrinter.h.html#_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj" title='llvm::X86ATTInstPrinter::getRegisterName' data-ref="_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj" data-ref-filename="_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj">getRegisterName</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#327DstOp" title='DstOp' data-ref="327DstOp" data-ref-filename="327DstOp">DstOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" = "</q>;</td></tr>
<tr><th id="2357">2357</th><td>      <a class="local col6 ref" href="#326CS" title='CS' data-ref="326CS" data-ref-filename="326CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"["</q>;</td></tr>
<tr><th id="2358">2358</th><td>      <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="328i" title='i' data-type='int' data-ref="328i" data-ref-filename="328i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#328i" title='i' data-ref="328i" data-ref-filename="328i">i</a> != <a class="local col4 ref" href="#324NumElts" title='NumElts' data-ref="324NumElts" data-ref-filename="324NumElts">NumElts</a>; ++<a class="local col8 ref" href="#328i" title='i' data-ref="328i" data-ref-filename="328i">i</a>) {</td></tr>
<tr><th id="2359">2359</th><td>        <b>if</b> (<a class="local col8 ref" href="#328i" title='i' data-ref="328i" data-ref-filename="328i">i</a> != <var>0</var>)</td></tr>
<tr><th id="2360">2360</th><td>          <a class="local col6 ref" href="#326CS" title='CS' data-ref="326CS" data-ref-filename="326CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q>;</td></tr>
<tr><th id="2361">2361</th><td>        <a class="tu ref fn" href="#_ZL13printConstantPKN4llvm8ConstantERNS_11raw_ostreamE" title='printConstant' data-use='c' data-ref="_ZL13printConstantPKN4llvm8ConstantERNS_11raw_ostreamE" data-ref-filename="_ZL13printConstantPKN4llvm8ConstantERNS_11raw_ostreamE">printConstant</a>(<a class="local col3 ref" href="#323C" title='C' data-ref="323C" data-ref-filename="323C">C</a>, <span class='refarg'><a class="local col6 ref" href="#326CS" title='CS' data-ref="326CS" data-ref-filename="326CS">CS</a></span>);</td></tr>
<tr><th id="2362">2362</th><td>      }</td></tr>
<tr><th id="2363">2363</th><td>      <a class="local col6 ref" href="#326CS" title='CS' data-ref="326CS" data-ref-filename="326CS">CS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"]"</q>;</td></tr>
<tr><th id="2364">2364</th><td>      <a class="local col1 ref" href="#281OutStreamer" title='OutStreamer' data-ref="281OutStreamer" data-ref-filename="281OutStreamer">OutStreamer</a>.<a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col6 ref" href="#326CS" title='CS' data-ref="326CS" data-ref-filename="326CS">CS</a>.<a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostream3strB5cxx11Ev" title='llvm::raw_string_ostream::str' data-ref="_ZN4llvm18raw_string_ostream3strB5cxx11Ev" data-ref-filename="_ZN4llvm18raw_string_ostream3strB5cxx11Ev">str</a>());</td></tr>
<tr><th id="2365">2365</th><td>    }</td></tr>
<tr><th id="2366">2366</th><td>  }</td></tr>
<tr><th id="2367">2367</th><td>}</td></tr>
<tr><th id="2368">2368</th><td></td></tr>
<tr><th id="2369">2369</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter" data-ref-filename="llvm..X86AsmPrinter">X86AsmPrinter</a>::<dfn class="virtual decl def fn" id="_ZN4llvm13X86AsmPrinter15emitInstructionEPKNS_12MachineInstrE" title='llvm::X86AsmPrinter::emitInstruction' data-ref="_ZN4llvm13X86AsmPrinter15emitInstructionEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm13X86AsmPrinter15emitInstructionEPKNS_12MachineInstrE">emitInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="329MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="329MI" data-ref-filename="329MI">MI</dfn>) {</td></tr>
<tr><th id="2370">2370</th><td>  <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower" data-ref-filename="(anonymousnamespace)..X86MCInstLower">X86MCInstLower</a> <dfn class="local col0 decl" id="330MCInstLowering" title='MCInstLowering' data-type='(anonymous namespace)::X86MCInstLower' data-ref="330MCInstLowering" data-ref-filename="330MCInstLowering">MCInstLowering</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_114X86MCInstLowerC1ERKN4llvm15MachineFunctionERNS1_13X86AsmPrinterE" title='(anonymous namespace)::X86MCInstLower::X86MCInstLower' data-use='c' data-ref="_ZN12_GLOBAL__N_114X86MCInstLowerC1ERKN4llvm15MachineFunctionERNS1_13X86AsmPrinterE" data-ref-filename="_ZN12_GLOBAL__N_114X86MCInstLowerC1ERKN4llvm15MachineFunctionERNS1_13X86AsmPrinterE">(</a>*<a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF" data-ref-filename="llvm..AsmPrinter..MF">MF</a>, *<b>this</b>);</td></tr>
<tr><th id="2371">2371</th><td>  <em>const</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a> *<dfn class="local col1 decl" id="331RI" title='RI' data-type='const llvm::X86RegisterInfo *' data-ref="331RI" data-ref-filename="331RI">RI</dfn> =</td></tr>
<tr><th id="2372">2372</th><td>      <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF" data-ref-filename="llvm..AsmPrinter..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;().<a class="virtual ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget15getRegisterInfoEv" title='llvm::X86Subtarget::getRegisterInfo' data-ref="_ZNK4llvm12X86Subtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86Subtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2373">2373</th><td></td></tr>
<tr><th id="2374">2374</th><td>  <i>// Add a comment about EVEX-2-VEX compression for AVX-512 instrs that</i></td></tr>
<tr><th id="2375">2375</th><td><i>  // are compressed from EVEX encoding to VEX encoding.</i></td></tr>
<tr><th id="2376">2376</th><td>  <b>if</b> (<a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::TM" title='llvm::AsmPrinter::TM' data-ref="llvm::AsmPrinter::TM" data-ref-filename="llvm..AsmPrinter..TM">TM</a>.<a class="ref field" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options" data-ref-filename="llvm..TargetMachine..Options">Options</a>.<a class="ref field" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::MCOptions" title='llvm::TargetOptions::MCOptions' data-ref="llvm::TargetOptions::MCOptions" data-ref-filename="llvm..TargetOptions..MCOptions">MCOptions</a>.<a class="ref field" href="../../../include/llvm/MC/MCTargetOptions.h.html#llvm::MCTargetOptions::ShowMCEncoding" title='llvm::MCTargetOptions::ShowMCEncoding' data-ref="llvm::MCTargetOptions::ShowMCEncoding" data-ref-filename="llvm..MCTargetOptions..ShowMCEncoding">ShowMCEncoding</a>) {</td></tr>
<tr><th id="2377">2377</th><td>    <b>if</b> (<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18getAsmPrinterFlagsEv" title='llvm::MachineInstr::getAsmPrinterFlags' data-ref="_ZNK4llvm12MachineInstr18getAsmPrinterFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr18getAsmPrinterFlagsEv">getAsmPrinterFlags</a>() &amp; <span class="namespace">X86::</span><a class="enum" href="X86InstrInfo.h.html#llvm::X86::AC_EVEX_2_VEX" title='llvm::X86::AC_EVEX_2_VEX' data-ref="llvm::X86::AC_EVEX_2_VEX" data-ref-filename="llvm..X86..AC_EVEX_2_VEX">AC_EVEX_2_VEX</a>)</td></tr>
<tr><th id="2378">2378</th><td>      <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"EVEX TO VEX Compression "</q>, <b>false</b>);</td></tr>
<tr><th id="2379">2379</th><td>  }</td></tr>
<tr><th id="2380">2380</th><td></td></tr>
<tr><th id="2381">2381</th><td>  <i>// Add comments for values loaded from constant pool.</i></td></tr>
<tr><th id="2382">2382</th><td>  <b>if</b> (<a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZNK4llvm10MCStreamer12isVerboseAsmEv" title='llvm::MCStreamer::isVerboseAsm' data-ref="_ZNK4llvm10MCStreamer12isVerboseAsmEv" data-ref-filename="_ZNK4llvm10MCStreamer12isVerboseAsmEv">isVerboseAsm</a>())</td></tr>
<tr><th id="2383">2383</th><td>    <a class="tu ref fn" href="#_ZL19addConstantCommentsPKN4llvm12MachineInstrERNS_10MCStreamerE" title='addConstantComments' data-use='c' data-ref="_ZL19addConstantCommentsPKN4llvm12MachineInstrERNS_10MCStreamerE" data-ref-filename="_ZL19addConstantCommentsPKN4llvm12MachineInstrERNS_10MCStreamerE">addConstantComments</a>(<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>, <span class='refarg'><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a></span>);</td></tr>
<tr><th id="2384">2384</th><td></td></tr>
<tr><th id="2385">2385</th><td>  <b>switch</b> (<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2386">2386</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#78" title='llvm::TargetOpcode::DBG_VALUE' data-ref="llvm::TargetOpcode::DBG_VALUE" data-ref-filename="llvm..TargetOpcode..DBG_VALUE">DBG_VALUE</a>:</td></tr>
<tr><th id="2387">2387</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Should be handled target independently"</q>);</td></tr>
<tr><th id="2388">2388</th><td></td></tr>
<tr><th id="2389">2389</th><td>  <i>// Emit nothing here but a comment if we can.</i></td></tr>
<tr><th id="2390">2390</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::Int_MemBarrier" title='llvm::X86::Int_MemBarrier' data-ref="llvm::X86::Int_MemBarrier" data-ref-filename="llvm..X86..Int_MemBarrier">Int_MemBarrier</a>:</td></tr>
<tr><th id="2391">2391</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer14emitRawCommentERKNS_5TwineEb" title='llvm::MCStreamer::emitRawComment' data-ref="_ZN4llvm10MCStreamer14emitRawCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer14emitRawCommentERKNS_5TwineEb">emitRawComment</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"MEMBARRIER"</q>);</td></tr>
<tr><th id="2392">2392</th><td>    <b>return</b>;</td></tr>
<tr><th id="2393">2393</th><td></td></tr>
<tr><th id="2394">2394</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::EH_RETURN" title='llvm::X86::EH_RETURN' data-ref="llvm::X86::EH_RETURN" data-ref-filename="llvm..X86..EH_RETURN">EH_RETURN</a>:</td></tr>
<tr><th id="2395">2395</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::EH_RETURN64" title='llvm::X86::EH_RETURN64' data-ref="llvm::X86::EH_RETURN64" data-ref-filename="llvm..X86..EH_RETURN64">EH_RETURN64</a>: {</td></tr>
<tr><th id="2396">2396</th><td>    <i>// Lower these as normal, but add some comments.</i></td></tr>
<tr><th id="2397">2397</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="332Reg" title='Reg' data-type='llvm::Register' data-ref="332Reg" data-ref-filename="332Reg">Reg</dfn> = <a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2398">2398</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a><a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc">(</a><q>"eh_return, addr: %"</q>) <a class="ref fn" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_9StringRefEPKc" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_9StringRefEPKc" data-ref-filename="_ZN4llvmplERKNS_9StringRefEPKc">+</a></td></tr>
<tr><th id="2399">2399</th><td>                            <a class="type" href="MCTargetDesc/X86ATTInstPrinter.h.html#llvm::X86ATTInstPrinter" title='llvm::X86ATTInstPrinter' data-ref="llvm::X86ATTInstPrinter" data-ref-filename="llvm..X86ATTInstPrinter">X86ATTInstPrinter</a>::<a class="ref fn" href="MCTargetDesc/X86ATTInstPrinter.h.html#_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj" title='llvm::X86ATTInstPrinter::getRegisterName' data-ref="_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj" data-ref-filename="_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj">getRegisterName</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#332Reg" title='Reg' data-ref="332Reg" data-ref-filename="332Reg">Reg</a>));</td></tr>
<tr><th id="2400">2400</th><td>    <b>break</b>;</td></tr>
<tr><th id="2401">2401</th><td>  }</td></tr>
<tr><th id="2402">2402</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CLEANUPRET" title='llvm::X86::CLEANUPRET' data-ref="llvm::X86::CLEANUPRET" data-ref-filename="llvm..X86..CLEANUPRET">CLEANUPRET</a>: {</td></tr>
<tr><th id="2403">2403</th><td>    <i>// Lower these as normal, but add some comments.</i></td></tr>
<tr><th id="2404">2404</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"CLEANUPRET"</q>);</td></tr>
<tr><th id="2405">2405</th><td>    <b>break</b>;</td></tr>
<tr><th id="2406">2406</th><td>  }</td></tr>
<tr><th id="2407">2407</th><td></td></tr>
<tr><th id="2408">2408</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CATCHRET" title='llvm::X86::CATCHRET' data-ref="llvm::X86::CATCHRET" data-ref-filename="llvm..X86..CATCHRET">CATCHRET</a>: {</td></tr>
<tr><th id="2409">2409</th><td>    <i>// Lower these as normal, but add some comments.</i></td></tr>
<tr><th id="2410">2410</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"CATCHRET"</q>);</td></tr>
<tr><th id="2411">2411</th><td>    <b>break</b>;</td></tr>
<tr><th id="2412">2412</th><td>  }</td></tr>
<tr><th id="2413">2413</th><td></td></tr>
<tr><th id="2414">2414</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ENDBR32" title='llvm::X86::ENDBR32' data-ref="llvm::X86::ENDBR32" data-ref-filename="llvm..X86..ENDBR32">ENDBR32</a>:</td></tr>
<tr><th id="2415">2415</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ENDBR64" title='llvm::X86::ENDBR64' data-ref="llvm::X86::ENDBR64" data-ref-filename="llvm..X86..ENDBR64">ENDBR64</a>: {</td></tr>
<tr><th id="2416">2416</th><td>    <i>// CurrentPatchableFunctionEntrySym can be CurrentFnBegin only for</i></td></tr>
<tr><th id="2417">2417</th><td><i>    // -fpatchable-function-entry=N,0. The entry MBB is guaranteed to be</i></td></tr>
<tr><th id="2418">2418</th><td><i>    // non-empty. If MI is the initial ENDBR, place the</i></td></tr>
<tr><th id="2419">2419</th><td><i>    // __patchable_function_entries label after ENDBR.</i></td></tr>
<tr><th id="2420">2420</th><td>    <b>if</b> (<a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::CurrentPatchableFunctionEntrySym" title='llvm::AsmPrinter::CurrentPatchableFunctionEntrySym' data-ref="llvm::AsmPrinter::CurrentPatchableFunctionEntrySym" data-ref-filename="llvm..AsmPrinter..CurrentPatchableFunctionEntrySym">CurrentPatchableFunctionEntrySym</a> &amp;&amp;</td></tr>
<tr><th id="2421">2421</th><td>        <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::CurrentPatchableFunctionEntrySym" title='llvm::AsmPrinter::CurrentPatchableFunctionEntrySym' data-ref="llvm::AsmPrinter::CurrentPatchableFunctionEntrySym" data-ref-filename="llvm..AsmPrinter..CurrentPatchableFunctionEntrySym">CurrentPatchableFunctionEntrySym</a> == <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::CurrentFnBegin" title='llvm::AsmPrinter::CurrentFnBegin' data-ref="llvm::AsmPrinter::CurrentFnBegin" data-ref-filename="llvm..AsmPrinter..CurrentFnBegin">CurrentFnBegin</a> &amp;&amp;</td></tr>
<tr><th id="2422">2422</th><td>        <a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a> == &amp;<a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF" data-ref-filename="llvm..AsmPrinter..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZN4llvm15MachineFunction5frontEv" data-ref-filename="_ZN4llvm15MachineFunction5frontEv">front</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5frontEv" title='llvm::MachineBasicBlock::front' data-ref="_ZN4llvm17MachineBasicBlock5frontEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5frontEv">front</a>()) {</td></tr>
<tr><th id="2423">2423</th><td>      <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev" data-ref-filename="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col3 decl" id="333Inst" title='Inst' data-type='llvm::MCInst' data-ref="333Inst" data-ref-filename="333Inst">Inst</dfn>;</td></tr>
<tr><th id="2424">2424</th><td>      <a class="local col0 ref" href="#330MCInstLowering" title='MCInstLowering' data-ref="330MCInstLowering" data-ref-filename="330MCInstLowering">MCInstLowering</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE" title='(anonymous namespace)::X86MCInstLower::Lower' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE">Lower</a>(<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>, <span class='refarg'><a class="local col3 ref" href="#333Inst" title='Inst' data-ref="333Inst" data-ref-filename="333Inst">Inst</a></span>);</td></tr>
<tr><th id="2425">2425</th><td>      <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<span class='refarg'><a class="local col3 ref" href="#333Inst" title='Inst' data-ref="333Inst" data-ref-filename="333Inst">Inst</a></span>);</td></tr>
<tr><th id="2426">2426</th><td>      <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::CurrentPatchableFunctionEntrySym" title='llvm::AsmPrinter::CurrentPatchableFunctionEntrySym' data-ref="llvm::AsmPrinter::CurrentPatchableFunctionEntrySym" data-ref-filename="llvm..AsmPrinter..CurrentPatchableFunctionEntrySym">CurrentPatchableFunctionEntrySym</a> = <a class="member fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16createTempSymbolERKNS_5TwineE" title='llvm::AsmPrinter::createTempSymbol' data-ref="_ZNK4llvm10AsmPrinter16createTempSymbolERKNS_5TwineE" data-ref-filename="_ZNK4llvm10AsmPrinter16createTempSymbolERKNS_5TwineE">createTempSymbol</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"patch"</q>);</td></tr>
<tr><th id="2427">2427</th><td>      <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::emitLabel' data-ref="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" data-ref-filename="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE">emitLabel</a>(<a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::CurrentPatchableFunctionEntrySym" title='llvm::AsmPrinter::CurrentPatchableFunctionEntrySym' data-ref="llvm::AsmPrinter::CurrentPatchableFunctionEntrySym" data-ref-filename="llvm..AsmPrinter..CurrentPatchableFunctionEntrySym">CurrentPatchableFunctionEntrySym</a>);</td></tr>
<tr><th id="2428">2428</th><td>      <b>return</b>;</td></tr>
<tr><th id="2429">2429</th><td>    }</td></tr>
<tr><th id="2430">2430</th><td>    <b>break</b>;</td></tr>
<tr><th id="2431">2431</th><td>  }</td></tr>
<tr><th id="2432">2432</th><td></td></tr>
<tr><th id="2433">2433</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPr" title='llvm::X86::TAILJMPr' data-ref="llvm::X86::TAILJMPr" data-ref-filename="llvm..X86..TAILJMPr">TAILJMPr</a>:</td></tr>
<tr><th id="2434">2434</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPm" title='llvm::X86::TAILJMPm' data-ref="llvm::X86::TAILJMPm" data-ref-filename="llvm..X86..TAILJMPm">TAILJMPm</a>:</td></tr>
<tr><th id="2435">2435</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPd" title='llvm::X86::TAILJMPd' data-ref="llvm::X86::TAILJMPd" data-ref-filename="llvm..X86..TAILJMPd">TAILJMPd</a>:</td></tr>
<tr><th id="2436">2436</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPd_CC" title='llvm::X86::TAILJMPd_CC' data-ref="llvm::X86::TAILJMPd_CC" data-ref-filename="llvm..X86..TAILJMPd_CC">TAILJMPd_CC</a>:</td></tr>
<tr><th id="2437">2437</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPr64" title='llvm::X86::TAILJMPr64' data-ref="llvm::X86::TAILJMPr64" data-ref-filename="llvm..X86..TAILJMPr64">TAILJMPr64</a>:</td></tr>
<tr><th id="2438">2438</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPm64" title='llvm::X86::TAILJMPm64' data-ref="llvm::X86::TAILJMPm64" data-ref-filename="llvm..X86..TAILJMPm64">TAILJMPm64</a>:</td></tr>
<tr><th id="2439">2439</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPd64" title='llvm::X86::TAILJMPd64' data-ref="llvm::X86::TAILJMPd64" data-ref-filename="llvm..X86..TAILJMPd64">TAILJMPd64</a>:</td></tr>
<tr><th id="2440">2440</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPd64_CC" title='llvm::X86::TAILJMPd64_CC' data-ref="llvm::X86::TAILJMPd64_CC" data-ref-filename="llvm..X86..TAILJMPd64_CC">TAILJMPd64_CC</a>:</td></tr>
<tr><th id="2441">2441</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPr64_REX" title='llvm::X86::TAILJMPr64_REX' data-ref="llvm::X86::TAILJMPr64_REX" data-ref-filename="llvm..X86..TAILJMPr64_REX">TAILJMPr64_REX</a>:</td></tr>
<tr><th id="2442">2442</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPm64_REX" title='llvm::X86::TAILJMPm64_REX' data-ref="llvm::X86::TAILJMPm64_REX" data-ref-filename="llvm..X86..TAILJMPm64_REX">TAILJMPm64_REX</a>:</td></tr>
<tr><th id="2443">2443</th><td>    <i>// Lower these as normal, but add some comments.</i></td></tr>
<tr><th id="2444">2444</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" data-ref-filename="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"TAILCALL"</q>);</td></tr>
<tr><th id="2445">2445</th><td>    <b>break</b>;</td></tr>
<tr><th id="2446">2446</th><td></td></tr>
<tr><th id="2447">2447</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TLS_addr32" title='llvm::X86::TLS_addr32' data-ref="llvm::X86::TLS_addr32" data-ref-filename="llvm..X86..TLS_addr32">TLS_addr32</a>:</td></tr>
<tr><th id="2448">2448</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TLS_addr64" title='llvm::X86::TLS_addr64' data-ref="llvm::X86::TLS_addr64" data-ref-filename="llvm..X86..TLS_addr64">TLS_addr64</a>:</td></tr>
<tr><th id="2449">2449</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TLS_addrX32" title='llvm::X86::TLS_addrX32' data-ref="llvm::X86::TLS_addrX32" data-ref-filename="llvm..X86..TLS_addrX32">TLS_addrX32</a>:</td></tr>
<tr><th id="2450">2450</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TLS_base_addr32" title='llvm::X86::TLS_base_addr32' data-ref="llvm::X86::TLS_base_addr32" data-ref-filename="llvm..X86..TLS_base_addr32">TLS_base_addr32</a>:</td></tr>
<tr><th id="2451">2451</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TLS_base_addr64" title='llvm::X86::TLS_base_addr64' data-ref="llvm::X86::TLS_base_addr64" data-ref-filename="llvm..X86..TLS_base_addr64">TLS_base_addr64</a>:</td></tr>
<tr><th id="2452">2452</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TLS_base_addrX32" title='llvm::X86::TLS_base_addrX32' data-ref="llvm::X86::TLS_base_addrX32" data-ref-filename="llvm..X86..TLS_base_addrX32">TLS_base_addrX32</a>:</td></tr>
<tr><th id="2453">2453</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN4llvm13X86AsmPrinter12LowerTlsAddrERN12_GLOBAL__N_114X86MCInstLowerERKNS_12MachineInstrE" title='llvm::X86AsmPrinter::LowerTlsAddr' data-use='c' data-ref="_ZN4llvm13X86AsmPrinter12LowerTlsAddrERN12_GLOBAL__N_114X86MCInstLowerERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm13X86AsmPrinter12LowerTlsAddrERN12_GLOBAL__N_114X86MCInstLowerERKNS_12MachineInstrE">LowerTlsAddr</a>(<span class='refarg'><a class="local col0 ref" href="#330MCInstLowering" title='MCInstLowering' data-ref="330MCInstLowering" data-ref-filename="330MCInstLowering">MCInstLowering</a></span>, *<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>);</td></tr>
<tr><th id="2454">2454</th><td></td></tr>
<tr><th id="2455">2455</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVPC32r" title='llvm::X86::MOVPC32r' data-ref="llvm::X86::MOVPC32r" data-ref-filename="llvm..X86..MOVPC32r">MOVPC32r</a>: {</td></tr>
<tr><th id="2456">2456</th><td>    <i>// This is a pseudo op for a two instruction sequence with a label, which</i></td></tr>
<tr><th id="2457">2457</th><td><i>    // looks like:</i></td></tr>
<tr><th id="2458">2458</th><td><i>    //     call "L1$pb"</i></td></tr>
<tr><th id="2459">2459</th><td><i>    // "L1$pb":</i></td></tr>
<tr><th id="2460">2460</th><td><i>    //     popl %esi</i></td></tr>
<tr><th id="2461">2461</th><td><i></i></td></tr>
<tr><th id="2462">2462</th><td><i>    // Emit the call.</i></td></tr>
<tr><th id="2463">2463</th><td>    <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol" data-ref-filename="llvm..MCSymbol">MCSymbol</a> *<dfn class="local col4 decl" id="334PICBase" title='PICBase' data-type='llvm::MCSymbol *' data-ref="334PICBase" data-ref-filename="334PICBase">PICBase</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF" data-ref-filename="llvm..AsmPrinter..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction16getPICBaseSymbolEv" title='llvm::MachineFunction::getPICBaseSymbol' data-ref="_ZNK4llvm15MachineFunction16getPICBaseSymbolEv" data-ref-filename="_ZNK4llvm15MachineFunction16getPICBaseSymbolEv">getPICBaseSymbol</a>();</td></tr>
<tr><th id="2464">2464</th><td>    <i>// FIXME: We would like an efficient form for this, so we don't have to do a</i></td></tr>
<tr><th id="2465">2465</th><td><i>    // lot of extra uniquing.</i></td></tr>
<tr><th id="2466">2466</th><td>    <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(</td></tr>
<tr><th id="2467">2467</th><td>        <a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CALLpcrel32" title='llvm::X86::CALLpcrel32' data-ref="llvm::X86::CALLpcrel32" data-ref-filename="llvm..X86..CALLpcrel32">CALLpcrel32</a>)</span></td></tr>
<tr><th id="2468">2468</th><td><span class='refarg'>            .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE" title='llvm::MCInstBuilder::addExpr' data-ref="_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE" data-ref-filename="_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE">addExpr</a>(<a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" data-ref-filename="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="local col4 ref" href="#334PICBase" title='PICBase' data-ref="334PICBase" data-ref-filename="334PICBase">PICBase</a>, <span class='refarg'><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext" data-ref-filename="llvm..AsmPrinter..OutContext">OutContext</a></span>))</span>);</td></tr>
<tr><th id="2469">2469</th><td></td></tr>
<tr><th id="2470">2470</th><td>    <em>const</em> <a class="type" href="X86FrameLowering.h.html#llvm::X86FrameLowering" title='llvm::X86FrameLowering' data-ref="llvm::X86FrameLowering" data-ref-filename="llvm..X86FrameLowering">X86FrameLowering</a> *<dfn class="local col5 decl" id="335FrameLowering" title='FrameLowering' data-type='const llvm::X86FrameLowering *' data-ref="335FrameLowering" data-ref-filename="335FrameLowering">FrameLowering</dfn> =</td></tr>
<tr><th id="2471">2471</th><td>        <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF" data-ref-filename="llvm..AsmPrinter..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;().<a class="virtual ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget16getFrameLoweringEv" title='llvm::X86Subtarget::getFrameLowering' data-ref="_ZNK4llvm12X86Subtarget16getFrameLoweringEv" data-ref-filename="_ZNK4llvm12X86Subtarget16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="2472">2472</th><td>    <em>bool</em> <dfn class="local col6 decl" id="336hasFP" title='hasFP' data-type='bool' data-ref="336hasFP" data-ref-filename="336hasFP">hasFP</dfn> = <a class="local col5 ref" href="#335FrameLowering" title='FrameLowering' data-ref="335FrameLowering" data-ref-filename="335FrameLowering">FrameLowering</a>-&gt;<a class="virtual ref fn" href="X86FrameLowering.h.html#_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::X86FrameLowering::hasFP' data-ref="_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(*<a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF" data-ref-filename="llvm..AsmPrinter..MF">MF</a>);</td></tr>
<tr><th id="2473">2473</th><td></td></tr>
<tr><th id="2474">2474</th><td>    <i>// TODO: This is needed only if we require precise CFA.</i></td></tr>
<tr><th id="2475">2475</th><td>    <em>bool</em> <dfn class="local col7 decl" id="337HasActiveDwarfFrame" title='HasActiveDwarfFrame' data-type='bool' data-ref="337HasActiveDwarfFrame" data-ref-filename="337HasActiveDwarfFrame">HasActiveDwarfFrame</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer16getNumFrameInfosEv" title='llvm::MCStreamer::getNumFrameInfos' data-ref="_ZN4llvm10MCStreamer16getNumFrameInfosEv" data-ref-filename="_ZN4llvm10MCStreamer16getNumFrameInfosEv">getNumFrameInfos</a>() &amp;&amp;</td></tr>
<tr><th id="2476">2476</th><td>                               !<a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZNK4llvm10MCStreamer18getDwarfFrameInfosEv" title='llvm::MCStreamer::getDwarfFrameInfos' data-ref="_ZNK4llvm10MCStreamer18getDwarfFrameInfosEv" data-ref-filename="_ZNK4llvm10MCStreamer18getDwarfFrameInfosEv">getDwarfFrameInfos</a>().<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4backEv" title='llvm::ArrayRef::back' data-ref="_ZNK4llvm8ArrayRef4backEv" data-ref-filename="_ZNK4llvm8ArrayRef4backEv">back</a>().<a class="ref field" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCDwarfFrameInfo::End" title='llvm::MCDwarfFrameInfo::End' data-ref="llvm::MCDwarfFrameInfo::End" data-ref-filename="llvm..MCDwarfFrameInfo..End">End</a>;</td></tr>
<tr><th id="2477">2477</th><td></td></tr>
<tr><th id="2478">2478</th><td>    <em>int</em> <dfn class="local col8 decl" id="338stackGrowth" title='stackGrowth' data-type='int' data-ref="338stackGrowth" data-ref-filename="338stackGrowth">stackGrowth</dfn> = -<a class="local col1 ref" href="#331RI" title='RI' data-ref="331RI" data-ref-filename="331RI">RI</a>-&gt;<a class="ref fn" href="X86RegisterInfo.h.html#_ZNK4llvm15X86RegisterInfo11getSlotSizeEv" title='llvm::X86RegisterInfo::getSlotSize' data-ref="_ZNK4llvm15X86RegisterInfo11getSlotSizeEv" data-ref-filename="_ZNK4llvm15X86RegisterInfo11getSlotSizeEv">getSlotSize</a>();</td></tr>
<tr><th id="2479">2479</th><td></td></tr>
<tr><th id="2480">2480</th><td>    <b>if</b> (<a class="local col7 ref" href="#337HasActiveDwarfFrame" title='HasActiveDwarfFrame' data-ref="337HasActiveDwarfFrame" data-ref-filename="337HasActiveDwarfFrame">HasActiveDwarfFrame</a> &amp;&amp; !<a class="local col6 ref" href="#336hasFP" title='hasFP' data-ref="336hasFP" data-ref-filename="336hasFP">hasFP</a>) {</td></tr>
<tr><th id="2481">2481</th><td>      <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer22emitCFIAdjustCfaOffsetEl" title='llvm::MCStreamer::emitCFIAdjustCfaOffset' data-ref="_ZN4llvm10MCStreamer22emitCFIAdjustCfaOffsetEl" data-ref-filename="_ZN4llvm10MCStreamer22emitCFIAdjustCfaOffsetEl">emitCFIAdjustCfaOffset</a>(-<a class="local col8 ref" href="#338stackGrowth" title='stackGrowth' data-ref="338stackGrowth" data-ref-filename="338stackGrowth">stackGrowth</a>);</td></tr>
<tr><th id="2482">2482</th><td>    }</td></tr>
<tr><th id="2483">2483</th><td></td></tr>
<tr><th id="2484">2484</th><td>    <i>// Emit the label.</i></td></tr>
<tr><th id="2485">2485</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::emitLabel' data-ref="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" data-ref-filename="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE">emitLabel</a>(<a class="local col4 ref" href="#334PICBase" title='PICBase' data-ref="334PICBase" data-ref-filename="334PICBase">PICBase</a>);</td></tr>
<tr><th id="2486">2486</th><td></td></tr>
<tr><th id="2487">2487</th><td>    <i>// popl $reg</i></td></tr>
<tr><th id="2488">2488</th><td>    <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(</td></tr>
<tr><th id="2489">2489</th><td>        <a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POP32r" title='llvm::X86::POP32r' data-ref="llvm::X86::POP32r" data-ref-filename="llvm..X86..POP32r">POP32r</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</span>);</td></tr>
<tr><th id="2490">2490</th><td></td></tr>
<tr><th id="2491">2491</th><td>    <b>if</b> (<a class="local col7 ref" href="#337HasActiveDwarfFrame" title='HasActiveDwarfFrame' data-ref="337HasActiveDwarfFrame" data-ref-filename="337HasActiveDwarfFrame">HasActiveDwarfFrame</a> &amp;&amp; !<a class="local col6 ref" href="#336hasFP" title='hasFP' data-ref="336hasFP" data-ref-filename="336hasFP">hasFP</a>) {</td></tr>
<tr><th id="2492">2492</th><td>      <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer22emitCFIAdjustCfaOffsetEl" title='llvm::MCStreamer::emitCFIAdjustCfaOffset' data-ref="_ZN4llvm10MCStreamer22emitCFIAdjustCfaOffsetEl" data-ref-filename="_ZN4llvm10MCStreamer22emitCFIAdjustCfaOffsetEl">emitCFIAdjustCfaOffset</a>(<a class="local col8 ref" href="#338stackGrowth" title='stackGrowth' data-ref="338stackGrowth" data-ref-filename="338stackGrowth">stackGrowth</a>);</td></tr>
<tr><th id="2493">2493</th><td>    }</td></tr>
<tr><th id="2494">2494</th><td>    <b>return</b>;</td></tr>
<tr><th id="2495">2495</th><td>  }</td></tr>
<tr><th id="2496">2496</th><td></td></tr>
<tr><th id="2497">2497</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32ri" title='llvm::X86::ADD32ri' data-ref="llvm::X86::ADD32ri" data-ref-filename="llvm..X86..ADD32ri">ADD32ri</a>: {</td></tr>
<tr><th id="2498">2498</th><td>    <i>// Lower the MO_GOT_ABSOLUTE_ADDRESS form of ADD32ri.</i></td></tr>
<tr><th id="2499">2499</th><td>    <b>if</b> (<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>() != <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_GOT_ABSOLUTE_ADDRESS" title='llvm::X86II::MO_GOT_ABSOLUTE_ADDRESS' data-ref="llvm::X86II::MO_GOT_ABSOLUTE_ADDRESS" data-ref-filename="llvm..X86II..MO_GOT_ABSOLUTE_ADDRESS">MO_GOT_ABSOLUTE_ADDRESS</a>)</td></tr>
<tr><th id="2500">2500</th><td>      <b>break</b>;</td></tr>
<tr><th id="2501">2501</th><td></td></tr>
<tr><th id="2502">2502</th><td>    <i>// Okay, we have something like:</i></td></tr>
<tr><th id="2503">2503</th><td><i>    //  EAX = ADD32ri EAX, MO_GOT_ABSOLUTE_ADDRESS(@MYGLOBAL)</i></td></tr>
<tr><th id="2504">2504</th><td><i></i></td></tr>
<tr><th id="2505">2505</th><td><i>    // For this, we want to print something like:</i></td></tr>
<tr><th id="2506">2506</th><td><i>    //   MYGLOBAL + (. - PICBASE)</i></td></tr>
<tr><th id="2507">2507</th><td><i>    // However, we can't generate a ".", so just emit a new label here and refer</i></td></tr>
<tr><th id="2508">2508</th><td><i>    // to it.</i></td></tr>
<tr><th id="2509">2509</th><td>    <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol" data-ref-filename="llvm..MCSymbol">MCSymbol</a> *<dfn class="local col9 decl" id="339DotSym" title='DotSym' data-type='llvm::MCSymbol *' data-ref="339DotSym" data-ref-filename="339DotSym">DotSym</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext" data-ref-filename="llvm..AsmPrinter..OutContext">OutContext</a>.<a class="ref fn" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolEv" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolEv" data-ref-filename="_ZN4llvm9MCContext16createTempSymbolEv">createTempSymbol</a>();</td></tr>
<tr><th id="2510">2510</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::emitLabel' data-ref="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE" data-ref-filename="_ZN4llvm10MCStreamer9emitLabelEPNS_8MCSymbolENS_5SMLocE">emitLabel</a>(<a class="local col9 ref" href="#339DotSym" title='DotSym' data-ref="339DotSym" data-ref-filename="339DotSym">DotSym</a>);</td></tr>
<tr><th id="2511">2511</th><td></td></tr>
<tr><th id="2512">2512</th><td>    <i>// Now that we have emitted the label, lower the complex operand expression.</i></td></tr>
<tr><th id="2513">2513</th><td>    <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol" data-ref-filename="llvm..MCSymbol">MCSymbol</a> *<dfn class="local col0 decl" id="340OpSym" title='OpSym' data-type='llvm::MCSymbol *' data-ref="340OpSym" data-ref-filename="340OpSym">OpSym</dfn> = <a class="local col0 ref" href="#330MCInstLowering" title='MCInstLowering' data-ref="330MCInstLowering" data-ref-filename="330MCInstLowering">MCInstLowering</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::GetSymbolFromOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE">GetSymbolFromOperand</a>(<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="2514">2514</th><td></td></tr>
<tr><th id="2515">2515</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr" data-ref-filename="llvm..MCExpr">MCExpr</a> *<dfn class="local col1 decl" id="341DotExpr" title='DotExpr' data-type='const llvm::MCExpr *' data-ref="341DotExpr" data-ref-filename="341DotExpr">DotExpr</dfn> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" data-ref-filename="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="local col9 ref" href="#339DotSym" title='DotSym' data-ref="339DotSym" data-ref-filename="339DotSym">DotSym</a>, <span class='refarg'><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext" data-ref-filename="llvm..AsmPrinter..OutContext">OutContext</a></span>);</td></tr>
<tr><th id="2516">2516</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr" data-ref-filename="llvm..MCExpr">MCExpr</a> *<dfn class="local col2 decl" id="342PICBase" title='PICBase' data-type='const llvm::MCExpr *' data-ref="342PICBase" data-ref-filename="342PICBase">PICBase</dfn> =</td></tr>
<tr><th id="2517">2517</th><td>        <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" data-ref-filename="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF" data-ref-filename="llvm..AsmPrinter..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction16getPICBaseSymbolEv" title='llvm::MachineFunction::getPICBaseSymbol' data-ref="_ZNK4llvm15MachineFunction16getPICBaseSymbolEv" data-ref-filename="_ZNK4llvm15MachineFunction16getPICBaseSymbolEv">getPICBaseSymbol</a>(), <span class='refarg'><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext" data-ref-filename="llvm..AsmPrinter..OutContext">OutContext</a></span>);</td></tr>
<tr><th id="2518">2518</th><td>    <a class="local col1 ref" href="#341DotExpr" title='DotExpr' data-ref="341DotExpr" data-ref-filename="341DotExpr">DotExpr</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr" data-ref-filename="llvm..MCBinaryExpr">MCBinaryExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createSub' data-ref="_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE" data-ref-filename="_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE">createSub</a>(<a class="local col1 ref" href="#341DotExpr" title='DotExpr' data-ref="341DotExpr" data-ref-filename="341DotExpr">DotExpr</a>, <a class="local col2 ref" href="#342PICBase" title='PICBase' data-ref="342PICBase" data-ref-filename="342PICBase">PICBase</a>, <span class='refarg'><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext" data-ref-filename="llvm..AsmPrinter..OutContext">OutContext</a></span>);</td></tr>
<tr><th id="2519">2519</th><td></td></tr>
<tr><th id="2520">2520</th><td>    <a class="local col1 ref" href="#341DotExpr" title='DotExpr' data-ref="341DotExpr" data-ref-filename="341DotExpr">DotExpr</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr" data-ref-filename="llvm..MCBinaryExpr">MCBinaryExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createAdd' data-ref="_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE" data-ref-filename="_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE">createAdd</a>(</td></tr>
<tr><th id="2521">2521</th><td>        <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref fn" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" data-ref-filename="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="local col0 ref" href="#340OpSym" title='OpSym' data-ref="340OpSym" data-ref-filename="340OpSym">OpSym</a>, <span class='refarg'><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext" data-ref-filename="llvm..AsmPrinter..OutContext">OutContext</a></span>), <a class="local col1 ref" href="#341DotExpr" title='DotExpr' data-ref="341DotExpr" data-ref-filename="341DotExpr">DotExpr</a>, <span class='refarg'><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext" data-ref-filename="llvm..AsmPrinter..OutContext">OutContext</a></span>);</td></tr>
<tr><th id="2522">2522</th><td></td></tr>
<tr><th id="2523">2523</th><td>    <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32ri" title='llvm::X86::ADD32ri' data-ref="llvm::X86::ADD32ri" data-ref-filename="llvm..X86..ADD32ri">ADD32ri</a>)</span></td></tr>
<tr><th id="2524">2524</th><td><span class='refarg'>                                .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</span></td></tr>
<tr><th id="2525">2525</th><td><span class='refarg'>                                .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</span></td></tr>
<tr><th id="2526">2526</th><td><span class='refarg'>                                .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE" title='llvm::MCInstBuilder::addExpr' data-ref="_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE" data-ref-filename="_ZN4llvm13MCInstBuilder7addExprEPKNS_6MCExprE">addExpr</a>(<a class="local col1 ref" href="#341DotExpr" title='DotExpr' data-ref="341DotExpr" data-ref-filename="341DotExpr">DotExpr</a>)</span>);</td></tr>
<tr><th id="2527">2527</th><td>    <b>return</b>;</td></tr>
<tr><th id="2528">2528</th><td>  }</td></tr>
<tr><th id="2529">2529</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#147" title='llvm::TargetOpcode::STATEPOINT' data-ref="llvm::TargetOpcode::STATEPOINT" data-ref-filename="llvm..TargetOpcode..STATEPOINT">STATEPOINT</a>:</td></tr>
<tr><th id="2530">2530</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN4llvm13X86AsmPrinter15LowerSTATEPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerSTATEPOINT' data-use='c' data-ref="_ZN4llvm13X86AsmPrinter15LowerSTATEPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" data-ref-filename="_ZN4llvm13X86AsmPrinter15LowerSTATEPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerSTATEPOINT</a>(*<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#330MCInstLowering" title='MCInstLowering' data-ref="330MCInstLowering" data-ref-filename="330MCInstLowering">MCInstLowering</a></span>);</td></tr>
<tr><th id="2531">2531</th><td></td></tr>
<tr><th id="2532">2532</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#160" title='llvm::TargetOpcode::FAULTING_OP' data-ref="llvm::TargetOpcode::FAULTING_OP" data-ref-filename="llvm..TargetOpcode..FAULTING_OP">FAULTING_OP</a>:</td></tr>
<tr><th id="2533">2533</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN4llvm13X86AsmPrinter16LowerFAULTING_OPERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerFAULTING_OP' data-use='c' data-ref="_ZN4llvm13X86AsmPrinter16LowerFAULTING_OPERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" data-ref-filename="_ZN4llvm13X86AsmPrinter16LowerFAULTING_OPERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerFAULTING_OP</a>(*<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#330MCInstLowering" title='MCInstLowering' data-ref="330MCInstLowering" data-ref-filename="330MCInstLowering">MCInstLowering</a></span>);</td></tr>
<tr><th id="2534">2534</th><td></td></tr>
<tr><th id="2535">2535</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#122" title='llvm::TargetOpcode::FENTRY_CALL' data-ref="llvm::TargetOpcode::FENTRY_CALL" data-ref-filename="llvm..TargetOpcode..FENTRY_CALL">FENTRY_CALL</a>:</td></tr>
<tr><th id="2536">2536</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN4llvm13X86AsmPrinter16LowerFENTRY_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerFENTRY_CALL' data-use='c' data-ref="_ZN4llvm13X86AsmPrinter16LowerFENTRY_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" data-ref-filename="_ZN4llvm13X86AsmPrinter16LowerFENTRY_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerFENTRY_CALL</a>(*<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#330MCInstLowering" title='MCInstLowering' data-ref="330MCInstLowering" data-ref-filename="330MCInstLowering">MCInstLowering</a></span>);</td></tr>
<tr><th id="2537">2537</th><td></td></tr>
<tr><th id="2538">2538</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#169" title='llvm::TargetOpcode::PATCHABLE_OP' data-ref="llvm::TargetOpcode::PATCHABLE_OP" data-ref-filename="llvm..TargetOpcode..PATCHABLE_OP">PATCHABLE_OP</a>:</td></tr>
<tr><th id="2539">2539</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN4llvm13X86AsmPrinter17LowerPATCHABLE_OPERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_OP' data-use='c' data-ref="_ZN4llvm13X86AsmPrinter17LowerPATCHABLE_OPERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" data-ref-filename="_ZN4llvm13X86AsmPrinter17LowerPATCHABLE_OPERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_OP</a>(*<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#330MCInstLowering" title='MCInstLowering' data-ref="330MCInstLowering" data-ref-filename="330MCInstLowering">MCInstLowering</a></span>);</td></tr>
<tr><th id="2540">2540</th><td></td></tr>
<tr><th id="2541">2541</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#119" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP" data-ref-filename="llvm..TargetOpcode..STACKMAP">STACKMAP</a>:</td></tr>
<tr><th id="2542">2542</th><td>    <b>return</b> <a class="member fn" href="#_ZN4llvm13X86AsmPrinter13LowerSTACKMAPERKNS_12MachineInstrE" title='llvm::X86AsmPrinter::LowerSTACKMAP' data-ref="_ZN4llvm13X86AsmPrinter13LowerSTACKMAPERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm13X86AsmPrinter13LowerSTACKMAPERKNS_12MachineInstrE">LowerSTACKMAP</a>(*<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>);</td></tr>
<tr><th id="2543">2543</th><td></td></tr>
<tr><th id="2544">2544</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#129" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT" data-ref-filename="llvm..TargetOpcode..PATCHPOINT">PATCHPOINT</a>:</td></tr>
<tr><th id="2545">2545</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN4llvm13X86AsmPrinter15LowerPATCHPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHPOINT' data-use='c' data-ref="_ZN4llvm13X86AsmPrinter15LowerPATCHPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" data-ref-filename="_ZN4llvm13X86AsmPrinter15LowerPATCHPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHPOINT</a>(*<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#330MCInstLowering" title='MCInstLowering' data-ref="330MCInstLowering" data-ref-filename="330MCInstLowering">MCInstLowering</a></span>);</td></tr>
<tr><th id="2546">2546</th><td></td></tr>
<tr><th id="2547">2547</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#173" title='llvm::TargetOpcode::PATCHABLE_FUNCTION_ENTER' data-ref="llvm::TargetOpcode::PATCHABLE_FUNCTION_ENTER" data-ref-filename="llvm..TargetOpcode..PATCHABLE_FUNCTION_ENTER">PATCHABLE_FUNCTION_ENTER</a>:</td></tr>
<tr><th id="2548">2548</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN4llvm13X86AsmPrinter29LowerPATCHABLE_FUNCTION_ENTERERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_FUNCTION_ENTER' data-use='c' data-ref="_ZN4llvm13X86AsmPrinter29LowerPATCHABLE_FUNCTION_ENTERERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" data-ref-filename="_ZN4llvm13X86AsmPrinter29LowerPATCHABLE_FUNCTION_ENTERERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_FUNCTION_ENTER</a>(*<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#330MCInstLowering" title='MCInstLowering' data-ref="330MCInstLowering" data-ref-filename="330MCInstLowering">MCInstLowering</a></span>);</td></tr>
<tr><th id="2549">2549</th><td></td></tr>
<tr><th id="2550">2550</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#179" title='llvm::TargetOpcode::PATCHABLE_RET' data-ref="llvm::TargetOpcode::PATCHABLE_RET" data-ref-filename="llvm..TargetOpcode..PATCHABLE_RET">PATCHABLE_RET</a>:</td></tr>
<tr><th id="2551">2551</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN4llvm13X86AsmPrinter18LowerPATCHABLE_RETERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_RET' data-use='c' data-ref="_ZN4llvm13X86AsmPrinter18LowerPATCHABLE_RETERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" data-ref-filename="_ZN4llvm13X86AsmPrinter18LowerPATCHABLE_RETERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_RET</a>(*<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#330MCInstLowering" title='MCInstLowering' data-ref="330MCInstLowering" data-ref-filename="330MCInstLowering">MCInstLowering</a></span>);</td></tr>
<tr><th id="2552">2552</th><td></td></tr>
<tr><th id="2553">2553</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#200" title='llvm::TargetOpcode::PATCHABLE_TAIL_CALL' data-ref="llvm::TargetOpcode::PATCHABLE_TAIL_CALL" data-ref-filename="llvm..TargetOpcode..PATCHABLE_TAIL_CALL">PATCHABLE_TAIL_CALL</a>:</td></tr>
<tr><th id="2554">2554</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN4llvm13X86AsmPrinter24LowerPATCHABLE_TAIL_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_TAIL_CALL' data-use='c' data-ref="_ZN4llvm13X86AsmPrinter24LowerPATCHABLE_TAIL_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" data-ref-filename="_ZN4llvm13X86AsmPrinter24LowerPATCHABLE_TAIL_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_TAIL_CALL</a>(*<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#330MCInstLowering" title='MCInstLowering' data-ref="330MCInstLowering" data-ref-filename="330MCInstLowering">MCInstLowering</a></span>);</td></tr>
<tr><th id="2555">2555</th><td></td></tr>
<tr><th id="2556">2556</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#204" title='llvm::TargetOpcode::PATCHABLE_EVENT_CALL' data-ref="llvm::TargetOpcode::PATCHABLE_EVENT_CALL" data-ref-filename="llvm..TargetOpcode..PATCHABLE_EVENT_CALL">PATCHABLE_EVENT_CALL</a>:</td></tr>
<tr><th id="2557">2557</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN4llvm13X86AsmPrinter25LowerPATCHABLE_EVENT_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_EVENT_CALL' data-use='c' data-ref="_ZN4llvm13X86AsmPrinter25LowerPATCHABLE_EVENT_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" data-ref-filename="_ZN4llvm13X86AsmPrinter25LowerPATCHABLE_EVENT_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_EVENT_CALL</a>(*<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#330MCInstLowering" title='MCInstLowering' data-ref="330MCInstLowering" data-ref-filename="330MCInstLowering">MCInstLowering</a></span>);</td></tr>
<tr><th id="2558">2558</th><td></td></tr>
<tr><th id="2559">2559</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#208" title='llvm::TargetOpcode::PATCHABLE_TYPED_EVENT_CALL' data-ref="llvm::TargetOpcode::PATCHABLE_TYPED_EVENT_CALL" data-ref-filename="llvm..TargetOpcode..PATCHABLE_TYPED_EVENT_CALL">PATCHABLE_TYPED_EVENT_CALL</a>:</td></tr>
<tr><th id="2560">2560</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN4llvm13X86AsmPrinter31LowerPATCHABLE_TYPED_EVENT_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_TYPED_EVENT_CALL' data-use='c' data-ref="_ZN4llvm13X86AsmPrinter31LowerPATCHABLE_TYPED_EVENT_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" data-ref-filename="_ZN4llvm13X86AsmPrinter31LowerPATCHABLE_TYPED_EVENT_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_TYPED_EVENT_CALL</a>(*<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#330MCInstLowering" title='MCInstLowering' data-ref="330MCInstLowering" data-ref-filename="330MCInstLowering">MCInstLowering</a></span>);</td></tr>
<tr><th id="2561">2561</th><td></td></tr>
<tr><th id="2562">2562</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MORESTACK_RET" title='llvm::X86::MORESTACK_RET' data-ref="llvm::X86::MORESTACK_RET" data-ref-filename="llvm..X86..MORESTACK_RET">MORESTACK_RET</a>:</td></tr>
<tr><th id="2563">2563</th><td>    <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><a class="tu ref fn" href="#_ZL12getRetOpcodeRKN4llvm12X86SubtargetE" title='getRetOpcode' data-use='c' data-ref="_ZL12getRetOpcodeRKN4llvm12X86SubtargetE" data-ref-filename="_ZL12getRetOpcodeRKN4llvm12X86SubtargetE">getRetOpcode</a>(*<a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget" data-ref-filename="llvm..X86AsmPrinter..Subtarget">Subtarget</a>))</span>);</td></tr>
<tr><th id="2564">2564</th><td>    <b>return</b>;</td></tr>
<tr><th id="2565">2565</th><td></td></tr>
<tr><th id="2566">2566</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MORESTACK_RET_RESTORE_R10" title='llvm::X86::MORESTACK_RET_RESTORE_R10' data-ref="llvm::X86::MORESTACK_RET_RESTORE_R10" data-ref-filename="llvm..X86..MORESTACK_RET_RESTORE_R10">MORESTACK_RET_RESTORE_R10</a>:</td></tr>
<tr><th id="2567">2567</th><td>    <i>// Return, then restore R10.</i></td></tr>
<tr><th id="2568">2568</th><td>    <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><a class="tu ref fn" href="#_ZL12getRetOpcodeRKN4llvm12X86SubtargetE" title='getRetOpcode' data-use='c' data-ref="_ZL12getRetOpcodeRKN4llvm12X86SubtargetE" data-ref-filename="_ZL12getRetOpcodeRKN4llvm12X86SubtargetE">getRetOpcode</a>(*<a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget" data-ref-filename="llvm..X86AsmPrinter..Subtarget">Subtarget</a>))</span>);</td></tr>
<tr><th id="2569">2569</th><td>    <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(</td></tr>
<tr><th id="2570">2570</th><td>        <a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64rr" title='llvm::X86::MOV64rr' data-ref="llvm::X86::MOV64rr" data-ref-filename="llvm..X86..MOV64rr">MOV64rr</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R10" title='llvm::X86::R10' data-ref="llvm::X86::R10" data-ref-filename="llvm..X86..R10">R10</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RAX" title='llvm::X86::RAX' data-ref="llvm::X86::RAX" data-ref-filename="llvm..X86..RAX">RAX</a>)</span>);</td></tr>
<tr><th id="2571">2571</th><td>    <b>return</b>;</td></tr>
<tr><th id="2572">2572</th><td></td></tr>
<tr><th id="2573">2573</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_PushReg" title='llvm::X86::SEH_PushReg' data-ref="llvm::X86::SEH_PushReg" data-ref-filename="llvm..X86..SEH_PushReg">SEH_PushReg</a>:</td></tr>
<tr><th id="2574">2574</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_SaveReg" title='llvm::X86::SEH_SaveReg' data-ref="llvm::X86::SEH_SaveReg" data-ref-filename="llvm..X86..SEH_SaveReg">SEH_SaveReg</a>:</td></tr>
<tr><th id="2575">2575</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_SaveXMM" title='llvm::X86::SEH_SaveXMM' data-ref="llvm::X86::SEH_SaveXMM" data-ref-filename="llvm..X86..SEH_SaveXMM">SEH_SaveXMM</a>:</td></tr>
<tr><th id="2576">2576</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_StackAlloc" title='llvm::X86::SEH_StackAlloc' data-ref="llvm::X86::SEH_StackAlloc" data-ref-filename="llvm..X86..SEH_StackAlloc">SEH_StackAlloc</a>:</td></tr>
<tr><th id="2577">2577</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_StackAlign" title='llvm::X86::SEH_StackAlign' data-ref="llvm::X86::SEH_StackAlign" data-ref-filename="llvm..X86..SEH_StackAlign">SEH_StackAlign</a>:</td></tr>
<tr><th id="2578">2578</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_SetFrame" title='llvm::X86::SEH_SetFrame' data-ref="llvm::X86::SEH_SetFrame" data-ref-filename="llvm..X86..SEH_SetFrame">SEH_SetFrame</a>:</td></tr>
<tr><th id="2579">2579</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_PushFrame" title='llvm::X86::SEH_PushFrame' data-ref="llvm::X86::SEH_PushFrame" data-ref-filename="llvm..X86..SEH_PushFrame">SEH_PushFrame</a>:</td></tr>
<tr><th id="2580">2580</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_EndPrologue" title='llvm::X86::SEH_EndPrologue' data-ref="llvm::X86::SEH_EndPrologue" data-ref-filename="llvm..X86..SEH_EndPrologue">SEH_EndPrologue</a>:</td></tr>
<tr><th id="2581">2581</th><td>    <a class="member fn" href="#_ZN4llvm13X86AsmPrinter18EmitSEHInstructionEPKNS_12MachineInstrE" title='llvm::X86AsmPrinter::EmitSEHInstruction' data-ref="_ZN4llvm13X86AsmPrinter18EmitSEHInstructionEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm13X86AsmPrinter18EmitSEHInstructionEPKNS_12MachineInstrE">EmitSEHInstruction</a>(<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>);</td></tr>
<tr><th id="2582">2582</th><td>    <b>return</b>;</td></tr>
<tr><th id="2583">2583</th><td></td></tr>
<tr><th id="2584">2584</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SEH_Epilogue" title='llvm::X86::SEH_Epilogue' data-ref="llvm::X86::SEH_Epilogue" data-ref-filename="llvm..X86..SEH_Epilogue">SEH_Epilogue</a>: {</td></tr>
<tr><th id="2585">2585</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MF-&gt;hasWinCFI() &amp;&amp; <q>"SEH_ instruction in function without WinCFI?"</q>);</td></tr>
<tr><th id="2586">2586</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator" data-ref-filename="llvm..MachineBasicBlock..const_iterator">const_iterator</a> <dfn class="local col3 decl" id="343MBBI" title='MBBI' data-type='MachineBasicBlock::const_iterator' data-ref="343MBBI" data-ref-filename="343MBBI">MBBI</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>);</td></tr>
<tr><th id="2587">2587</th><td>    <i>// Check if preceded by a call and emit nop if so.</i></td></tr>
<tr><th id="2588">2588</th><td>    <b>for</b> (<a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI" data-ref-filename="343MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="tu ref fn" href="#_ZL15PrevCrossBBInstN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='PrevCrossBBInst' data-use='c' data-ref="_ZL15PrevCrossBBInstN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" data-ref-filename="_ZL15PrevCrossBBInstN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">PrevCrossBBInst</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI" data-ref-filename="343MBBI">MBBI</a>);</td></tr>
<tr><th id="2589">2589</th><td>         <a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI" data-ref-filename="343MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator" data-ref-filename="llvm..MachineBasicBlock..const_iterator">const_iterator</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1Ev">(</a>);</td></tr>
<tr><th id="2590">2590</th><td>         <a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI" data-ref-filename="343MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="tu ref fn" href="#_ZL15PrevCrossBBInstN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='PrevCrossBBInst' data-use='c' data-ref="_ZL15PrevCrossBBInstN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" data-ref-filename="_ZL15PrevCrossBBInstN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">PrevCrossBBInst</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI" data-ref-filename="343MBBI">MBBI</a>)) {</td></tr>
<tr><th id="2591">2591</th><td>      <i>// Conservatively assume that pseudo instructions don't emit code and keep</i></td></tr>
<tr><th id="2592">2592</th><td><i>      // looking for a call. We may emit an unnecessary nop in some cases.</i></td></tr>
<tr><th id="2593">2593</th><td>      <b>if</b> (!<a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI" data-ref-filename="343MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isPseudoENS0_9QueryTypeE" title='llvm::MachineInstr::isPseudo' data-ref="_ZNK4llvm12MachineInstr8isPseudoENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isPseudoENS0_9QueryTypeE">isPseudo</a>()) {</td></tr>
<tr><th id="2594">2594</th><td>        <b>if</b> (<a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI" data-ref-filename="343MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="2595">2595</th><td>          <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NOOP" title='llvm::X86::NOOP' data-ref="llvm::X86::NOOP" data-ref-filename="llvm..X86..NOOP">NOOP</a>)</span>);</td></tr>
<tr><th id="2596">2596</th><td>        <b>break</b>;</td></tr>
<tr><th id="2597">2597</th><td>      }</td></tr>
<tr><th id="2598">2598</th><td>    }</td></tr>
<tr><th id="2599">2599</th><td>    <b>return</b>;</td></tr>
<tr><th id="2600">2600</th><td>  }</td></tr>
<tr><th id="2601">2601</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UBSAN_UD1" title='llvm::X86::UBSAN_UD1' data-ref="llvm::X86::UBSAN_UD1" data-ref-filename="llvm..X86..UBSAN_UD1">UBSAN_UD1</a>:</td></tr>
<tr><th id="2602">2602</th><td>    <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><span class='refarg'><a class="type" href="../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UD1Lm" title='llvm::X86::UD1Lm' data-ref="llvm::X86::UD1Lm" data-ref-filename="llvm..X86..UD1Lm">UD1Lm</a>)</span></td></tr>
<tr><th id="2603">2603</th><td><span class='refarg'>                                .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EAX" title='llvm::X86::EAX' data-ref="llvm::X86::EAX" data-ref-filename="llvm..X86..EAX">EAX</a>)</span></td></tr>
<tr><th id="2604">2604</th><td><span class='refarg'>                                .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EAX" title='llvm::X86::EAX' data-ref="llvm::X86::EAX" data-ref-filename="llvm..X86..EAX">EAX</a>)</span></td></tr>
<tr><th id="2605">2605</th><td><span class='refarg'>                                .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addImmEl" title='llvm::MCInstBuilder::addImm' data-ref="_ZN4llvm13MCInstBuilder6addImmEl" data-ref-filename="_ZN4llvm13MCInstBuilder6addImmEl">addImm</a>(<var>1</var>)</span></td></tr>
<tr><th id="2606">2606</th><td><span class='refarg'>                                .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::NoRegister" title='llvm::X86::NoRegister' data-ref="llvm::X86::NoRegister" data-ref-filename="llvm..X86..NoRegister">NoRegister</a>)</span></td></tr>
<tr><th id="2607">2607</th><td><span class='refarg'>                                .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addImmEl" title='llvm::MCInstBuilder::addImm' data-ref="_ZN4llvm13MCInstBuilder6addImmEl" data-ref-filename="_ZN4llvm13MCInstBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</span></td></tr>
<tr><th id="2608">2608</th><td><span class='refarg'>                                .<a class="ref fn" href="../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::NoRegister" title='llvm::X86::NoRegister' data-ref="llvm::X86::NoRegister" data-ref-filename="llvm..X86..NoRegister">NoRegister</a>)</span>);</td></tr>
<tr><th id="2609">2609</th><td>    <b>return</b>;</td></tr>
<tr><th id="2610">2610</th><td>  }</td></tr>
<tr><th id="2611">2611</th><td></td></tr>
<tr><th id="2612">2612</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev" data-ref-filename="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col4 decl" id="344TmpInst" title='TmpInst' data-type='llvm::MCInst' data-ref="344TmpInst" data-ref-filename="344TmpInst">TmpInst</dfn>;</td></tr>
<tr><th id="2613">2613</th><td>  <a class="local col0 ref" href="#330MCInstLowering" title='MCInstLowering' data-ref="330MCInstLowering" data-ref-filename="330MCInstLowering">MCInstLowering</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE" title='(anonymous namespace)::X86MCInstLower::Lower' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE" data-ref-filename="_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE">Lower</a>(<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>, <span class='refarg'><a class="local col4 ref" href="#344TmpInst" title='TmpInst' data-ref="344TmpInst" data-ref-filename="344TmpInst">TmpInst</a></span>);</td></tr>
<tr><th id="2614">2614</th><td></td></tr>
<tr><th id="2615">2615</th><td>  <i>// Stackmap shadows cannot include branch targets, so we can count the bytes</i></td></tr>
<tr><th id="2616">2616</th><td><i>  // in a call towards the shadow, but must ensure that the no thread returns</i></td></tr>
<tr><th id="2617">2617</th><td><i>  // in to the stackmap shadow.  The only way to achieve this is if the call</i></td></tr>
<tr><th id="2618">2618</th><td><i>  // is at the end of the shadow.</i></td></tr>
<tr><th id="2619">2619</th><td>  <b>if</b> (<a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>()) {</td></tr>
<tr><th id="2620">2620</th><td>    <i>// Count then size of the call towards the shadow</i></td></tr>
<tr><th id="2621">2621</th><td>    <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::SMShadowTracker" title='llvm::X86AsmPrinter::SMShadowTracker' data-ref="llvm::X86AsmPrinter::SMShadowTracker" data-ref-filename="llvm..X86AsmPrinter..SMShadowTracker">SMShadowTracker</a>.<a class="ref fn" href="#_ZN4llvm13X86AsmPrinter21StackMapShadowTracker5countERNS_6MCInstERKNS_15MCSubtargetInfoEPNS_13MCCodeEmitterE" title='llvm::X86AsmPrinter::StackMapShadowTracker::count' data-ref="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker5countERNS_6MCInstERKNS_15MCSubtargetInfoEPNS_13MCCodeEmitterE" data-ref-filename="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker5countERNS_6MCInstERKNS_15MCSubtargetInfoEPNS_13MCCodeEmitterE">count</a>(<span class='refarg'><a class="local col4 ref" href="#344TmpInst" title='TmpInst' data-ref="344TmpInst" data-ref-filename="344TmpInst">TmpInst</a></span>, <a class="member fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" data-ref-filename="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>(), <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::CodeEmitter" title='llvm::X86AsmPrinter::CodeEmitter' data-ref="llvm::X86AsmPrinter::CodeEmitter" data-ref-filename="llvm..X86AsmPrinter..CodeEmitter">CodeEmitter</a>.<span class='ref fn' title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv" data-ref-filename="_ZNKSt10unique_ptr3getEv">get</span>());</td></tr>
<tr><th id="2622">2622</th><td>    <i>// Then flush the shadow so that we fill with nops before the call, not</i></td></tr>
<tr><th id="2623">2623</th><td><i>    // after it.</i></td></tr>
<tr><th id="2624">2624</th><td>    <a class="member field" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::SMShadowTracker" title='llvm::X86AsmPrinter::SMShadowTracker' data-ref="llvm::X86AsmPrinter::SMShadowTracker" data-ref-filename="llvm..X86AsmPrinter..SMShadowTracker">SMShadowTracker</a>.<a class="ref fn" href="#_ZN4llvm13X86AsmPrinter21StackMapShadowTracker17emitShadowPaddingERNS_10MCStreamerERKNS_15MCSubtargetInfoE" title='llvm::X86AsmPrinter::StackMapShadowTracker::emitShadowPadding' data-ref="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker17emitShadowPaddingERNS_10MCStreamerERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker17emitShadowPaddingERNS_10MCStreamerERKNS_15MCSubtargetInfoE">emitShadowPadding</a>(<span class='refarg'><span class='ref fn' title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv" data-ref-filename="_ZNKSt10unique_ptrdeEv">*</span><a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a></span>, <a class="member fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" data-ref-filename="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="2625">2625</th><td>    <i>// Then emit the call</i></td></tr>
<tr><th id="2626">2626</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer" data-ref-filename="llvm..AsmPrinter..OutStreamer">OutStreamer</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" title='llvm::MCStreamer::emitInstruction' data-ref="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm10MCStreamer15emitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE">emitInstruction</a>(<a class="local col4 ref" href="#344TmpInst" title='TmpInst' data-ref="344TmpInst" data-ref-filename="344TmpInst">TmpInst</a>, <a class="member fn" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" data-ref-filename="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="2627">2627</th><td>    <b>return</b>;</td></tr>
<tr><th id="2628">2628</th><td>  }</td></tr>
<tr><th id="2629">2629</th><td></td></tr>
<tr><th id="2630">2630</th><td>  <a class="member fn" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" data-ref-filename="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<span class='refarg'><a class="local col4 ref" href="#344TmpInst" title='TmpInst' data-ref="344TmpInst" data-ref-filename="344TmpInst">TmpInst</a></span>);</td></tr>
<tr><th id="2631">2631</th><td>}</td></tr>
<tr><th id="2632">2632</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>