<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>DSD-2.2-VHDL简介 | Chilh</title><meta name="author" content="chilh"><meta name="copyright" content="chilh"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="DSD 2.2-VHDL简介 的笔记">
<meta property="og:type" content="article">
<meta property="og:title" content="DSD-2.2-VHDL简介">
<meta property="og:url" content="https://chilh.top/post/DSD-2.2-VHDL%E7%AE%80%E4%BB%8B.html">
<meta property="og:site_name" content="Chilh">
<meta property="og:description" content="DSD 2.2-VHDL简介 的笔记">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671379827325-2fa2dc475840">
<meta property="article:published_time" content="2022-12-26T11:24:52.000Z">
<meta property="article:modified_time" content="2023-07-21T06:09:01.722Z">
<meta property="article:author" content="chilh">
<meta property="article:tag" content="BUPT">
<meta property="article:tag" content="大三上课程笔记">
<meta property="article:tag" content="DSD">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671379827325-2fa2dc475840"><link rel="shortcut icon" href="/"><link rel="canonical" href="https://chilh.top/post/DSD-2.2-VHDL%E7%AE%80%E4%BB%8B.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"prismjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: true,
    post: true
  },
  runtime: '',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"limitCount":50,"languages":{"author":"作者: chilh","link":"链接: ","source":"来源: Chilh","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。"}},
  lightbox: 'fancybox',
  Snackbar: {"chs_to_cht":"你已切换为繁体","cht_to_chs":"你已切换为简体","day_to_night":"你已切换为深色模式","night_to_day":"你已切换为浅色模式","bgLight":"#49b1f5","bgDark":"#1f1f1f","position":"bottom-left"},
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  }
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'DSD-2.2-VHDL简介',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-07-21 14:09:01'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><script charset="UTF-8" id="LA_COLLECT" src="//sdk.51.la/js-sdk-pro.min.js"></script><script>LA.init({id:"Jz34H84gllFAWP2o",ck:"Jz34H84gllFAWP2o"})</script><script src="https://sdk.51.la/perf/js-sdk-perf.min.js" crossorigin="anonymous"></script><script> new LingQue.Monitor().init({id:"Jz365mPYN13QqIwT"});</script><script src="https://npm.elemecdn.com/echarts@4.9.0/dist/echarts.min.js"></script><script src="https://npm.elemecdn.com/echarts@4.9.0/map/js/china.js"></script><script src="https://npm.elemecdn.com/echarts@4.9.0/dist/echarts.min.js"></script><meta name="generator" content="Hexo 6.1.0">
<style>.github-emoji { position: relative; display: inline-block; width: 1.2em; min-height: 1.2em; overflow: hidden; vertical-align: top; color: transparent; }  .github-emoji > span { position: relative; z-index: 10; }  .github-emoji img, .github-emoji .fancybox { margin: 0 !important; padding: 0 !important; border: none !important; outline: none !important; text-decoration: none !important; user-select: none !important; cursor: auto !important; }  .github-emoji img { height: 1.2em !important; width: 1.2em !important; position: absolute !important; left: 50% !important; top: 50% !important; transform: translate(-50%, -50%) !important; user-select: none !important; cursor: auto !important; } .github-emoji-fallback { color: inherit; } .github-emoji-fallback img { opacity: 0 !important; }</style>
</head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">加载中...</div></div></div><script>const preloader = {
  endLoading: () => {
    document.body.style.overflow = 'auto';
    document.getElementById('loading-box').classList.add("loaded")
  },
  initLoading: () => {
    document.body.style.overflow = '';
    document.getElementById('loading-box').classList.remove("loaded")

  }
}
window.addEventListener('load',()=> { preloader.endLoading() })

if (false) {
  document.addEventListener('pjax:send', () => { preloader.initLoading() })
  document.addEventListener('pjax:complete', () => { preloader.endLoading() })
}</script><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/%E5%A4%B4%E5%83%8F.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">70</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">20</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">7</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/gallery/"><i class="fa-fw fas fa-camera-retro"></i><span> 图库</span></a></div><div class="menus_item"><a class="site-page" href="/charts/"><i class="fa-fw fa fa-heartbeat"></i><span> 统计</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671379827325-2fa2dc475840')"><nav id="nav"><span id="blog-info"><a href="/" title="Chilh"><span class="site-name">Chilh</span></a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/gallery/"><i class="fa-fw fas fa-camera-retro"></i><span> 图库</span></a></div><div class="menus_item"><a class="site-page" href="/charts/"><i class="fa-fw fa fa-heartbeat"></i><span> 统计</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">DSD-2.2-VHDL简介</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2022-12-26T11:24:52.000Z" title="发表于 2022-12-26 19:24:52">2022-12-26</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-07-21T06:09:01.722Z" title="更新于 2023-07-21 14:09:01">2023-07-21</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E5%A4%A7%E5%AD%A6%E7%AC%94%E8%AE%B0/">大学笔记</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">3.2k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>17分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="DSD-2.2-VHDL简介"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="VHDL简介"><a href="#VHDL简介" class="headerlink" title="VHDL简介"></a>VHDL简介</h1><h2 id="What-can-VHDL-do"><a href="#What-can-VHDL-do" class="headerlink" title="What can VHDL do?"></a>What can VHDL do?</h2><p>VHDL can be used to model digital circuits and system.</p>
<p>Some type of circuit model allows simulation and/or testing of the circuit.</p>
<p>比起Graphical Approach来说，在面对有更多门电路时很方便</p>
<h3 id="Synthesiser"><a href="#Synthesiser" class="headerlink" title="Synthesiser"></a>Synthesiser</h3><p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20220922134232414.png" alt="image-20220922134232414"></p>
<ol>
<li>VHDL is a hardware-design language.</li>
</ol>
<p><em>When you are working with VHDL, you are not programming, you are “designing hardware”.</em></p>
<ol start="2">
<li>Have a general concept of what your hardware should look like</li>
</ol>
<p>If you don’t understand basic digital constructs (e.g. logic gates), you’ll probably fail to generate efficient digital circuits.</p>
<h3 id="“Black-Box”-Design-Approach"><a href="#“Black-Box”-Design-Approach" class="headerlink" title="“Black-Box” Design Approach"></a>“Black-Box” Design Approach</h3><p>A VHDL module is considered as a black-box which has an entity and an architecture. </p>
<p><strong>entity:</strong> the black-box itself input and output specification</p>
<p> entity给出ports的定义</p>
<p><strong>architecture:</strong> the stuff that goes inside</p>
<p>architecture描述电路实现的功能</p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20220922135134706.png" alt="image-20220922135134706"></p>
<h3 id="About-VHDL"><a href="#About-VHDL" class="headerlink" title="About VHDL"></a>About VHDL</h3><p>•VHDL is a specific language for describing hardware – digital circuits &amp; systems.</p>
<p>• V = Very High-Speed Integrated Circuit (VHSIC)</p>
<p>HDL = Hardware Descriptive Language</p>
<p> Unlike other high computer languages, VHDL is NOT sequential in nature.</p>
<p>i.e. A; B; may have the meaning as B; A;</p>
<p><strong>VHDL is a concurrent language</strong>（并发的 Concurrent）</p>
<p>VHDL instructions/statements are all executed at the same time.</p>
<blockquote>
<p>VHDL describes hardware so actions are executed in a concurrent manner, i.e. in parallel</p>
<p> it has the ability to execute a virtually unlimited number of statements at the same time in a concurrent manner.</p>
</blockquote>
<h3 id="Basic-Rules-about-VHDL"><a href="#Basic-Rules-about-VHDL" class="headerlink" title="Basic Rules about VHDL"></a>Basic Rules about VHDL</h3><ol>
<li><p>VHDL is not case senitive.</p>
<p>You can choose the case of your keywords and identifiers for readability.</p>
<p><strong>Dout &lt;= A and B;</strong> is the same as <strong>doUt &lt;= a AnD b;</strong></p>
</li>
<li><p>VHDL is not senitive to white space.</p>
<p>You should use spaces and tabs to well indent your VHDL </p>
<p>code.</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl">nQ <span class="token operator">&lt;=</span> In_a <span class="token operator">or</span> In_b<span class="token punctuation">;</span> <span class="token keyword">is</span> the same as

nQ     <span class="token operator">&lt;=</span> in_a <span class="token operator">OR</span>  in_b<span class="token punctuation">;</span> <span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span></span></code></pre>
</li>
<li><p>Comments</p>
<p>VHDL comments begins with the symbol (–).</p>
<p> there is no block-style comments in VHDL</p>
</li>
<li><p>Parentheses（括号）</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">if</span> x <span class="token operator">=</span> <span class="token number">'0'</span> <span class="token operator">and</span> y <span class="token operator">=</span> <span class="token number">'0'</span> <span class="token operator">or</span> z <span class="token operator">=</span> <span class="token number">'1'</span> <span class="token keyword">then</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span>
<span class="token keyword">if</span> <span class="token punctuation">(</span> <span class="token punctuation">(</span><span class="token punctuation">(</span>x <span class="token operator">=</span> <span class="token number">'0'</span><span class="token punctuation">)</span> <span class="token operator">and</span> <span class="token punctuation">(</span>y <span class="token operator">=</span> <span class="token number">'0'</span><span class="token punctuation">)</span><span class="token punctuation">)</span> <span class="token operator">or</span> <span class="token punctuation">(</span>z <span class="token operator">=</span> <span class="token number">'1'</span><span class="token punctuation">)</span> <span class="token punctuation">)</span> <span class="token keyword">then</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span></span></code></pre>
</li>
<li><p>Every VHDL statement is terminated with a semicolon (;)</p>
</li>
</ol>
   <pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">port</span> <span class="token punctuation">(</span>A<span class="token punctuation">,</span> B<span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span> C<span class="token punctuation">:</span> <span class="token keyword">out</span> std_logic<span class="token punctuation">)</span><span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span></span></code></pre>

<p>   is actually considered a statement instead of a block</p>
<h3 id="Identifiers"><a href="#Identifiers" class="headerlink" title="Identifiers"></a>Identifiers</h3><p>An identifier refers to the name given to items in VHDL</p>
<p>Examples of identifiers in VHDL include signal names, port names, variable names</p>
<p>• Identifiers should be self-describing.</p>
<p>• Identifiers can be as long as you want, it’s up to you.</p>
<p>• Identifiers can only contain a combination of letters (A-Z, a-z), digits (0-9) and the underscore (_).</p>
<p>• It must start with an alphabetic character</p>
<p>• It must not end with an underscore (e.g. xxyy_)</p>
<p>• It must not have two consecutive underscores (e.g. xx__yy)</p>
<h4 id="Reserved-Words"><a href="#Reserved-Words" class="headerlink" title="Reserved Words"></a>Reserved Words</h4><p>You cannot use them as identifiers.</p>
<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20220927143528827.png" alt="image-20220927143528827" style="zoom:50%;">

<h4 id="Logic-Operator"><a href="#Logic-Operator" class="headerlink" title="Logic Operator"></a>Logic Operator</h4><p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20220927143555071.png" alt="image-20220927143555071"></p>
<h4 id="Relational-Operators"><a href="#Relational-Operators" class="headerlink" title="Relational Operators"></a>Relational Operators</h4><p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20220927153819989.png" alt="image-20220927153819989"></p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">begin</span>
F3 <span class="token operator">&lt;=</span> <span class="token number">'1'</span> <span class="token keyword">when</span> <span class="token punctuation">(</span>L <span class="token operator">=</span> <span class="token number">'0'</span> <span class="token operator">and</span> M <span class="token operator">=</span> <span class="token number">'0'</span> <span class="token operator">and</span> N <span class="token operator">=</span> <span class="token number">'1'</span><span class="token punctuation">)</span> <span class="token keyword">else</span>
<span class="token number">'1'</span> <span class="token keyword">when</span> <span class="token punctuation">(</span>L <span class="token operator">=</span> <span class="token number">'1'</span> <span class="token operator">and</span> M <span class="token operator">=</span> <span class="token number">'1'</span><span class="token punctuation">)</span> <span class="token keyword">else</span>
<span class="token number">'0'</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> f3_3<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>



<h2 id="Entity-Declaration"><a href="#Entity-Declaration" class="headerlink" title="Entity Declaration"></a>Entity Declaration</h2><p>• VHDL entity construct provides a method to abstract the functionality of a circuit description to a high level</p>
<p>The main usage of entity:</p>
<p> <strong>Interface</strong> - the list of signals from the underlying circuit（inputs and outputs ）</p>
<p> <strong>wrapper</strong>:  how the black box interfaces with the outside world (other black-boxes)</p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20220922135549657.png" alt="image-20220922135549657"></p>
<p>“–”表示注释</p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20220922140058686.png" alt="image-20220922140058686"></p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token comment">-- interface description of killer_ckt</span>
<span class="token keyword">entity</span> killer_ckt <span class="token keyword">is</span>
<span class="token keyword">port</span><span class="token punctuation">(</span> life_in1<span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
life_in2<span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
ctrl_a<span class="token punctuation">,</span> ctrl_b<span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
kill_a<span class="token punctuation">:</span> <span class="token keyword">out</span> std_logic<span class="token punctuation">;</span>
kill_b<span class="token punctuation">,</span> kill_c<span class="token punctuation">:</span> <span class="token keyword">out</span> std_logic<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> killer_ckt<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p>You can have several port names on the same line, separated by commas.（，隔开）</p>
<h3 id="generic-语句"><a href="#generic-语句" class="headerlink" title="generic 语句"></a>generic 语句</h3><p>GENERIC（常数名 数据类型 := 设定值）;</p>
<ol>
<li><p>定义实体的端口大小；</p>
</li>
<li><p>设计实体的物理特征；</p>
<p>在例化时应该加generic map来修改不同需求下的元件例化参数</p>
</li>
</ol>
<h3 id="port语句："><a href="#port语句：" class="headerlink" title="port语句："></a>port语句：</h3><p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20220922140235792.png" alt="image-20220922140235792"></p>
<ul>
<li>端口模式：</li>
</ul>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20220922140319557.png" alt="image-20220922140319557"></p>
<ul>
<li>数据类型：</li>
</ul>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20220922140434437.png" alt="image-20220922140434437"></p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20220922140449927.png" alt="image-20220922140449927"></p>
<p>BOOLEAN: 真假</p>
<p>INTEGER:32位整数</p>
<p>CHARACTER : 字符型</p>
<h2 id="Architecture"><a href="#Architecture" class="headerlink" title="Architecture"></a>Architecture</h2><p>The architecture describes what the circuit actually does.</p>
<p> there can be any number of equivalent architectures for the same single entity</p>
<p>同一entry可能有多种architecture</p>
<p>一个vhdl文件中可以存在多个architecture</p>
<h3 id="connect-Operator"><a href="#connect-Operator" class="headerlink" title="connect Operator"></a>connect Operator</h3><p>可以将若干个标准逻辑类型或者逻辑向量首尾相接，描述成为一个新的逻辑向量。它的语法如下：<br>&lt;signal 1&gt; &amp; &lt;signal 2&gt; &amp;</p>
<p>该运算符尤其是在描述串行移位寄存器的时候最为方便，例如： d &lt;= d(2 downto 0) &amp; a;</p>
<h3 id="Signal-Assignment-Operator"><a href="#Signal-Assignment-Operator" class="headerlink" title="Signal Assignment Operator"></a>Signal Assignment Operator</h3><p>&lt;= 表示 assignment</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl">G <span class="token operator">&lt;=</span> A <span class="token operator">and</span> B<span class="token punctuation">;</span> <span class="token comment">--indicates the value of signal G represents an AND logic operation between A and B.</span><span aria-hidden="true" class="line-numbers-rows"><span></span></span></code></pre>

<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token operator">&lt;</span>target<span class="token operator">&gt;</span> <span class="token operator">&lt;=</span> <span class="token operator">&lt;</span>expression<span class="token operator">&gt;</span><span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span></span></code></pre>

<h3 id="Conditional-Signal-Assignment"><a href="#Conditional-Signal-Assignment" class="headerlink" title="Conditional Signal Assignment"></a>Conditional Signal Assignment</h3><p>WHEN/ELSE语句：</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token operator">&lt;</span>target<span class="token operator">&gt;</span> <span class="token operator">&lt;=</span> <span class="token operator">&lt;</span>expression<span class="token operator">&gt;</span> <span class="token keyword">when</span> <span class="token operator">&lt;</span>condition<span class="token operator">&gt;</span> <span class="token keyword">else</span>
            <span class="token operator">&lt;</span>expression<span class="token operator">&gt;</span> <span class="token keyword">when</span> <span class="token operator">&lt;</span>condition<span class="token operator">&gt;</span> <span class="token keyword">else</span>
            <span class="token operator">&lt;</span>expression<span class="token operator">&gt;</span><span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span></span></code></pre>

<p>each of the expressions associates with a condition</p>
<p>the conditions are evaluated until the first one is true, then the expression is assigned to the target</p>
<p><strong>Only one assignment is applied per assignment statement.</strong></p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20220927153311551.png" alt="image-20220927153311551"></p>
<p>With-select statement:</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">with</span> <span class="token operator">&lt;</span>control<span class="token operator">&gt;</span> <span class="token keyword">select</span>
  <span class="token operator">&lt;</span>target<span class="token operator">&gt;</span> <span class="token operator">&lt;=</span> <span class="token operator">&lt;</span>expression<span class="token operator">&gt;</span> <span class="token keyword">when</span> <span class="token operator">&lt;</span>value<span class="token operator">&gt;</span><span class="token punctuation">,</span>
              <span class="token operator">&lt;</span>expression<span class="token operator">&gt;</span> <span class="token keyword">when</span> <span class="token operator">&lt;</span>value<span class="token operator">&gt;</span><span class="token punctuation">,</span>
              <span class="token operator">&lt;</span>value<span class="token operator">&gt;</span><span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span></span></code></pre>

<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20220928105712914.png" alt="image-20220928105712914"></p>
<h3 id="Intermediate-Signals"><a href="#Intermediate-Signals" class="headerlink" title="Intermediate Signals"></a>Intermediate Signals</h3><p>• The declaration is similar that in entity, except that the <strong>mode specification (in/out) is not needed.</strong></p>
<p>在architecture里声明中间信号而不是在entity</p>
<p> There is little (hardware) cost to pay when you use more Intermediate signals.</p>
<p> it is like an internal wire of the circuit, and it helps you to <strong>connect different parts of your circuit together.</strong></p>
<blockquote>
<p>Never judge the quality of a VHDL code by its length</p>
</blockquote>
<h4 id="exercise"><a href="#exercise" class="headerlink" title="exercise"></a>exercise</h4><ol>
<li>与非门</li>
</ol>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20220927151933439.png" alt="image-20220927151933439"></p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">library</span> IEEE<span class="token punctuation">;</span>
<span class="token keyword">use</span> IEEE<span class="token punctuation">.</span>std_logic_1164<span class="token punctuation">.</span><span class="token keyword">all</span><span class="token punctuation">;</span>
<span class="token comment">-- three-input NAND gate named my_nand3</span>
<span class="token keyword">entity</span> my_nand3 <span class="token keyword">is</span>
<span class="token keyword">port</span><span class="token punctuation">(</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
F <span class="token punctuation">:</span> <span class="token keyword">out</span> std_logic<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> my_nand3<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token comment">-- behavioural architecture with logic operators</span>
<span class="token keyword">architecture</span> my_nand3_arch <span class="token keyword">of</span> my_nand3 <span class="token keyword">is</span>
<span class="token keyword">signal</span> D<span class="token punctuation">:</span> std_logic<span class="token punctuation">;</span>
<span class="token keyword">begin</span>
D <span class="token operator">&lt;=</span> A <span class="token operator">and</span> B <span class="token operator">and</span> C<span class="token punctuation">;</span> 
F <span class="token operator">&lt;=</span> <span class="token operator">not</span> D<span class="token punctuation">;</span>
<span class="token keyword">end</span> my_nand3_arch<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<ul>
<li><p>you must include libraries</p>
</li>
<li><p>operators: <strong>and</strong>, <strong>or</strong>, <strong>nand</strong>, <strong>nor</strong>, <strong>xor</strong>, <strong>xnor</strong>(binary) and <strong>not</strong> (unary)</p>
</li>
</ul>
<h4 id="Implement-Boolean-Equations-using-VHDL"><a href="#Implement-Boolean-Equations-using-VHDL" class="headerlink" title="Implement Boolean Equations using VHDL"></a>Implement Boolean Equations using VHDL</h4><p>Two ways:</p>
<p>(i) express the equation directly in a concurrent statement</p>
<p>(ii) sub-divide the equation into several parts and link them together using intermediate signals</p>
<p> <strong>F3 = L’M’N + LM</strong></p>
<p>method (i):</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">architecture</span> f3_2 <span class="token keyword">of</span> my_ckt_f3 <span class="token keyword">is</span>
<span class="token keyword">begin</span>
F3 <span class="token operator">&lt;=</span> <span class="token punctuation">(</span><span class="token punctuation">(</span><span class="token operator">not</span> L<span class="token punctuation">)</span> <span class="token operator">and</span> <span class="token punctuation">(</span><span class="token operator">not</span> M<span class="token punctuation">)</span> <span class="token operator">and</span> N<span class="token punctuation">)</span> <span class="token operator">or</span> <span class="token punctuation">(</span>L <span class="token operator">and</span> M<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> f3_2<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span></span></code></pre>

<p>method (ii):</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">architecture</span> f3_2 <span class="token keyword">of</span> my_ckt_f3 <span class="token keyword">is</span>
<span class="token keyword">signal</span> A1<span class="token punctuation">,</span> A2<span class="token punctuation">:</span> std_logic<span class="token punctuation">;</span> <span class="token comment">-- intermediate signals</span>
<span class="token keyword">begin</span>
A1 <span class="token operator">&lt;=</span> <span class="token punctuation">(</span><span class="token operator">not</span> L<span class="token punctuation">)</span> <span class="token operator">and</span> <span class="token punctuation">(</span><span class="token operator">not</span> M<span class="token punctuation">)</span> <span class="token operator">and</span> N<span class="token punctuation">;</span>
A2 <span class="token operator">&lt;=</span> L <span class="token operator">and</span> M<span class="token punctuation">;</span>
F3 <span class="token operator">&lt;=</span> A1 <span class="token operator">or</span> A2<span class="token punctuation">;</span>
<span class="token keyword">end</span> f3_2<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>



<h3 id="Bus-Signals"><a href="#Bus-Signals" class="headerlink" title="Bus Signals"></a>Bus Signals</h3><p>In VHDL, a bus signal can be specified by the vector data type,</p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20220927154159950.png" alt="image-20220927154159950"></p>
<p> <strong>std_logic_vector</strong> </p>
<p>When you declare a bus, you need to decide on the direction, whether the most significant bit (<strong>MSB</strong>)最高位 is on the left or on the right (assuming left-to-right writing).</p>
<ul>
<li><p>On the left: <strong>downto</strong>; on the right: <strong>to</strong></p>
<p>四选一数据选择器</p>
</li>
</ul>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token comment">-- a MUX that selects one of four bus lines for the output</span>
<span class="token keyword">entity</span> mux4 <span class="token keyword">is</span>
<span class="token keyword">port</span><span class="token punctuation">(</span> a_data<span class="token punctuation">:</span> <span class="token keyword">in</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">7</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
      b_data<span class="token punctuation">:</span> <span class="token keyword">in</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">7</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
      c_data<span class="token punctuation">:</span> <span class="token keyword">in</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">7</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
      d_data<span class="token punctuation">:</span> <span class="token keyword">in</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">7</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
      sel1<span class="token punctuation">,</span> sel0<span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
      data_out<span class="token punctuation">:</span> <span class="token keyword">out</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">7</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> mux4<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20220927155023093.png" alt="image-20220927155023093"></p>
<h2 id="IEEE-Standard-Libraries"><a href="#IEEE-Standard-Libraries" class="headerlink" title="IEEE Standard Libraries"></a>IEEE Standard Libraries</h2><p>The data type std_logic and std_logic_vector is standardised by IEEE for the representation of digital signals.</p>
<p>In its generous definition, it is a nine-valued logic containing: </p>
<p>0, 1, U, X, Z, W, L, H, -. </p>
<p>导入1164库</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">library</span> IEEE<span class="token punctuation">;</span>
<span class="token keyword">use</span> IEEE<span class="token punctuation">.</span>std_logic_1164<span class="token punctuation">.</span><span class="token keyword">all</span><span class="token punctuation">;</span>
<span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span></span></code></pre>

<h2 id="VHDL-Module"><a href="#VHDL-Module" class="headerlink" title="VHDL Module"></a>VHDL Module</h2><p>vhdl代码框架：</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">library</span> IEEE<span class="token punctuation">;</span>
<span class="token keyword">use</span> IEEE<span class="token punctuation">.</span>std_logic_1164<span class="token punctuation">.</span><span class="token keyword">all</span><span class="token punctuation">;</span>
<span class="token comment">---- Descriptions about ----</span>
<span class="token comment">---- your VHDL code ----</span>
<span class="token keyword">library</span> IEEE<span class="token punctuation">;</span>
<span class="token keyword">use</span> IEEE<span class="token punctuation">.</span>std_logic_1164<span class="token punctuation">.</span><span class="token keyword">all</span><span class="token punctuation">;</span>
<span class="token comment">-- ENTITY --</span>
<span class="token keyword">entity</span> module_name <span class="token keyword">is</span>
<span class="token keyword">port</span><span class="token punctuation">(</span> in1<span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
<span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span>
out1<span class="token punctuation">:</span> <span class="token keyword">out</span> std_logic<span class="token punctuation">;</span>
<span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">-- this is tricky</span>
<span class="token keyword">end</span> module_name<span class="token punctuation">;</span>
<span class="token comment">-- ARCHITECTURE --</span>
<span class="token keyword">architecture</span> module_arch <span class="token keyword">of</span> module_name <span class="token keyword">is</span>
<span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token comment">-- DECLARATIONS</span>
<span class="token keyword">begin</span>
<span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token comment">-- STATEMENTS</span>
<span class="token keyword">end</span> module_arch<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p> <strong>the order that these statements appear in your VHDL source code makes no difference.</strong></p>
<ul>
<li>exercise：</li>
</ul>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20220927161924224.png" alt="image-20220927161924224"></p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">use</span> IEEE<span class="token punctuation">.</span>std_logic_1164<span class="token punctuation">.</span><span class="token keyword">all</span><span class="token punctuation">;</span>
<span class="token keyword">entity</span> my_circuit <span class="token keyword">is</span>
<span class="token keyword">port</span><span class="token punctuation">(</span> A_1<span class="token punctuation">,</span> A_2<span class="token punctuation">,</span> B_1<span class="token punctuation">,</span> B_2<span class="token punctuation">,</span> D_1<span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
E_out <span class="token punctuation">:</span> <span class="token keyword">out</span> std_logic<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> my_circuit<span class="token punctuation">;</span> 
<span class="token keyword">architecture</span> my_circuit_arch <span class="token keyword">of</span> my_circuit <span class="token keyword">is</span>
<span class="token keyword">signal</span> A_out<span class="token punctuation">,</span> B_out<span class="token punctuation">,</span> C_out<span class="token punctuation">:</span> std_logic<span class="token punctuation">;</span>
<span class="token keyword">begin</span>
A_out <span class="token operator">&lt;=</span> A_1 <span class="token operator">and</span> A_2<span class="token punctuation">;</span>
B_out <span class="token operator">&lt;=</span> B_1 <span class="token operator">or</span> B_2<span class="token punctuation">;</span>
C_out <span class="token operator">&lt;=</span> <span class="token punctuation">(</span><span class="token operator">not</span> D_1<span class="token punctuation">)</span> <span class="token operator">and</span> B_2<span class="token punctuation">;</span>
E_out <span class="token operator">&lt;=</span> A_out <span class="token operator">or</span> B_out <span class="token operator">or</span> C_out<span class="token punctuation">;</span>
<span class="token keyword">end</span> my_circuit_arch<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<h2 id="Modular-Designs-in-VHDL"><a href="#Modular-Designs-in-VHDL" class="headerlink" title="Modular Designs in VHDL"></a>Modular Designs in VHDL</h2><p>• Structural modeling allows modular designs. </p>
<p>• It also supports hierarchical design which is essential in complex digital systems.</p>
<p>packing low-level functionality into modules把低级的代码打包成模块，方便调用（easily reused in other designs as black boxes）-层次化</p>
<p><strong>To further enhance module reuse, the VHDL modules can be placed in named files and libraries</strong></p>
<p>元件例化，简单来说就是将以前设计的实体当做本设计的一个元件，然后利用VHDL语句将各元件之间的连接关系描述出来。元件例化语句由两部分组成，一部分是元件定义，即将现成的设计实体定义为本设计的元件。第2部分是元件连接关系映射，即描述各个元件之间的连接关系。</p>
<ul>
<li>declaration and instantiation of components:</li>
</ul>
<ol>
<li><p>Name the module you plan to describe (entity)</p>
</li>
<li><p>Describe what the module do (architecture)</p>
</li>
<li><p>Let the program know the module exists (declaration)</p>
</li>
<li><p>Use the module in your code (component instantiation or mapping)</p>
</li>
</ol>
<p>以三位比较器为例</p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20220927203426161.png" alt="image-20220927203426161"></p>
<p><strong>Step 1: Generate top-level entity declaration</strong></p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">entity</span> my_compare <span class="token keyword">is</span>
<span class="token keyword">port</span> <span class="token punctuation">(</span>A_IN <span class="token punctuation">:</span> <span class="token keyword">in</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">2</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
B_IN <span class="token punctuation">:</span> <span class="token keyword">in</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">2</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
EQ_OUT <span class="token punctuation">:</span> <span class="token keyword">out</span> std_logic<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> my_compare<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p><strong>Step 2: Declare the lower-level design units used</strong></p>
<p> replace <strong>entity</strong> with <strong>component</strong>.</p>
<p> Place the component declarations before <strong>begin</strong> in the architecture.</p>
<p>放在architecture之前</p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20220927203527650.png" alt="image-20220927203527650"></p>
<p><strong>Step 3: Declare internal signals</strong></p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">architecture</span> structural <span class="token keyword">of</span> my_compare <span class="token keyword">is</span>
<span class="token comment">-- component declarations</span>
<span class="token keyword">component</span> big_xnor <span class="token keyword">is</span>
<span class="token keyword">port</span> <span class="token punctuation">(</span>A<span class="token punctuation">,</span> B<span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
F <span class="token punctuation">:</span> <span class="token keyword">out</span> std_logic<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> <span class="token keyword">component</span><span class="token punctuation">;</span>
<span class="token keyword">component</span> big_and3 <span class="token keyword">is</span>
<span class="token keyword">port</span> <span class="token punctuation">(</span>A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
F <span class="token punctuation">:</span> <span class="token keyword">out</span> std_logic<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> <span class="token keyword">component</span><span class="token punctuation">;</span>
<span class="token comment">-- internal signal declarations</span>
<span class="token keyword">signal</span> p1_out<span class="token punctuation">,</span> p2_out<span class="token punctuation">,</span> p3_out<span class="token punctuation">:</span> std_logic<span class="token punctuation">;</span>
<span class="token keyword">begin</span>
<span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> 
<span class="token keyword">end</span> structural<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p><strong>Step 4: Create instances of components and map</strong></p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">begin</span>
    x1<span class="token punctuation">:</span> big_xnor <span class="token keyword">port</span> <span class="token keyword">map</span><span class="token punctuation">(</span>A <span class="token operator">=</span><span class="token operator">&gt;</span> <span class="token function">A_IN</span><span class="token punctuation">(</span><span class="token number">2</span><span class="token punctuation">)</span><span class="token punctuation">,</span> B <span class="token operator">=</span><span class="token operator">&gt;</span> <span class="token function">B_IN</span><span class="token punctuation">(</span><span class="token number">2</span><span class="token punctuation">)</span><span class="token punctuation">,</span> F <span class="token operator">=</span><span class="token operator">&gt;</span> p1_out<span class="token punctuation">)</span><span class="token punctuation">;</span> 
    x2<span class="token punctuation">:</span> big_xnor <span class="token keyword">port</span> <span class="token keyword">map</span><span class="token punctuation">(</span>A <span class="token operator">=</span><span class="token operator">&gt;</span> <span class="token function">A_IN</span><span class="token punctuation">(</span><span class="token number">1</span><span class="token punctuation">)</span><span class="token punctuation">,</span> B <span class="token operator">=</span><span class="token operator">&gt;</span> <span class="token function">B_IN</span><span class="token punctuation">(</span><span class="token number">1</span><span class="token punctuation">)</span><span class="token punctuation">,</span> F <span class="token operator">=</span><span class="token operator">&gt;</span> p2_out<span class="token punctuation">)</span><span class="token punctuation">;</span> 
    x3<span class="token punctuation">:</span> big_xnor <span class="token keyword">port</span> <span class="token keyword">map</span><span class="token punctuation">(</span>A <span class="token operator">=</span><span class="token operator">&gt;</span> <span class="token function">A_IN</span><span class="token punctuation">(</span><span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">,</span> B <span class="token operator">=</span><span class="token operator">&gt;</span> <span class="token function">B_IN</span><span class="token punctuation">(</span><span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">,</span> F <span class="token operator">=</span><span class="token operator">&gt;</span> p3_out<span class="token punctuation">)</span><span class="token punctuation">;</span> 
    a1<span class="token punctuation">:</span> big_and3 <span class="token keyword">port</span> <span class="token keyword">map</span><span class="token punctuation">(</span>A <span class="token operator">=</span><span class="token operator">&gt;</span> p1_out<span class="token punctuation">,</span> B <span class="token operator">=</span><span class="token operator">&gt;</span> p2_out<span class="token punctuation">,</span> 
    C <span class="token operator">=</span><span class="token operator">&gt;</span> p3_out<span class="token punctuation">,</span> F <span class="token operator">=</span><span class="token operator">&gt;</span> EQ_OUT<span class="token punctuation">)</span><span class="token punctuation">;</span> 
<span class="token keyword">end</span> structural<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p><strong>Mapping:</strong> make connections from higher-level signals onto the interface of the lower-level blocks. 将元件预定义的端口与实例化时的实际端口联系起来</p>
<p>Each of the individual mappings include a unique name of the particular instance plus the original entity.</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token comment">--元件定义部分</span>
<span class="token keyword">COMPONENT</span> 元件名 <span class="token keyword">IS</span>
	<span class="token punctuation">[</span><span class="token keyword">GENERIC</span><span class="token punctuation">(</span>类属表<span class="token punctuation">)</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
	<span class="token keyword">PORT</span><span class="token punctuation">(</span>端口列表<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">END</span> <span class="token keyword">COMPONENT</span> 元件名<span class="token punctuation">;</span>
<span class="token comment">--元件映射部分</span>
例化名<span class="token number">1</span><span class="token punctuation">:</span>元件名<span class="token number">1</span> <span class="token keyword">PORT</span> <span class="token keyword">MAP</span><span class="token punctuation">(</span>元件端口名<span class="token operator">=</span><span class="token operator">&gt;</span>连接端口名<span class="token punctuation">,</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span>
例化名n<span class="token punctuation">:</span>元件名n <span class="token keyword">PORT</span> <span class="token keyword">MAP</span><span class="token punctuation">(</span>元件端口名<span class="token operator">=</span><span class="token operator">&gt;</span>连接端口名<span class="token punctuation">,</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">)</span><span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p>Labels should be always be added to increase the understandability of your VHDL model.</p>
<p><strong>名称映射和位置映射</strong></p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20220927205556802.png" alt="image-20220927205556802"></p>
<h4 id="GENERATE"><a href="#GENERATE" class="headerlink" title="GENERATE"></a>GENERATE</h4><p>是一种可以<strong>建立重复结构</strong>或者是<strong>在多个模块的表示形式之间进行选择</strong>的语句。由于生成语句<strong>可以用来产生多个相同的结构</strong>，因此使用生成语句就可以<strong>避免多段相同结构的VHDL程序的重复书写。</strong></p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl">标号：<span class="token keyword">FOR</span> 变量 <span class="token keyword">IN</span> 不连续区间 <span class="token keyword">GENERATE</span>
<span class="token operator">&lt;</span>并发处理的生成语句<span class="token operator">&gt;</span>
<span class="token keyword">END</span> <span class="token keyword">GENERATE</span> <span class="token punctuation">[</span>标号名<span class="token punctuation">]</span>；<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span></span></code></pre>

<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token comment">-- generation statement</span>
generate_label<span class="token punctuation">:</span>
<span class="token keyword">for</span> identifier <span class="token keyword">in</span> discrete_range <span class="token keyword">generate</span>
    concurrent statements<span class="token punctuation">;</span>
<span class="token keyword">end</span> <span class="token keyword">generate</span> generate_label<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p>有两种用途：</p>
<ul>
<li>生成<strong>相同的元件，多次例化</strong>；</li>
</ul>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl">MUX2_GEN<span class="token punctuation">:</span> <span class="token keyword">for</span> i <span class="token keyword">in</span> <span class="token number">3</span> <span class="token keyword">downto</span> <span class="token number">0</span> <span class="token keyword">generate</span>
      L1<span class="token punctuation">:</span> mux2 <span class="token keyword">port</span> <span class="token keyword">map</span> <span class="token punctuation">(</span><span class="token function">D0</span><span class="token punctuation">(</span>i<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token function">D1</span><span class="token punctuation">(</span>i<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token function">shift_n</span><span class="token punctuation">(</span><span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token function">X0</span><span class="token punctuation">(</span>i<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
      L2<span class="token punctuation">:</span> mux2 <span class="token keyword">port</span> <span class="token keyword">map</span> <span class="token punctuation">(</span><span class="token function">X0</span><span class="token punctuation">(</span>i<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token function">X1</span><span class="token punctuation">(</span>i<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token function">shift_n</span><span class="token punctuation">(</span><span class="token number">1</span><span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token function">Y</span><span class="token punctuation">(</span>i<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> <span class="token keyword">generate</span> MUX2_GEN<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span></span></code></pre>

<p>同时例化四个MUX</p>
<ul>
<li>生成结构相同的多次赋值、组合逻辑；</li>
</ul>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">FOR</span> i <span class="token keyword">IN</span> <span class="token number">0</span> <span class="token keyword">TO</span> <span class="token number">99</span> <span class="token keyword">GENERATE</span>

<span class="token function">a</span><span class="token punctuation">(</span>i<span class="token punctuation">)</span><span class="token operator">&lt;=</span><span class="token function">b</span><span class="token punctuation">(</span>i<span class="token punctuation">)</span><span class="token operator">+</span><span class="token function">c</span><span class="token punctuation">(</span>i<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token keyword">END</span> <span class="token keyword">GENERATE</span><span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<h2 id="Standard-Models-in-VHDL"><a href="#Standard-Models-in-VHDL" class="headerlink" title="Standard Models in VHDL"></a>Standard Models in VHDL</h2><p>There are different standard models/approaches in writing VHDL architectures.</p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221014090238628.png" alt="image-20221014090238628"></p>
<p>More complicated VHDL circuits usually use a mixture of the three styles.</p>
<h3 id="Data-Flow-Style-Architecture"><a href="#Data-Flow-Style-Architecture" class="headerlink" title="Data-Flow Style Architecture"></a>Data-Flow Style Architecture</h3><p>Data-flow style: circuits are described by showing input and output relationships between the various built-in components.</p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221014090908715.png" alt="image-20221014090908715"></p>
<h3 id="Behavioural-Style-Architecture"><a href="#Behavioural-Style-Architecture" class="headerlink" title="Behavioural Style Architecture"></a>Behavioural Style Architecture</h3><p>行为建模</p>
<p> it is fairly straight forward to imagine the underlying circuitry in dataflow style</p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221014091039835.png" alt="image-20221014091039835"></p>
<p>• <strong>provides no/fewer details as to how the design is implemented in actual hardware.</strong></p>
<p>• models how the circuit outputs react to the circuit inputs.</p>
<p>只处理电路对输出的反应，而不用研究具体的电路细节</p>
<p>• allows you to leave the implementation details to the synthesizer</p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221014092739262.png" alt="image-20221014092739262"></p>
<p>sequential circuit 只能用 behavioural modeling</p>
<p>combination circuit 可以用 behavioural modeling和 flow data behavioural</p>
<h3 id="Process-Statement"><a href="#Process-Statement" class="headerlink" title="Process Statement"></a>Process Statement</h3><p>A process statement is a concurrent statement identified by its label, its sensitivity list, a declaration area and the set of instructions</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token comment">-- this is my first process</span>
my_label<span class="token punctuation">:</span> <span class="token keyword">process</span><span class="token punctuation">(</span>sensitivity_list<span class="token punctuation">)</span> <span class="token punctuation">[</span><span class="token keyword">is</span><span class="token punctuation">]</span><span class="token punctuation">[</span><span class="token punctuation">]</span> <span class="token operator">-</span> optional
    <span class="token operator">&lt;</span>item declaration<span class="token operator">&gt;</span>
<span class="token keyword">begin</span>
    <span class="token operator">&lt;</span>sequential_statements<span class="token operator">&gt;</span>
<span class="token keyword">end</span> <span class="token keyword">process</span> my_label<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<blockquote>
<p>Major difference: the statements inside a process are executed and interpreted sequentially</p>
</blockquote>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">entity</span> my_xor <span class="token keyword">is</span>
<span class="token keyword">port</span> <span class="token punctuation">(</span> A<span class="token punctuation">,</span> B <span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
       F <span class="token punctuation">:</span> <span class="token keyword">out</span> std_logic<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> my_xor<span class="token punctuation">;</span>
<span class="token keyword">architecture</span> dataflow <span class="token keyword">of</span> my_xor <span class="token keyword">is</span>
<span class="token keyword">begin</span>
    F <span class="token operator">&lt;=</span> A <span class="token operator">xor</span> B<span class="token punctuation">;</span>
<span class="token keyword">end</span> dataflow<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">architecture</span> behav <span class="token keyword">of</span> my_xor <span class="token keyword">is</span>
<span class="token keyword">begin</span>
    xor_proc<span class="token punctuation">:</span> <span class="token keyword">process</span> <span class="token punctuation">(</span>A<span class="token punctuation">,</span> B<span class="token punctuation">)</span>
    <span class="token keyword">begin</span>
        F <span class="token operator">&lt;=</span> A <span class="token operator">xor</span> B
    <span class="token keyword">end</span> <span class="token keyword">process</span> xor_proc<span class="token punctuation">;</span>
<span class="token keyword">end</span> behav<span class="token punctuation">;</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p>这两种代码形式是等价的</p>
<p>A B是敏感信号，所以一旦有一个改变 process就会执行。</p>
<p>For the behavioral architecture description, any time there is a change in signals in the process sensitivity list, all of the sequential statements in the process are re-evaluated until the end of the process body.</p>
<p><strong>But the whole process itself is a concurrent statement</strong></p>
<p>process 之间是并发关系</p>
<p>写VHDL时可以将预期功能分成不同进程来写，避免一个大进程</p>
<img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221014211355151.png" alt="image-20221014211355151" style="zoom:67%;">



<h4 id="IF-statement"><a href="#IF-statement" class="headerlink" title="IF statement"></a>IF statement</h4><p>The <strong>if</strong> statement creates a branch in the execution flow of the sequential statements.</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">if</span> <span class="token punctuation">(</span>condition<span class="token punctuation">)</span> <span class="token keyword">then</span>
    <span class="token operator">&lt;</span>statements<span class="token operator">&gt;</span>
<span class="token keyword">elsif</span> <span class="token punctuation">(</span>condition<span class="token punctuation">)</span> <span class="token keyword">then</span>
       <span class="token operator">&lt;</span>statements<span class="token operator">&gt;</span>
<span class="token keyword">else</span>
       <span class="token operator">&lt;</span>statements<span class="token operator">&gt;</span>
<span class="token keyword">end</span> <span class="token keyword">if</span><span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p>The parentheses around the condition are optional .Use them for improving readability</p>
<p>The final <strong>else</strong> clause, which serves as a catch-all statement, is optional, but should always be included.</p>
<h5 id="example"><a href="#example" class="headerlink" title="example"></a>example</h5><p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221014214510752.png" alt="image-20221014214510752"></p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">architecture</span> silly_example <span class="token keyword">of</span> my_ex <span class="token keyword">is</span>
<span class="token keyword">begin</span>
    proc1<span class="token punctuation">:</span> <span class="token keyword">process</span> <span class="token punctuation">(</span>A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">)</span>
    <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>A <span class="token operator">=</span> <span class="token number">'1'</span> <span class="token operator">and</span> B <span class="token operator">=</span> <span class="token number">'0'</span> <span class="token operator">and</span> C <span class="token operator">=</span> <span class="token number">'0'</span><span class="token punctuation">)</span> <span class="token keyword">then</span>
            F_OUT <span class="token operator">&lt;=</span> <span class="token number">'1'</span><span class="token punctuation">;</span>
        <span class="token keyword">elsif</span> <span class="token punctuation">(</span>B <span class="token operator">=</span> <span class="token number">'1'</span> <span class="token operator">and</span> C <span class="token operator">=</span> <span class="token number">'1'</span><span class="token punctuation">)</span> <span class="token keyword">then</span>
               F_OUT <span class="token operator">&lt;=</span> <span class="token number">'1'</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
               F_OUT <span class="token operator">&lt;=</span> <span class="token number">'0'</span><span class="token punctuation">;</span>
        <span class="token keyword">end</span> <span class="token keyword">if</span><span class="token punctuation">;</span>
      <span class="token keyword">end</span> <span class="token keyword">process</span> proc1<span class="token punctuation">;</span>
<span class="token keyword">end</span> silly_example<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p>A process label is a form of self-description, which should be meaningful and easy-to-understand. </p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221014213759573.png" alt="image-20221014213759573"></p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221014213813100.png" alt="image-20221014213813100"></p>
<h5 id="8-to-1-MUX-Example"><a href="#8-to-1-MUX-Example" class="headerlink" title="8-to-1 MUX Example"></a>8-to-1 MUX Example</h5><pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">entity</span> mux_8t1 <span class="token keyword">is</span>
<span class="token keyword">port</span> <span class="token punctuation">(</span> DIN<span class="token punctuation">:</span> <span class="token keyword">in</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">7</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
       SEL<span class="token punctuation">:</span> <span class="token keyword">in</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">2</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
       F <span class="token punctuation">:</span> <span class="token keyword">out</span> std_logic<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> mux_8t1<span class="token punctuation">;</span>
<span class="token keyword">architecture</span> mux_8t1_arch <span class="token keyword">of</span> mux_8t1 <span class="token keyword">is</span>
<span class="token keyword">begin</span>
    my_mux<span class="token punctuation">:</span> <span class="token keyword">process</span> <span class="token punctuation">(</span>DIN<span class="token punctuation">,</span> SEL<span class="token punctuation">)</span>
    <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>SEL <span class="token operator">=</span> <span class="token vhdl-vectors number">"111"</span><span class="token punctuation">)</span> <span class="token keyword">then</span> F <span class="token operator">&lt;=</span> <span class="token function">DIN</span><span class="token punctuation">(</span><span class="token number">7</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token keyword">elsif</span> <span class="token punctuation">(</span>SEL <span class="token operator">=</span> <span class="token vhdl-vectors number">"110"</span><span class="token punctuation">)</span> <span class="token keyword">then</span> F <span class="token operator">&lt;=</span> <span class="token function">DIN</span><span class="token punctuation">(</span><span class="token number">6</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span>
        <span class="token keyword">elsif</span> <span class="token punctuation">(</span>SEL <span class="token operator">=</span> <span class="token vhdl-vectors number">"000"</span><span class="token punctuation">)</span> <span class="token keyword">then</span> F <span class="token operator">&lt;=</span> <span class="token function">DIN</span><span class="token punctuation">(</span><span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span> F <span class="token operator">&lt;=</span> <span class="token number">'0'</span><span class="token punctuation">;</span>
        <span class="token keyword">end</span> <span class="token keyword">if</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span> <span class="token keyword">process</span> my_mux<span class="token punctuation">;</span>
<span class="token keyword">end</span> mux_8t1_arch<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<h4 id="Case-Statement"><a href="#Case-Statement" class="headerlink" title="Case Statement"></a>Case Statement</h4><pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">case</span> <span class="token punctuation">(</span>expression<span class="token punctuation">)</span> <span class="token keyword">is</span>
    <span class="token keyword">when</span> choices <span class="token operator">=</span><span class="token operator">&gt;</span>
         <span class="token operator">&lt;</span>statements<span class="token operator">&gt;</span>
    <span class="token keyword">when</span> choices <span class="token operator">=</span><span class="token operator">&gt;</span>
         <span class="token operator">&lt;</span>statements<span class="token operator">&gt;</span>
    <span class="token keyword">when</span> <span class="token keyword">others</span> <span class="token operator">=</span><span class="token operator">&gt;</span>
         <span class="token operator">&lt;</span>statements<span class="token operator">&gt;</span>
<span class="token keyword">end</span> <span class="token keyword">case</span><span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p>Only one set of sequential statements is executed, depending with <strong>when</strong> branch is evaluated as true.</p>
<h5 id="example-1"><a href="#example-1" class="headerlink" title="example"></a>example</h5><p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221014214537230.png" alt="image-20221014214537230"></p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">architecture</span> case_ex <span class="token keyword">of</span> my_ex <span class="token keyword">is</span>
    <span class="token keyword">signal</span> INPUT<span class="token punctuation">:</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">2</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">begin</span>
    INPUT <span class="token operator">&lt;=</span> A <span class="token operator">&amp;</span> B <span class="token operator">&amp;</span> C<span class="token punctuation">;</span>
    proc1<span class="token punctuation">:</span> <span class="token keyword">process</span> <span class="token punctuation">(</span>INPUT<span class="token punctuation">)</span>
    <span class="token keyword">begin</span>
        <span class="token keyword">case</span> <span class="token punctuation">(</span>INPUT<span class="token punctuation">)</span> <span class="token keyword">is</span>
        <span class="token keyword">when</span> <span class="token vhdl-vectors number">"100"</span> <span class="token operator">=</span><span class="token operator">&gt;</span> F_OUT <span class="token operator">&lt;=</span> <span class="token number">'1'</span><span class="token punctuation">;</span>
        <span class="token keyword">when</span> <span class="token vhdl-vectors number">"011"</span> <span class="token operator">=</span><span class="token operator">&gt;</span> F_OUT <span class="token operator">&lt;=</span> <span class="token number">'1'</span><span class="token punctuation">;</span>
        <span class="token keyword">when</span> <span class="token vhdl-vectors number">"111"</span> <span class="token operator">=</span><span class="token operator">&gt;</span> F_OUT <span class="token operator">&lt;=</span> <span class="token number">'1'</span><span class="token punctuation">;</span>
        <span class="token keyword">when</span> <span class="token keyword">others</span> <span class="token operator">=</span><span class="token operator">&gt;</span> F_OUT <span class="token operator">&lt;=</span> <span class="token number">'0'</span><span class="token punctuation">;</span>
        <span class="token keyword">end</span> <span class="token keyword">case</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span> <span class="token keyword">process</span> proc1<span class="token punctuation">;</span>
<span class="token keyword">end</span> case_ex<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<h2 id="Simulation-amp-Test-Benches"><a href="#Simulation-amp-Test-Benches" class="headerlink" title="Simulation &amp; Test Benches"></a>Simulation &amp; Test Benches</h2><p>After we model a circuit, we have to verify the correctness of the model in terms of functionality and timing </p>
<p>Simulation tools often require a test bench file to specify how the testing is done on the <strong>Unit Under Test</strong> (UUT)被测单元.</p>
<p>A VHDL test bench is virtual circuit/system that creates an instance of the </p>
<p>top module (UUT) and generates stimuli to inputs of the instance.</p>
<p>Corresponding simulation outputs are recorded and visualised to assist verification.</p>
<p>The test bench itself is not involved in implementation (not synthesisable)</p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture%2Fimage-20221014220237440.png" alt="image-20221014220237440"></p>
<h5 id="Example"><a href="#Example" class="headerlink" title="Example"></a>Example</h5><p>If we are to test the XNOR gate, then we can prepare a test bench like this:</p>
<p><strong>A test bench is a closed system: no inputs/outputs.</strong></p>
<p><strong>Declare the UUT component and internal signals</strong></p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">entity</span> big_xnor_tb <span class="token keyword">is</span>
<span class="token keyword">end</span> big_xnor_tb<span class="token punctuation">;</span>
<span class="token keyword">architecture</span> behavior <span class="token keyword">of</span> big_xnor_tb <span class="token keyword">is</span>
    <span class="token keyword">component</span> big_xnor <span class="token keyword">is</span>
    <span class="token keyword">port</span> <span class="token punctuation">(</span>A<span class="token punctuation">,</span> B<span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
          F <span class="token punctuation">:</span> <span class="token keyword">out</span> std_logic<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span> <span class="token keyword">component</span><span class="token punctuation">;</span>
    <span class="token keyword">signal</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> F<span class="token punctuation">:</span> std_logic<span class="token punctuation">;</span>
<span class="token keyword">begin</span>
    uut<span class="token punctuation">:</span> big_xnor <span class="token keyword">port</span> <span class="token keyword">map</span> <span class="token punctuation">(</span>A<span class="token operator">=</span><span class="token operator">&gt;</span>A<span class="token punctuation">,</span> B<span class="token operator">=</span><span class="token operator">&gt;</span>B<span class="token punctuation">,</span> F<span class="token operator">=</span><span class="token operator">&gt;</span>F<span class="token punctuation">)</span><span class="token punctuation">;</span>
    stim_proc<span class="token punctuation">:</span> <span class="token keyword">process</span>
    <span class="token keyword">begin</span>
        A <span class="token operator">&lt;=</span> <span class="token number">'0'</span><span class="token punctuation">;</span> B <span class="token operator">&lt;=</span> <span class="token number">'0'</span><span class="token punctuation">;</span> <span class="token keyword">wait</span> <span class="token keyword">for</span> <span class="token number">10</span> ns<span class="token punctuation">;</span>
        A <span class="token operator">&lt;=</span> <span class="token number">'0'</span><span class="token punctuation">;</span> B <span class="token operator">&lt;=</span> <span class="token number">'1'</span><span class="token punctuation">;</span> <span class="token keyword">wait</span> <span class="token keyword">for</span> <span class="token number">10</span> ns<span class="token punctuation">;</span>
        A <span class="token operator">&lt;=</span> <span class="token number">'1'</span><span class="token punctuation">;</span> B <span class="token operator">&lt;=</span> <span class="token number">'0'</span><span class="token punctuation">;</span> <span class="token keyword">wait</span> <span class="token keyword">for</span> <span class="token number">10</span> ns<span class="token punctuation">;</span>
        A <span class="token operator">&lt;=</span> <span class="token number">'1'</span><span class="token punctuation">;</span> B <span class="token operator">&lt;=</span> <span class="token number">'1'</span><span class="token punctuation">;</span> <span class="token keyword">wait</span> <span class="token keyword">for</span> <span class="token number">10</span> ns<span class="token punctuation">;</span>
        <span class="token keyword">wait</span><span class="token punctuation">;</span> <span class="token comment">-- finished.</span>
    <span class="token keyword">end</span> <span class="token keyword">process</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> behavior<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<h5 id="Clock-Signal"><a href="#Clock-Signal" class="headerlink" title="Clock Signal"></a>Clock Signal</h5><pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">entity</span> DFF_tb <span class="token keyword">is</span>
<span class="token keyword">end</span> DFF_tb<span class="token punctuation">;</span>
<span class="token keyword">architecture</span> behavior <span class="token keyword">of</span> DFF_tb <span class="token keyword">is</span>
    <span class="token keyword">component</span> DFF <span class="token keyword">is</span>
    <span class="token keyword">port</span> <span class="token punctuation">(</span>D<span class="token punctuation">,</span> CLK<span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
          Q <span class="token punctuation">:</span> <span class="token keyword">out</span> std_logic<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span> <span class="token keyword">component</span><span class="token punctuation">;</span>
    <span class="token keyword">signal</span> D<span class="token punctuation">,</span> CLK<span class="token punctuation">,</span> Q<span class="token punctuation">:</span> std_logic <span class="token operator">:=</span> <span class="token number">'0'</span><span class="token punctuation">;</span>
    <span class="token keyword">constant</span> period<span class="token punctuation">:</span> TIME <span class="token operator">:=</span> <span class="token number">10</span> ns；<span class="token comment">--时间常数</span>
<span class="token keyword">begin</span>
    uut<span class="token punctuation">:</span> DFF <span class="token keyword">port</span> <span class="token keyword">map</span> <span class="token punctuation">(</span>D<span class="token operator">=</span><span class="token operator">&gt;</span>D<span class="token punctuation">,</span> CLK<span class="token operator">=</span><span class="token operator">&gt;</span>CLK<span class="token punctuation">,</span> Q<span class="token operator">=</span><span class="token operator">&gt;</span>Q<span class="token punctuation">)</span><span class="token punctuation">;</span>
    stim_clk<span class="token punctuation">:</span> <span class="token keyword">process</span>
    <span class="token keyword">begin</span>
        CLK <span class="token operator">&lt;=</span> <span class="token number">'1'</span><span class="token punctuation">;</span> <span class="token keyword">wait</span> <span class="token keyword">for</span> <span class="token punctuation">(</span>period <span class="token operator">/</span> <span class="token number">2</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
        CLK <span class="token operator">&lt;=</span> <span class="token number">'0'</span><span class="token punctuation">;</span> <span class="token keyword">wait</span> <span class="token keyword">for</span> <span class="token punctuation">(</span>period <span class="token operator">/</span> <span class="token number">2</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span> <span class="token keyword">process</span><span class="token punctuation">;</span>
    stim_proc<span class="token punctuation">:</span> <span class="token keyword">process</span>
    <span class="token keyword">begin</span> <span class="token comment">-- add your stimuli</span>
    <span class="token keyword">end</span> <span class="token keyword">process</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> behavior<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p>initial values given using operator :=</p>
<p>信号初始值要用：=</p>
<h3 id="type-类型"><a href="#type-类型" class="headerlink" title="type 类型"></a>type 类型</h3><p>TYPE 数据类型名 IS {枚举1，枚举2，…}</p>
<p><strong>type</strong> <strong>state_type</strong> <strong>is</strong> **(<strong>ST0</strong>,**ST1);</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="https://chilh.top">chilh</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="https://chilh.top/post/DSD-2.2-VHDL%E7%AE%80%E4%BB%8B.html">https://chilh.top/post/DSD-2.2-VHDL%E7%AE%80%E4%BB%8B.html</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="https://chilh.top" target="_blank">Chilh</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/BUPT/">BUPT</a><a class="post-meta__tags" href="/tags/%E5%A4%A7%E4%B8%89%E4%B8%8A%E8%AF%BE%E7%A8%8B%E7%AC%94%E8%AE%B0/">大三上课程笔记</a><a class="post-meta__tags" href="/tags/DSD/">DSD</a></div><div class="post_share"><div class="social-share" data-image="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671379827325-2fa2dc475840" data-sites="twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/post/DSD-2.3-Combinational%20Blocks.html" title="DSD-2.3-Combinational Blocks"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1667210211132-c607f81a2459" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">DSD-2.3-Combinational Blocks</div></div></a></div><div class="next-post pull-right"><a href="/post/DSD-2.1-2's%20Complement%20Representations.html" title="DSD-2's Complement Representations"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671371322375-d0ceee3b0eb3" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">DSD-2's Complement Representations</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/post/DSD-1.1-Design%20Process.html" title="DSD-1.1-Design Process"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/premium_photo-1670772729425-6c2292735d63" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-12-26</div><div class="title">DSD-1.1-Design Process</div></div></a></div><div><a href="/post/DSD-2.1-2's%20Complement%20Representations.html" title="DSD-2&#39;s Complement Representations"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671371322375-d0ceee3b0eb3" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-12-26</div><div class="title">DSD-2&#39;s Complement Representations</div></div></a></div><div><a href="/post/DSD-2.3-Combinational%20Blocks.html" title="DSD-2.3-Combinational Blocks"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1667210211132-c607f81a2459" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-12-26</div><div class="title">DSD-2.3-Combinational Blocks</div></div></a></div><div><a href="/post/DSD-2.5-FIFO%20and%20LIFO%20Buffers.html" title="DSD-2.5-FIFO and LIFO Buffers"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671514187753-fce32cc8b3ec" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-12-26</div><div class="title">DSD-2.5-FIFO and LIFO Buffers</div></div></a></div><div><a href="/post/DSD-3.1-FSM.html" title="DSD-3.1-FSM"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671299736544-3fa796af6c23" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-12-26</div><div class="title">DSD-3.1-FSM</div></div></a></div><div><a href="/post/DSD-2.4-Sequential%20Building%20Blocks.html" title="DSD-2.4-Sequential Building Blocks"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1670969548019-18ec1aae8abe" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-12-26</div><div class="title">DSD-2.4-Sequential Building Blocks</div></div></a></div></div></div><hr/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div></div><div class="comment-wrap"><div><div id="waline-wrap"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/%E5%A4%B4%E5%83%8F.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">chilh</div><div class="author-info__description">记录学习笔记，学艺不精，大家多多评论指教</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">70</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">20</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">7</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="mailto:1547405085@qq.com" target="_blank" title="Email"><i class="fas fa-envelope"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">This is my Blog</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#VHDL%E7%AE%80%E4%BB%8B"><span class="toc-number">1.</span> <span class="toc-text">VHDL简介</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#What-can-VHDL-do"><span class="toc-number">1.1.</span> <span class="toc-text">What can VHDL do?</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Synthesiser"><span class="toc-number">1.1.1.</span> <span class="toc-text">Synthesiser</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E2%80%9CBlack-Box%E2%80%9D-Design-Approach"><span class="toc-number">1.1.2.</span> <span class="toc-text">“Black-Box” Design Approach</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#About-VHDL"><span class="toc-number">1.1.3.</span> <span class="toc-text">About VHDL</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Basic-Rules-about-VHDL"><span class="toc-number">1.1.4.</span> <span class="toc-text">Basic Rules about VHDL</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Identifiers"><span class="toc-number">1.1.5.</span> <span class="toc-text">Identifiers</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Reserved-Words"><span class="toc-number">1.1.5.1.</span> <span class="toc-text">Reserved Words</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Logic-Operator"><span class="toc-number">1.1.5.2.</span> <span class="toc-text">Logic Operator</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Relational-Operators"><span class="toc-number">1.1.5.3.</span> <span class="toc-text">Relational Operators</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Entity-Declaration"><span class="toc-number">1.2.</span> <span class="toc-text">Entity Declaration</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#generic-%E8%AF%AD%E5%8F%A5"><span class="toc-number">1.2.1.</span> <span class="toc-text">generic 语句</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#port%E8%AF%AD%E5%8F%A5%EF%BC%9A"><span class="toc-number">1.2.2.</span> <span class="toc-text">port语句：</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Architecture"><span class="toc-number">1.3.</span> <span class="toc-text">Architecture</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#connect-Operator"><span class="toc-number">1.3.1.</span> <span class="toc-text">connect Operator</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Signal-Assignment-Operator"><span class="toc-number">1.3.2.</span> <span class="toc-text">Signal Assignment Operator</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Conditional-Signal-Assignment"><span class="toc-number">1.3.3.</span> <span class="toc-text">Conditional Signal Assignment</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Intermediate-Signals"><span class="toc-number">1.3.4.</span> <span class="toc-text">Intermediate Signals</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#exercise"><span class="toc-number">1.3.4.1.</span> <span class="toc-text">exercise</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Implement-Boolean-Equations-using-VHDL"><span class="toc-number">1.3.4.2.</span> <span class="toc-text">Implement Boolean Equations using VHDL</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Bus-Signals"><span class="toc-number">1.3.5.</span> <span class="toc-text">Bus Signals</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#IEEE-Standard-Libraries"><span class="toc-number">1.4.</span> <span class="toc-text">IEEE Standard Libraries</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#VHDL-Module"><span class="toc-number">1.5.</span> <span class="toc-text">VHDL Module</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Modular-Designs-in-VHDL"><span class="toc-number">1.6.</span> <span class="toc-text">Modular Designs in VHDL</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#GENERATE"><span class="toc-number">1.6.0.1.</span> <span class="toc-text">GENERATE</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Standard-Models-in-VHDL"><span class="toc-number">1.7.</span> <span class="toc-text">Standard Models in VHDL</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Data-Flow-Style-Architecture"><span class="toc-number">1.7.1.</span> <span class="toc-text">Data-Flow Style Architecture</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Behavioural-Style-Architecture"><span class="toc-number">1.7.2.</span> <span class="toc-text">Behavioural Style Architecture</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Process-Statement"><span class="toc-number">1.7.3.</span> <span class="toc-text">Process Statement</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#IF-statement"><span class="toc-number">1.7.3.1.</span> <span class="toc-text">IF statement</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#example"><span class="toc-number">1.7.3.1.1.</span> <span class="toc-text">example</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#8-to-1-MUX-Example"><span class="toc-number">1.7.3.1.2.</span> <span class="toc-text">8-to-1 MUX Example</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Case-Statement"><span class="toc-number">1.7.3.2.</span> <span class="toc-text">Case Statement</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#example-1"><span class="toc-number">1.7.3.2.1.</span> <span class="toc-text">example</span></a></li></ol></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Simulation-amp-Test-Benches"><span class="toc-number">1.8.</span> <span class="toc-text">Simulation &amp; Test Benches</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#Example"><span class="toc-number">1.8.0.0.1.</span> <span class="toc-text">Example</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#Clock-Signal"><span class="toc-number">1.8.0.0.2.</span> <span class="toc-text">Clock Signal</span></a></li></ol></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#type-%E7%B1%BB%E5%9E%8B"><span class="toc-number">1.8.1.</span> <span class="toc-text">type 类型</span></a></li></ol></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/post/%E7%BC%93%E5%AD%98%E6%9B%BF%E6%8D%A2%E7%AE%97%E6%B3%951-%E7%B2%97%E9%A2%97%E7%B2%92%E7%AD%96%E7%95%A5.html" title="缓存替换算法"><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/202505112103982.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="缓存替换算法"/></a><div class="content"><a class="title" href="/post/%E7%BC%93%E5%AD%98%E6%9B%BF%E6%8D%A2%E7%AE%97%E6%B3%951-%E7%B2%97%E9%A2%97%E7%B2%92%E7%AD%96%E7%95%A5.html" title="缓存替换算法">缓存替换算法</a><time datetime="2025-01-21T06:33:23.000Z" title="发表于 2025-01-21 14:33:23">2025-01-21</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/post/%E7%BC%93%E5%AD%98%E6%9B%BF%E6%8D%A2%E7%AE%97%E6%B3%950.html" title="Cache Replacement Policies - introduction"><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/202505112103982.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Cache Replacement Policies - introduction"/></a><div class="content"><a class="title" href="/post/%E7%BC%93%E5%AD%98%E6%9B%BF%E6%8D%A2%E7%AE%97%E6%B3%950.html" title="Cache Replacement Policies - introduction">Cache Replacement Policies - introduction</a><time datetime="2025-01-20T11:24:52.000Z" title="发表于 2025-01-20 19:24:52">2025-01-20</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/post/%E7%BC%93%E5%AD%98%E6%9B%BF%E6%8D%A2%E7%AE%97%E6%B3%952-%E7%BB%86%E9%A2%97%E7%B2%92%E7%AD%96%E7%95%A5.html" title="缓存替换算法"><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/202505112103982.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="缓存替换算法"/></a><div class="content"><a class="title" href="/post/%E7%BC%93%E5%AD%98%E6%9B%BF%E6%8D%A2%E7%AE%97%E6%B3%952-%E7%BB%86%E9%A2%97%E7%B2%92%E7%AD%96%E7%95%A5.html" title="缓存替换算法">缓存替换算法</a><time datetime="2025-01-20T11:24:52.000Z" title="发表于 2025-01-20 19:24:52">2025-01-20</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/post/2024-lastday.html" title="2024-总结"><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/202501010045372.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="2024-总结"/></a><div class="content"><a class="title" href="/post/2024-lastday.html" title="2024-总结">2024-总结</a><time datetime="2024-12-31T14:59:00.000Z" title="发表于 2024-12-31 22:59:00">2024-12-31</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/post/riscv%20v%E6%89%A9%E5%B1%95%E7%BF%BB%E8%AF%91%E6%80%BB%E7%BB%93.html" title="v扩展翻译总结”"><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/202411102035591.jfif" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="v扩展翻译总结”"/></a><div class="content"><a class="title" href="/post/riscv%20v%E6%89%A9%E5%B1%95%E7%BF%BB%E8%AF%91%E6%80%BB%E7%BB%93.html" title="v扩展翻译总结”">v扩展翻译总结”</a><time datetime="2024-11-10T12:30:33.000Z" title="发表于 2024-11-10 20:30:33">2024-11-10</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url('https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671379827325-2fa2dc475840')"><div id="footer-wrap"><div class="copyright">&copy;2021 - 2025 By chilh</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div></div></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><script src="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.js"></script><script src="/js/search/local-search.js"></script><div class="js-pjax"><script>function loadWaline () {
  function insertCSS () {
    const link = document.createElement("link")
    link.rel = "stylesheet"
    link.href = "https://cdn.jsdelivr.net/npm/@waline/client/dist/waline.min.css"
    document.head.appendChild(link)
  }

  function initWaline () {
    const waline = Waline.init(Object.assign({
      el: '#waline-wrap',
      serverURL: 'https://chilh-comment-nwkfkyqk8-zhanzghouhe.vercel.app',
      pageview: false,
      dark: 'html[data-theme="dark"]',
      path: window.location.pathname,
      comment: false,
    }, null))
  }

  if (typeof Waline === 'function') initWaline()
  else {
    insertCSS()
    getScript('https://cdn.jsdelivr.net/npm/@waline/client/dist/waline.min.js').then(initWaline)
  }
}

if ('Waline' === 'Waline' || !true) {
  if (true) btf.loadComment(document.getElementById('waline-wrap'),loadWaline)
  else setTimeout(loadWaline, 0)
} else {
  function loadOtherComment () {
    loadWaline()
  }
}</script></div><script id="canvas_nest" defer="defer" color="0,0,255" opacity="0.7" zIndex="-1" count="99" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-nest.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div><script src="/live2dw/lib/L2Dwidget.min.js?094cbace49a39548bed64abff5988b05"></script><script>L2Dwidget.init({"model":{"jsonPath":"/live2dw/assets/wanko.model.json"},"display":{"position":"right","width":85,"height":400,"hOffset":-18,"vOffset":25},"mobile":{"show":true},"react":{"opacity":0.7},"log":false,"pluginJsPath":"lib/","pluginModelPath":"assets/","pluginRootPath":"live2dw/","tagMode":false});</script></body></html>