<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICD_CPENDSGIR&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">GICD_CPENDSGIR&lt;n&gt;, SGI Clear-Pending Registers, n =
      0 - 3</h1><p>The GICD_CPENDSGIR&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
        <p>Removes the pending state from an SGI.</p>

      
        <p>A write to this register changes the state of a pending SGI to inactive, and the state of an active and pending SGI to active.</p>
      <h2>Configuration</h2><p></p>
        <p>Four SGI clear-pending registers are implemented. Each register contains eight clear-pending bits for each of four SGIs, for a total of 16 possible SGIs.</p>

      
        <p>In multiprocessor implementations, each PE has a copy of these registers.</p>
      <h2>Attributes</h2>
            <p>GICD_CPENDSGIR&lt;n&gt; is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The GICD_CPENDSGIR&lt;n&gt; bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#SGI_clear_pending_bits&lt;x&gt;_31">SGI_clear_pending_bits&lt;x&gt;, bits [8x+7:8x], for x = 0 to 3</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="SGI_clear_pending_bits&lt;x&gt;_31">SGI_clear_pending_bits&lt;x&gt;, bits [8x+7:8x], for x = 0 to 3</h4>
          
  <p>Removes the pending state from SGI number 4n + x for the PE corresponding to the bit number written to.</p>
<p>Reads and writes have the following behavior:</p>

          <table class="valuetable"><tr><th>SGI_clear_pending_bits&lt;x&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0x00</td><td>
  <p>If read, indicates that the SGI from the corresponding PE is not pending and is not active and pending.</p>
<p>If written, has no effect.</p>
</td></tr><tr><td class="bitfield">0x01</td><td>
  <p>If read, indicates that the SGI from the corresponding PE is pending or is active and pending.</p>
<p>If written, removes the pending state from the SGI for the corresponding PE.</p>
</td></tr></table>
            
  

          <p>This field resets to <span class="binarynumber">0</span>.
</p><div class="text_after_fields">
    
  <p>For SGI ID m, generated by processing element C writing to the corresponding <a href="ext-gicd_sgir.html">GICD_SGIR</a> field, where DIV and MOD are the integer division and modulo operations:</p>
<ul>
<li>The corresponding GICD_CPENDSGIR&lt;n&gt; number is given by n = m DIV 4.
</li><li>The offset of the required register is (<span class="hexnumber">0xF10</span> + (4n)).
</li><li>The offset of the required field within the register GICD_CPENDSGIR&lt;n&gt; is given by m MOD 4.
</li><li>The required bit in the 8-bit SGI clear-pending field m is bit C.
</li></ul>

    </div><h2>Accessing the GICD_CPENDSGIR&lt;n&gt;</h2>
        <p>These registers are used only when affinity routing is not enabled. When affinity routing is enabled, this register is <span class="arm-defined-word">RES0</span>. An implementation is permitted to make the register RAZ/WI in this case.</p>

      
        <p>A register bit that corresponds to an unimplemented SGI is RAZ/WI.</p>

      
        <p>These registers are byte-accessible.</p>

      
        <p>If the GIC implementation supports two Security states:</p>

      
        <ul>
<li>A register bit that corresponds to a Group 0 interrupt is RAZ/WI to Non-secure accesses.
</li><li>Register bits corresponding to unimplemented PEs are RAZ/WI.
</li></ul>
      <h4>GICD_CPENDSGIR&lt;n&gt; can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC Distributor</td><td><span class="hexnumber">0x0F10</span> + 4n</td><td>GICD_CPENDSGIR&lt;n&gt;</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When GICD_CTLR.DS == 0b0
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>When IsAccessSecure()
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>When !IsAccessSecure()
            accesses to this register are <span class="access_level">RW</span>.
          </li></ul><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
