0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/func/xsim/tb_func_synth.v,1744454288,verilog,,,,ALU;PC;accumulator;clk_div_by_100K;clk_div_by_50M;controller;glbl;lipsi_top2;memory;seven_segment,,,,,,,,
C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/PC_mux.v,1744382284,verilog,,C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/accumulator.v,,PC_mux,,,,,,,,
C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/addr_mux.v,1744384738,verilog,,C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/controller.v,,addr_mux,,,,,,,,
C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/counter.v,1744197979,verilog,,C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/data_mux.v,,counter,,,,,,,,
C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/data_mux.v,1744384748,verilog,,C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/reg_file.v,,data_mux,,,,,,,,
