\doxysubsection{EFM32\+GG\+\_\+\+PRS\+\_\+\+Bit\+Fields}
\hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields}{}\label{group___e_f_m32_g_g___p_r_s___bit_fields}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga2ab5f8a8f7976cfe780bb23fc7ca184d}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaaa2b7d9ce7b1d07e4c577ed71ccb6159}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+MASK}}~0x00000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga47e4c4568b630420def76b5f17c5604a}{PRS\+\_\+\+SWPULSE\+\_\+\+CH0\+PULSE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4e0d36605d5bab8ceffaf0b5ed656cb8}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH0\+PULSE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga842bcb3c30296ac18afca2b56a8ce6ab}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH0\+PULSE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad5c23b89db4226729382f2c44f1f49d9}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH0\+PULSE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga59c9abf38131dd8c97d7001bf50fadff}{PRS\+\_\+\+SWPULSE\+\_\+\+CH0\+PULSE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad5c23b89db4226729382f2c44f1f49d9}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH0\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gacb8ece77849aa64e0543fed5af7779c3}{PRS\+\_\+\+SWPULSE\+\_\+\+CH1\+PULSE}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga9e95394eb0ab7787b2079e907d22cd7b}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH1\+PULSE\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0cd68f32e827c6a06a5aabb234be148c}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH1\+PULSE\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga6fb1b5120ea80441d41cb7b593bbc6ba}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH1\+PULSE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad15e33a50b951b6b6b281f7c80b82d6f}{PRS\+\_\+\+SWPULSE\+\_\+\+CH1\+PULSE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga6fb1b5120ea80441d41cb7b593bbc6ba}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH1\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3cca3d9562632938beb49c44b0b77081}{PRS\+\_\+\+SWPULSE\+\_\+\+CH2\+PULSE}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga61ebcad9414ce5a7cccaa54912d5d15a}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH2\+PULSE\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafaa1e7e199925102d3c08a262db65e8a}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH2\+PULSE\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4e9b8b736b62f53b0b5e12284e6ffe59}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH2\+PULSE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0d81a08359239371922eb240b8ce2951}{PRS\+\_\+\+SWPULSE\+\_\+\+CH2\+PULSE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4e9b8b736b62f53b0b5e12284e6ffe59}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH2\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga41a9bbbe23222308b559675c7081fd1a}{PRS\+\_\+\+SWPULSE\+\_\+\+CH3\+PULSE}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga30f8a72bc3720526a9c812af478c288d}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH3\+PULSE\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7e2f71181e478510ef883ada7e3cb174}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH3\+PULSE\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gae6a1b90b929ad89379989173e5ce50fc}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH3\+PULSE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga146e72d0dd1c912f9bec9f22fd02f5ff}{PRS\+\_\+\+SWPULSE\+\_\+\+CH3\+PULSE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gae6a1b90b929ad89379989173e5ce50fc}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH3\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga2b92f7540f22606be0ce8a9a1249df9a}{PRS\+\_\+\+SWPULSE\+\_\+\+CH4\+PULSE}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaaa74f4f1a23b360bf4c38e898bcc06af}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH4\+PULSE\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac59ba7081d8c9a1631fcfa799827d260}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH4\+PULSE\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaee49a595c3008b4e21e37b82503d5b17}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH4\+PULSE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga324fcd189c2692f4e0edc11147687d78}{PRS\+\_\+\+SWPULSE\+\_\+\+CH4\+PULSE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaee49a595c3008b4e21e37b82503d5b17}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH4\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga8af1a96b003a812f907cf7379c295bd8}{PRS\+\_\+\+SWPULSE\+\_\+\+CH5\+PULSE}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga02696950de6c118d7dae5623e437f60a}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH5\+PULSE\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab610ab5b4518d29d8e134d4adbedb120}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH5\+PULSE\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7212eb33ce1712f0ec6c6fbfde7f8a80}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH5\+PULSE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga9b791a69eaff5dce5b38b6289cb3e328}{PRS\+\_\+\+SWPULSE\+\_\+\+CH5\+PULSE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7212eb33ce1712f0ec6c6fbfde7f8a80}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH5\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga66a317e3ab52a8a601ee98c66e5e206e}{PRS\+\_\+\+SWPULSE\+\_\+\+CH6\+PULSE}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga6c85db0f109c2f075a42ca0adba0b1ed}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH6\+PULSE\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga9c1ea01ae7735a53cc1bb26c5d195a3f}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH6\+PULSE\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga464c565d0d27084570a0edf57989ad1e}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH6\+PULSE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab302495ea9f047914b2a2dd54510793f}{PRS\+\_\+\+SWPULSE\+\_\+\+CH6\+PULSE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga464c565d0d27084570a0edf57989ad1e}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH6\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0c2b61da7ac772efdac69b0f560c4352}{PRS\+\_\+\+SWPULSE\+\_\+\+CH7\+PULSE}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac1cc2e1007a52ec7380b5e0c7b757221}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH7\+PULSE\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga55dba15ff54e6c30f0d92e5509204539}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH7\+PULSE\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gabcc4430bf73addfce0442cda61c96df5}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH7\+PULSE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gae3786f9adf9a989bd6819bd2030a6a3a}{PRS\+\_\+\+SWPULSE\+\_\+\+CH7\+PULSE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gabcc4430bf73addfce0442cda61c96df5}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH7\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga6104c157400956e2ee17984eded576e3}{PRS\+\_\+\+SWPULSE\+\_\+\+CH8\+PULSE}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaa6d02b6b849d43f2f65505435b731ae5}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH8\+PULSE\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga14905a3b566d3d6e73dcceb76bbc123c}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH8\+PULSE\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga81f687f2ff4a396290306467fa0df042}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH8\+PULSE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab656e64c2bcaa65a73681f26913de5f5}{PRS\+\_\+\+SWPULSE\+\_\+\+CH8\+PULSE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga81f687f2ff4a396290306467fa0df042}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH8\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0738021f3d9389efd033f018da57dd2d}{PRS\+\_\+\+SWPULSE\+\_\+\+CH9\+PULSE}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga686f543e4248801c4024f61dee4ba3b3}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH9\+PULSE\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga1185d0a95505629c8694e9eff454383d}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH9\+PULSE\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga10112a40c450eed09230d951d45ed2e1}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH9\+PULSE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga031ede66bd244ec574146d0074ac3492}{PRS\+\_\+\+SWPULSE\+\_\+\+CH9\+PULSE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga10112a40c450eed09230d951d45ed2e1}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH9\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaeb407a2b2522f27ff0bb27ef3b76add5}{PRS\+\_\+\+SWPULSE\+\_\+\+CH10\+PULSE}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga83b36c430d289df769a9e6dd84475654}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH10\+PULSE\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaf8fc0ef360721e057fdf8cbc63e16ef5}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH10\+PULSE\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga2ee0557efbc425626108ef78cf21c6e9}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH10\+PULSE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga813bb386de1f0d1171e876168b062ce1}{PRS\+\_\+\+SWPULSE\+\_\+\+CH10\+PULSE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga2ee0557efbc425626108ef78cf21c6e9}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH10\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4ed4caf472f0ee5c713ffa040071dd79}{PRS\+\_\+\+SWPULSE\+\_\+\+CH11\+PULSE}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaed102f4add93742335aae90c066dc9a5}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH11\+PULSE\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga371d319f06c04cc329b2c7064738a52a}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH11\+PULSE\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5bdad3ba6ad401fb218ffa0d4d4bc36c}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH11\+PULSE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga252a754edf62e7b0482552b4e733cf5c}{PRS\+\_\+\+SWPULSE\+\_\+\+CH11\+PULSE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5bdad3ba6ad401fb218ffa0d4d4bc36c}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH11\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gadeac54101aca47a17ecb61f9f559c811}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac733addf8455b38abfa0a2a0d4024e6a}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+MASK}}~0x00000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga783f93f8907f806b06cdf20d4800e074}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH0\+LEVEL}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7e1f525b00b4466c77da8037b66b9bfb}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH0\+LEVEL\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga04e2e56f9003cd6ea6a51f9b802279be}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH0\+LEVEL\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac6b7a9be4702c70797b9beaa5ca4c283}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH0\+LEVEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga737949d3661a5f24fb60ce0f62759890}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH0\+LEVEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac6b7a9be4702c70797b9beaa5ca4c283}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH0\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga1ce5b99f05e49d947a868dc4d49f5a4e}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH1\+LEVEL}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gadf5f2ea0475476c63fd57a0ebf11e9e9}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH1\+LEVEL\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga9dfa84e502d8c90093045dc4793a1fc9}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH1\+LEVEL\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga844e86a2e412df19d7a21117c8e9fcef}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH1\+LEVEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga8ce1e40ca36c543e77c0b283f262e09c}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH1\+LEVEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga844e86a2e412df19d7a21117c8e9fcef}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH1\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga96661a8a2065b449ec1eda025dfa27c0}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH2\+LEVEL}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaf65f960bbd86c57739bdf0deeb620f09}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH2\+LEVEL\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4e0b67c62cf3144bf467e5fba6b557cd}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH2\+LEVEL\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7c179bad8d4dd561922479b3d8ed0d6f}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH2\+LEVEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab39ef1e79dd5c8a23adca1e36e074665}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH2\+LEVEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7c179bad8d4dd561922479b3d8ed0d6f}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH2\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7335db4897e7caeee27a9bd91e770a2a}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH3\+LEVEL}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga02d4f17fbefe41a918193d77b639204c}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH3\+LEVEL\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga68d0c529d67fd21616d7bd4367e9ae8b}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH3\+LEVEL\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0b2f85f931cde674fe2139df74b8f840}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH3\+LEVEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga1f153587e837f422b5e2f010cdf8c08e}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH3\+LEVEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0b2f85f931cde674fe2139df74b8f840}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH3\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3c06a0b03a9e5932ca7217c6d0473100}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH4\+LEVEL}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gae697f1a4a5697bdf132b6a066a466fce}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH4\+LEVEL\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga755910355aa76170c5589f83878fcd39}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH4\+LEVEL\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaaad85954f2c83a803e102aac23334296}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH4\+LEVEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab657ca23b04708c904d5aa4cb6126ab4}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH4\+LEVEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaaad85954f2c83a803e102aac23334296}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH4\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7ddeb3dc42d98f99d6c20ac29cada48a}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH5\+LEVEL}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaee124c5369b67c87897c23365a4cd849}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH5\+LEVEL\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3e38417472f2356e5506d9d8b75aaa20}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH5\+LEVEL\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab2149cd14b83aa5bfa019079ac037f89}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH5\+LEVEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac55e246cb0cf623393a186a98f9dd0c2}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH5\+LEVEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab2149cd14b83aa5bfa019079ac037f89}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH5\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga8187051a392e3f370207cb601f47aba8}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH6\+LEVEL}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaf434b3485e012b5060cafe2a0f55b3fd}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH6\+LEVEL\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad30cb7f8c3f353d356f2b8e78be74ba3}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH6\+LEVEL\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7b0954211a88e98d611ddb8f19416097}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH6\+LEVEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4b7f68e8faacc547f2e3762052d75bae}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH6\+LEVEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7b0954211a88e98d611ddb8f19416097}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH6\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gacf05d56765a4229befaef5922e69f7cc}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH7\+LEVEL}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gace372f5c82e7ee1b8ea6d2d572eebe65}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH7\+LEVEL\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga8d14f6b406249e6d3f3e5347e9b59068}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH7\+LEVEL\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab866117cfc610a81dd61e7b125fc94cf}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH7\+LEVEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga6e048213c0fabb89c251c72ec15b82dc}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH7\+LEVEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab866117cfc610a81dd61e7b125fc94cf}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH7\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0f2190b97b1ce83f18a6b3414fc877c6}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH8\+LEVEL}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7fd18ae76b8f7d918f7a1eb9cd4cfd47}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH8\+LEVEL\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5a05fd9aea175e779ba9f7fc18991dd4}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH8\+LEVEL\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafda15222a8bf8ec535798e5772ef4ed4}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH8\+LEVEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5fe702ddafe72dd84665a525329233e4}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH8\+LEVEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafda15222a8bf8ec535798e5772ef4ed4}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH8\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaad052d41e895f5c12e4d037a748f23ef}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH9\+LEVEL}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaedd9bfb182ee0ad1d783532742338909}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH9\+LEVEL\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga241325f8aef74c04865dab8073a36b15}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH9\+LEVEL\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga93244328aaaaf43b520dffef54128245}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH9\+LEVEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga06342d59809b381a80878248ea170314}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH9\+LEVEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga93244328aaaaf43b520dffef54128245}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH9\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga66a67893550a0e8c5a8e44b9869dbabb}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH10\+LEVEL}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga601259f1d88895230bc7ee3f528ed16d}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH10\+LEVEL\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5fe8718f0e28c3bc633e637a7d68269e}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH10\+LEVEL\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab4abe8f0f880b26b2cb9fe3bf14040a9}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH10\+LEVEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5d49a9ecbd6f1d1032a16e9432f094fe}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH10\+LEVEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab4abe8f0f880b26b2cb9fe3bf14040a9}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH10\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac848d5f7a8920dc23af29c19736382e1}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH11\+LEVEL}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga8e527093c75a8c70e834d1c641775aa9}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH11\+LEVEL\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4db30802f4a505553181acc144410e74}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH11\+LEVEL\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gabbcb0437a5255ff8ae5c7665692e62ff}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH11\+LEVEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga1d41a409842ae9eaa88e85b886e80631}{PRS\+\_\+\+SWLEVEL\+\_\+\+CH11\+LEVEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gabbcb0437a5255ff8ae5c7665692e62ff}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH11\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga1e83c5ae47256593785743f4d42763de}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga64486ed6fae30b45aa7ec57d67d15169}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+MASK}}~0x0000070\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3f61120a30423a724d8af82b69257bc7}{PRS\+\_\+\+ROUTE\+\_\+\+CH0\+PEN}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4356b34aa52716c7992bbc92822f4afc}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH0\+PEN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga6f7f1b631eed79ccb57e6db97dabba4c}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH0\+PEN\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga36185549aa55f90ffc5d1be4b1f55070}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH0\+PEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad2e7100ea446add762a425e8da10bc74}{PRS\+\_\+\+ROUTE\+\_\+\+CH0\+PEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga36185549aa55f90ffc5d1be4b1f55070}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH0\+PEN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gae8b31697fea92ed0bc2edc702c9a05b6}{PRS\+\_\+\+ROUTE\+\_\+\+CH1\+PEN}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaf67225d837a715d6909dd5b6ef5b909f}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH1\+PEN\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga70d4c4e9f65249cacffba14d6e1c0873}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH1\+PEN\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga86aafbf1fc6c280ce588b58ac238ec79}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH1\+PEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaba80fcc6a92be38d997755f274905e91}{PRS\+\_\+\+ROUTE\+\_\+\+CH1\+PEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga86aafbf1fc6c280ce588b58ac238ec79}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH1\+PEN\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga63fb3666b52412b607b8bc97f5826e28}{PRS\+\_\+\+ROUTE\+\_\+\+CH2\+PEN}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga02f49463f08965bd1eebc1e37a554499}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH2\+PEN\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga72f460f61a3c0f7fe36560889be3e461}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH2\+PEN\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5bb6b37032a75dfa14344700cb242f52}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH2\+PEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad802b81aaeb5eed3596d479023f1c32f}{PRS\+\_\+\+ROUTE\+\_\+\+CH2\+PEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5bb6b37032a75dfa14344700cb242f52}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH2\+PEN\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac20136920d7cf658b0abed4cdb0f9b88}{PRS\+\_\+\+ROUTE\+\_\+\+CH3\+PEN}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga652d937d4b5526780fba5744cc715721}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH3\+PEN\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab5aa692b84d8747fd35e321521761459}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH3\+PEN\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad2d9dd5cf0a2df6169cf1636e18ac3e9}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH3\+PEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga78c8bd9b42ea804812fe15d8d1e50d40}{PRS\+\_\+\+ROUTE\+\_\+\+CH3\+PEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad2d9dd5cf0a2df6169cf1636e18ac3e9}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH3\+PEN\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaa684e37a8d707e96714f435c2a0b0f0d}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga636b0a9717b29e21fdca4506a035e716}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+MASK}}~0x700\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaeb71905fd8099e5a32fdd3d26e534645}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga2f67dfc89c4905dd45a7a84f64a6a66c}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga24eb54c3e0163a588cce78e873ade5d6}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga8112336819b53dad39f7fc9acbb25022}{PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaeb71905fd8099e5a32fdd3d26e534645}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga18ad5742e8a8d0c5d62d1d358cb0eb4d}{PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga2f67dfc89c4905dd45a7a84f64a6a66c}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga1e057b612c46538b6bc03a03f6fb7e32}{PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga24eb54c3e0163a588cce78e873ade5d6}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad0a563709dfb1b119309ee4476564f22}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga85de3354323cef7c3f39dd63cde6147e}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+MASK}}~0x133\+F0007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga817be6803fe7800cd03ca4c4170bf159}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga2d36c8c56174e5db5abcbc04c1141597}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+MASK}}~0x7\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafd6e16c30eaef4e96c8d7e71ec5159aa}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+VCMPOUT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga2c82c33152490e72c09ac999d0267560}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ACMP0\+OUT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4a1d8da2f8f31659665f6cd8cdcade08}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ACMP1\+OUT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga019a140a4dbd6c501b5fdf25c2c71f31}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gade59af93301160d6983e3d33c4a1b9bc}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SINGLE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafad6ca93e1c9f8ea734618c10b0abeb6}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+IRTX}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac6956bebcb2e0b1db6f5349f75c2ce94}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+UF}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gade959fb85e9b57478c3b40fd66257c32}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+UF}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaacb7e6d8aa611cd65d169a1ff2c51f14}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+UF}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac8fde0b5beb43a11feec6118284634e9}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+UF}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga26d150ef1084b8f18308cce099130479}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USBSOF}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaeb8f8caf167447c839438c779007b5d4}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+RTCOF}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad789e86b470c18c1a8a36562110bf303}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaaf281e92ef88b7833594c1cb6c53cb9b}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN8}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac12152fec491236dab291a6ef51f1899}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LETIMER0\+CH0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga79a089a075d4dc5ab71c63d34f2525ad}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+BURTCOF}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad960a2738c5d785a4ff081f6d19ad442}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaea456f2f541faca2af62c744fcc7ad6b}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES8}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gabdafb5c21eda810bfa98ce05620c465f}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEDEC0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga903fa3206aa02d7b95130920b00a2428}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaed456e3f5392833177c4e1311f05cae3}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SCAN}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga04c870260039c22df540d0ab6dfc0200}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+TXC}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7fbcb0f847bb09ff758fcfed19f7a31c}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXC}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga1ab3c2e8ec9a3e3d9921d2dae634c88f}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXC}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafbbd8baa929834533ff8911a936b5664}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+OF}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga79452f30afc24153299fbadc093238cc}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+OF}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4f347ba792b9ef7c9bf26e5c40c05103}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+OF}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab6014c27112c80441d6fde3dd4fb88b5}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+OF}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad55c3057a1bb96fffb32e6b806ca465c}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USBSOFSR}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3ca9c6b45f6c8513dd5c2e361f0e7e32}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+RTCCOMP0}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga09bafd2f28d10b72d921213a1ba29b5e}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+TXC}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga1f323eb25340efedef0f01b21bc4996f}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+TXC}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga62ba89281fe564ca60163575fa56250d}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga1205b2cd1f7614bf3fa8bea2e8275493}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN9}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0d55a74aa646e816e3771aeca0851712}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LETIMER0\+CH1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac16608445e3083af631bd5b94418dc68}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+BURTCCOMP0}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0659b332957e93544b55cc0454051dce}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac711f100c95c9be159cd253dcc8b5fd6}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES9}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga9be446dcfdec69bccb20276a66ee040f}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEDEC1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga017a7dd9995d1e88623bc1ee24a9103b}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+RXDATAV}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga8794a820dc227b6feaca4b542e599eca}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+RXDATAV}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga157d92b462420e73e58a34bcf08b36ad}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+RXDATAV}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga517322cdcac75fead5ebef0212dec852}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC0}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga6b866f2d2ff9d86f3fe30f236b2fc751}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC0}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4474b23e8a09d2824fa8e6ff443cca6f}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC0}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga345e7486ed96f2870805731f25d6f664}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC0}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad7dd59df4e6c1639a7ffe35730ededc5}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+RTCCOMP1}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga810941478bb297303654bf532a41e9ae}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+RXDATAV}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga98688b6c41f15c6a64feb7b0d5d070bf}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+RXDATAV}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac36735a7b6bd5a214aba6bdd8a11bcdf}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga6a5060e31c8356ad0c0bfb527252bd27}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN10}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7799035c2215cdd461ad495863ca966f}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga51c02ac714569112247376e37d310846}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES10}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafe735f28d1bb4879596c2448fce1125a}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEDEC2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab61a70a13feff6c60b0a310c746d32ee}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC1}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5c7a68a182d7a9ece383be54d8648f8a}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC1}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5f5e19fd16d344bb298efae39d4ba27f}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC1}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0b1c99cf13c8534ed5dbf8bbc3bf80c0}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC1}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga620f1569a580419059b5dad61647256e}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN3}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab5a087428ba5be2c49e2aa52ded4a903}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN11}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaa37eb83e85d1c98c5596bc1ff7935269}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES3}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaaf5bd9d931cf4e4b2b05d681b502ff86}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES11}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gadcacfa3e28e5a1519e96b97f8ce548d2}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC2}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4d840218244c71f9990a7b1cb933118c}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC2}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5b263b8539983e78b950448d59b47e80}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC2}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3a88f66d0fc1490fbe6f8e12a94cfecb}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC2}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad7254eaacfaf503763af51c1e2fca241}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN4}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3a90004974156984e962e104f6e8cc71}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN12}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gae35a71a8c3c207c2b6bf1f9a191bf317}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES4}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaeb8096d6c16bd4afdff50cc79ca777ed}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES12}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaafe90797830caf0f7732f673abf35e84}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN5}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab1ec6280c56b4427758246813cecaa8a}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN13}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4e57b800985e449e3d8908803ae795d9}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES5}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5abf972f9423d374364123f7a3616d49}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES13}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaefd05b068b8572e50ab8a75d257d7171}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN6}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3443f38c54796d23752e6b343f834e67}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN14}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga97eb5527c38d71423ed87e1b92c7a702}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES6}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafa3f300bbbf1e3023e3c48da92255b11}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES14}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga85abc8e7f195ea48967d5ad5192bef8d}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN7}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaa449617edffa499c5ef643278e66678e}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN15}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3490019298e9a04b0f285ddb7e1f11d9}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES7}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga76e8419a2174759abfe0303f6ed248bc}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES15}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafad22584b9290fd2fee23a77dcb7c1e1}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+VCMPOUT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafd6e16c30eaef4e96c8d7e71ec5159aa}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+VCMPOUT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga46050fa44c14c795482bbbafa8f651d7}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ACMP0\+OUT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga2c82c33152490e72c09ac999d0267560}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ACMP0\+OUT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab4670228867dae2a57090349e5953f6a}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ACMP1\+OUT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4a1d8da2f8f31659665f6cd8cdcade08}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ACMP1\+OUT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5c9966bf93e3eaaf2ab8de0fd3f407d8}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga019a140a4dbd6c501b5fdf25c2c71f31}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga76718c370048a716ff13d54d52663070}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SINGLE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gade59af93301160d6983e3d33c4a1b9bc}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SINGLE}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga706768d82157b4a00bb1c16028162a86}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+IRTX}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafad6ca93e1c9f8ea734618c10b0abeb6}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+IRTX}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac00a17f59ef3f6d91d2cd82eee43fa9e}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+UF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac6956bebcb2e0b1db6f5349f75c2ce94}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+UF}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga76697c35948199a2b5723766f30a7ff4}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+UF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gade959fb85e9b57478c3b40fd66257c32}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+UF}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga9d269d617f430b617cd75d0074000e11}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+UF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaacb7e6d8aa611cd65d169a1ff2c51f14}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+UF}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga05bc4065fcf1fa72747d5c8fb39e002c}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+UF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac8fde0b5beb43a11feec6118284634e9}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+UF}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad27d5323778a74f8ce2afd7136e7f151}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USBSOF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga26d150ef1084b8f18308cce099130479}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USBSOF}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga140f067bc546484319a76f78719d990a}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+RTCOF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaeb8f8caf167447c839438c779007b5d4}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+RTCOF}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab6f6a7d871d54759467f1e0c01a38673}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad789e86b470c18c1a8a36562110bf303}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4ae8335ac21ca1108f7815acdbb40763}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN8}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaaf281e92ef88b7833594c1cb6c53cb9b}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN8}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafbe9a18d73b9fe974ce7629d82bbbe12}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LETIMER0\+CH0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac12152fec491236dab291a6ef51f1899}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LETIMER0\+CH0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga43088a86ff9636f7c9792cb7480d6e1c}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+BURTCOF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga79a089a075d4dc5ab71c63d34f2525ad}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+BURTCOF}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab6a6ff1dabcf4940f1fc5ca564f55fc4}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad960a2738c5d785a4ff081f6d19ad442}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga1e4d29bf561c5e75c58dd29ef48a15b5}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES8}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaea456f2f541faca2af62c744fcc7ad6b}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES8}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad1464e4ebe5a35aeeff0e5a3438ca594}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEDEC0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gabdafb5c21eda810bfa98ce05620c465f}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEDEC0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga02f80ca8f45bf7f47414121eae0fe4c9}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga903fa3206aa02d7b95130920b00a2428}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaa01dc9a580cd2247f2531d74a5ae873a}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SCAN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaed456e3f5392833177c4e1311f05cae3}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SCAN}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaf580f500e6efca674447735401ff4aec}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+TXC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga04c870260039c22df540d0ab6dfc0200}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+TXC}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga45ac7f5fe630e31d0dedd618997e0ba5}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7fbcb0f847bb09ff758fcfed19f7a31c}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXC}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gacafe790788778cc25cdcb1e83af48ddf}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga1ab3c2e8ec9a3e3d9921d2dae634c88f}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXC}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gabe6b925ab91893d157b089831fbfc4f5}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+OF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafbbd8baa929834533ff8911a936b5664}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+OF}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac635883215a112e39e624392fc21fd78}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+OF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga79452f30afc24153299fbadc093238cc}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+OF}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7fa4ff5d16769425f5ad0d508dcc64e6}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+OF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4f347ba792b9ef7c9bf26e5c40c05103}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+OF}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac863a4ed65bba542d4a8fa68e0277710}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+OF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab6014c27112c80441d6fde3dd4fb88b5}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+OF}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaa4e81bd436c2c8e36d2fc335b1dbfea7}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USBSOFSR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad55c3057a1bb96fffb32e6b806ca465c}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USBSOFSR}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaee3cfedbe8f8290a6a155dde00d64271}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+RTCCOMP0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3ca9c6b45f6c8513dd5c2e361f0e7e32}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+RTCCOMP0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaf9eb72ca413f933616ee000711edffe3}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+TXC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga09bafd2f28d10b72d921213a1ba29b5e}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+TXC}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga494610ad3b07b353367268888fec52be}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+TXC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga1f323eb25340efedef0f01b21bc4996f}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+TXC}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gabe2a84e58f2ece064455df1da505a869}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga62ba89281fe564ca60163575fa56250d}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaca7c21155f7362490bfd8f5179d65756}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN9}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga1205b2cd1f7614bf3fa8bea2e8275493}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN9}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaec3c3fd79a616885c6f974bfb91abf35}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LETIMER0\+CH1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0d55a74aa646e816e3771aeca0851712}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LETIMER0\+CH1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4ed971e4b2c47a88d83844b54e503435}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+BURTCCOMP0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac16608445e3083af631bd5b94418dc68}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+BURTCCOMP0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga34e6a5d7b5abb27dc9ae7d424dea53d6}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0659b332957e93544b55cc0454051dce}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga329f3c24a94e83c1a8e3e959bc5c3618}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES9}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac711f100c95c9be159cd253dcc8b5fd6}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES9}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga1adeb3e0b8051d37b0e18f20dab4bc6d}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEDEC1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga9be446dcfdec69bccb20276a66ee040f}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEDEC1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3bee3d42cfb03b19b6fc29bab5697700}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+RXDATAV}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga017a7dd9995d1e88623bc1ee24a9103b}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+RXDATAV}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga9e52ef2ab07b5a42867fa7ee668fbaea}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+RXDATAV}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga8794a820dc227b6feaca4b542e599eca}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+RXDATAV}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga9758b17df503801b7de6611ba4b61f67}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+RXDATAV}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga157d92b462420e73e58a34bcf08b36ad}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+RXDATAV}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4b693798cc1c8a7021363f0effcd01ca}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga517322cdcac75fead5ebef0212dec852}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga46c95072a414f26fefc78bfe1d6066f5}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga6b866f2d2ff9d86f3fe30f236b2fc751}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5556d34ac0419bc5137cac1ee7582b58}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4474b23e8a09d2824fa8e6ff443cca6f}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga166c7b15ef5ab00de6bae1773abfa731}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga345e7486ed96f2870805731f25d6f664}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaa12c443c22224ec74189055ca25339c2}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+RTCCOMP1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad7dd59df4e6c1639a7ffe35730ededc5}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+RTCCOMP1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga81998b8acbc9ffac652d645bc66d5e48}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+RXDATAV}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga810941478bb297303654bf532a41e9ae}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+RXDATAV}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga39cdac08edea079f6ba747123df8bea5}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+RXDATAV}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga98688b6c41f15c6a64feb7b0d5d070bf}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+RXDATAV}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad00494ce69289141b10e3fc7fe3fe80c}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac36735a7b6bd5a214aba6bdd8a11bcdf}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3367ef8a287e62d6ec0d701a86b95e87}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN10}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga6a5060e31c8356ad0c0bfb527252bd27}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN10}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaadff0ad454b159b39b6db20d32bf600f}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7799035c2215cdd461ad495863ca966f}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga52e5716031e34b83ab6886d116f53c12}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES10}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga51c02ac714569112247376e37d310846}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES10}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaa358faf3fcd8a8f47762a7c7d1ce79f8}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEDEC2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafe735f28d1bb4879596c2448fce1125a}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEDEC2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7f42a9a994ad3ca7f824701c8667082f}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab61a70a13feff6c60b0a310c746d32ee}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaa87f446fa919df5e8f398c13ae31500c}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5c7a68a182d7a9ece383be54d8648f8a}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad36124b5af63366f5241322af2f4cc14}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5f5e19fd16d344bb298efae39d4ba27f}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac5ef09fac338cb330ed441be44b9119e}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0b1c99cf13c8534ed5dbf8bbc3bf80c0}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3a4203b58cca23222507f906d9739874}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga620f1569a580419059b5dad61647256e}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN3}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga10ebbc69abadd60e34bea810dfd1a0e4}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN11}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab5a087428ba5be2c49e2aa52ded4a903}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN11}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5ca1ac507559e9b720fbde443254eebc}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaa37eb83e85d1c98c5596bc1ff7935269}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES3}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga329850c999590ed93619106993df80bf}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES11}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaaf5bd9d931cf4e4b2b05d681b502ff86}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES11}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3d25dd53bfb9b16fc587b030638b735d}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gadcacfa3e28e5a1519e96b97f8ce548d2}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga741779e211e24525b289c10710bc30eb}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4d840218244c71f9990a7b1cb933118c}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga152c929de79ff18b8f2edae2091880f7}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5b263b8539983e78b950448d59b47e80}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga20086ce43c6413d168c9d7dc8c742887}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3a88f66d0fc1490fbe6f8e12a94cfecb}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga63c695f10b4f4fb227b8e856b20ac7e4}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad7254eaacfaf503763af51c1e2fca241}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN4}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga1c5b619600de181781c6a2f893b47e34}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN12}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3a90004974156984e962e104f6e8cc71}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN12}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5834e9d3396f1deb50bb751a623eb6d0}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gae35a71a8c3c207c2b6bf1f9a191bf317}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES4}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafe4e9ef8f05b507ee837bcc86a493f6d}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES12}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaeb8096d6c16bd4afdff50cc79ca777ed}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES12}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga6f91ed1413c6360b29ad6ea7a7096a54}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN5}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaafe90797830caf0f7732f673abf35e84}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN5}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac4bd15b44887f205d3e91c65c12eeab7}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN13}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab1ec6280c56b4427758246813cecaa8a}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN13}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3b31029b428a973856e508e6e8fb4319}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES5}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4e57b800985e449e3d8908803ae795d9}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES5}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga003bfb46365a6fd9c349b7e5c3f85d13}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES13}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5abf972f9423d374364123f7a3616d49}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES13}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga9f1505d7b6d54d1016f51e83ffbf7eb0}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN6}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaefd05b068b8572e50ab8a75d257d7171}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN6}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga1c12066d18f663c7c7f5dddf35e112e1}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN14}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3443f38c54796d23752e6b343f834e67}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN14}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac0086d5309dce28a1a7ee00712f0c4ba}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES6}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga97eb5527c38d71423ed87e1b92c7a702}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES6}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga6a595042bebc146e6a247edc9d065a7a}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES14}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafa3f300bbbf1e3023e3c48da92255b11}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES14}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga41ed065e6745f25521f60466dbb95d55}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN7}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga85abc8e7f195ea48967d5ad5192bef8d}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN7}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7ad47b6e1d0def5858d962b19975432a}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN15}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaa449617edffa499c5ef643278e66678e}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN15}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga2e5b6f07947cd785196331f7f9038833}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES7}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3490019298e9a04b0f285ddb7e1f11d9}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES7}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga38f2a5c59270834dbea0638f97fbbb7d}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES15}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga76e8419a2174759abfe0303f6ed248bc}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES15}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gadc44f7e0f59fa9d81e5589d77158c8e9}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3a7487965459eeccdd641d169bb1262a}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+MASK}}~0x3\+F0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga2204a00ff1c3deb7d5cffd1dc37827ca}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+NONE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaac04fc5afdbc694f6196ec77cb3a3cf0}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+VCMP}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gacfbdaffa34ca8ceebd5e38a262a68789}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ACMP0}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3e18372135f5392a0b1115650cae068c}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ACMP1}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga6d8433a51665477a5e1da7f2a9e59589}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+DAC0}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaac17b2021300eb950d03c6e6a3eeb7da}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ADC0}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gacf4c33327d4464408ac5902386873a7e}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART0}}~0x00000010\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaf51774c50e9c8813a7f33d7d903958ea}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART1}}~0x00000011\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5cf3d10a1684522a0fdfb8e476194f54}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART2}}~0x00000012\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga122e8c2af23b8d1fa904fb8297ebf545}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER0}}~0x0000001\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga8ca4873e3b294c8d19b18ff39e3ae02e}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER1}}~0x0000001\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gabb9d09e4d2eb989f2dfdf20d50af99ec}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER2}}~0x0000001\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaea8a947896458545182978eaddb4d5a5}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER3}}~0x0000001\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga8af1d8c7222f377cfd7fea9a5170c304}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USB}}~0x00000024\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaab56c4cb4d47dc8f42ee94b438c03e21}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+RTC}}~0x00000028\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga181f35bad39e0aec1861d7e4903018f3}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART0}}~0x00000029\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga50a9f2418fb5ee95c9c57b6f0dc1b24c}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART1}}~0x0000002\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac98fdcefa552c264b4f59252863aaee1}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+GPIOL}}~0x00000030\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3948e0005fc96dca6230a67eacea6523}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+GPIOH}}~0x00000031\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga6b206a02a3cf067b7a0799888cc113d0}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LETIMER0}}~0x00000034\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga855a4335735c0a39f5d3316f1ac4c9d5}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+BURTC}}~0x00000037\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3c829cc09c2b28c29c0ea40fa5e4a65a}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSEL}}~0x00000039\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gacdd42e5e224678dbcc92587a3a9e6961}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSEH}}~0x0000003\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga42237c021e6d8c226d48b94566e29f96}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSED}}~0x0000003\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaf4257b6773dc3ee4b6e6ee7ffbe442a6}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+NONE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga2204a00ff1c3deb7d5cffd1dc37827ca}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+NONE}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaa1d36d3bda3e26eebb0ca7e0f8ef4431}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+VCMP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaac04fc5afdbc694f6196ec77cb3a3cf0}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+VCMP}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga05455e41a92fc3aff80164a56d2bd718}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ACMP0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gacfbdaffa34ca8ceebd5e38a262a68789}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ACMP0}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7c84d084b897a2c360a6a4d2e89ec508}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ACMP1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3e18372135f5392a0b1115650cae068c}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ACMP1}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3c6ff7590e928750e1797d5f65b596db}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+DAC0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga6d8433a51665477a5e1da7f2a9e59589}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+DAC0}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gada44d0d2ddc16c700c921a6ee21e1848}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ADC0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaac17b2021300eb950d03c6e6a3eeb7da}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ADC0}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga28e4b5835165a55fe73e34f31b36b585}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gacf4c33327d4464408ac5902386873a7e}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART0}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga346f1839f8e8941f5cd5ec6dba8bfb76}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaf51774c50e9c8813a7f33d7d903958ea}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART1}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga99bdba414fafb40bc19d93e9ef0c415e}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5cf3d10a1684522a0fdfb8e476194f54}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART2}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga946819b2e4a99179651f73fe66970720}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga122e8c2af23b8d1fa904fb8297ebf545}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER0}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac18dfc8f91faff990d0ab4c595486683}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga8ca4873e3b294c8d19b18ff39e3ae02e}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER1}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0f314e0b519cd758640418e878daa58a}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gabb9d09e4d2eb989f2dfdf20d50af99ec}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER2}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga925b3c2d464702fb929b4f8bac8c4381}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaea8a947896458545182978eaddb4d5a5}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER3}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaeee0581b897826bc50e0f5b80f96b21d}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USB}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga8af1d8c7222f377cfd7fea9a5170c304}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USB}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaba99b54c693295c2a0363bda375c06d1}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+RTC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaab56c4cb4d47dc8f42ee94b438c03e21}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+RTC}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac2ec759665d5f1477d8e84a0c9c70ccb}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga181f35bad39e0aec1861d7e4903018f3}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART0}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga74b78a957a5c4bdcf99a08562b478baf}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga50a9f2418fb5ee95c9c57b6f0dc1b24c}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART1}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad9935e476e6fc2f0eae913cdda1506c9}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+GPIOL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac98fdcefa552c264b4f59252863aaee1}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+GPIOL}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0044f19dcfb01574337fd4e05147270e}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+GPIOH}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3948e0005fc96dca6230a67eacea6523}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+GPIOH}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafe7a5daff8b2db424b6b805bba97996f}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LETIMER0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga6b206a02a3cf067b7a0799888cc113d0}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LETIMER0}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga193ead996806463e0e15164ecef7ce1a}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+BURTC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga855a4335735c0a39f5d3316f1ac4c9d5}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+BURTC}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga64f8bb79e1afeedb01e60ea0441cdd1a}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSEL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3c829cc09c2b28c29c0ea40fa5e4a65a}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSEL}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga9d0a68f3530b9da8d09540315a3c2e33}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSEH}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gacdd42e5e224678dbcc92587a3a9e6961}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSEH}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga1d2dbc4fe9ba2a4edf6b99ff6b12c681}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga42237c021e6d8c226d48b94566e29f96}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSED}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga9d99ba164532805668cd6221917fe124}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3c1affdd7e4f63baed3d8ad36909c818}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+MASK}}~0x3000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0fa51602b5956dc3b3cb899ebc8e3db9}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5ee943aba476b82808bdf0ef2c5fe188}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+OFF}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga75cea2dacf6fdcba0e93046fd1487cbe}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+POSEDGE}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafe887098478fa2690a439693870ea844}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+NEGEDGE}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4f1380bfca76aba7f0b33399582cb977}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+BOTHEDGES}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga1f8c411b984a791a0378b87496555291}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0fa51602b5956dc3b3cb899ebc8e3db9}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+DEFAULT}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad2e8f3971f911576d36121fc2fa50fcb}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+OFF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5ee943aba476b82808bdf0ef2c5fe188}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+OFF}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga629937c225db1e00a996bbba5bc0dfa9}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+POSEDGE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga75cea2dacf6fdcba0e93046fd1487cbe}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+POSEDGE}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga03fd7be0967b8ad13fc5251643a0c2a6}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+NEGEDGE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafe887098478fa2690a439693870ea844}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+NEGEDGE}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga9ed74f2cef37af34d0d919470497afc7}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+BOTHEDGES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4f1380bfca76aba7f0b33399582cb977}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+BOTHEDGES}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga776bf2cd206588212b9e638163017e47}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+ASYNC}}~(0x1\+UL $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7c298433ecf665c32d77ae355eacb451}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+ASYNC\+\_\+\+SHIFT}}~28
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga30c73fb349043fcd019f17558f692c0b}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+ASYNC\+\_\+\+MASK}}~0x10000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gabc8419e019664888ca2822d992e51350}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+ASYNC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga11857e54b77535a319cc7916ed4816e8}{PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+ASYNC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gabc8419e019664888ca2822d992e51350}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+ASYNC\+\_\+\+DEFAULT}} $<$$<$ 28)
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}


\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gabc8419e019664888ca2822d992e51350}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_ASYNC\_DEFAULT@{\_PRS\_CH\_CTRL\_ASYNC\_DEFAULT}}
\index{\_PRS\_CH\_CTRL\_ASYNC\_DEFAULT@{\_PRS\_CH\_CTRL\_ASYNC\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_ASYNC\_DEFAULT}{\_PRS\_CH\_CTRL\_ASYNC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gabc8419e019664888ca2822d992e51350} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+ASYNC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga30c73fb349043fcd019f17558f692c0b}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_ASYNC\_MASK@{\_PRS\_CH\_CTRL\_ASYNC\_MASK}}
\index{\_PRS\_CH\_CTRL\_ASYNC\_MASK@{\_PRS\_CH\_CTRL\_ASYNC\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_ASYNC\_MASK}{\_PRS\_CH\_CTRL\_ASYNC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga30c73fb349043fcd019f17558f692c0b} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+ASYNC\+\_\+\+MASK~0x10000000\+UL}

Bit mask for PRS\+\_\+\+ASYNC \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga7c298433ecf665c32d77ae355eacb451}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_ASYNC\_SHIFT@{\_PRS\_CH\_CTRL\_ASYNC\_SHIFT}}
\index{\_PRS\_CH\_CTRL\_ASYNC\_SHIFT@{\_PRS\_CH\_CTRL\_ASYNC\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_ASYNC\_SHIFT}{\_PRS\_CH\_CTRL\_ASYNC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga7c298433ecf665c32d77ae355eacb451} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+ASYNC\+\_\+\+SHIFT~28}

Shift value for PRS\+\_\+\+ASYNC \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga4f1380bfca76aba7f0b33399582cb977}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_EDSEL\_BOTHEDGES@{\_PRS\_CH\_CTRL\_EDSEL\_BOTHEDGES}}
\index{\_PRS\_CH\_CTRL\_EDSEL\_BOTHEDGES@{\_PRS\_CH\_CTRL\_EDSEL\_BOTHEDGES}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_EDSEL\_BOTHEDGES}{\_PRS\_CH\_CTRL\_EDSEL\_BOTHEDGES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga4f1380bfca76aba7f0b33399582cb977} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+BOTHEDGES~0x00000003\+UL}

Mode BOTHEDGES for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga0fa51602b5956dc3b3cb899ebc8e3db9}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_EDSEL\_DEFAULT@{\_PRS\_CH\_CTRL\_EDSEL\_DEFAULT}}
\index{\_PRS\_CH\_CTRL\_EDSEL\_DEFAULT@{\_PRS\_CH\_CTRL\_EDSEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_EDSEL\_DEFAULT}{\_PRS\_CH\_CTRL\_EDSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga0fa51602b5956dc3b3cb899ebc8e3db9} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga3c1affdd7e4f63baed3d8ad36909c818}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_EDSEL\_MASK@{\_PRS\_CH\_CTRL\_EDSEL\_MASK}}
\index{\_PRS\_CH\_CTRL\_EDSEL\_MASK@{\_PRS\_CH\_CTRL\_EDSEL\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_EDSEL\_MASK}{\_PRS\_CH\_CTRL\_EDSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga3c1affdd7e4f63baed3d8ad36909c818} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+MASK~0x3000000\+UL}

Bit mask for PRS\+\_\+\+EDSEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gafe887098478fa2690a439693870ea844}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_EDSEL\_NEGEDGE@{\_PRS\_CH\_CTRL\_EDSEL\_NEGEDGE}}
\index{\_PRS\_CH\_CTRL\_EDSEL\_NEGEDGE@{\_PRS\_CH\_CTRL\_EDSEL\_NEGEDGE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_EDSEL\_NEGEDGE}{\_PRS\_CH\_CTRL\_EDSEL\_NEGEDGE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gafe887098478fa2690a439693870ea844} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+NEGEDGE~0x00000002\+UL}

Mode NEGEDGE for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga5ee943aba476b82808bdf0ef2c5fe188}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_EDSEL\_OFF@{\_PRS\_CH\_CTRL\_EDSEL\_OFF}}
\index{\_PRS\_CH\_CTRL\_EDSEL\_OFF@{\_PRS\_CH\_CTRL\_EDSEL\_OFF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_EDSEL\_OFF}{\_PRS\_CH\_CTRL\_EDSEL\_OFF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga5ee943aba476b82808bdf0ef2c5fe188} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+OFF~0x00000000\+UL}

Mode OFF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga75cea2dacf6fdcba0e93046fd1487cbe}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_EDSEL\_POSEDGE@{\_PRS\_CH\_CTRL\_EDSEL\_POSEDGE}}
\index{\_PRS\_CH\_CTRL\_EDSEL\_POSEDGE@{\_PRS\_CH\_CTRL\_EDSEL\_POSEDGE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_EDSEL\_POSEDGE}{\_PRS\_CH\_CTRL\_EDSEL\_POSEDGE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga75cea2dacf6fdcba0e93046fd1487cbe} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+POSEDGE~0x00000001\+UL}

Mode POSEDGE for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga9d99ba164532805668cd6221917fe124}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_EDSEL\_SHIFT@{\_PRS\_CH\_CTRL\_EDSEL\_SHIFT}}
\index{\_PRS\_CH\_CTRL\_EDSEL\_SHIFT@{\_PRS\_CH\_CTRL\_EDSEL\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_EDSEL\_SHIFT}{\_PRS\_CH\_CTRL\_EDSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga9d99ba164532805668cd6221917fe124} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+SHIFT~24}

Shift value for PRS\+\_\+\+EDSEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga85de3354323cef7c3f39dd63cde6147e}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_MASK@{\_PRS\_CH\_CTRL\_MASK}}
\index{\_PRS\_CH\_CTRL\_MASK@{\_PRS\_CH\_CTRL\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_MASK}{\_PRS\_CH\_CTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga85de3354323cef7c3f39dd63cde6147e} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+MASK~0x133\+F0007\+UL}

Mask for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gad0a563709dfb1b119309ee4476564f22}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_RESETVALUE@{\_PRS\_CH\_CTRL\_RESETVALUE}}
\index{\_PRS\_CH\_CTRL\_RESETVALUE@{\_PRS\_CH\_CTRL\_RESETVALUE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_RESETVALUE}{\_PRS\_CH\_CTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gad0a563709dfb1b119309ee4476564f22} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga2c82c33152490e72c09ac999d0267560}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_ACMP0OUT@{\_PRS\_CH\_CTRL\_SIGSEL\_ACMP0OUT}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_ACMP0OUT@{\_PRS\_CH\_CTRL\_SIGSEL\_ACMP0OUT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_ACMP0OUT}{\_PRS\_CH\_CTRL\_SIGSEL\_ACMP0OUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga2c82c33152490e72c09ac999d0267560} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ACMP0\+OUT~0x00000000\+UL}

Mode ACMP0\+OUT for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga4a1d8da2f8f31659665f6cd8cdcade08}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_ACMP1OUT@{\_PRS\_CH\_CTRL\_SIGSEL\_ACMP1OUT}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_ACMP1OUT@{\_PRS\_CH\_CTRL\_SIGSEL\_ACMP1OUT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_ACMP1OUT}{\_PRS\_CH\_CTRL\_SIGSEL\_ACMP1OUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga4a1d8da2f8f31659665f6cd8cdcade08} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ACMP1\+OUT~0x00000000\+UL}

Mode ACMP1\+OUT for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaed456e3f5392833177c4e1311f05cae3}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_ADC0SCAN@{\_PRS\_CH\_CTRL\_SIGSEL\_ADC0SCAN}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_ADC0SCAN@{\_PRS\_CH\_CTRL\_SIGSEL\_ADC0SCAN}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_ADC0SCAN}{\_PRS\_CH\_CTRL\_SIGSEL\_ADC0SCAN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaed456e3f5392833177c4e1311f05cae3} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SCAN~0x00000001\+UL}

Mode ADC0\+SCAN for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gade59af93301160d6983e3d33c4a1b9bc}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_ADC0SINGLE@{\_PRS\_CH\_CTRL\_SIGSEL\_ADC0SINGLE}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_ADC0SINGLE@{\_PRS\_CH\_CTRL\_SIGSEL\_ADC0SINGLE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_ADC0SINGLE}{\_PRS\_CH\_CTRL\_SIGSEL\_ADC0SINGLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gade59af93301160d6983e3d33c4a1b9bc} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SINGLE~0x00000000\+UL}

Mode ADC0\+SINGLE for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac16608445e3083af631bd5b94418dc68}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_BURTCCOMP0@{\_PRS\_CH\_CTRL\_SIGSEL\_BURTCCOMP0}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_BURTCCOMP0@{\_PRS\_CH\_CTRL\_SIGSEL\_BURTCCOMP0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_BURTCCOMP0}{\_PRS\_CH\_CTRL\_SIGSEL\_BURTCCOMP0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac16608445e3083af631bd5b94418dc68} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+BURTCCOMP0~0x00000001\+UL}

Mode BURTCCOMP0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga79a089a075d4dc5ab71c63d34f2525ad}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_BURTCOF@{\_PRS\_CH\_CTRL\_SIGSEL\_BURTCOF}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_BURTCOF@{\_PRS\_CH\_CTRL\_SIGSEL\_BURTCOF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_BURTCOF}{\_PRS\_CH\_CTRL\_SIGSEL\_BURTCOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga79a089a075d4dc5ab71c63d34f2525ad} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+BURTCOF~0x00000000\+UL}

Mode BURTCOF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga019a140a4dbd6c501b5fdf25c2c71f31}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_DAC0CH0@{\_PRS\_CH\_CTRL\_SIGSEL\_DAC0CH0}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_DAC0CH0@{\_PRS\_CH\_CTRL\_SIGSEL\_DAC0CH0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_DAC0CH0}{\_PRS\_CH\_CTRL\_SIGSEL\_DAC0CH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga019a140a4dbd6c501b5fdf25c2c71f31} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH0~0x00000000\+UL}

Mode DAC0\+CH0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga903fa3206aa02d7b95130920b00a2428}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_DAC0CH1@{\_PRS\_CH\_CTRL\_SIGSEL\_DAC0CH1}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_DAC0CH1@{\_PRS\_CH\_CTRL\_SIGSEL\_DAC0CH1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_DAC0CH1}{\_PRS\_CH\_CTRL\_SIGSEL\_DAC0CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga903fa3206aa02d7b95130920b00a2428} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH1~0x00000001\+UL}

Mode DAC0\+CH1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gad789e86b470c18c1a8a36562110bf303}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN0@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN0}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN0@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN0}{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gad789e86b470c18c1a8a36562110bf303} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN0~0x00000000\+UL}

Mode GPIOPIN0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga62ba89281fe564ca60163575fa56250d}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN1@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN1}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN1@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN1}{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga62ba89281fe564ca60163575fa56250d} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN1~0x00000001\+UL}

Mode GPIOPIN1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga6a5060e31c8356ad0c0bfb527252bd27}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN10@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN10}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN10@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN10}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN10}{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN10}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga6a5060e31c8356ad0c0bfb527252bd27} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN10~0x00000002\+UL}

Mode GPIOPIN10 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gab5a087428ba5be2c49e2aa52ded4a903}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN11@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN11}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN11@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN11}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN11}{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN11}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gab5a087428ba5be2c49e2aa52ded4a903} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN11~0x00000003\+UL}

Mode GPIOPIN11 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga3a90004974156984e962e104f6e8cc71}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN12@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN12}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN12@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN12}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN12}{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN12}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga3a90004974156984e962e104f6e8cc71} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN12~0x00000004\+UL}

Mode GPIOPIN12 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gab1ec6280c56b4427758246813cecaa8a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN13@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN13}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN13@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN13}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN13}{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN13}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gab1ec6280c56b4427758246813cecaa8a} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN13~0x00000005\+UL}

Mode GPIOPIN13 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga3443f38c54796d23752e6b343f834e67}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN14@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN14}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN14@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN14}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN14}{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN14}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga3443f38c54796d23752e6b343f834e67} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN14~0x00000006\+UL}

Mode GPIOPIN14 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaa449617edffa499c5ef643278e66678e}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN15@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN15}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN15@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN15}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN15}{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN15}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaa449617edffa499c5ef643278e66678e} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN15~0x00000007\+UL}

Mode GPIOPIN15 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac36735a7b6bd5a214aba6bdd8a11bcdf}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN2@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN2}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN2@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN2}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN2}{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac36735a7b6bd5a214aba6bdd8a11bcdf} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN2~0x00000002\+UL}

Mode GPIOPIN2 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga620f1569a580419059b5dad61647256e}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN3@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN3}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN3@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN3}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN3}{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga620f1569a580419059b5dad61647256e} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN3~0x00000003\+UL}

Mode GPIOPIN3 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gad7254eaacfaf503763af51c1e2fca241}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN4@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN4}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN4@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN4}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN4}{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gad7254eaacfaf503763af51c1e2fca241} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN4~0x00000004\+UL}

Mode GPIOPIN4 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaafe90797830caf0f7732f673abf35e84}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN5@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN5}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN5@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN5}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN5}{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaafe90797830caf0f7732f673abf35e84} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN5~0x00000005\+UL}

Mode GPIOPIN5 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaefd05b068b8572e50ab8a75d257d7171}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN6@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN6}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN6@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN6}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN6}{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaefd05b068b8572e50ab8a75d257d7171} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN6~0x00000006\+UL}

Mode GPIOPIN6 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga85abc8e7f195ea48967d5ad5192bef8d}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN7@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN7}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN7@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN7}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN7}{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga85abc8e7f195ea48967d5ad5192bef8d} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN7~0x00000007\+UL}

Mode GPIOPIN7 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaaf281e92ef88b7833594c1cb6c53cb9b}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN8@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN8}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN8@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN8}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN8}{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaaf281e92ef88b7833594c1cb6c53cb9b} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN8~0x00000000\+UL}

Mode GPIOPIN8 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga1205b2cd1f7614bf3fa8bea2e8275493}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN9@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN9}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN9@{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN9}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN9}{\_PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN9}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga1205b2cd1f7614bf3fa8bea2e8275493} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN9~0x00000001\+UL}

Mode GPIOPIN9 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gabdafb5c21eda810bfa98ce05620c465f}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC0@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC0}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC0@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC0}{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gabdafb5c21eda810bfa98ce05620c465f} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEDEC0~0x00000000\+UL}

Mode LESENSEDEC0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga9be446dcfdec69bccb20276a66ee040f}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC1@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC1}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC1@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC1}{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga9be446dcfdec69bccb20276a66ee040f} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEDEC1~0x00000001\+UL}

Mode LESENSEDEC1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gafe735f28d1bb4879596c2448fce1125a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC2@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC2}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC2@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC2}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC2}{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gafe735f28d1bb4879596c2448fce1125a} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEDEC2~0x00000002\+UL}

Mode LESENSEDEC2 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gad960a2738c5d785a4ff081f6d19ad442}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES0@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES0}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES0@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES0}{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gad960a2738c5d785a4ff081f6d19ad442} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES0~0x00000000\+UL}

Mode LESENSESCANRES0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga0659b332957e93544b55cc0454051dce}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES1@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES1}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES1@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES1}{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga0659b332957e93544b55cc0454051dce} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES1~0x00000001\+UL}

Mode LESENSESCANRES1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga51c02ac714569112247376e37d310846}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES10@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES10}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES10@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES10}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES10}{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES10}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga51c02ac714569112247376e37d310846} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES10~0x00000002\+UL}

Mode LESENSESCANRES10 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaaf5bd9d931cf4e4b2b05d681b502ff86}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES11@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES11}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES11@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES11}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES11}{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES11}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaaf5bd9d931cf4e4b2b05d681b502ff86} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES11~0x00000003\+UL}

Mode LESENSESCANRES11 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaeb8096d6c16bd4afdff50cc79ca777ed}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES12@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES12}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES12@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES12}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES12}{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES12}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaeb8096d6c16bd4afdff50cc79ca777ed} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES12~0x00000004\+UL}

Mode LESENSESCANRES12 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga5abf972f9423d374364123f7a3616d49}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES13@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES13}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES13@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES13}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES13}{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES13}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga5abf972f9423d374364123f7a3616d49} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES13~0x00000005\+UL}

Mode LESENSESCANRES13 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gafa3f300bbbf1e3023e3c48da92255b11}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES14@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES14}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES14@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES14}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES14}{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES14}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gafa3f300bbbf1e3023e3c48da92255b11} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES14~0x00000006\+UL}

Mode LESENSESCANRES14 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga76e8419a2174759abfe0303f6ed248bc}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES15@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES15}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES15@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES15}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES15}{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES15}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga76e8419a2174759abfe0303f6ed248bc} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES15~0x00000007\+UL}

Mode LESENSESCANRES15 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga7799035c2215cdd461ad495863ca966f}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES2@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES2}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES2@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES2}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES2}{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga7799035c2215cdd461ad495863ca966f} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES2~0x00000002\+UL}

Mode LESENSESCANRES2 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaa37eb83e85d1c98c5596bc1ff7935269}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES3@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES3}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES3@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES3}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES3}{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaa37eb83e85d1c98c5596bc1ff7935269} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES3~0x00000003\+UL}

Mode LESENSESCANRES3 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gae35a71a8c3c207c2b6bf1f9a191bf317}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES4@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES4}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES4@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES4}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES4}{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gae35a71a8c3c207c2b6bf1f9a191bf317} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES4~0x00000004\+UL}

Mode LESENSESCANRES4 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga4e57b800985e449e3d8908803ae795d9}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES5@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES5}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES5@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES5}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES5}{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga4e57b800985e449e3d8908803ae795d9} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES5~0x00000005\+UL}

Mode LESENSESCANRES5 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga97eb5527c38d71423ed87e1b92c7a702}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES6@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES6}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES6@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES6}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES6}{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga97eb5527c38d71423ed87e1b92c7a702} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES6~0x00000006\+UL}

Mode LESENSESCANRES6 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga3490019298e9a04b0f285ddb7e1f11d9}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES7@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES7}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES7@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES7}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES7}{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga3490019298e9a04b0f285ddb7e1f11d9} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES7~0x00000007\+UL}

Mode LESENSESCANRES7 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaea456f2f541faca2af62c744fcc7ad6b}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES8@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES8}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES8@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES8}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES8}{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaea456f2f541faca2af62c744fcc7ad6b} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES8~0x00000000\+UL}

Mode LESENSESCANRES8 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac711f100c95c9be159cd253dcc8b5fd6}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES9@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES9}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES9@{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES9}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES9}{\_PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES9}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac711f100c95c9be159cd253dcc8b5fd6} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES9~0x00000001\+UL}

Mode LESENSESCANRES9 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac12152fec491236dab291a6ef51f1899}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH0@{\_PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH0}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH0@{\_PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH0}{\_PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac12152fec491236dab291a6ef51f1899} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LETIMER0\+CH0~0x00000000\+UL}

Mode LETIMER0\+CH0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga0d55a74aa646e816e3771aeca0851712}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH1@{\_PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH1}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH1@{\_PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH1}{\_PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga0d55a74aa646e816e3771aeca0851712} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LETIMER0\+CH1~0x00000001\+UL}

Mode LETIMER0\+CH1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga2d36c8c56174e5db5abcbc04c1141597}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_MASK@{\_PRS\_CH\_CTRL\_SIGSEL\_MASK}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_MASK@{\_PRS\_CH\_CTRL\_SIGSEL\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_MASK}{\_PRS\_CH\_CTRL\_SIGSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga2d36c8c56174e5db5abcbc04c1141597} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+MASK~0x7\+UL}

Bit mask for PRS\+\_\+\+SIGSEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga3ca9c6b45f6c8513dd5c2e361f0e7e32}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP0@{\_PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP0}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP0@{\_PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP0}{\_PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga3ca9c6b45f6c8513dd5c2e361f0e7e32} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+RTCCOMP0~0x00000001\+UL}

Mode RTCCOMP0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gad7dd59df4e6c1639a7ffe35730ededc5}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP1@{\_PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP1}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP1@{\_PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP1}{\_PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gad7dd59df4e6c1639a7ffe35730ededc5} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+RTCCOMP1~0x00000002\+UL}

Mode RTCCOMP1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaeb8f8caf167447c839438c779007b5d4}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_RTCOF@{\_PRS\_CH\_CTRL\_SIGSEL\_RTCOF}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_RTCOF@{\_PRS\_CH\_CTRL\_SIGSEL\_RTCOF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_RTCOF}{\_PRS\_CH\_CTRL\_SIGSEL\_RTCOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaeb8f8caf167447c839438c779007b5d4} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+RTCOF~0x00000000\+UL}

Mode RTCOF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga817be6803fe7800cd03ca4c4170bf159}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_SHIFT@{\_PRS\_CH\_CTRL\_SIGSEL\_SHIFT}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_SHIFT@{\_PRS\_CH\_CTRL\_SIGSEL\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_SHIFT}{\_PRS\_CH\_CTRL\_SIGSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga817be6803fe7800cd03ca4c4170bf159} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+SHIFT~0}

Shift value for PRS\+\_\+\+SIGSEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga517322cdcac75fead5ebef0212dec852}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC0@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC0}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC0@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC0}{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga517322cdcac75fead5ebef0212dec852} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC0~0x00000002\+UL}

Mode TIMER0\+CC0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gab61a70a13feff6c60b0a310c746d32ee}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC1@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC1}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC1@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC1}{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gab61a70a13feff6c60b0a310c746d32ee} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC1~0x00000003\+UL}

Mode TIMER0\+CC1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gadcacfa3e28e5a1519e96b97f8ce548d2}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC2@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC2}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC2@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC2}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC2}{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gadcacfa3e28e5a1519e96b97f8ce548d2} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC2~0x00000004\+UL}

Mode TIMER0\+CC2 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gafbbd8baa929834533ff8911a936b5664}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0OF@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0OF}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0OF@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0OF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0OF}{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0OF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gafbbd8baa929834533ff8911a936b5664} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+OF~0x00000001\+UL}

Mode TIMER0\+OF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac6956bebcb2e0b1db6f5349f75c2ce94}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0UF@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0UF}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0UF@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0UF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0UF}{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER0UF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac6956bebcb2e0b1db6f5349f75c2ce94} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+UF~0x00000000\+UL}

Mode TIMER0\+UF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga6b866f2d2ff9d86f3fe30f236b2fc751}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC0@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC0}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC0@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC0}{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga6b866f2d2ff9d86f3fe30f236b2fc751} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC0~0x00000002\+UL}

Mode TIMER1\+CC0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga5c7a68a182d7a9ece383be54d8648f8a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC1@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC1}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC1@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC1}{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga5c7a68a182d7a9ece383be54d8648f8a} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC1~0x00000003\+UL}

Mode TIMER1\+CC1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga4d840218244c71f9990a7b1cb933118c}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC2@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC2}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC2@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC2}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC2}{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga4d840218244c71f9990a7b1cb933118c} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC2~0x00000004\+UL}

Mode TIMER1\+CC2 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga79452f30afc24153299fbadc093238cc}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1OF@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1OF}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1OF@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1OF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1OF}{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1OF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga79452f30afc24153299fbadc093238cc} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+OF~0x00000001\+UL}

Mode TIMER1\+OF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gade959fb85e9b57478c3b40fd66257c32}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1UF@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1UF}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1UF@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1UF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1UF}{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER1UF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gade959fb85e9b57478c3b40fd66257c32} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+UF~0x00000000\+UL}

Mode TIMER1\+UF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga4474b23e8a09d2824fa8e6ff443cca6f}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC0@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC0}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC0@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC0}{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga4474b23e8a09d2824fa8e6ff443cca6f} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC0~0x00000002\+UL}

Mode TIMER2\+CC0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga5f5e19fd16d344bb298efae39d4ba27f}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC1@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC1}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC1@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC1}{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga5f5e19fd16d344bb298efae39d4ba27f} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC1~0x00000003\+UL}

Mode TIMER2\+CC1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga5b263b8539983e78b950448d59b47e80}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC2@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC2}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC2@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC2}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC2}{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga5b263b8539983e78b950448d59b47e80} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC2~0x00000004\+UL}

Mode TIMER2\+CC2 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga4f347ba792b9ef7c9bf26e5c40c05103}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2OF@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2OF}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2OF@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2OF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2OF}{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2OF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga4f347ba792b9ef7c9bf26e5c40c05103} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+OF~0x00000001\+UL}

Mode TIMER2\+OF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaacb7e6d8aa611cd65d169a1ff2c51f14}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2UF@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2UF}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2UF@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2UF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2UF}{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER2UF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaacb7e6d8aa611cd65d169a1ff2c51f14} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+UF~0x00000000\+UL}

Mode TIMER2\+UF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga345e7486ed96f2870805731f25d6f664}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC0@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC0}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC0@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC0}{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga345e7486ed96f2870805731f25d6f664} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC0~0x00000002\+UL}

Mode TIMER3\+CC0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga0b1c99cf13c8534ed5dbf8bbc3bf80c0}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC1@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC1}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC1@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC1}{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga0b1c99cf13c8534ed5dbf8bbc3bf80c0} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC1~0x00000003\+UL}

Mode TIMER3\+CC1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga3a88f66d0fc1490fbe6f8e12a94cfecb}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC2@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC2}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC2@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC2}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC2}{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga3a88f66d0fc1490fbe6f8e12a94cfecb} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC2~0x00000004\+UL}

Mode TIMER3\+CC2 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gab6014c27112c80441d6fde3dd4fb88b5}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3OF@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3OF}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3OF@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3OF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3OF}{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3OF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gab6014c27112c80441d6fde3dd4fb88b5} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+OF~0x00000001\+UL}

Mode TIMER3\+OF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac8fde0b5beb43a11feec6118284634e9}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3UF@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3UF}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3UF@{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3UF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3UF}{\_PRS\_CH\_CTRL\_SIGSEL\_TIMER3UF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac8fde0b5beb43a11feec6118284634e9} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+UF~0x00000000\+UL}

Mode TIMER3\+UF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga810941478bb297303654bf532a41e9ae}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_UART0RXDATAV@{\_PRS\_CH\_CTRL\_SIGSEL\_UART0RXDATAV}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_UART0RXDATAV@{\_PRS\_CH\_CTRL\_SIGSEL\_UART0RXDATAV}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_UART0RXDATAV}{\_PRS\_CH\_CTRL\_SIGSEL\_UART0RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga810941478bb297303654bf532a41e9ae} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+RXDATAV~0x00000002\+UL}

Mode UART0\+RXDATAV for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga09bafd2f28d10b72d921213a1ba29b5e}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_UART0TXC@{\_PRS\_CH\_CTRL\_SIGSEL\_UART0TXC}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_UART0TXC@{\_PRS\_CH\_CTRL\_SIGSEL\_UART0TXC}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_UART0TXC}{\_PRS\_CH\_CTRL\_SIGSEL\_UART0TXC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga09bafd2f28d10b72d921213a1ba29b5e} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+TXC~0x00000001\+UL}

Mode UART0\+TXC for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga98688b6c41f15c6a64feb7b0d5d070bf}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_UART1RXDATAV@{\_PRS\_CH\_CTRL\_SIGSEL\_UART1RXDATAV}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_UART1RXDATAV@{\_PRS\_CH\_CTRL\_SIGSEL\_UART1RXDATAV}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_UART1RXDATAV}{\_PRS\_CH\_CTRL\_SIGSEL\_UART1RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga98688b6c41f15c6a64feb7b0d5d070bf} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+RXDATAV~0x00000002\+UL}

Mode UART1\+RXDATAV for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga1f323eb25340efedef0f01b21bc4996f}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_UART1TXC@{\_PRS\_CH\_CTRL\_SIGSEL\_UART1TXC}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_UART1TXC@{\_PRS\_CH\_CTRL\_SIGSEL\_UART1TXC}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_UART1TXC}{\_PRS\_CH\_CTRL\_SIGSEL\_UART1TXC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga1f323eb25340efedef0f01b21bc4996f} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+TXC~0x00000001\+UL}

Mode UART1\+TXC for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gafad6ca93e1c9f8ea734618c10b0abeb6}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_USART0IRTX@{\_PRS\_CH\_CTRL\_SIGSEL\_USART0IRTX}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_USART0IRTX@{\_PRS\_CH\_CTRL\_SIGSEL\_USART0IRTX}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_USART0IRTX}{\_PRS\_CH\_CTRL\_SIGSEL\_USART0IRTX}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gafad6ca93e1c9f8ea734618c10b0abeb6} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+IRTX~0x00000000\+UL}

Mode USART0\+IRTX for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga017a7dd9995d1e88623bc1ee24a9103b}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_USART0RXDATAV@{\_PRS\_CH\_CTRL\_SIGSEL\_USART0RXDATAV}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_USART0RXDATAV@{\_PRS\_CH\_CTRL\_SIGSEL\_USART0RXDATAV}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_USART0RXDATAV}{\_PRS\_CH\_CTRL\_SIGSEL\_USART0RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga017a7dd9995d1e88623bc1ee24a9103b} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+RXDATAV~0x00000002\+UL}

Mode USART0\+RXDATAV for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga04c870260039c22df540d0ab6dfc0200}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_USART0TXC@{\_PRS\_CH\_CTRL\_SIGSEL\_USART0TXC}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_USART0TXC@{\_PRS\_CH\_CTRL\_SIGSEL\_USART0TXC}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_USART0TXC}{\_PRS\_CH\_CTRL\_SIGSEL\_USART0TXC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga04c870260039c22df540d0ab6dfc0200} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+TXC~0x00000001\+UL}

Mode USART0\+TXC for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga8794a820dc227b6feaca4b542e599eca}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_USART1RXDATAV@{\_PRS\_CH\_CTRL\_SIGSEL\_USART1RXDATAV}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_USART1RXDATAV@{\_PRS\_CH\_CTRL\_SIGSEL\_USART1RXDATAV}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_USART1RXDATAV}{\_PRS\_CH\_CTRL\_SIGSEL\_USART1RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga8794a820dc227b6feaca4b542e599eca} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+RXDATAV~0x00000002\+UL}

Mode USART1\+RXDATAV for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga7fbcb0f847bb09ff758fcfed19f7a31c}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_USART1TXC@{\_PRS\_CH\_CTRL\_SIGSEL\_USART1TXC}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_USART1TXC@{\_PRS\_CH\_CTRL\_SIGSEL\_USART1TXC}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_USART1TXC}{\_PRS\_CH\_CTRL\_SIGSEL\_USART1TXC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga7fbcb0f847bb09ff758fcfed19f7a31c} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXC~0x00000001\+UL}

Mode USART1\+TXC for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga157d92b462420e73e58a34bcf08b36ad}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_USART2RXDATAV@{\_PRS\_CH\_CTRL\_SIGSEL\_USART2RXDATAV}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_USART2RXDATAV@{\_PRS\_CH\_CTRL\_SIGSEL\_USART2RXDATAV}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_USART2RXDATAV}{\_PRS\_CH\_CTRL\_SIGSEL\_USART2RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga157d92b462420e73e58a34bcf08b36ad} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+RXDATAV~0x00000002\+UL}

Mode USART2\+RXDATAV for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga1ab3c2e8ec9a3e3d9921d2dae634c88f}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_USART2TXC@{\_PRS\_CH\_CTRL\_SIGSEL\_USART2TXC}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_USART2TXC@{\_PRS\_CH\_CTRL\_SIGSEL\_USART2TXC}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_USART2TXC}{\_PRS\_CH\_CTRL\_SIGSEL\_USART2TXC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga1ab3c2e8ec9a3e3d9921d2dae634c88f} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXC~0x00000001\+UL}

Mode USART2\+TXC for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga26d150ef1084b8f18308cce099130479}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_USBSOF@{\_PRS\_CH\_CTRL\_SIGSEL\_USBSOF}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_USBSOF@{\_PRS\_CH\_CTRL\_SIGSEL\_USBSOF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_USBSOF}{\_PRS\_CH\_CTRL\_SIGSEL\_USBSOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga26d150ef1084b8f18308cce099130479} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USBSOF~0x00000000\+UL}

Mode USBSOF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gad55c3057a1bb96fffb32e6b806ca465c}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_USBSOFSR@{\_PRS\_CH\_CTRL\_SIGSEL\_USBSOFSR}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_USBSOFSR@{\_PRS\_CH\_CTRL\_SIGSEL\_USBSOFSR}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_USBSOFSR}{\_PRS\_CH\_CTRL\_SIGSEL\_USBSOFSR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gad55c3057a1bb96fffb32e6b806ca465c} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USBSOFSR~0x00000001\+UL}

Mode USBSOFSR for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gafd6e16c30eaef4e96c8d7e71ec5159aa}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SIGSEL\_VCMPOUT@{\_PRS\_CH\_CTRL\_SIGSEL\_VCMPOUT}}
\index{\_PRS\_CH\_CTRL\_SIGSEL\_VCMPOUT@{\_PRS\_CH\_CTRL\_SIGSEL\_VCMPOUT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SIGSEL\_VCMPOUT}{\_PRS\_CH\_CTRL\_SIGSEL\_VCMPOUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gafd6e16c30eaef4e96c8d7e71ec5159aa} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+VCMPOUT~0x00000000\+UL}

Mode VCMPOUT for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gacfbdaffa34ca8ceebd5e38a262a68789}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_ACMP0@{\_PRS\_CH\_CTRL\_SOURCESEL\_ACMP0}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_ACMP0@{\_PRS\_CH\_CTRL\_SOURCESEL\_ACMP0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_ACMP0}{\_PRS\_CH\_CTRL\_SOURCESEL\_ACMP0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gacfbdaffa34ca8ceebd5e38a262a68789} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ACMP0~0x00000002\+UL}

Mode ACMP0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga3e18372135f5392a0b1115650cae068c}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_ACMP1@{\_PRS\_CH\_CTRL\_SOURCESEL\_ACMP1}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_ACMP1@{\_PRS\_CH\_CTRL\_SOURCESEL\_ACMP1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_ACMP1}{\_PRS\_CH\_CTRL\_SOURCESEL\_ACMP1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga3e18372135f5392a0b1115650cae068c} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ACMP1~0x00000003\+UL}

Mode ACMP1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaac17b2021300eb950d03c6e6a3eeb7da}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_ADC0@{\_PRS\_CH\_CTRL\_SOURCESEL\_ADC0}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_ADC0@{\_PRS\_CH\_CTRL\_SOURCESEL\_ADC0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_ADC0}{\_PRS\_CH\_CTRL\_SOURCESEL\_ADC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaac17b2021300eb950d03c6e6a3eeb7da} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ADC0~0x00000008\+UL}

Mode ADC0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga855a4335735c0a39f5d3316f1ac4c9d5}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_BURTC@{\_PRS\_CH\_CTRL\_SOURCESEL\_BURTC}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_BURTC@{\_PRS\_CH\_CTRL\_SOURCESEL\_BURTC}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_BURTC}{\_PRS\_CH\_CTRL\_SOURCESEL\_BURTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga855a4335735c0a39f5d3316f1ac4c9d5} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+BURTC~0x00000037\+UL}

Mode BURTC for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga6d8433a51665477a5e1da7f2a9e59589}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_DAC0@{\_PRS\_CH\_CTRL\_SOURCESEL\_DAC0}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_DAC0@{\_PRS\_CH\_CTRL\_SOURCESEL\_DAC0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_DAC0}{\_PRS\_CH\_CTRL\_SOURCESEL\_DAC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga6d8433a51665477a5e1da7f2a9e59589} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+DAC0~0x00000006\+UL}

Mode DAC0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga3948e0005fc96dca6230a67eacea6523}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_GPIOH@{\_PRS\_CH\_CTRL\_SOURCESEL\_GPIOH}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_GPIOH@{\_PRS\_CH\_CTRL\_SOURCESEL\_GPIOH}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_GPIOH}{\_PRS\_CH\_CTRL\_SOURCESEL\_GPIOH}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga3948e0005fc96dca6230a67eacea6523} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+GPIOH~0x00000031\+UL}

Mode GPIOH for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac98fdcefa552c264b4f59252863aaee1}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_GPIOL@{\_PRS\_CH\_CTRL\_SOURCESEL\_GPIOL}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_GPIOL@{\_PRS\_CH\_CTRL\_SOURCESEL\_GPIOL}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_GPIOL}{\_PRS\_CH\_CTRL\_SOURCESEL\_GPIOL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac98fdcefa552c264b4f59252863aaee1} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+GPIOL~0x00000030\+UL}

Mode GPIOL for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga42237c021e6d8c226d48b94566e29f96}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_LESENSED@{\_PRS\_CH\_CTRL\_SOURCESEL\_LESENSED}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_LESENSED@{\_PRS\_CH\_CTRL\_SOURCESEL\_LESENSED}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_LESENSED}{\_PRS\_CH\_CTRL\_SOURCESEL\_LESENSED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga42237c021e6d8c226d48b94566e29f96} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSED~0x0000003\+BUL}

Mode LESENSED for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gacdd42e5e224678dbcc92587a3a9e6961}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_LESENSEH@{\_PRS\_CH\_CTRL\_SOURCESEL\_LESENSEH}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_LESENSEH@{\_PRS\_CH\_CTRL\_SOURCESEL\_LESENSEH}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_LESENSEH}{\_PRS\_CH\_CTRL\_SOURCESEL\_LESENSEH}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gacdd42e5e224678dbcc92587a3a9e6961} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSEH~0x0000003\+AUL}

Mode LESENSEH for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga3c829cc09c2b28c29c0ea40fa5e4a65a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_LESENSEL@{\_PRS\_CH\_CTRL\_SOURCESEL\_LESENSEL}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_LESENSEL@{\_PRS\_CH\_CTRL\_SOURCESEL\_LESENSEL}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_LESENSEL}{\_PRS\_CH\_CTRL\_SOURCESEL\_LESENSEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga3c829cc09c2b28c29c0ea40fa5e4a65a} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSEL~0x00000039\+UL}

Mode LESENSEL for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga6b206a02a3cf067b7a0799888cc113d0}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_LETIMER0@{\_PRS\_CH\_CTRL\_SOURCESEL\_LETIMER0}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_LETIMER0@{\_PRS\_CH\_CTRL\_SOURCESEL\_LETIMER0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_LETIMER0}{\_PRS\_CH\_CTRL\_SOURCESEL\_LETIMER0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga6b206a02a3cf067b7a0799888cc113d0} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LETIMER0~0x00000034\+UL}

Mode LETIMER0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga3a7487965459eeccdd641d169bb1262a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_MASK@{\_PRS\_CH\_CTRL\_SOURCESEL\_MASK}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_MASK@{\_PRS\_CH\_CTRL\_SOURCESEL\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_MASK}{\_PRS\_CH\_CTRL\_SOURCESEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga3a7487965459eeccdd641d169bb1262a} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+MASK~0x3\+F0000\+UL}

Bit mask for PRS\+\_\+\+SOURCESEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga2204a00ff1c3deb7d5cffd1dc37827ca}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_NONE@{\_PRS\_CH\_CTRL\_SOURCESEL\_NONE}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_NONE@{\_PRS\_CH\_CTRL\_SOURCESEL\_NONE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_NONE}{\_PRS\_CH\_CTRL\_SOURCESEL\_NONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga2204a00ff1c3deb7d5cffd1dc37827ca} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+NONE~0x00000000\+UL}

Mode NONE for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaab56c4cb4d47dc8f42ee94b438c03e21}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_RTC@{\_PRS\_CH\_CTRL\_SOURCESEL\_RTC}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_RTC@{\_PRS\_CH\_CTRL\_SOURCESEL\_RTC}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_RTC}{\_PRS\_CH\_CTRL\_SOURCESEL\_RTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaab56c4cb4d47dc8f42ee94b438c03e21} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+RTC~0x00000028\+UL}

Mode RTC for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gadc44f7e0f59fa9d81e5589d77158c8e9}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_SHIFT@{\_PRS\_CH\_CTRL\_SOURCESEL\_SHIFT}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_SHIFT@{\_PRS\_CH\_CTRL\_SOURCESEL\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_SHIFT}{\_PRS\_CH\_CTRL\_SOURCESEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gadc44f7e0f59fa9d81e5589d77158c8e9} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+SHIFT~16}

Shift value for PRS\+\_\+\+SOURCESEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga122e8c2af23b8d1fa904fb8297ebf545}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER0@{\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER0}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER0@{\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER0}{\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga122e8c2af23b8d1fa904fb8297ebf545} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER0~0x0000001\+CUL}

Mode TIMER0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga8ca4873e3b294c8d19b18ff39e3ae02e}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER1@{\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER1}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER1@{\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER1}{\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga8ca4873e3b294c8d19b18ff39e3ae02e} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER1~0x0000001\+DUL}

Mode TIMER1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gabb9d09e4d2eb989f2dfdf20d50af99ec}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER2@{\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER2}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER2@{\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER2}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER2}{\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gabb9d09e4d2eb989f2dfdf20d50af99ec} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER2~0x0000001\+EUL}

Mode TIMER2 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaea8a947896458545182978eaddb4d5a5}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER3@{\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER3}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER3@{\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER3}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER3}{\_PRS\_CH\_CTRL\_SOURCESEL\_TIMER3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaea8a947896458545182978eaddb4d5a5} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER3~0x0000001\+FUL}

Mode TIMER3 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga181f35bad39e0aec1861d7e4903018f3}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_UART0@{\_PRS\_CH\_CTRL\_SOURCESEL\_UART0}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_UART0@{\_PRS\_CH\_CTRL\_SOURCESEL\_UART0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_UART0}{\_PRS\_CH\_CTRL\_SOURCESEL\_UART0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga181f35bad39e0aec1861d7e4903018f3} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART0~0x00000029\+UL}

Mode UART0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga50a9f2418fb5ee95c9c57b6f0dc1b24c}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_UART1@{\_PRS\_CH\_CTRL\_SOURCESEL\_UART1}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_UART1@{\_PRS\_CH\_CTRL\_SOURCESEL\_UART1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_UART1}{\_PRS\_CH\_CTRL\_SOURCESEL\_UART1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga50a9f2418fb5ee95c9c57b6f0dc1b24c} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART1~0x0000002\+AUL}

Mode UART1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gacf4c33327d4464408ac5902386873a7e}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_USART0@{\_PRS\_CH\_CTRL\_SOURCESEL\_USART0}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_USART0@{\_PRS\_CH\_CTRL\_SOURCESEL\_USART0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_USART0}{\_PRS\_CH\_CTRL\_SOURCESEL\_USART0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gacf4c33327d4464408ac5902386873a7e} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART0~0x00000010\+UL}

Mode USART0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaf51774c50e9c8813a7f33d7d903958ea}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_USART1@{\_PRS\_CH\_CTRL\_SOURCESEL\_USART1}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_USART1@{\_PRS\_CH\_CTRL\_SOURCESEL\_USART1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_USART1}{\_PRS\_CH\_CTRL\_SOURCESEL\_USART1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaf51774c50e9c8813a7f33d7d903958ea} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART1~0x00000011\+UL}

Mode USART1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga5cf3d10a1684522a0fdfb8e476194f54}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_USART2@{\_PRS\_CH\_CTRL\_SOURCESEL\_USART2}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_USART2@{\_PRS\_CH\_CTRL\_SOURCESEL\_USART2}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_USART2}{\_PRS\_CH\_CTRL\_SOURCESEL\_USART2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga5cf3d10a1684522a0fdfb8e476194f54} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART2~0x00000012\+UL}

Mode USART2 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga8af1d8c7222f377cfd7fea9a5170c304}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_USB@{\_PRS\_CH\_CTRL\_SOURCESEL\_USB}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_USB@{\_PRS\_CH\_CTRL\_SOURCESEL\_USB}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_USB}{\_PRS\_CH\_CTRL\_SOURCESEL\_USB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga8af1d8c7222f377cfd7fea9a5170c304} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USB~0x00000024\+UL}

Mode USB for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaac04fc5afdbc694f6196ec77cb3a3cf0}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_CH\_CTRL\_SOURCESEL\_VCMP@{\_PRS\_CH\_CTRL\_SOURCESEL\_VCMP}}
\index{\_PRS\_CH\_CTRL\_SOURCESEL\_VCMP@{\_PRS\_CH\_CTRL\_SOURCESEL\_VCMP}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_CH\_CTRL\_SOURCESEL\_VCMP}{\_PRS\_CH\_CTRL\_SOURCESEL\_VCMP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaac04fc5afdbc694f6196ec77cb3a3cf0} 
\#define \+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+VCMP~0x00000001\+UL}

Mode VCMP for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga36185549aa55f90ffc5d1be4b1f55070}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_ROUTE\_CH0PEN\_DEFAULT@{\_PRS\_ROUTE\_CH0PEN\_DEFAULT}}
\index{\_PRS\_ROUTE\_CH0PEN\_DEFAULT@{\_PRS\_ROUTE\_CH0PEN\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_ROUTE\_CH0PEN\_DEFAULT}{\_PRS\_ROUTE\_CH0PEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga36185549aa55f90ffc5d1be4b1f55070} 
\#define \+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH0\+PEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga6f7f1b631eed79ccb57e6db97dabba4c}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_ROUTE\_CH0PEN\_MASK@{\_PRS\_ROUTE\_CH0PEN\_MASK}}
\index{\_PRS\_ROUTE\_CH0PEN\_MASK@{\_PRS\_ROUTE\_CH0PEN\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_ROUTE\_CH0PEN\_MASK}{\_PRS\_ROUTE\_CH0PEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga6f7f1b631eed79ccb57e6db97dabba4c} 
\#define \+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH0\+PEN\+\_\+\+MASK~0x1\+UL}

Bit mask for PRS\+\_\+\+CH0\+PEN \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga4356b34aa52716c7992bbc92822f4afc}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_ROUTE\_CH0PEN\_SHIFT@{\_PRS\_ROUTE\_CH0PEN\_SHIFT}}
\index{\_PRS\_ROUTE\_CH0PEN\_SHIFT@{\_PRS\_ROUTE\_CH0PEN\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_ROUTE\_CH0PEN\_SHIFT}{\_PRS\_ROUTE\_CH0PEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga4356b34aa52716c7992bbc92822f4afc} 
\#define \+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH0\+PEN\+\_\+\+SHIFT~0}

Shift value for PRS\+\_\+\+CH0\+PEN \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga86aafbf1fc6c280ce588b58ac238ec79}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_ROUTE\_CH1PEN\_DEFAULT@{\_PRS\_ROUTE\_CH1PEN\_DEFAULT}}
\index{\_PRS\_ROUTE\_CH1PEN\_DEFAULT@{\_PRS\_ROUTE\_CH1PEN\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_ROUTE\_CH1PEN\_DEFAULT}{\_PRS\_ROUTE\_CH1PEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga86aafbf1fc6c280ce588b58ac238ec79} 
\#define \+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH1\+PEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga70d4c4e9f65249cacffba14d6e1c0873}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_ROUTE\_CH1PEN\_MASK@{\_PRS\_ROUTE\_CH1PEN\_MASK}}
\index{\_PRS\_ROUTE\_CH1PEN\_MASK@{\_PRS\_ROUTE\_CH1PEN\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_ROUTE\_CH1PEN\_MASK}{\_PRS\_ROUTE\_CH1PEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga70d4c4e9f65249cacffba14d6e1c0873} 
\#define \+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH1\+PEN\+\_\+\+MASK~0x2\+UL}

Bit mask for PRS\+\_\+\+CH1\+PEN \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaf67225d837a715d6909dd5b6ef5b909f}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_ROUTE\_CH1PEN\_SHIFT@{\_PRS\_ROUTE\_CH1PEN\_SHIFT}}
\index{\_PRS\_ROUTE\_CH1PEN\_SHIFT@{\_PRS\_ROUTE\_CH1PEN\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_ROUTE\_CH1PEN\_SHIFT}{\_PRS\_ROUTE\_CH1PEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaf67225d837a715d6909dd5b6ef5b909f} 
\#define \+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH1\+PEN\+\_\+\+SHIFT~1}

Shift value for PRS\+\_\+\+CH1\+PEN \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga5bb6b37032a75dfa14344700cb242f52}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_ROUTE\_CH2PEN\_DEFAULT@{\_PRS\_ROUTE\_CH2PEN\_DEFAULT}}
\index{\_PRS\_ROUTE\_CH2PEN\_DEFAULT@{\_PRS\_ROUTE\_CH2PEN\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_ROUTE\_CH2PEN\_DEFAULT}{\_PRS\_ROUTE\_CH2PEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga5bb6b37032a75dfa14344700cb242f52} 
\#define \+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH2\+PEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga72f460f61a3c0f7fe36560889be3e461}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_ROUTE\_CH2PEN\_MASK@{\_PRS\_ROUTE\_CH2PEN\_MASK}}
\index{\_PRS\_ROUTE\_CH2PEN\_MASK@{\_PRS\_ROUTE\_CH2PEN\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_ROUTE\_CH2PEN\_MASK}{\_PRS\_ROUTE\_CH2PEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga72f460f61a3c0f7fe36560889be3e461} 
\#define \+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH2\+PEN\+\_\+\+MASK~0x4\+UL}

Bit mask for PRS\+\_\+\+CH2\+PEN \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga02f49463f08965bd1eebc1e37a554499}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_ROUTE\_CH2PEN\_SHIFT@{\_PRS\_ROUTE\_CH2PEN\_SHIFT}}
\index{\_PRS\_ROUTE\_CH2PEN\_SHIFT@{\_PRS\_ROUTE\_CH2PEN\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_ROUTE\_CH2PEN\_SHIFT}{\_PRS\_ROUTE\_CH2PEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga02f49463f08965bd1eebc1e37a554499} 
\#define \+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH2\+PEN\+\_\+\+SHIFT~2}

Shift value for PRS\+\_\+\+CH2\+PEN \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gad2d9dd5cf0a2df6169cf1636e18ac3e9}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_ROUTE\_CH3PEN\_DEFAULT@{\_PRS\_ROUTE\_CH3PEN\_DEFAULT}}
\index{\_PRS\_ROUTE\_CH3PEN\_DEFAULT@{\_PRS\_ROUTE\_CH3PEN\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_ROUTE\_CH3PEN\_DEFAULT}{\_PRS\_ROUTE\_CH3PEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gad2d9dd5cf0a2df6169cf1636e18ac3e9} 
\#define \+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH3\+PEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gab5aa692b84d8747fd35e321521761459}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_ROUTE\_CH3PEN\_MASK@{\_PRS\_ROUTE\_CH3PEN\_MASK}}
\index{\_PRS\_ROUTE\_CH3PEN\_MASK@{\_PRS\_ROUTE\_CH3PEN\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_ROUTE\_CH3PEN\_MASK}{\_PRS\_ROUTE\_CH3PEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gab5aa692b84d8747fd35e321521761459} 
\#define \+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH3\+PEN\+\_\+\+MASK~0x8\+UL}

Bit mask for PRS\+\_\+\+CH3\+PEN \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga652d937d4b5526780fba5744cc715721}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_ROUTE\_CH3PEN\_SHIFT@{\_PRS\_ROUTE\_CH3PEN\_SHIFT}}
\index{\_PRS\_ROUTE\_CH3PEN\_SHIFT@{\_PRS\_ROUTE\_CH3PEN\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_ROUTE\_CH3PEN\_SHIFT}{\_PRS\_ROUTE\_CH3PEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga652d937d4b5526780fba5744cc715721} 
\#define \+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH3\+PEN\+\_\+\+SHIFT~3}

Shift value for PRS\+\_\+\+CH3\+PEN \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga2f67dfc89c4905dd45a7a84f64a6a66c}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_ROUTE\_LOCATION\_DEFAULT@{\_PRS\_ROUTE\_LOCATION\_DEFAULT}}
\index{\_PRS\_ROUTE\_LOCATION\_DEFAULT@{\_PRS\_ROUTE\_LOCATION\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_ROUTE\_LOCATION\_DEFAULT}{\_PRS\_ROUTE\_LOCATION\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga2f67dfc89c4905dd45a7a84f64a6a66c} 
\#define \+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaeb71905fd8099e5a32fdd3d26e534645}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_ROUTE\_LOCATION\_LOC0@{\_PRS\_ROUTE\_LOCATION\_LOC0}}
\index{\_PRS\_ROUTE\_LOCATION\_LOC0@{\_PRS\_ROUTE\_LOCATION\_LOC0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_ROUTE\_LOCATION\_LOC0}{\_PRS\_ROUTE\_LOCATION\_LOC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaeb71905fd8099e5a32fdd3d26e534645} 
\#define \+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0~0x00000000\+UL}

Mode LOC0 for PRS\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga24eb54c3e0163a588cce78e873ade5d6}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_ROUTE\_LOCATION\_LOC1@{\_PRS\_ROUTE\_LOCATION\_LOC1}}
\index{\_PRS\_ROUTE\_LOCATION\_LOC1@{\_PRS\_ROUTE\_LOCATION\_LOC1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_ROUTE\_LOCATION\_LOC1}{\_PRS\_ROUTE\_LOCATION\_LOC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga24eb54c3e0163a588cce78e873ade5d6} 
\#define \+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1~0x00000001\+UL}

Mode LOC1 for PRS\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga636b0a9717b29e21fdca4506a035e716}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_ROUTE\_LOCATION\_MASK@{\_PRS\_ROUTE\_LOCATION\_MASK}}
\index{\_PRS\_ROUTE\_LOCATION\_MASK@{\_PRS\_ROUTE\_LOCATION\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_ROUTE\_LOCATION\_MASK}{\_PRS\_ROUTE\_LOCATION\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga636b0a9717b29e21fdca4506a035e716} 
\#define \+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+MASK~0x700\+UL}

Bit mask for PRS\+\_\+\+LOCATION \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaa684e37a8d707e96714f435c2a0b0f0d}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_ROUTE\_LOCATION\_SHIFT@{\_PRS\_ROUTE\_LOCATION\_SHIFT}}
\index{\_PRS\_ROUTE\_LOCATION\_SHIFT@{\_PRS\_ROUTE\_LOCATION\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_ROUTE\_LOCATION\_SHIFT}{\_PRS\_ROUTE\_LOCATION\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaa684e37a8d707e96714f435c2a0b0f0d} 
\#define \+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+SHIFT~8}

Shift value for PRS\+\_\+\+LOCATION \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga64486ed6fae30b45aa7ec57d67d15169}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_ROUTE\_MASK@{\_PRS\_ROUTE\_MASK}}
\index{\_PRS\_ROUTE\_MASK@{\_PRS\_ROUTE\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_ROUTE\_MASK}{\_PRS\_ROUTE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga64486ed6fae30b45aa7ec57d67d15169} 
\#define \+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+MASK~0x0000070\+FUL}

Mask for PRS\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga1e83c5ae47256593785743f4d42763de}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_ROUTE\_RESETVALUE@{\_PRS\_ROUTE\_RESETVALUE}}
\index{\_PRS\_ROUTE\_RESETVALUE@{\_PRS\_ROUTE\_RESETVALUE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_ROUTE\_RESETVALUE}{\_PRS\_ROUTE\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga1e83c5ae47256593785743f4d42763de} 
\#define \+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for PRS\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac6b7a9be4702c70797b9beaa5ca4c283}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH0LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH0LEVEL\_DEFAULT}}
\index{\_PRS\_SWLEVEL\_CH0LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH0LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH0LEVEL\_DEFAULT}{\_PRS\_SWLEVEL\_CH0LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac6b7a9be4702c70797b9beaa5ca4c283} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH0\+LEVEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga04e2e56f9003cd6ea6a51f9b802279be}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH0LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH0LEVEL\_MASK}}
\index{\_PRS\_SWLEVEL\_CH0LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH0LEVEL\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH0LEVEL\_MASK}{\_PRS\_SWLEVEL\_CH0LEVEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga04e2e56f9003cd6ea6a51f9b802279be} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH0\+LEVEL\+\_\+\+MASK~0x1\+UL}

Bit mask for PRS\+\_\+\+CH0\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga7e1f525b00b4466c77da8037b66b9bfb}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH0LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH0LEVEL\_SHIFT}}
\index{\_PRS\_SWLEVEL\_CH0LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH0LEVEL\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH0LEVEL\_SHIFT}{\_PRS\_SWLEVEL\_CH0LEVEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga7e1f525b00b4466c77da8037b66b9bfb} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH0\+LEVEL\+\_\+\+SHIFT~0}

Shift value for PRS\+\_\+\+CH0\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gab4abe8f0f880b26b2cb9fe3bf14040a9}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH10LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH10LEVEL\_DEFAULT}}
\index{\_PRS\_SWLEVEL\_CH10LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH10LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH10LEVEL\_DEFAULT}{\_PRS\_SWLEVEL\_CH10LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gab4abe8f0f880b26b2cb9fe3bf14040a9} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH10\+LEVEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga5fe8718f0e28c3bc633e637a7d68269e}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH10LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH10LEVEL\_MASK}}
\index{\_PRS\_SWLEVEL\_CH10LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH10LEVEL\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH10LEVEL\_MASK}{\_PRS\_SWLEVEL\_CH10LEVEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga5fe8718f0e28c3bc633e637a7d68269e} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH10\+LEVEL\+\_\+\+MASK~0x400\+UL}

Bit mask for PRS\+\_\+\+CH10\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga601259f1d88895230bc7ee3f528ed16d}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH10LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH10LEVEL\_SHIFT}}
\index{\_PRS\_SWLEVEL\_CH10LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH10LEVEL\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH10LEVEL\_SHIFT}{\_PRS\_SWLEVEL\_CH10LEVEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga601259f1d88895230bc7ee3f528ed16d} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH10\+LEVEL\+\_\+\+SHIFT~10}

Shift value for PRS\+\_\+\+CH10\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gabbcb0437a5255ff8ae5c7665692e62ff}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH11LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH11LEVEL\_DEFAULT}}
\index{\_PRS\_SWLEVEL\_CH11LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH11LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH11LEVEL\_DEFAULT}{\_PRS\_SWLEVEL\_CH11LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gabbcb0437a5255ff8ae5c7665692e62ff} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH11\+LEVEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga4db30802f4a505553181acc144410e74}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH11LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH11LEVEL\_MASK}}
\index{\_PRS\_SWLEVEL\_CH11LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH11LEVEL\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH11LEVEL\_MASK}{\_PRS\_SWLEVEL\_CH11LEVEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga4db30802f4a505553181acc144410e74} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH11\+LEVEL\+\_\+\+MASK~0x800\+UL}

Bit mask for PRS\+\_\+\+CH11\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga8e527093c75a8c70e834d1c641775aa9}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH11LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH11LEVEL\_SHIFT}}
\index{\_PRS\_SWLEVEL\_CH11LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH11LEVEL\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH11LEVEL\_SHIFT}{\_PRS\_SWLEVEL\_CH11LEVEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga8e527093c75a8c70e834d1c641775aa9} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH11\+LEVEL\+\_\+\+SHIFT~11}

Shift value for PRS\+\_\+\+CH11\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga844e86a2e412df19d7a21117c8e9fcef}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH1LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH1LEVEL\_DEFAULT}}
\index{\_PRS\_SWLEVEL\_CH1LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH1LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH1LEVEL\_DEFAULT}{\_PRS\_SWLEVEL\_CH1LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga844e86a2e412df19d7a21117c8e9fcef} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH1\+LEVEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga9dfa84e502d8c90093045dc4793a1fc9}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH1LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH1LEVEL\_MASK}}
\index{\_PRS\_SWLEVEL\_CH1LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH1LEVEL\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH1LEVEL\_MASK}{\_PRS\_SWLEVEL\_CH1LEVEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga9dfa84e502d8c90093045dc4793a1fc9} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH1\+LEVEL\+\_\+\+MASK~0x2\+UL}

Bit mask for PRS\+\_\+\+CH1\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gadf5f2ea0475476c63fd57a0ebf11e9e9}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH1LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH1LEVEL\_SHIFT}}
\index{\_PRS\_SWLEVEL\_CH1LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH1LEVEL\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH1LEVEL\_SHIFT}{\_PRS\_SWLEVEL\_CH1LEVEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gadf5f2ea0475476c63fd57a0ebf11e9e9} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH1\+LEVEL\+\_\+\+SHIFT~1}

Shift value for PRS\+\_\+\+CH1\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga7c179bad8d4dd561922479b3d8ed0d6f}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH2LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH2LEVEL\_DEFAULT}}
\index{\_PRS\_SWLEVEL\_CH2LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH2LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH2LEVEL\_DEFAULT}{\_PRS\_SWLEVEL\_CH2LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga7c179bad8d4dd561922479b3d8ed0d6f} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH2\+LEVEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga4e0b67c62cf3144bf467e5fba6b557cd}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH2LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH2LEVEL\_MASK}}
\index{\_PRS\_SWLEVEL\_CH2LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH2LEVEL\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH2LEVEL\_MASK}{\_PRS\_SWLEVEL\_CH2LEVEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga4e0b67c62cf3144bf467e5fba6b557cd} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH2\+LEVEL\+\_\+\+MASK~0x4\+UL}

Bit mask for PRS\+\_\+\+CH2\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaf65f960bbd86c57739bdf0deeb620f09}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH2LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH2LEVEL\_SHIFT}}
\index{\_PRS\_SWLEVEL\_CH2LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH2LEVEL\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH2LEVEL\_SHIFT}{\_PRS\_SWLEVEL\_CH2LEVEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaf65f960bbd86c57739bdf0deeb620f09} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH2\+LEVEL\+\_\+\+SHIFT~2}

Shift value for PRS\+\_\+\+CH2\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga0b2f85f931cde674fe2139df74b8f840}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH3LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH3LEVEL\_DEFAULT}}
\index{\_PRS\_SWLEVEL\_CH3LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH3LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH3LEVEL\_DEFAULT}{\_PRS\_SWLEVEL\_CH3LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga0b2f85f931cde674fe2139df74b8f840} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH3\+LEVEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga68d0c529d67fd21616d7bd4367e9ae8b}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH3LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH3LEVEL\_MASK}}
\index{\_PRS\_SWLEVEL\_CH3LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH3LEVEL\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH3LEVEL\_MASK}{\_PRS\_SWLEVEL\_CH3LEVEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga68d0c529d67fd21616d7bd4367e9ae8b} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH3\+LEVEL\+\_\+\+MASK~0x8\+UL}

Bit mask for PRS\+\_\+\+CH3\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga02d4f17fbefe41a918193d77b639204c}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH3LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH3LEVEL\_SHIFT}}
\index{\_PRS\_SWLEVEL\_CH3LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH3LEVEL\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH3LEVEL\_SHIFT}{\_PRS\_SWLEVEL\_CH3LEVEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga02d4f17fbefe41a918193d77b639204c} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH3\+LEVEL\+\_\+\+SHIFT~3}

Shift value for PRS\+\_\+\+CH3\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaaad85954f2c83a803e102aac23334296}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH4LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH4LEVEL\_DEFAULT}}
\index{\_PRS\_SWLEVEL\_CH4LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH4LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH4LEVEL\_DEFAULT}{\_PRS\_SWLEVEL\_CH4LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaaad85954f2c83a803e102aac23334296} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH4\+LEVEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga755910355aa76170c5589f83878fcd39}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH4LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH4LEVEL\_MASK}}
\index{\_PRS\_SWLEVEL\_CH4LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH4LEVEL\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH4LEVEL\_MASK}{\_PRS\_SWLEVEL\_CH4LEVEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga755910355aa76170c5589f83878fcd39} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH4\+LEVEL\+\_\+\+MASK~0x10\+UL}

Bit mask for PRS\+\_\+\+CH4\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gae697f1a4a5697bdf132b6a066a466fce}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH4LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH4LEVEL\_SHIFT}}
\index{\_PRS\_SWLEVEL\_CH4LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH4LEVEL\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH4LEVEL\_SHIFT}{\_PRS\_SWLEVEL\_CH4LEVEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gae697f1a4a5697bdf132b6a066a466fce} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH4\+LEVEL\+\_\+\+SHIFT~4}

Shift value for PRS\+\_\+\+CH4\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gab2149cd14b83aa5bfa019079ac037f89}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH5LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH5LEVEL\_DEFAULT}}
\index{\_PRS\_SWLEVEL\_CH5LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH5LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH5LEVEL\_DEFAULT}{\_PRS\_SWLEVEL\_CH5LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gab2149cd14b83aa5bfa019079ac037f89} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH5\+LEVEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga3e38417472f2356e5506d9d8b75aaa20}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH5LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH5LEVEL\_MASK}}
\index{\_PRS\_SWLEVEL\_CH5LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH5LEVEL\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH5LEVEL\_MASK}{\_PRS\_SWLEVEL\_CH5LEVEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga3e38417472f2356e5506d9d8b75aaa20} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH5\+LEVEL\+\_\+\+MASK~0x20\+UL}

Bit mask for PRS\+\_\+\+CH5\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaee124c5369b67c87897c23365a4cd849}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH5LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH5LEVEL\_SHIFT}}
\index{\_PRS\_SWLEVEL\_CH5LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH5LEVEL\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH5LEVEL\_SHIFT}{\_PRS\_SWLEVEL\_CH5LEVEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaee124c5369b67c87897c23365a4cd849} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH5\+LEVEL\+\_\+\+SHIFT~5}

Shift value for PRS\+\_\+\+CH5\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga7b0954211a88e98d611ddb8f19416097}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH6LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH6LEVEL\_DEFAULT}}
\index{\_PRS\_SWLEVEL\_CH6LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH6LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH6LEVEL\_DEFAULT}{\_PRS\_SWLEVEL\_CH6LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga7b0954211a88e98d611ddb8f19416097} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH6\+LEVEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gad30cb7f8c3f353d356f2b8e78be74ba3}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH6LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH6LEVEL\_MASK}}
\index{\_PRS\_SWLEVEL\_CH6LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH6LEVEL\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH6LEVEL\_MASK}{\_PRS\_SWLEVEL\_CH6LEVEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gad30cb7f8c3f353d356f2b8e78be74ba3} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH6\+LEVEL\+\_\+\+MASK~0x40\+UL}

Bit mask for PRS\+\_\+\+CH6\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaf434b3485e012b5060cafe2a0f55b3fd}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH6LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH6LEVEL\_SHIFT}}
\index{\_PRS\_SWLEVEL\_CH6LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH6LEVEL\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH6LEVEL\_SHIFT}{\_PRS\_SWLEVEL\_CH6LEVEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaf434b3485e012b5060cafe2a0f55b3fd} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH6\+LEVEL\+\_\+\+SHIFT~6}

Shift value for PRS\+\_\+\+CH6\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gab866117cfc610a81dd61e7b125fc94cf}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH7LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH7LEVEL\_DEFAULT}}
\index{\_PRS\_SWLEVEL\_CH7LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH7LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH7LEVEL\_DEFAULT}{\_PRS\_SWLEVEL\_CH7LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gab866117cfc610a81dd61e7b125fc94cf} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH7\+LEVEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga8d14f6b406249e6d3f3e5347e9b59068}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH7LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH7LEVEL\_MASK}}
\index{\_PRS\_SWLEVEL\_CH7LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH7LEVEL\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH7LEVEL\_MASK}{\_PRS\_SWLEVEL\_CH7LEVEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga8d14f6b406249e6d3f3e5347e9b59068} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH7\+LEVEL\+\_\+\+MASK~0x80\+UL}

Bit mask for PRS\+\_\+\+CH7\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gace372f5c82e7ee1b8ea6d2d572eebe65}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH7LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH7LEVEL\_SHIFT}}
\index{\_PRS\_SWLEVEL\_CH7LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH7LEVEL\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH7LEVEL\_SHIFT}{\_PRS\_SWLEVEL\_CH7LEVEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gace372f5c82e7ee1b8ea6d2d572eebe65} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH7\+LEVEL\+\_\+\+SHIFT~7}

Shift value for PRS\+\_\+\+CH7\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gafda15222a8bf8ec535798e5772ef4ed4}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH8LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH8LEVEL\_DEFAULT}}
\index{\_PRS\_SWLEVEL\_CH8LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH8LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH8LEVEL\_DEFAULT}{\_PRS\_SWLEVEL\_CH8LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gafda15222a8bf8ec535798e5772ef4ed4} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH8\+LEVEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga5a05fd9aea175e779ba9f7fc18991dd4}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH8LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH8LEVEL\_MASK}}
\index{\_PRS\_SWLEVEL\_CH8LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH8LEVEL\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH8LEVEL\_MASK}{\_PRS\_SWLEVEL\_CH8LEVEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga5a05fd9aea175e779ba9f7fc18991dd4} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH8\+LEVEL\+\_\+\+MASK~0x100\+UL}

Bit mask for PRS\+\_\+\+CH8\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga7fd18ae76b8f7d918f7a1eb9cd4cfd47}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH8LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH8LEVEL\_SHIFT}}
\index{\_PRS\_SWLEVEL\_CH8LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH8LEVEL\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH8LEVEL\_SHIFT}{\_PRS\_SWLEVEL\_CH8LEVEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga7fd18ae76b8f7d918f7a1eb9cd4cfd47} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH8\+LEVEL\+\_\+\+SHIFT~8}

Shift value for PRS\+\_\+\+CH8\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga93244328aaaaf43b520dffef54128245}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH9LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH9LEVEL\_DEFAULT}}
\index{\_PRS\_SWLEVEL\_CH9LEVEL\_DEFAULT@{\_PRS\_SWLEVEL\_CH9LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH9LEVEL\_DEFAULT}{\_PRS\_SWLEVEL\_CH9LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga93244328aaaaf43b520dffef54128245} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH9\+LEVEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga241325f8aef74c04865dab8073a36b15}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH9LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH9LEVEL\_MASK}}
\index{\_PRS\_SWLEVEL\_CH9LEVEL\_MASK@{\_PRS\_SWLEVEL\_CH9LEVEL\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH9LEVEL\_MASK}{\_PRS\_SWLEVEL\_CH9LEVEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga241325f8aef74c04865dab8073a36b15} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH9\+LEVEL\+\_\+\+MASK~0x200\+UL}

Bit mask for PRS\+\_\+\+CH9\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaedd9bfb182ee0ad1d783532742338909}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_CH9LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH9LEVEL\_SHIFT}}
\index{\_PRS\_SWLEVEL\_CH9LEVEL\_SHIFT@{\_PRS\_SWLEVEL\_CH9LEVEL\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_CH9LEVEL\_SHIFT}{\_PRS\_SWLEVEL\_CH9LEVEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaedd9bfb182ee0ad1d783532742338909} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH9\+LEVEL\+\_\+\+SHIFT~9}

Shift value for PRS\+\_\+\+CH9\+LEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac733addf8455b38abfa0a2a0d4024e6a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_MASK@{\_PRS\_SWLEVEL\_MASK}}
\index{\_PRS\_SWLEVEL\_MASK@{\_PRS\_SWLEVEL\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_MASK}{\_PRS\_SWLEVEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac733addf8455b38abfa0a2a0d4024e6a} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+MASK~0x00000\+FFFUL}

Mask for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gadeac54101aca47a17ecb61f9f559c811}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWLEVEL\_RESETVALUE@{\_PRS\_SWLEVEL\_RESETVALUE}}
\index{\_PRS\_SWLEVEL\_RESETVALUE@{\_PRS\_SWLEVEL\_RESETVALUE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWLEVEL\_RESETVALUE}{\_PRS\_SWLEVEL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gadeac54101aca47a17ecb61f9f559c811} 
\#define \+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gad5c23b89db4226729382f2c44f1f49d9}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH0PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH0PULSE\_DEFAULT}}
\index{\_PRS\_SWPULSE\_CH0PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH0PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH0PULSE\_DEFAULT}{\_PRS\_SWPULSE\_CH0PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gad5c23b89db4226729382f2c44f1f49d9} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH0\+PULSE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga842bcb3c30296ac18afca2b56a8ce6ab}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH0PULSE\_MASK@{\_PRS\_SWPULSE\_CH0PULSE\_MASK}}
\index{\_PRS\_SWPULSE\_CH0PULSE\_MASK@{\_PRS\_SWPULSE\_CH0PULSE\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH0PULSE\_MASK}{\_PRS\_SWPULSE\_CH0PULSE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga842bcb3c30296ac18afca2b56a8ce6ab} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH0\+PULSE\+\_\+\+MASK~0x1\+UL}

Bit mask for PRS\+\_\+\+CH0\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga4e0d36605d5bab8ceffaf0b5ed656cb8}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH0PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH0PULSE\_SHIFT}}
\index{\_PRS\_SWPULSE\_CH0PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH0PULSE\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH0PULSE\_SHIFT}{\_PRS\_SWPULSE\_CH0PULSE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga4e0d36605d5bab8ceffaf0b5ed656cb8} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH0\+PULSE\+\_\+\+SHIFT~0}

Shift value for PRS\+\_\+\+CH0\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga2ee0557efbc425626108ef78cf21c6e9}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH10PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH10PULSE\_DEFAULT}}
\index{\_PRS\_SWPULSE\_CH10PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH10PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH10PULSE\_DEFAULT}{\_PRS\_SWPULSE\_CH10PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga2ee0557efbc425626108ef78cf21c6e9} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH10\+PULSE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaf8fc0ef360721e057fdf8cbc63e16ef5}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH10PULSE\_MASK@{\_PRS\_SWPULSE\_CH10PULSE\_MASK}}
\index{\_PRS\_SWPULSE\_CH10PULSE\_MASK@{\_PRS\_SWPULSE\_CH10PULSE\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH10PULSE\_MASK}{\_PRS\_SWPULSE\_CH10PULSE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaf8fc0ef360721e057fdf8cbc63e16ef5} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH10\+PULSE\+\_\+\+MASK~0x400\+UL}

Bit mask for PRS\+\_\+\+CH10\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga83b36c430d289df769a9e6dd84475654}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH10PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH10PULSE\_SHIFT}}
\index{\_PRS\_SWPULSE\_CH10PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH10PULSE\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH10PULSE\_SHIFT}{\_PRS\_SWPULSE\_CH10PULSE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga83b36c430d289df769a9e6dd84475654} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH10\+PULSE\+\_\+\+SHIFT~10}

Shift value for PRS\+\_\+\+CH10\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga5bdad3ba6ad401fb218ffa0d4d4bc36c}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH11PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH11PULSE\_DEFAULT}}
\index{\_PRS\_SWPULSE\_CH11PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH11PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH11PULSE\_DEFAULT}{\_PRS\_SWPULSE\_CH11PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga5bdad3ba6ad401fb218ffa0d4d4bc36c} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH11\+PULSE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga371d319f06c04cc329b2c7064738a52a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH11PULSE\_MASK@{\_PRS\_SWPULSE\_CH11PULSE\_MASK}}
\index{\_PRS\_SWPULSE\_CH11PULSE\_MASK@{\_PRS\_SWPULSE\_CH11PULSE\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH11PULSE\_MASK}{\_PRS\_SWPULSE\_CH11PULSE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga371d319f06c04cc329b2c7064738a52a} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH11\+PULSE\+\_\+\+MASK~0x800\+UL}

Bit mask for PRS\+\_\+\+CH11\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaed102f4add93742335aae90c066dc9a5}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH11PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH11PULSE\_SHIFT}}
\index{\_PRS\_SWPULSE\_CH11PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH11PULSE\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH11PULSE\_SHIFT}{\_PRS\_SWPULSE\_CH11PULSE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaed102f4add93742335aae90c066dc9a5} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH11\+PULSE\+\_\+\+SHIFT~11}

Shift value for PRS\+\_\+\+CH11\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga6fb1b5120ea80441d41cb7b593bbc6ba}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH1PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH1PULSE\_DEFAULT}}
\index{\_PRS\_SWPULSE\_CH1PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH1PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH1PULSE\_DEFAULT}{\_PRS\_SWPULSE\_CH1PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga6fb1b5120ea80441d41cb7b593bbc6ba} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH1\+PULSE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga0cd68f32e827c6a06a5aabb234be148c}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH1PULSE\_MASK@{\_PRS\_SWPULSE\_CH1PULSE\_MASK}}
\index{\_PRS\_SWPULSE\_CH1PULSE\_MASK@{\_PRS\_SWPULSE\_CH1PULSE\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH1PULSE\_MASK}{\_PRS\_SWPULSE\_CH1PULSE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga0cd68f32e827c6a06a5aabb234be148c} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH1\+PULSE\+\_\+\+MASK~0x2\+UL}

Bit mask for PRS\+\_\+\+CH1\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga9e95394eb0ab7787b2079e907d22cd7b}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH1PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH1PULSE\_SHIFT}}
\index{\_PRS\_SWPULSE\_CH1PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH1PULSE\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH1PULSE\_SHIFT}{\_PRS\_SWPULSE\_CH1PULSE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga9e95394eb0ab7787b2079e907d22cd7b} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH1\+PULSE\+\_\+\+SHIFT~1}

Shift value for PRS\+\_\+\+CH1\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga4e9b8b736b62f53b0b5e12284e6ffe59}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH2PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH2PULSE\_DEFAULT}}
\index{\_PRS\_SWPULSE\_CH2PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH2PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH2PULSE\_DEFAULT}{\_PRS\_SWPULSE\_CH2PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga4e9b8b736b62f53b0b5e12284e6ffe59} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH2\+PULSE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gafaa1e7e199925102d3c08a262db65e8a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH2PULSE\_MASK@{\_PRS\_SWPULSE\_CH2PULSE\_MASK}}
\index{\_PRS\_SWPULSE\_CH2PULSE\_MASK@{\_PRS\_SWPULSE\_CH2PULSE\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH2PULSE\_MASK}{\_PRS\_SWPULSE\_CH2PULSE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gafaa1e7e199925102d3c08a262db65e8a} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH2\+PULSE\+\_\+\+MASK~0x4\+UL}

Bit mask for PRS\+\_\+\+CH2\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga61ebcad9414ce5a7cccaa54912d5d15a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH2PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH2PULSE\_SHIFT}}
\index{\_PRS\_SWPULSE\_CH2PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH2PULSE\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH2PULSE\_SHIFT}{\_PRS\_SWPULSE\_CH2PULSE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga61ebcad9414ce5a7cccaa54912d5d15a} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH2\+PULSE\+\_\+\+SHIFT~2}

Shift value for PRS\+\_\+\+CH2\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gae6a1b90b929ad89379989173e5ce50fc}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH3PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH3PULSE\_DEFAULT}}
\index{\_PRS\_SWPULSE\_CH3PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH3PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH3PULSE\_DEFAULT}{\_PRS\_SWPULSE\_CH3PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gae6a1b90b929ad89379989173e5ce50fc} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH3\+PULSE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga7e2f71181e478510ef883ada7e3cb174}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH3PULSE\_MASK@{\_PRS\_SWPULSE\_CH3PULSE\_MASK}}
\index{\_PRS\_SWPULSE\_CH3PULSE\_MASK@{\_PRS\_SWPULSE\_CH3PULSE\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH3PULSE\_MASK}{\_PRS\_SWPULSE\_CH3PULSE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga7e2f71181e478510ef883ada7e3cb174} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH3\+PULSE\+\_\+\+MASK~0x8\+UL}

Bit mask for PRS\+\_\+\+CH3\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga30f8a72bc3720526a9c812af478c288d}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH3PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH3PULSE\_SHIFT}}
\index{\_PRS\_SWPULSE\_CH3PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH3PULSE\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH3PULSE\_SHIFT}{\_PRS\_SWPULSE\_CH3PULSE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga30f8a72bc3720526a9c812af478c288d} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH3\+PULSE\+\_\+\+SHIFT~3}

Shift value for PRS\+\_\+\+CH3\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaee49a595c3008b4e21e37b82503d5b17}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH4PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH4PULSE\_DEFAULT}}
\index{\_PRS\_SWPULSE\_CH4PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH4PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH4PULSE\_DEFAULT}{\_PRS\_SWPULSE\_CH4PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaee49a595c3008b4e21e37b82503d5b17} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH4\+PULSE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac59ba7081d8c9a1631fcfa799827d260}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH4PULSE\_MASK@{\_PRS\_SWPULSE\_CH4PULSE\_MASK}}
\index{\_PRS\_SWPULSE\_CH4PULSE\_MASK@{\_PRS\_SWPULSE\_CH4PULSE\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH4PULSE\_MASK}{\_PRS\_SWPULSE\_CH4PULSE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac59ba7081d8c9a1631fcfa799827d260} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH4\+PULSE\+\_\+\+MASK~0x10\+UL}

Bit mask for PRS\+\_\+\+CH4\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaaa74f4f1a23b360bf4c38e898bcc06af}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH4PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH4PULSE\_SHIFT}}
\index{\_PRS\_SWPULSE\_CH4PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH4PULSE\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH4PULSE\_SHIFT}{\_PRS\_SWPULSE\_CH4PULSE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaaa74f4f1a23b360bf4c38e898bcc06af} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH4\+PULSE\+\_\+\+SHIFT~4}

Shift value for PRS\+\_\+\+CH4\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga7212eb33ce1712f0ec6c6fbfde7f8a80}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH5PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH5PULSE\_DEFAULT}}
\index{\_PRS\_SWPULSE\_CH5PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH5PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH5PULSE\_DEFAULT}{\_PRS\_SWPULSE\_CH5PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga7212eb33ce1712f0ec6c6fbfde7f8a80} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH5\+PULSE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gab610ab5b4518d29d8e134d4adbedb120}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH5PULSE\_MASK@{\_PRS\_SWPULSE\_CH5PULSE\_MASK}}
\index{\_PRS\_SWPULSE\_CH5PULSE\_MASK@{\_PRS\_SWPULSE\_CH5PULSE\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH5PULSE\_MASK}{\_PRS\_SWPULSE\_CH5PULSE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gab610ab5b4518d29d8e134d4adbedb120} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH5\+PULSE\+\_\+\+MASK~0x20\+UL}

Bit mask for PRS\+\_\+\+CH5\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga02696950de6c118d7dae5623e437f60a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH5PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH5PULSE\_SHIFT}}
\index{\_PRS\_SWPULSE\_CH5PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH5PULSE\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH5PULSE\_SHIFT}{\_PRS\_SWPULSE\_CH5PULSE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga02696950de6c118d7dae5623e437f60a} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH5\+PULSE\+\_\+\+SHIFT~5}

Shift value for PRS\+\_\+\+CH5\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga464c565d0d27084570a0edf57989ad1e}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH6PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH6PULSE\_DEFAULT}}
\index{\_PRS\_SWPULSE\_CH6PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH6PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH6PULSE\_DEFAULT}{\_PRS\_SWPULSE\_CH6PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga464c565d0d27084570a0edf57989ad1e} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH6\+PULSE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga9c1ea01ae7735a53cc1bb26c5d195a3f}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH6PULSE\_MASK@{\_PRS\_SWPULSE\_CH6PULSE\_MASK}}
\index{\_PRS\_SWPULSE\_CH6PULSE\_MASK@{\_PRS\_SWPULSE\_CH6PULSE\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH6PULSE\_MASK}{\_PRS\_SWPULSE\_CH6PULSE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga9c1ea01ae7735a53cc1bb26c5d195a3f} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH6\+PULSE\+\_\+\+MASK~0x40\+UL}

Bit mask for PRS\+\_\+\+CH6\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga6c85db0f109c2f075a42ca0adba0b1ed}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH6PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH6PULSE\_SHIFT}}
\index{\_PRS\_SWPULSE\_CH6PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH6PULSE\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH6PULSE\_SHIFT}{\_PRS\_SWPULSE\_CH6PULSE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga6c85db0f109c2f075a42ca0adba0b1ed} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH6\+PULSE\+\_\+\+SHIFT~6}

Shift value for PRS\+\_\+\+CH6\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gabcc4430bf73addfce0442cda61c96df5}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH7PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH7PULSE\_DEFAULT}}
\index{\_PRS\_SWPULSE\_CH7PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH7PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH7PULSE\_DEFAULT}{\_PRS\_SWPULSE\_CH7PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gabcc4430bf73addfce0442cda61c96df5} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH7\+PULSE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga55dba15ff54e6c30f0d92e5509204539}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH7PULSE\_MASK@{\_PRS\_SWPULSE\_CH7PULSE\_MASK}}
\index{\_PRS\_SWPULSE\_CH7PULSE\_MASK@{\_PRS\_SWPULSE\_CH7PULSE\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH7PULSE\_MASK}{\_PRS\_SWPULSE\_CH7PULSE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga55dba15ff54e6c30f0d92e5509204539} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH7\+PULSE\+\_\+\+MASK~0x80\+UL}

Bit mask for PRS\+\_\+\+CH7\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac1cc2e1007a52ec7380b5e0c7b757221}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH7PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH7PULSE\_SHIFT}}
\index{\_PRS\_SWPULSE\_CH7PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH7PULSE\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH7PULSE\_SHIFT}{\_PRS\_SWPULSE\_CH7PULSE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac1cc2e1007a52ec7380b5e0c7b757221} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH7\+PULSE\+\_\+\+SHIFT~7}

Shift value for PRS\+\_\+\+CH7\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga81f687f2ff4a396290306467fa0df042}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH8PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH8PULSE\_DEFAULT}}
\index{\_PRS\_SWPULSE\_CH8PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH8PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH8PULSE\_DEFAULT}{\_PRS\_SWPULSE\_CH8PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga81f687f2ff4a396290306467fa0df042} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH8\+PULSE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga14905a3b566d3d6e73dcceb76bbc123c}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH8PULSE\_MASK@{\_PRS\_SWPULSE\_CH8PULSE\_MASK}}
\index{\_PRS\_SWPULSE\_CH8PULSE\_MASK@{\_PRS\_SWPULSE\_CH8PULSE\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH8PULSE\_MASK}{\_PRS\_SWPULSE\_CH8PULSE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga14905a3b566d3d6e73dcceb76bbc123c} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH8\+PULSE\+\_\+\+MASK~0x100\+UL}

Bit mask for PRS\+\_\+\+CH8\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaa6d02b6b849d43f2f65505435b731ae5}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH8PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH8PULSE\_SHIFT}}
\index{\_PRS\_SWPULSE\_CH8PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH8PULSE\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH8PULSE\_SHIFT}{\_PRS\_SWPULSE\_CH8PULSE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaa6d02b6b849d43f2f65505435b731ae5} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH8\+PULSE\+\_\+\+SHIFT~8}

Shift value for PRS\+\_\+\+CH8\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga10112a40c450eed09230d951d45ed2e1}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH9PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH9PULSE\_DEFAULT}}
\index{\_PRS\_SWPULSE\_CH9PULSE\_DEFAULT@{\_PRS\_SWPULSE\_CH9PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH9PULSE\_DEFAULT}{\_PRS\_SWPULSE\_CH9PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga10112a40c450eed09230d951d45ed2e1} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH9\+PULSE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga1185d0a95505629c8694e9eff454383d}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH9PULSE\_MASK@{\_PRS\_SWPULSE\_CH9PULSE\_MASK}}
\index{\_PRS\_SWPULSE\_CH9PULSE\_MASK@{\_PRS\_SWPULSE\_CH9PULSE\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH9PULSE\_MASK}{\_PRS\_SWPULSE\_CH9PULSE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga1185d0a95505629c8694e9eff454383d} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH9\+PULSE\+\_\+\+MASK~0x200\+UL}

Bit mask for PRS\+\_\+\+CH9\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga686f543e4248801c4024f61dee4ba3b3}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_CH9PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH9PULSE\_SHIFT}}
\index{\_PRS\_SWPULSE\_CH9PULSE\_SHIFT@{\_PRS\_SWPULSE\_CH9PULSE\_SHIFT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_CH9PULSE\_SHIFT}{\_PRS\_SWPULSE\_CH9PULSE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga686f543e4248801c4024f61dee4ba3b3} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH9\+PULSE\+\_\+\+SHIFT~9}

Shift value for PRS\+\_\+\+CH9\+PULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaaa2b7d9ce7b1d07e4c577ed71ccb6159}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_MASK@{\_PRS\_SWPULSE\_MASK}}
\index{\_PRS\_SWPULSE\_MASK@{\_PRS\_SWPULSE\_MASK}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_MASK}{\_PRS\_SWPULSE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaaa2b7d9ce7b1d07e4c577ed71ccb6159} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+MASK~0x00000\+FFFUL}

Mask for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga2ab5f8a8f7976cfe780bb23fc7ca184d}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!\_PRS\_SWPULSE\_RESETVALUE@{\_PRS\_SWPULSE\_RESETVALUE}}
\index{\_PRS\_SWPULSE\_RESETVALUE@{\_PRS\_SWPULSE\_RESETVALUE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_PRS\_SWPULSE\_RESETVALUE}{\_PRS\_SWPULSE\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga2ab5f8a8f7976cfe780bb23fc7ca184d} 
\#define \+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga776bf2cd206588212b9e638163017e47}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_ASYNC@{PRS\_CH\_CTRL\_ASYNC}}
\index{PRS\_CH\_CTRL\_ASYNC@{PRS\_CH\_CTRL\_ASYNC}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_ASYNC}{PRS\_CH\_CTRL\_ASYNC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga776bf2cd206588212b9e638163017e47} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+ASYNC~(0x1\+UL $<$$<$ 28)}

Asynchronous reflex \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga11857e54b77535a319cc7916ed4816e8}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_ASYNC\_DEFAULT@{PRS\_CH\_CTRL\_ASYNC\_DEFAULT}}
\index{PRS\_CH\_CTRL\_ASYNC\_DEFAULT@{PRS\_CH\_CTRL\_ASYNC\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_ASYNC\_DEFAULT}{PRS\_CH\_CTRL\_ASYNC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga11857e54b77535a319cc7916ed4816e8} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+ASYNC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gabc8419e019664888ca2822d992e51350}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+ASYNC\+\_\+\+DEFAULT}} $<$$<$ 28)}

Shifted mode DEFAULT for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga9ed74f2cef37af34d0d919470497afc7}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_EDSEL\_BOTHEDGES@{PRS\_CH\_CTRL\_EDSEL\_BOTHEDGES}}
\index{PRS\_CH\_CTRL\_EDSEL\_BOTHEDGES@{PRS\_CH\_CTRL\_EDSEL\_BOTHEDGES}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_EDSEL\_BOTHEDGES}{PRS\_CH\_CTRL\_EDSEL\_BOTHEDGES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga9ed74f2cef37af34d0d919470497afc7} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+BOTHEDGES~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4f1380bfca76aba7f0b33399582cb977}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+BOTHEDGES}} $<$$<$ 24)}

Shifted mode BOTHEDGES for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga1f8c411b984a791a0378b87496555291}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_EDSEL\_DEFAULT@{PRS\_CH\_CTRL\_EDSEL\_DEFAULT}}
\index{PRS\_CH\_CTRL\_EDSEL\_DEFAULT@{PRS\_CH\_CTRL\_EDSEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_EDSEL\_DEFAULT}{PRS\_CH\_CTRL\_EDSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga1f8c411b984a791a0378b87496555291} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0fa51602b5956dc3b3cb899ebc8e3db9}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+DEFAULT}} $<$$<$ 24)}

Shifted mode DEFAULT for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga03fd7be0967b8ad13fc5251643a0c2a6}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_EDSEL\_NEGEDGE@{PRS\_CH\_CTRL\_EDSEL\_NEGEDGE}}
\index{PRS\_CH\_CTRL\_EDSEL\_NEGEDGE@{PRS\_CH\_CTRL\_EDSEL\_NEGEDGE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_EDSEL\_NEGEDGE}{PRS\_CH\_CTRL\_EDSEL\_NEGEDGE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga03fd7be0967b8ad13fc5251643a0c2a6} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+NEGEDGE~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafe887098478fa2690a439693870ea844}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+NEGEDGE}} $<$$<$ 24)}

Shifted mode NEGEDGE for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gad2e8f3971f911576d36121fc2fa50fcb}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_EDSEL\_OFF@{PRS\_CH\_CTRL\_EDSEL\_OFF}}
\index{PRS\_CH\_CTRL\_EDSEL\_OFF@{PRS\_CH\_CTRL\_EDSEL\_OFF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_EDSEL\_OFF}{PRS\_CH\_CTRL\_EDSEL\_OFF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gad2e8f3971f911576d36121fc2fa50fcb} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+OFF~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5ee943aba476b82808bdf0ef2c5fe188}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+OFF}} $<$$<$ 24)}

Shifted mode OFF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga629937c225db1e00a996bbba5bc0dfa9}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_EDSEL\_POSEDGE@{PRS\_CH\_CTRL\_EDSEL\_POSEDGE}}
\index{PRS\_CH\_CTRL\_EDSEL\_POSEDGE@{PRS\_CH\_CTRL\_EDSEL\_POSEDGE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_EDSEL\_POSEDGE}{PRS\_CH\_CTRL\_EDSEL\_POSEDGE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga629937c225db1e00a996bbba5bc0dfa9} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+POSEDGE~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga75cea2dacf6fdcba0e93046fd1487cbe}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+EDSEL\+\_\+\+POSEDGE}} $<$$<$ 24)}

Shifted mode POSEDGE for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga46050fa44c14c795482bbbafa8f651d7}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_ACMP0OUT@{PRS\_CH\_CTRL\_SIGSEL\_ACMP0OUT}}
\index{PRS\_CH\_CTRL\_SIGSEL\_ACMP0OUT@{PRS\_CH\_CTRL\_SIGSEL\_ACMP0OUT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_ACMP0OUT}{PRS\_CH\_CTRL\_SIGSEL\_ACMP0OUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga46050fa44c14c795482bbbafa8f651d7} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ACMP0\+OUT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga2c82c33152490e72c09ac999d0267560}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ACMP0\+OUT}} $<$$<$ 0)}

Shifted mode ACMP0\+OUT for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gab4670228867dae2a57090349e5953f6a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_ACMP1OUT@{PRS\_CH\_CTRL\_SIGSEL\_ACMP1OUT}}
\index{PRS\_CH\_CTRL\_SIGSEL\_ACMP1OUT@{PRS\_CH\_CTRL\_SIGSEL\_ACMP1OUT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_ACMP1OUT}{PRS\_CH\_CTRL\_SIGSEL\_ACMP1OUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gab4670228867dae2a57090349e5953f6a} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ACMP1\+OUT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4a1d8da2f8f31659665f6cd8cdcade08}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ACMP1\+OUT}} $<$$<$ 0)}

Shifted mode ACMP1\+OUT for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaa01dc9a580cd2247f2531d74a5ae873a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_ADC0SCAN@{PRS\_CH\_CTRL\_SIGSEL\_ADC0SCAN}}
\index{PRS\_CH\_CTRL\_SIGSEL\_ADC0SCAN@{PRS\_CH\_CTRL\_SIGSEL\_ADC0SCAN}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_ADC0SCAN}{PRS\_CH\_CTRL\_SIGSEL\_ADC0SCAN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaa01dc9a580cd2247f2531d74a5ae873a} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SCAN~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaed456e3f5392833177c4e1311f05cae3}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SCAN}} $<$$<$ 0)}

Shifted mode ADC0\+SCAN for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga76718c370048a716ff13d54d52663070}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_ADC0SINGLE@{PRS\_CH\_CTRL\_SIGSEL\_ADC0SINGLE}}
\index{PRS\_CH\_CTRL\_SIGSEL\_ADC0SINGLE@{PRS\_CH\_CTRL\_SIGSEL\_ADC0SINGLE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_ADC0SINGLE}{PRS\_CH\_CTRL\_SIGSEL\_ADC0SINGLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga76718c370048a716ff13d54d52663070} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SINGLE~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gade59af93301160d6983e3d33c4a1b9bc}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SINGLE}} $<$$<$ 0)}

Shifted mode ADC0\+SINGLE for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga4ed971e4b2c47a88d83844b54e503435}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_BURTCCOMP0@{PRS\_CH\_CTRL\_SIGSEL\_BURTCCOMP0}}
\index{PRS\_CH\_CTRL\_SIGSEL\_BURTCCOMP0@{PRS\_CH\_CTRL\_SIGSEL\_BURTCCOMP0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_BURTCCOMP0}{PRS\_CH\_CTRL\_SIGSEL\_BURTCCOMP0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga4ed971e4b2c47a88d83844b54e503435} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+BURTCCOMP0~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac16608445e3083af631bd5b94418dc68}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+BURTCCOMP0}} $<$$<$ 0)}

Shifted mode BURTCCOMP0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga43088a86ff9636f7c9792cb7480d6e1c}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_BURTCOF@{PRS\_CH\_CTRL\_SIGSEL\_BURTCOF}}
\index{PRS\_CH\_CTRL\_SIGSEL\_BURTCOF@{PRS\_CH\_CTRL\_SIGSEL\_BURTCOF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_BURTCOF}{PRS\_CH\_CTRL\_SIGSEL\_BURTCOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga43088a86ff9636f7c9792cb7480d6e1c} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+BURTCOF~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga79a089a075d4dc5ab71c63d34f2525ad}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+BURTCOF}} $<$$<$ 0)}

Shifted mode BURTCOF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga5c9966bf93e3eaaf2ab8de0fd3f407d8}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_DAC0CH0@{PRS\_CH\_CTRL\_SIGSEL\_DAC0CH0}}
\index{PRS\_CH\_CTRL\_SIGSEL\_DAC0CH0@{PRS\_CH\_CTRL\_SIGSEL\_DAC0CH0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_DAC0CH0}{PRS\_CH\_CTRL\_SIGSEL\_DAC0CH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga5c9966bf93e3eaaf2ab8de0fd3f407d8} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH0~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga019a140a4dbd6c501b5fdf25c2c71f31}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH0}} $<$$<$ 0)}

Shifted mode DAC0\+CH0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga02f80ca8f45bf7f47414121eae0fe4c9}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_DAC0CH1@{PRS\_CH\_CTRL\_SIGSEL\_DAC0CH1}}
\index{PRS\_CH\_CTRL\_SIGSEL\_DAC0CH1@{PRS\_CH\_CTRL\_SIGSEL\_DAC0CH1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_DAC0CH1}{PRS\_CH\_CTRL\_SIGSEL\_DAC0CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga02f80ca8f45bf7f47414121eae0fe4c9} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH1~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga903fa3206aa02d7b95130920b00a2428}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH1}} $<$$<$ 0)}

Shifted mode DAC0\+CH1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gab6f6a7d871d54759467f1e0c01a38673}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN0@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN0}}
\index{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN0@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN0}{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gab6f6a7d871d54759467f1e0c01a38673} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN0~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad789e86b470c18c1a8a36562110bf303}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN0}} $<$$<$ 0)}

Shifted mode GPIOPIN0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gabe2a84e58f2ece064455df1da505a869}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN1@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN1}}
\index{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN1@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN1}{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gabe2a84e58f2ece064455df1da505a869} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN1~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga62ba89281fe564ca60163575fa56250d}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN1}} $<$$<$ 0)}

Shifted mode GPIOPIN1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga3367ef8a287e62d6ec0d701a86b95e87}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN10@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN10}}
\index{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN10@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN10}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN10}{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN10}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga3367ef8a287e62d6ec0d701a86b95e87} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN10~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga6a5060e31c8356ad0c0bfb527252bd27}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN10}} $<$$<$ 0)}

Shifted mode GPIOPIN10 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga10ebbc69abadd60e34bea810dfd1a0e4}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN11@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN11}}
\index{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN11@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN11}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN11}{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN11}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga10ebbc69abadd60e34bea810dfd1a0e4} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN11~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab5a087428ba5be2c49e2aa52ded4a903}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN11}} $<$$<$ 0)}

Shifted mode GPIOPIN11 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga1c5b619600de181781c6a2f893b47e34}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN12@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN12}}
\index{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN12@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN12}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN12}{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN12}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga1c5b619600de181781c6a2f893b47e34} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN12~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3a90004974156984e962e104f6e8cc71}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN12}} $<$$<$ 0)}

Shifted mode GPIOPIN12 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac4bd15b44887f205d3e91c65c12eeab7}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN13@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN13}}
\index{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN13@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN13}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN13}{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN13}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac4bd15b44887f205d3e91c65c12eeab7} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN13~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab1ec6280c56b4427758246813cecaa8a}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN13}} $<$$<$ 0)}

Shifted mode GPIOPIN13 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga1c12066d18f663c7c7f5dddf35e112e1}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN14@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN14}}
\index{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN14@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN14}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN14}{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN14}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga1c12066d18f663c7c7f5dddf35e112e1} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN14~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3443f38c54796d23752e6b343f834e67}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN14}} $<$$<$ 0)}

Shifted mode GPIOPIN14 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga7ad47b6e1d0def5858d962b19975432a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN15@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN15}}
\index{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN15@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN15}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN15}{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN15}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga7ad47b6e1d0def5858d962b19975432a} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN15~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaa449617edffa499c5ef643278e66678e}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN15}} $<$$<$ 0)}

Shifted mode GPIOPIN15 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gad00494ce69289141b10e3fc7fe3fe80c}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN2@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN2}}
\index{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN2@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN2}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN2}{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gad00494ce69289141b10e3fc7fe3fe80c} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN2~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac36735a7b6bd5a214aba6bdd8a11bcdf}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN2}} $<$$<$ 0)}

Shifted mode GPIOPIN2 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga3a4203b58cca23222507f906d9739874}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN3@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN3}}
\index{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN3@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN3}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN3}{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga3a4203b58cca23222507f906d9739874} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN3~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga620f1569a580419059b5dad61647256e}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN3}} $<$$<$ 0)}

Shifted mode GPIOPIN3 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga63c695f10b4f4fb227b8e856b20ac7e4}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN4@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN4}}
\index{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN4@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN4}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN4}{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga63c695f10b4f4fb227b8e856b20ac7e4} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN4~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad7254eaacfaf503763af51c1e2fca241}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN4}} $<$$<$ 0)}

Shifted mode GPIOPIN4 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga6f91ed1413c6360b29ad6ea7a7096a54}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN5@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN5}}
\index{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN5@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN5}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN5}{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga6f91ed1413c6360b29ad6ea7a7096a54} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN5~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaafe90797830caf0f7732f673abf35e84}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN5}} $<$$<$ 0)}

Shifted mode GPIOPIN5 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga9f1505d7b6d54d1016f51e83ffbf7eb0}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN6@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN6}}
\index{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN6@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN6}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN6}{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga9f1505d7b6d54d1016f51e83ffbf7eb0} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN6~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaefd05b068b8572e50ab8a75d257d7171}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN6}} $<$$<$ 0)}

Shifted mode GPIOPIN6 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga41ed065e6745f25521f60466dbb95d55}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN7@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN7}}
\index{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN7@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN7}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN7}{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga41ed065e6745f25521f60466dbb95d55} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN7~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga85abc8e7f195ea48967d5ad5192bef8d}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN7}} $<$$<$ 0)}

Shifted mode GPIOPIN7 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga4ae8335ac21ca1108f7815acdbb40763}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN8@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN8}}
\index{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN8@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN8}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN8}{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga4ae8335ac21ca1108f7815acdbb40763} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN8~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaaf281e92ef88b7833594c1cb6c53cb9b}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN8}} $<$$<$ 0)}

Shifted mode GPIOPIN8 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaca7c21155f7362490bfd8f5179d65756}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN9@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN9}}
\index{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN9@{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN9}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN9}{PRS\_CH\_CTRL\_SIGSEL\_GPIOPIN9}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaca7c21155f7362490bfd8f5179d65756} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN9~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga1205b2cd1f7614bf3fa8bea2e8275493}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+GPIOPIN9}} $<$$<$ 0)}

Shifted mode GPIOPIN9 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gad1464e4ebe5a35aeeff0e5a3438ca594}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC0@{PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC0}}
\index{PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC0@{PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC0}{PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gad1464e4ebe5a35aeeff0e5a3438ca594} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEDEC0~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gabdafb5c21eda810bfa98ce05620c465f}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEDEC0}} $<$$<$ 0)}

Shifted mode LESENSEDEC0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga1adeb3e0b8051d37b0e18f20dab4bc6d}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC1@{PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC1}}
\index{PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC1@{PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC1}{PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga1adeb3e0b8051d37b0e18f20dab4bc6d} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEDEC1~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga9be446dcfdec69bccb20276a66ee040f}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEDEC1}} $<$$<$ 0)}

Shifted mode LESENSEDEC1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaa358faf3fcd8a8f47762a7c7d1ce79f8}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC2@{PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC2}}
\index{PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC2@{PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC2}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC2}{PRS\_CH\_CTRL\_SIGSEL\_LESENSEDEC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaa358faf3fcd8a8f47762a7c7d1ce79f8} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEDEC2~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafe735f28d1bb4879596c2448fce1125a}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEDEC2}} $<$$<$ 0)}

Shifted mode LESENSEDEC2 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gab6a6ff1dabcf4940f1fc5ca564f55fc4}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES0@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES0}}
\index{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES0@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES0}{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gab6a6ff1dabcf4940f1fc5ca564f55fc4} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES0~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad960a2738c5d785a4ff081f6d19ad442}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES0}} $<$$<$ 0)}

Shifted mode LESENSESCANRES0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga34e6a5d7b5abb27dc9ae7d424dea53d6}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES1@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES1}}
\index{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES1@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES1}{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga34e6a5d7b5abb27dc9ae7d424dea53d6} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES1~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0659b332957e93544b55cc0454051dce}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES1}} $<$$<$ 0)}

Shifted mode LESENSESCANRES1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga52e5716031e34b83ab6886d116f53c12}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES10@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES10}}
\index{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES10@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES10}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES10}{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES10}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga52e5716031e34b83ab6886d116f53c12} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES10~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga51c02ac714569112247376e37d310846}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES10}} $<$$<$ 0)}

Shifted mode LESENSESCANRES10 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga329850c999590ed93619106993df80bf}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES11@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES11}}
\index{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES11@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES11}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES11}{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES11}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga329850c999590ed93619106993df80bf} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES11~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaaf5bd9d931cf4e4b2b05d681b502ff86}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES11}} $<$$<$ 0)}

Shifted mode LESENSESCANRES11 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gafe4e9ef8f05b507ee837bcc86a493f6d}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES12@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES12}}
\index{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES12@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES12}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES12}{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES12}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gafe4e9ef8f05b507ee837bcc86a493f6d} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES12~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaeb8096d6c16bd4afdff50cc79ca777ed}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES12}} $<$$<$ 0)}

Shifted mode LESENSESCANRES12 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga003bfb46365a6fd9c349b7e5c3f85d13}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES13@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES13}}
\index{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES13@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES13}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES13}{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES13}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga003bfb46365a6fd9c349b7e5c3f85d13} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES13~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5abf972f9423d374364123f7a3616d49}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES13}} $<$$<$ 0)}

Shifted mode LESENSESCANRES13 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga6a595042bebc146e6a247edc9d065a7a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES14@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES14}}
\index{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES14@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES14}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES14}{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES14}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga6a595042bebc146e6a247edc9d065a7a} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES14~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafa3f300bbbf1e3023e3c48da92255b11}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES14}} $<$$<$ 0)}

Shifted mode LESENSESCANRES14 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga38f2a5c59270834dbea0638f97fbbb7d}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES15@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES15}}
\index{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES15@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES15}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES15}{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES15}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga38f2a5c59270834dbea0638f97fbbb7d} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES15~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga76e8419a2174759abfe0303f6ed248bc}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES15}} $<$$<$ 0)}

Shifted mode LESENSESCANRES15 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaadff0ad454b159b39b6db20d32bf600f}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES2@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES2}}
\index{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES2@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES2}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES2}{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaadff0ad454b159b39b6db20d32bf600f} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES2~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7799035c2215cdd461ad495863ca966f}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES2}} $<$$<$ 0)}

Shifted mode LESENSESCANRES2 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga5ca1ac507559e9b720fbde443254eebc}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES3@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES3}}
\index{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES3@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES3}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES3}{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga5ca1ac507559e9b720fbde443254eebc} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES3~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaa37eb83e85d1c98c5596bc1ff7935269}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES3}} $<$$<$ 0)}

Shifted mode LESENSESCANRES3 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga5834e9d3396f1deb50bb751a623eb6d0}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES4@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES4}}
\index{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES4@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES4}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES4}{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga5834e9d3396f1deb50bb751a623eb6d0} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES4~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gae35a71a8c3c207c2b6bf1f9a191bf317}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES4}} $<$$<$ 0)}

Shifted mode LESENSESCANRES4 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga3b31029b428a973856e508e6e8fb4319}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES5@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES5}}
\index{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES5@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES5}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES5}{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga3b31029b428a973856e508e6e8fb4319} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES5~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4e57b800985e449e3d8908803ae795d9}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES5}} $<$$<$ 0)}

Shifted mode LESENSESCANRES5 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac0086d5309dce28a1a7ee00712f0c4ba}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES6@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES6}}
\index{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES6@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES6}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES6}{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac0086d5309dce28a1a7ee00712f0c4ba} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES6~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga97eb5527c38d71423ed87e1b92c7a702}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES6}} $<$$<$ 0)}

Shifted mode LESENSESCANRES6 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga2e5b6f07947cd785196331f7f9038833}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES7@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES7}}
\index{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES7@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES7}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES7}{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga2e5b6f07947cd785196331f7f9038833} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES7~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3490019298e9a04b0f285ddb7e1f11d9}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES7}} $<$$<$ 0)}

Shifted mode LESENSESCANRES7 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga1e4d29bf561c5e75c58dd29ef48a15b5}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES8@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES8}}
\index{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES8@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES8}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES8}{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga1e4d29bf561c5e75c58dd29ef48a15b5} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES8~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaea456f2f541faca2af62c744fcc7ad6b}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES8}} $<$$<$ 0)}

Shifted mode LESENSESCANRES8 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga329f3c24a94e83c1a8e3e959bc5c3618}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES9@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES9}}
\index{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES9@{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES9}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES9}{PRS\_CH\_CTRL\_SIGSEL\_LESENSESCANRES9}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga329f3c24a94e83c1a8e3e959bc5c3618} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES9~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac711f100c95c9be159cd253dcc8b5fd6}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSESCANRES9}} $<$$<$ 0)}

Shifted mode LESENSESCANRES9 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gafbe9a18d73b9fe974ce7629d82bbbe12}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH0@{PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH0}}
\index{PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH0@{PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH0}{PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gafbe9a18d73b9fe974ce7629d82bbbe12} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LETIMER0\+CH0~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac12152fec491236dab291a6ef51f1899}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LETIMER0\+CH0}} $<$$<$ 0)}

Shifted mode LETIMER0\+CH0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaec3c3fd79a616885c6f974bfb91abf35}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH1@{PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH1}}
\index{PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH1@{PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH1}{PRS\_CH\_CTRL\_SIGSEL\_LETIMER0CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaec3c3fd79a616885c6f974bfb91abf35} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LETIMER0\+CH1~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0d55a74aa646e816e3771aeca0851712}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LETIMER0\+CH1}} $<$$<$ 0)}

Shifted mode LETIMER0\+CH1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaee3cfedbe8f8290a6a155dde00d64271}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP0@{PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP0}}
\index{PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP0@{PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP0}{PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaee3cfedbe8f8290a6a155dde00d64271} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+RTCCOMP0~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3ca9c6b45f6c8513dd5c2e361f0e7e32}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+RTCCOMP0}} $<$$<$ 0)}

Shifted mode RTCCOMP0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaa12c443c22224ec74189055ca25339c2}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP1@{PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP1}}
\index{PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP1@{PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP1}{PRS\_CH\_CTRL\_SIGSEL\_RTCCOMP1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaa12c443c22224ec74189055ca25339c2} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+RTCCOMP1~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad7dd59df4e6c1639a7ffe35730ededc5}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+RTCCOMP1}} $<$$<$ 0)}

Shifted mode RTCCOMP1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga140f067bc546484319a76f78719d990a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_RTCOF@{PRS\_CH\_CTRL\_SIGSEL\_RTCOF}}
\index{PRS\_CH\_CTRL\_SIGSEL\_RTCOF@{PRS\_CH\_CTRL\_SIGSEL\_RTCOF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_RTCOF}{PRS\_CH\_CTRL\_SIGSEL\_RTCOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga140f067bc546484319a76f78719d990a} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+RTCOF~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaeb8f8caf167447c839438c779007b5d4}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+RTCOF}} $<$$<$ 0)}

Shifted mode RTCOF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga4b693798cc1c8a7021363f0effcd01ca}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC0@{PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC0}}
\index{PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC0@{PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC0}{PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga4b693798cc1c8a7021363f0effcd01ca} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC0~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga517322cdcac75fead5ebef0212dec852}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC0}} $<$$<$ 0)}

Shifted mode TIMER0\+CC0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga7f42a9a994ad3ca7f824701c8667082f}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC1@{PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC1}}
\index{PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC1@{PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC1}{PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga7f42a9a994ad3ca7f824701c8667082f} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC1~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab61a70a13feff6c60b0a310c746d32ee}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC1}} $<$$<$ 0)}

Shifted mode TIMER0\+CC1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga3d25dd53bfb9b16fc587b030638b735d}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC2@{PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC2}}
\index{PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC2@{PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC2}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC2}{PRS\_CH\_CTRL\_SIGSEL\_TIMER0CC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga3d25dd53bfb9b16fc587b030638b735d} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC2~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gadcacfa3e28e5a1519e96b97f8ce548d2}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC2}} $<$$<$ 0)}

Shifted mode TIMER0\+CC2 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gabe6b925ab91893d157b089831fbfc4f5}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_TIMER0OF@{PRS\_CH\_CTRL\_SIGSEL\_TIMER0OF}}
\index{PRS\_CH\_CTRL\_SIGSEL\_TIMER0OF@{PRS\_CH\_CTRL\_SIGSEL\_TIMER0OF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_TIMER0OF}{PRS\_CH\_CTRL\_SIGSEL\_TIMER0OF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gabe6b925ab91893d157b089831fbfc4f5} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+OF~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafbbd8baa929834533ff8911a936b5664}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+OF}} $<$$<$ 0)}

Shifted mode TIMER0\+OF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac00a17f59ef3f6d91d2cd82eee43fa9e}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_TIMER0UF@{PRS\_CH\_CTRL\_SIGSEL\_TIMER0UF}}
\index{PRS\_CH\_CTRL\_SIGSEL\_TIMER0UF@{PRS\_CH\_CTRL\_SIGSEL\_TIMER0UF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_TIMER0UF}{PRS\_CH\_CTRL\_SIGSEL\_TIMER0UF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac00a17f59ef3f6d91d2cd82eee43fa9e} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+UF~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac6956bebcb2e0b1db6f5349f75c2ce94}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+UF}} $<$$<$ 0)}

Shifted mode TIMER0\+UF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga46c95072a414f26fefc78bfe1d6066f5}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC0@{PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC0}}
\index{PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC0@{PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC0}{PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga46c95072a414f26fefc78bfe1d6066f5} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC0~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga6b866f2d2ff9d86f3fe30f236b2fc751}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC0}} $<$$<$ 0)}

Shifted mode TIMER1\+CC0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaa87f446fa919df5e8f398c13ae31500c}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC1@{PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC1}}
\index{PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC1@{PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC1}{PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaa87f446fa919df5e8f398c13ae31500c} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC1~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5c7a68a182d7a9ece383be54d8648f8a}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC1}} $<$$<$ 0)}

Shifted mode TIMER1\+CC1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga741779e211e24525b289c10710bc30eb}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC2@{PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC2}}
\index{PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC2@{PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC2}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC2}{PRS\_CH\_CTRL\_SIGSEL\_TIMER1CC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga741779e211e24525b289c10710bc30eb} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC2~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4d840218244c71f9990a7b1cb933118c}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC2}} $<$$<$ 0)}

Shifted mode TIMER1\+CC2 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac635883215a112e39e624392fc21fd78}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_TIMER1OF@{PRS\_CH\_CTRL\_SIGSEL\_TIMER1OF}}
\index{PRS\_CH\_CTRL\_SIGSEL\_TIMER1OF@{PRS\_CH\_CTRL\_SIGSEL\_TIMER1OF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_TIMER1OF}{PRS\_CH\_CTRL\_SIGSEL\_TIMER1OF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac635883215a112e39e624392fc21fd78} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+OF~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga79452f30afc24153299fbadc093238cc}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+OF}} $<$$<$ 0)}

Shifted mode TIMER1\+OF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga76697c35948199a2b5723766f30a7ff4}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_TIMER1UF@{PRS\_CH\_CTRL\_SIGSEL\_TIMER1UF}}
\index{PRS\_CH\_CTRL\_SIGSEL\_TIMER1UF@{PRS\_CH\_CTRL\_SIGSEL\_TIMER1UF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_TIMER1UF}{PRS\_CH\_CTRL\_SIGSEL\_TIMER1UF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga76697c35948199a2b5723766f30a7ff4} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+UF~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gade959fb85e9b57478c3b40fd66257c32}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+UF}} $<$$<$ 0)}

Shifted mode TIMER1\+UF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga5556d34ac0419bc5137cac1ee7582b58}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC0@{PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC0}}
\index{PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC0@{PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC0}{PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga5556d34ac0419bc5137cac1ee7582b58} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC0~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4474b23e8a09d2824fa8e6ff443cca6f}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC0}} $<$$<$ 0)}

Shifted mode TIMER2\+CC0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gad36124b5af63366f5241322af2f4cc14}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC1@{PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC1}}
\index{PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC1@{PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC1}{PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gad36124b5af63366f5241322af2f4cc14} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC1~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5f5e19fd16d344bb298efae39d4ba27f}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC1}} $<$$<$ 0)}

Shifted mode TIMER2\+CC1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga152c929de79ff18b8f2edae2091880f7}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC2@{PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC2}}
\index{PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC2@{PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC2}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC2}{PRS\_CH\_CTRL\_SIGSEL\_TIMER2CC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga152c929de79ff18b8f2edae2091880f7} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC2~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5b263b8539983e78b950448d59b47e80}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC2}} $<$$<$ 0)}

Shifted mode TIMER2\+CC2 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga7fa4ff5d16769425f5ad0d508dcc64e6}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_TIMER2OF@{PRS\_CH\_CTRL\_SIGSEL\_TIMER2OF}}
\index{PRS\_CH\_CTRL\_SIGSEL\_TIMER2OF@{PRS\_CH\_CTRL\_SIGSEL\_TIMER2OF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_TIMER2OF}{PRS\_CH\_CTRL\_SIGSEL\_TIMER2OF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga7fa4ff5d16769425f5ad0d508dcc64e6} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+OF~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4f347ba792b9ef7c9bf26e5c40c05103}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+OF}} $<$$<$ 0)}

Shifted mode TIMER2\+OF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga9d269d617f430b617cd75d0074000e11}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_TIMER2UF@{PRS\_CH\_CTRL\_SIGSEL\_TIMER2UF}}
\index{PRS\_CH\_CTRL\_SIGSEL\_TIMER2UF@{PRS\_CH\_CTRL\_SIGSEL\_TIMER2UF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_TIMER2UF}{PRS\_CH\_CTRL\_SIGSEL\_TIMER2UF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga9d269d617f430b617cd75d0074000e11} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+UF~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaacb7e6d8aa611cd65d169a1ff2c51f14}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+UF}} $<$$<$ 0)}

Shifted mode TIMER2\+UF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga166c7b15ef5ab00de6bae1773abfa731}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC0@{PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC0}}
\index{PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC0@{PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC0}{PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga166c7b15ef5ab00de6bae1773abfa731} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC0~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga345e7486ed96f2870805731f25d6f664}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC0}} $<$$<$ 0)}

Shifted mode TIMER3\+CC0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac5ef09fac338cb330ed441be44b9119e}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC1@{PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC1}}
\index{PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC1@{PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC1}{PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac5ef09fac338cb330ed441be44b9119e} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC1~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0b1c99cf13c8534ed5dbf8bbc3bf80c0}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC1}} $<$$<$ 0)}

Shifted mode TIMER3\+CC1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga20086ce43c6413d168c9d7dc8c742887}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC2@{PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC2}}
\index{PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC2@{PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC2}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC2}{PRS\_CH\_CTRL\_SIGSEL\_TIMER3CC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga20086ce43c6413d168c9d7dc8c742887} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC2~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3a88f66d0fc1490fbe6f8e12a94cfecb}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC2}} $<$$<$ 0)}

Shifted mode TIMER3\+CC2 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac863a4ed65bba542d4a8fa68e0277710}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_TIMER3OF@{PRS\_CH\_CTRL\_SIGSEL\_TIMER3OF}}
\index{PRS\_CH\_CTRL\_SIGSEL\_TIMER3OF@{PRS\_CH\_CTRL\_SIGSEL\_TIMER3OF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_TIMER3OF}{PRS\_CH\_CTRL\_SIGSEL\_TIMER3OF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac863a4ed65bba542d4a8fa68e0277710} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+OF~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab6014c27112c80441d6fde3dd4fb88b5}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+OF}} $<$$<$ 0)}

Shifted mode TIMER3\+OF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga05bc4065fcf1fa72747d5c8fb39e002c}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_TIMER3UF@{PRS\_CH\_CTRL\_SIGSEL\_TIMER3UF}}
\index{PRS\_CH\_CTRL\_SIGSEL\_TIMER3UF@{PRS\_CH\_CTRL\_SIGSEL\_TIMER3UF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_TIMER3UF}{PRS\_CH\_CTRL\_SIGSEL\_TIMER3UF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga05bc4065fcf1fa72747d5c8fb39e002c} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+UF~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac8fde0b5beb43a11feec6118284634e9}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+UF}} $<$$<$ 0)}

Shifted mode TIMER3\+UF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga81998b8acbc9ffac652d645bc66d5e48}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_UART0RXDATAV@{PRS\_CH\_CTRL\_SIGSEL\_UART0RXDATAV}}
\index{PRS\_CH\_CTRL\_SIGSEL\_UART0RXDATAV@{PRS\_CH\_CTRL\_SIGSEL\_UART0RXDATAV}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_UART0RXDATAV}{PRS\_CH\_CTRL\_SIGSEL\_UART0RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga81998b8acbc9ffac652d645bc66d5e48} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+RXDATAV~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga810941478bb297303654bf532a41e9ae}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+RXDATAV}} $<$$<$ 0)}

Shifted mode UART0\+RXDATAV for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaf9eb72ca413f933616ee000711edffe3}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_UART0TXC@{PRS\_CH\_CTRL\_SIGSEL\_UART0TXC}}
\index{PRS\_CH\_CTRL\_SIGSEL\_UART0TXC@{PRS\_CH\_CTRL\_SIGSEL\_UART0TXC}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_UART0TXC}{PRS\_CH\_CTRL\_SIGSEL\_UART0TXC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaf9eb72ca413f933616ee000711edffe3} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+TXC~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga09bafd2f28d10b72d921213a1ba29b5e}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+TXC}} $<$$<$ 0)}

Shifted mode UART0\+TXC for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga39cdac08edea079f6ba747123df8bea5}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_UART1RXDATAV@{PRS\_CH\_CTRL\_SIGSEL\_UART1RXDATAV}}
\index{PRS\_CH\_CTRL\_SIGSEL\_UART1RXDATAV@{PRS\_CH\_CTRL\_SIGSEL\_UART1RXDATAV}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_UART1RXDATAV}{PRS\_CH\_CTRL\_SIGSEL\_UART1RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga39cdac08edea079f6ba747123df8bea5} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+RXDATAV~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga98688b6c41f15c6a64feb7b0d5d070bf}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+RXDATAV}} $<$$<$ 0)}

Shifted mode UART1\+RXDATAV for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga494610ad3b07b353367268888fec52be}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_UART1TXC@{PRS\_CH\_CTRL\_SIGSEL\_UART1TXC}}
\index{PRS\_CH\_CTRL\_SIGSEL\_UART1TXC@{PRS\_CH\_CTRL\_SIGSEL\_UART1TXC}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_UART1TXC}{PRS\_CH\_CTRL\_SIGSEL\_UART1TXC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga494610ad3b07b353367268888fec52be} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+TXC~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga1f323eb25340efedef0f01b21bc4996f}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+TXC}} $<$$<$ 0)}

Shifted mode UART1\+TXC for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga706768d82157b4a00bb1c16028162a86}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_USART0IRTX@{PRS\_CH\_CTRL\_SIGSEL\_USART0IRTX}}
\index{PRS\_CH\_CTRL\_SIGSEL\_USART0IRTX@{PRS\_CH\_CTRL\_SIGSEL\_USART0IRTX}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_USART0IRTX}{PRS\_CH\_CTRL\_SIGSEL\_USART0IRTX}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga706768d82157b4a00bb1c16028162a86} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+IRTX~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafad6ca93e1c9f8ea734618c10b0abeb6}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+IRTX}} $<$$<$ 0)}

Shifted mode USART0\+IRTX for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga3bee3d42cfb03b19b6fc29bab5697700}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_USART0RXDATAV@{PRS\_CH\_CTRL\_SIGSEL\_USART0RXDATAV}}
\index{PRS\_CH\_CTRL\_SIGSEL\_USART0RXDATAV@{PRS\_CH\_CTRL\_SIGSEL\_USART0RXDATAV}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_USART0RXDATAV}{PRS\_CH\_CTRL\_SIGSEL\_USART0RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga3bee3d42cfb03b19b6fc29bab5697700} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+RXDATAV~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga017a7dd9995d1e88623bc1ee24a9103b}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+RXDATAV}} $<$$<$ 0)}

Shifted mode USART0\+RXDATAV for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaf580f500e6efca674447735401ff4aec}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_USART0TXC@{PRS\_CH\_CTRL\_SIGSEL\_USART0TXC}}
\index{PRS\_CH\_CTRL\_SIGSEL\_USART0TXC@{PRS\_CH\_CTRL\_SIGSEL\_USART0TXC}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_USART0TXC}{PRS\_CH\_CTRL\_SIGSEL\_USART0TXC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaf580f500e6efca674447735401ff4aec} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+TXC~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga04c870260039c22df540d0ab6dfc0200}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+TXC}} $<$$<$ 0)}

Shifted mode USART0\+TXC for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga9e52ef2ab07b5a42867fa7ee668fbaea}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_USART1RXDATAV@{PRS\_CH\_CTRL\_SIGSEL\_USART1RXDATAV}}
\index{PRS\_CH\_CTRL\_SIGSEL\_USART1RXDATAV@{PRS\_CH\_CTRL\_SIGSEL\_USART1RXDATAV}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_USART1RXDATAV}{PRS\_CH\_CTRL\_SIGSEL\_USART1RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga9e52ef2ab07b5a42867fa7ee668fbaea} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+RXDATAV~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga8794a820dc227b6feaca4b542e599eca}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+RXDATAV}} $<$$<$ 0)}

Shifted mode USART1\+RXDATAV for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga45ac7f5fe630e31d0dedd618997e0ba5}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_USART1TXC@{PRS\_CH\_CTRL\_SIGSEL\_USART1TXC}}
\index{PRS\_CH\_CTRL\_SIGSEL\_USART1TXC@{PRS\_CH\_CTRL\_SIGSEL\_USART1TXC}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_USART1TXC}{PRS\_CH\_CTRL\_SIGSEL\_USART1TXC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga45ac7f5fe630e31d0dedd618997e0ba5} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXC~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7fbcb0f847bb09ff758fcfed19f7a31c}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXC}} $<$$<$ 0)}

Shifted mode USART1\+TXC for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga9758b17df503801b7de6611ba4b61f67}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_USART2RXDATAV@{PRS\_CH\_CTRL\_SIGSEL\_USART2RXDATAV}}
\index{PRS\_CH\_CTRL\_SIGSEL\_USART2RXDATAV@{PRS\_CH\_CTRL\_SIGSEL\_USART2RXDATAV}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_USART2RXDATAV}{PRS\_CH\_CTRL\_SIGSEL\_USART2RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga9758b17df503801b7de6611ba4b61f67} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+RXDATAV~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga157d92b462420e73e58a34bcf08b36ad}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+RXDATAV}} $<$$<$ 0)}

Shifted mode USART2\+RXDATAV for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gacafe790788778cc25cdcb1e83af48ddf}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_USART2TXC@{PRS\_CH\_CTRL\_SIGSEL\_USART2TXC}}
\index{PRS\_CH\_CTRL\_SIGSEL\_USART2TXC@{PRS\_CH\_CTRL\_SIGSEL\_USART2TXC}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_USART2TXC}{PRS\_CH\_CTRL\_SIGSEL\_USART2TXC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gacafe790788778cc25cdcb1e83af48ddf} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXC~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga1ab3c2e8ec9a3e3d9921d2dae634c88f}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXC}} $<$$<$ 0)}

Shifted mode USART2\+TXC for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gad27d5323778a74f8ce2afd7136e7f151}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_USBSOF@{PRS\_CH\_CTRL\_SIGSEL\_USBSOF}}
\index{PRS\_CH\_CTRL\_SIGSEL\_USBSOF@{PRS\_CH\_CTRL\_SIGSEL\_USBSOF}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_USBSOF}{PRS\_CH\_CTRL\_SIGSEL\_USBSOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gad27d5323778a74f8ce2afd7136e7f151} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USBSOF~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga26d150ef1084b8f18308cce099130479}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USBSOF}} $<$$<$ 0)}

Shifted mode USBSOF for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaa4e81bd436c2c8e36d2fc335b1dbfea7}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_USBSOFSR@{PRS\_CH\_CTRL\_SIGSEL\_USBSOFSR}}
\index{PRS\_CH\_CTRL\_SIGSEL\_USBSOFSR@{PRS\_CH\_CTRL\_SIGSEL\_USBSOFSR}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_USBSOFSR}{PRS\_CH\_CTRL\_SIGSEL\_USBSOFSR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaa4e81bd436c2c8e36d2fc335b1dbfea7} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USBSOFSR~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad55c3057a1bb96fffb32e6b806ca465c}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USBSOFSR}} $<$$<$ 0)}

Shifted mode USBSOFSR for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gafad22584b9290fd2fee23a77dcb7c1e1}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SIGSEL\_VCMPOUT@{PRS\_CH\_CTRL\_SIGSEL\_VCMPOUT}}
\index{PRS\_CH\_CTRL\_SIGSEL\_VCMPOUT@{PRS\_CH\_CTRL\_SIGSEL\_VCMPOUT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SIGSEL\_VCMPOUT}{PRS\_CH\_CTRL\_SIGSEL\_VCMPOUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gafad22584b9290fd2fee23a77dcb7c1e1} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+VCMPOUT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafd6e16c30eaef4e96c8d7e71ec5159aa}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+VCMPOUT}} $<$$<$ 0)}

Shifted mode VCMPOUT for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga05455e41a92fc3aff80164a56d2bd718}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_ACMP0@{PRS\_CH\_CTRL\_SOURCESEL\_ACMP0}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_ACMP0@{PRS\_CH\_CTRL\_SOURCESEL\_ACMP0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_ACMP0}{PRS\_CH\_CTRL\_SOURCESEL\_ACMP0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga05455e41a92fc3aff80164a56d2bd718} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ACMP0~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gacfbdaffa34ca8ceebd5e38a262a68789}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ACMP0}} $<$$<$ 16)}

Shifted mode ACMP0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga7c84d084b897a2c360a6a4d2e89ec508}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_ACMP1@{PRS\_CH\_CTRL\_SOURCESEL\_ACMP1}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_ACMP1@{PRS\_CH\_CTRL\_SOURCESEL\_ACMP1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_ACMP1}{PRS\_CH\_CTRL\_SOURCESEL\_ACMP1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga7c84d084b897a2c360a6a4d2e89ec508} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ACMP1~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3e18372135f5392a0b1115650cae068c}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ACMP1}} $<$$<$ 16)}

Shifted mode ACMP1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gada44d0d2ddc16c700c921a6ee21e1848}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_ADC0@{PRS\_CH\_CTRL\_SOURCESEL\_ADC0}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_ADC0@{PRS\_CH\_CTRL\_SOURCESEL\_ADC0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_ADC0}{PRS\_CH\_CTRL\_SOURCESEL\_ADC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gada44d0d2ddc16c700c921a6ee21e1848} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ADC0~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaac17b2021300eb950d03c6e6a3eeb7da}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ADC0}} $<$$<$ 16)}

Shifted mode ADC0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga193ead996806463e0e15164ecef7ce1a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_BURTC@{PRS\_CH\_CTRL\_SOURCESEL\_BURTC}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_BURTC@{PRS\_CH\_CTRL\_SOURCESEL\_BURTC}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_BURTC}{PRS\_CH\_CTRL\_SOURCESEL\_BURTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga193ead996806463e0e15164ecef7ce1a} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+BURTC~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga855a4335735c0a39f5d3316f1ac4c9d5}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+BURTC}} $<$$<$ 16)}

Shifted mode BURTC for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga3c6ff7590e928750e1797d5f65b596db}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_DAC0@{PRS\_CH\_CTRL\_SOURCESEL\_DAC0}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_DAC0@{PRS\_CH\_CTRL\_SOURCESEL\_DAC0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_DAC0}{PRS\_CH\_CTRL\_SOURCESEL\_DAC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga3c6ff7590e928750e1797d5f65b596db} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+DAC0~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga6d8433a51665477a5e1da7f2a9e59589}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+DAC0}} $<$$<$ 16)}

Shifted mode DAC0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga0044f19dcfb01574337fd4e05147270e}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_GPIOH@{PRS\_CH\_CTRL\_SOURCESEL\_GPIOH}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_GPIOH@{PRS\_CH\_CTRL\_SOURCESEL\_GPIOH}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_GPIOH}{PRS\_CH\_CTRL\_SOURCESEL\_GPIOH}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga0044f19dcfb01574337fd4e05147270e} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+GPIOH~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3948e0005fc96dca6230a67eacea6523}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+GPIOH}} $<$$<$ 16)}

Shifted mode GPIOH for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gad9935e476e6fc2f0eae913cdda1506c9}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_GPIOL@{PRS\_CH\_CTRL\_SOURCESEL\_GPIOL}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_GPIOL@{PRS\_CH\_CTRL\_SOURCESEL\_GPIOL}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_GPIOL}{PRS\_CH\_CTRL\_SOURCESEL\_GPIOL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gad9935e476e6fc2f0eae913cdda1506c9} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+GPIOL~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac98fdcefa552c264b4f59252863aaee1}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+GPIOL}} $<$$<$ 16)}

Shifted mode GPIOL for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga1d2dbc4fe9ba2a4edf6b99ff6b12c681}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_LESENSED@{PRS\_CH\_CTRL\_SOURCESEL\_LESENSED}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_LESENSED@{PRS\_CH\_CTRL\_SOURCESEL\_LESENSED}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_LESENSED}{PRS\_CH\_CTRL\_SOURCESEL\_LESENSED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga1d2dbc4fe9ba2a4edf6b99ff6b12c681} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSED~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga42237c021e6d8c226d48b94566e29f96}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSED}} $<$$<$ 16)}

Shifted mode LESENSED for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga9d0a68f3530b9da8d09540315a3c2e33}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_LESENSEH@{PRS\_CH\_CTRL\_SOURCESEL\_LESENSEH}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_LESENSEH@{PRS\_CH\_CTRL\_SOURCESEL\_LESENSEH}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_LESENSEH}{PRS\_CH\_CTRL\_SOURCESEL\_LESENSEH}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga9d0a68f3530b9da8d09540315a3c2e33} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSEH~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gacdd42e5e224678dbcc92587a3a9e6961}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSEH}} $<$$<$ 16)}

Shifted mode LESENSEH for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga64f8bb79e1afeedb01e60ea0441cdd1a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_LESENSEL@{PRS\_CH\_CTRL\_SOURCESEL\_LESENSEL}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_LESENSEL@{PRS\_CH\_CTRL\_SOURCESEL\_LESENSEL}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_LESENSEL}{PRS\_CH\_CTRL\_SOURCESEL\_LESENSEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga64f8bb79e1afeedb01e60ea0441cdd1a} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSEL~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga3c829cc09c2b28c29c0ea40fa5e4a65a}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSEL}} $<$$<$ 16)}

Shifted mode LESENSEL for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gafe7a5daff8b2db424b6b805bba97996f}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_LETIMER0@{PRS\_CH\_CTRL\_SOURCESEL\_LETIMER0}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_LETIMER0@{PRS\_CH\_CTRL\_SOURCESEL\_LETIMER0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_LETIMER0}{PRS\_CH\_CTRL\_SOURCESEL\_LETIMER0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gafe7a5daff8b2db424b6b805bba97996f} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LETIMER0~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga6b206a02a3cf067b7a0799888cc113d0}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LETIMER0}} $<$$<$ 16)}

Shifted mode LETIMER0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaf4257b6773dc3ee4b6e6ee7ffbe442a6}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_NONE@{PRS\_CH\_CTRL\_SOURCESEL\_NONE}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_NONE@{PRS\_CH\_CTRL\_SOURCESEL\_NONE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_NONE}{PRS\_CH\_CTRL\_SOURCESEL\_NONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaf4257b6773dc3ee4b6e6ee7ffbe442a6} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+NONE~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga2204a00ff1c3deb7d5cffd1dc37827ca}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+NONE}} $<$$<$ 16)}

Shifted mode NONE for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaba99b54c693295c2a0363bda375c06d1}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_RTC@{PRS\_CH\_CTRL\_SOURCESEL\_RTC}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_RTC@{PRS\_CH\_CTRL\_SOURCESEL\_RTC}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_RTC}{PRS\_CH\_CTRL\_SOURCESEL\_RTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaba99b54c693295c2a0363bda375c06d1} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+RTC~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaab56c4cb4d47dc8f42ee94b438c03e21}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+RTC}} $<$$<$ 16)}

Shifted mode RTC for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga946819b2e4a99179651f73fe66970720}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_TIMER0@{PRS\_CH\_CTRL\_SOURCESEL\_TIMER0}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_TIMER0@{PRS\_CH\_CTRL\_SOURCESEL\_TIMER0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_TIMER0}{PRS\_CH\_CTRL\_SOURCESEL\_TIMER0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga946819b2e4a99179651f73fe66970720} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER0~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga122e8c2af23b8d1fa904fb8297ebf545}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER0}} $<$$<$ 16)}

Shifted mode TIMER0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac18dfc8f91faff990d0ab4c595486683}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_TIMER1@{PRS\_CH\_CTRL\_SOURCESEL\_TIMER1}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_TIMER1@{PRS\_CH\_CTRL\_SOURCESEL\_TIMER1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_TIMER1}{PRS\_CH\_CTRL\_SOURCESEL\_TIMER1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac18dfc8f91faff990d0ab4c595486683} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER1~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga8ca4873e3b294c8d19b18ff39e3ae02e}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER1}} $<$$<$ 16)}

Shifted mode TIMER1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga0f314e0b519cd758640418e878daa58a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_TIMER2@{PRS\_CH\_CTRL\_SOURCESEL\_TIMER2}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_TIMER2@{PRS\_CH\_CTRL\_SOURCESEL\_TIMER2}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_TIMER2}{PRS\_CH\_CTRL\_SOURCESEL\_TIMER2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga0f314e0b519cd758640418e878daa58a} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER2~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gabb9d09e4d2eb989f2dfdf20d50af99ec}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER2}} $<$$<$ 16)}

Shifted mode TIMER2 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga925b3c2d464702fb929b4f8bac8c4381}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_TIMER3@{PRS\_CH\_CTRL\_SOURCESEL\_TIMER3}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_TIMER3@{PRS\_CH\_CTRL\_SOURCESEL\_TIMER3}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_TIMER3}{PRS\_CH\_CTRL\_SOURCESEL\_TIMER3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga925b3c2d464702fb929b4f8bac8c4381} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER3~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaea8a947896458545182978eaddb4d5a5}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER3}} $<$$<$ 16)}

Shifted mode TIMER3 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac2ec759665d5f1477d8e84a0c9c70ccb}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_UART0@{PRS\_CH\_CTRL\_SOURCESEL\_UART0}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_UART0@{PRS\_CH\_CTRL\_SOURCESEL\_UART0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_UART0}{PRS\_CH\_CTRL\_SOURCESEL\_UART0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac2ec759665d5f1477d8e84a0c9c70ccb} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART0~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga181f35bad39e0aec1861d7e4903018f3}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART0}} $<$$<$ 16)}

Shifted mode UART0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga74b78a957a5c4bdcf99a08562b478baf}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_UART1@{PRS\_CH\_CTRL\_SOURCESEL\_UART1}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_UART1@{PRS\_CH\_CTRL\_SOURCESEL\_UART1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_UART1}{PRS\_CH\_CTRL\_SOURCESEL\_UART1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga74b78a957a5c4bdcf99a08562b478baf} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART1~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga50a9f2418fb5ee95c9c57b6f0dc1b24c}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART1}} $<$$<$ 16)}

Shifted mode UART1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga28e4b5835165a55fe73e34f31b36b585}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_USART0@{PRS\_CH\_CTRL\_SOURCESEL\_USART0}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_USART0@{PRS\_CH\_CTRL\_SOURCESEL\_USART0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_USART0}{PRS\_CH\_CTRL\_SOURCESEL\_USART0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga28e4b5835165a55fe73e34f31b36b585} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART0~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gacf4c33327d4464408ac5902386873a7e}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART0}} $<$$<$ 16)}

Shifted mode USART0 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga346f1839f8e8941f5cd5ec6dba8bfb76}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_USART1@{PRS\_CH\_CTRL\_SOURCESEL\_USART1}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_USART1@{PRS\_CH\_CTRL\_SOURCESEL\_USART1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_USART1}{PRS\_CH\_CTRL\_SOURCESEL\_USART1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga346f1839f8e8941f5cd5ec6dba8bfb76} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART1~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaf51774c50e9c8813a7f33d7d903958ea}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART1}} $<$$<$ 16)}

Shifted mode USART1 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga99bdba414fafb40bc19d93e9ef0c415e}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_USART2@{PRS\_CH\_CTRL\_SOURCESEL\_USART2}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_USART2@{PRS\_CH\_CTRL\_SOURCESEL\_USART2}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_USART2}{PRS\_CH\_CTRL\_SOURCESEL\_USART2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga99bdba414fafb40bc19d93e9ef0c415e} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART2~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5cf3d10a1684522a0fdfb8e476194f54}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART2}} $<$$<$ 16)}

Shifted mode USART2 for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaeee0581b897826bc50e0f5b80f96b21d}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_USB@{PRS\_CH\_CTRL\_SOURCESEL\_USB}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_USB@{PRS\_CH\_CTRL\_SOURCESEL\_USB}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_USB}{PRS\_CH\_CTRL\_SOURCESEL\_USB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaeee0581b897826bc50e0f5b80f96b21d} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USB~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga8af1d8c7222f377cfd7fea9a5170c304}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USB}} $<$$<$ 16)}

Shifted mode USB for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaa1d36d3bda3e26eebb0ca7e0f8ef4431}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_CH\_CTRL\_SOURCESEL\_VCMP@{PRS\_CH\_CTRL\_SOURCESEL\_VCMP}}
\index{PRS\_CH\_CTRL\_SOURCESEL\_VCMP@{PRS\_CH\_CTRL\_SOURCESEL\_VCMP}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_CH\_CTRL\_SOURCESEL\_VCMP}{PRS\_CH\_CTRL\_SOURCESEL\_VCMP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaa1d36d3bda3e26eebb0ca7e0f8ef4431} 
\#define PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+VCMP~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaac04fc5afdbc694f6196ec77cb3a3cf0}{\+\_\+\+PRS\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+VCMP}} $<$$<$ 16)}

Shifted mode VCMP for PRS\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga3f61120a30423a724d8af82b69257bc7}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_ROUTE\_CH0PEN@{PRS\_ROUTE\_CH0PEN}}
\index{PRS\_ROUTE\_CH0PEN@{PRS\_ROUTE\_CH0PEN}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_ROUTE\_CH0PEN}{PRS\_ROUTE\_CH0PEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga3f61120a30423a724d8af82b69257bc7} 
\#define PRS\+\_\+\+ROUTE\+\_\+\+CH0\+PEN~(0x1\+UL $<$$<$ 0)}

CH0 Pin Enable \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gad2e7100ea446add762a425e8da10bc74}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_ROUTE\_CH0PEN\_DEFAULT@{PRS\_ROUTE\_CH0PEN\_DEFAULT}}
\index{PRS\_ROUTE\_CH0PEN\_DEFAULT@{PRS\_ROUTE\_CH0PEN\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_ROUTE\_CH0PEN\_DEFAULT}{PRS\_ROUTE\_CH0PEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gad2e7100ea446add762a425e8da10bc74} 
\#define PRS\+\_\+\+ROUTE\+\_\+\+CH0\+PEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga36185549aa55f90ffc5d1be4b1f55070}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH0\+PEN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for PRS\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gae8b31697fea92ed0bc2edc702c9a05b6}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_ROUTE\_CH1PEN@{PRS\_ROUTE\_CH1PEN}}
\index{PRS\_ROUTE\_CH1PEN@{PRS\_ROUTE\_CH1PEN}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_ROUTE\_CH1PEN}{PRS\_ROUTE\_CH1PEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gae8b31697fea92ed0bc2edc702c9a05b6} 
\#define PRS\+\_\+\+ROUTE\+\_\+\+CH1\+PEN~(0x1\+UL $<$$<$ 1)}

CH1 Pin Enable \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaba80fcc6a92be38d997755f274905e91}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_ROUTE\_CH1PEN\_DEFAULT@{PRS\_ROUTE\_CH1PEN\_DEFAULT}}
\index{PRS\_ROUTE\_CH1PEN\_DEFAULT@{PRS\_ROUTE\_CH1PEN\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_ROUTE\_CH1PEN\_DEFAULT}{PRS\_ROUTE\_CH1PEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaba80fcc6a92be38d997755f274905e91} 
\#define PRS\+\_\+\+ROUTE\+\_\+\+CH1\+PEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga86aafbf1fc6c280ce588b58ac238ec79}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH1\+PEN\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for PRS\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga63fb3666b52412b607b8bc97f5826e28}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_ROUTE\_CH2PEN@{PRS\_ROUTE\_CH2PEN}}
\index{PRS\_ROUTE\_CH2PEN@{PRS\_ROUTE\_CH2PEN}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_ROUTE\_CH2PEN}{PRS\_ROUTE\_CH2PEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga63fb3666b52412b607b8bc97f5826e28} 
\#define PRS\+\_\+\+ROUTE\+\_\+\+CH2\+PEN~(0x1\+UL $<$$<$ 2)}

CH2 Pin Enable \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gad802b81aaeb5eed3596d479023f1c32f}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_ROUTE\_CH2PEN\_DEFAULT@{PRS\_ROUTE\_CH2PEN\_DEFAULT}}
\index{PRS\_ROUTE\_CH2PEN\_DEFAULT@{PRS\_ROUTE\_CH2PEN\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_ROUTE\_CH2PEN\_DEFAULT}{PRS\_ROUTE\_CH2PEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gad802b81aaeb5eed3596d479023f1c32f} 
\#define PRS\+\_\+\+ROUTE\+\_\+\+CH2\+PEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5bb6b37032a75dfa14344700cb242f52}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH2\+PEN\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for PRS\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac20136920d7cf658b0abed4cdb0f9b88}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_ROUTE\_CH3PEN@{PRS\_ROUTE\_CH3PEN}}
\index{PRS\_ROUTE\_CH3PEN@{PRS\_ROUTE\_CH3PEN}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_ROUTE\_CH3PEN}{PRS\_ROUTE\_CH3PEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac20136920d7cf658b0abed4cdb0f9b88} 
\#define PRS\+\_\+\+ROUTE\+\_\+\+CH3\+PEN~(0x1\+UL $<$$<$ 3)}

CH3 Pin Enable \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga78c8bd9b42ea804812fe15d8d1e50d40}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_ROUTE\_CH3PEN\_DEFAULT@{PRS\_ROUTE\_CH3PEN\_DEFAULT}}
\index{PRS\_ROUTE\_CH3PEN\_DEFAULT@{PRS\_ROUTE\_CH3PEN\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_ROUTE\_CH3PEN\_DEFAULT}{PRS\_ROUTE\_CH3PEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga78c8bd9b42ea804812fe15d8d1e50d40} 
\#define PRS\+\_\+\+ROUTE\+\_\+\+CH3\+PEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad2d9dd5cf0a2df6169cf1636e18ac3e9}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+CH3\+PEN\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for PRS\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga18ad5742e8a8d0c5d62d1d358cb0eb4d}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_ROUTE\_LOCATION\_DEFAULT@{PRS\_ROUTE\_LOCATION\_DEFAULT}}
\index{PRS\_ROUTE\_LOCATION\_DEFAULT@{PRS\_ROUTE\_LOCATION\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_ROUTE\_LOCATION\_DEFAULT}{PRS\_ROUTE\_LOCATION\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga18ad5742e8a8d0c5d62d1d358cb0eb4d} 
\#define PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga2f67dfc89c4905dd45a7a84f64a6a66c}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for PRS\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga8112336819b53dad39f7fc9acbb25022}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_ROUTE\_LOCATION\_LOC0@{PRS\_ROUTE\_LOCATION\_LOC0}}
\index{PRS\_ROUTE\_LOCATION\_LOC0@{PRS\_ROUTE\_LOCATION\_LOC0}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_ROUTE\_LOCATION\_LOC0}{PRS\_ROUTE\_LOCATION\_LOC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga8112336819b53dad39f7fc9acbb25022} 
\#define PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaeb71905fd8099e5a32fdd3d26e534645}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0}} $<$$<$ 8)}

Shifted mode LOC0 for PRS\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga1e057b612c46538b6bc03a03f6fb7e32}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_ROUTE\_LOCATION\_LOC1@{PRS\_ROUTE\_LOCATION\_LOC1}}
\index{PRS\_ROUTE\_LOCATION\_LOC1@{PRS\_ROUTE\_LOCATION\_LOC1}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_ROUTE\_LOCATION\_LOC1}{PRS\_ROUTE\_LOCATION\_LOC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga1e057b612c46538b6bc03a03f6fb7e32} 
\#define PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga24eb54c3e0163a588cce78e873ade5d6}{\+\_\+\+PRS\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1}} $<$$<$ 8)}

Shifted mode LOC1 for PRS\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga783f93f8907f806b06cdf20d4800e074}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH0LEVEL@{PRS\_SWLEVEL\_CH0LEVEL}}
\index{PRS\_SWLEVEL\_CH0LEVEL@{PRS\_SWLEVEL\_CH0LEVEL}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH0LEVEL}{PRS\_SWLEVEL\_CH0LEVEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga783f93f8907f806b06cdf20d4800e074} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH0\+LEVEL~(0x1\+UL $<$$<$ 0)}

Channel 0 Software Level \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga737949d3661a5f24fb60ce0f62759890}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH0LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH0LEVEL\_DEFAULT}}
\index{PRS\_SWLEVEL\_CH0LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH0LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH0LEVEL\_DEFAULT}{PRS\_SWLEVEL\_CH0LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga737949d3661a5f24fb60ce0f62759890} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH0\+LEVEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gac6b7a9be4702c70797b9beaa5ca4c283}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH0\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga66a67893550a0e8c5a8e44b9869dbabb}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH10LEVEL@{PRS\_SWLEVEL\_CH10LEVEL}}
\index{PRS\_SWLEVEL\_CH10LEVEL@{PRS\_SWLEVEL\_CH10LEVEL}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH10LEVEL}{PRS\_SWLEVEL\_CH10LEVEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga66a67893550a0e8c5a8e44b9869dbabb} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH10\+LEVEL~(0x1\+UL $<$$<$ 10)}

Channel 10 Software Level \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga5d49a9ecbd6f1d1032a16e9432f094fe}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH10LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH10LEVEL\_DEFAULT}}
\index{PRS\_SWLEVEL\_CH10LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH10LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH10LEVEL\_DEFAULT}{PRS\_SWLEVEL\_CH10LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga5d49a9ecbd6f1d1032a16e9432f094fe} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH10\+LEVEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab4abe8f0f880b26b2cb9fe3bf14040a9}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH10\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac848d5f7a8920dc23af29c19736382e1}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH11LEVEL@{PRS\_SWLEVEL\_CH11LEVEL}}
\index{PRS\_SWLEVEL\_CH11LEVEL@{PRS\_SWLEVEL\_CH11LEVEL}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH11LEVEL}{PRS\_SWLEVEL\_CH11LEVEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac848d5f7a8920dc23af29c19736382e1} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH11\+LEVEL~(0x1\+UL $<$$<$ 11)}

Channel 11 Software Level \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga1d41a409842ae9eaa88e85b886e80631}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH11LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH11LEVEL\_DEFAULT}}
\index{PRS\_SWLEVEL\_CH11LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH11LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH11LEVEL\_DEFAULT}{PRS\_SWLEVEL\_CH11LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga1d41a409842ae9eaa88e85b886e80631} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH11\+LEVEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gabbcb0437a5255ff8ae5c7665692e62ff}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH11\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga1ce5b99f05e49d947a868dc4d49f5a4e}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH1LEVEL@{PRS\_SWLEVEL\_CH1LEVEL}}
\index{PRS\_SWLEVEL\_CH1LEVEL@{PRS\_SWLEVEL\_CH1LEVEL}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH1LEVEL}{PRS\_SWLEVEL\_CH1LEVEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga1ce5b99f05e49d947a868dc4d49f5a4e} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH1\+LEVEL~(0x1\+UL $<$$<$ 1)}

Channel 1 Software Level \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga8ce1e40ca36c543e77c0b283f262e09c}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH1LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH1LEVEL\_DEFAULT}}
\index{PRS\_SWLEVEL\_CH1LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH1LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH1LEVEL\_DEFAULT}{PRS\_SWLEVEL\_CH1LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga8ce1e40ca36c543e77c0b283f262e09c} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH1\+LEVEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga844e86a2e412df19d7a21117c8e9fcef}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH1\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga96661a8a2065b449ec1eda025dfa27c0}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH2LEVEL@{PRS\_SWLEVEL\_CH2LEVEL}}
\index{PRS\_SWLEVEL\_CH2LEVEL@{PRS\_SWLEVEL\_CH2LEVEL}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH2LEVEL}{PRS\_SWLEVEL\_CH2LEVEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga96661a8a2065b449ec1eda025dfa27c0} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH2\+LEVEL~(0x1\+UL $<$$<$ 2)}

Channel 2 Software Level \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gab39ef1e79dd5c8a23adca1e36e074665}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH2LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH2LEVEL\_DEFAULT}}
\index{PRS\_SWLEVEL\_CH2LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH2LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH2LEVEL\_DEFAULT}{PRS\_SWLEVEL\_CH2LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gab39ef1e79dd5c8a23adca1e36e074665} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH2\+LEVEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7c179bad8d4dd561922479b3d8ed0d6f}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH2\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga7335db4897e7caeee27a9bd91e770a2a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH3LEVEL@{PRS\_SWLEVEL\_CH3LEVEL}}
\index{PRS\_SWLEVEL\_CH3LEVEL@{PRS\_SWLEVEL\_CH3LEVEL}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH3LEVEL}{PRS\_SWLEVEL\_CH3LEVEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga7335db4897e7caeee27a9bd91e770a2a} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH3\+LEVEL~(0x1\+UL $<$$<$ 3)}

Channel 3 Software Level \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga1f153587e837f422b5e2f010cdf8c08e}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH3LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH3LEVEL\_DEFAULT}}
\index{PRS\_SWLEVEL\_CH3LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH3LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH3LEVEL\_DEFAULT}{PRS\_SWLEVEL\_CH3LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga1f153587e837f422b5e2f010cdf8c08e} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH3\+LEVEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga0b2f85f931cde674fe2139df74b8f840}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH3\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga3c06a0b03a9e5932ca7217c6d0473100}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH4LEVEL@{PRS\_SWLEVEL\_CH4LEVEL}}
\index{PRS\_SWLEVEL\_CH4LEVEL@{PRS\_SWLEVEL\_CH4LEVEL}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH4LEVEL}{PRS\_SWLEVEL\_CH4LEVEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga3c06a0b03a9e5932ca7217c6d0473100} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH4\+LEVEL~(0x1\+UL $<$$<$ 4)}

Channel 4 Software Level \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gab657ca23b04708c904d5aa4cb6126ab4}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH4LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH4LEVEL\_DEFAULT}}
\index{PRS\_SWLEVEL\_CH4LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH4LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH4LEVEL\_DEFAULT}{PRS\_SWLEVEL\_CH4LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gab657ca23b04708c904d5aa4cb6126ab4} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH4\+LEVEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaaad85954f2c83a803e102aac23334296}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH4\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga7ddeb3dc42d98f99d6c20ac29cada48a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH5LEVEL@{PRS\_SWLEVEL\_CH5LEVEL}}
\index{PRS\_SWLEVEL\_CH5LEVEL@{PRS\_SWLEVEL\_CH5LEVEL}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH5LEVEL}{PRS\_SWLEVEL\_CH5LEVEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga7ddeb3dc42d98f99d6c20ac29cada48a} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH5\+LEVEL~(0x1\+UL $<$$<$ 5)}

Channel 5 Software Level \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gac55e246cb0cf623393a186a98f9dd0c2}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH5LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH5LEVEL\_DEFAULT}}
\index{PRS\_SWLEVEL\_CH5LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH5LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH5LEVEL\_DEFAULT}{PRS\_SWLEVEL\_CH5LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gac55e246cb0cf623393a186a98f9dd0c2} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH5\+LEVEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab2149cd14b83aa5bfa019079ac037f89}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH5\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga8187051a392e3f370207cb601f47aba8}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH6LEVEL@{PRS\_SWLEVEL\_CH6LEVEL}}
\index{PRS\_SWLEVEL\_CH6LEVEL@{PRS\_SWLEVEL\_CH6LEVEL}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH6LEVEL}{PRS\_SWLEVEL\_CH6LEVEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga8187051a392e3f370207cb601f47aba8} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH6\+LEVEL~(0x1\+UL $<$$<$ 6)}

Channel 6 Software Level \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga4b7f68e8faacc547f2e3762052d75bae}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH6LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH6LEVEL\_DEFAULT}}
\index{PRS\_SWLEVEL\_CH6LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH6LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH6LEVEL\_DEFAULT}{PRS\_SWLEVEL\_CH6LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga4b7f68e8faacc547f2e3762052d75bae} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH6\+LEVEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7b0954211a88e98d611ddb8f19416097}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH6\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gacf05d56765a4229befaef5922e69f7cc}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH7LEVEL@{PRS\_SWLEVEL\_CH7LEVEL}}
\index{PRS\_SWLEVEL\_CH7LEVEL@{PRS\_SWLEVEL\_CH7LEVEL}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH7LEVEL}{PRS\_SWLEVEL\_CH7LEVEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gacf05d56765a4229befaef5922e69f7cc} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH7\+LEVEL~(0x1\+UL $<$$<$ 7)}

Channel 7 Software Level \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga6e048213c0fabb89c251c72ec15b82dc}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH7LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH7LEVEL\_DEFAULT}}
\index{PRS\_SWLEVEL\_CH7LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH7LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH7LEVEL\_DEFAULT}{PRS\_SWLEVEL\_CH7LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga6e048213c0fabb89c251c72ec15b82dc} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH7\+LEVEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gab866117cfc610a81dd61e7b125fc94cf}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH7\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga0f2190b97b1ce83f18a6b3414fc877c6}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH8LEVEL@{PRS\_SWLEVEL\_CH8LEVEL}}
\index{PRS\_SWLEVEL\_CH8LEVEL@{PRS\_SWLEVEL\_CH8LEVEL}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH8LEVEL}{PRS\_SWLEVEL\_CH8LEVEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga0f2190b97b1ce83f18a6b3414fc877c6} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH8\+LEVEL~(0x1\+UL $<$$<$ 8)}

Channel 8 Software Level \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga5fe702ddafe72dd84665a525329233e4}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH8LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH8LEVEL\_DEFAULT}}
\index{PRS\_SWLEVEL\_CH8LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH8LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH8LEVEL\_DEFAULT}{PRS\_SWLEVEL\_CH8LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga5fe702ddafe72dd84665a525329233e4} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH8\+LEVEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gafda15222a8bf8ec535798e5772ef4ed4}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH8\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaad052d41e895f5c12e4d037a748f23ef}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH9LEVEL@{PRS\_SWLEVEL\_CH9LEVEL}}
\index{PRS\_SWLEVEL\_CH9LEVEL@{PRS\_SWLEVEL\_CH9LEVEL}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH9LEVEL}{PRS\_SWLEVEL\_CH9LEVEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaad052d41e895f5c12e4d037a748f23ef} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH9\+LEVEL~(0x1\+UL $<$$<$ 9)}

Channel 9 Software Level \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga06342d59809b381a80878248ea170314}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWLEVEL\_CH9LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH9LEVEL\_DEFAULT}}
\index{PRS\_SWLEVEL\_CH9LEVEL\_DEFAULT@{PRS\_SWLEVEL\_CH9LEVEL\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWLEVEL\_CH9LEVEL\_DEFAULT}{PRS\_SWLEVEL\_CH9LEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga06342d59809b381a80878248ea170314} 
\#define PRS\+\_\+\+SWLEVEL\+\_\+\+CH9\+LEVEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga93244328aaaaf43b520dffef54128245}{\+\_\+\+PRS\+\_\+\+SWLEVEL\+\_\+\+CH9\+LEVEL\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for PRS\+\_\+\+SWLEVEL \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga47e4c4568b630420def76b5f17c5604a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH0PULSE@{PRS\_SWPULSE\_CH0PULSE}}
\index{PRS\_SWPULSE\_CH0PULSE@{PRS\_SWPULSE\_CH0PULSE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH0PULSE}{PRS\_SWPULSE\_CH0PULSE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga47e4c4568b630420def76b5f17c5604a} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH0\+PULSE~(0x1\+UL $<$$<$ 0)}

Channel 0 Pulse Generation \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga59c9abf38131dd8c97d7001bf50fadff}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH0PULSE\_DEFAULT@{PRS\_SWPULSE\_CH0PULSE\_DEFAULT}}
\index{PRS\_SWPULSE\_CH0PULSE\_DEFAULT@{PRS\_SWPULSE\_CH0PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH0PULSE\_DEFAULT}{PRS\_SWPULSE\_CH0PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga59c9abf38131dd8c97d7001bf50fadff} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH0\+PULSE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gad5c23b89db4226729382f2c44f1f49d9}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH0\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gaeb407a2b2522f27ff0bb27ef3b76add5}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH10PULSE@{PRS\_SWPULSE\_CH10PULSE}}
\index{PRS\_SWPULSE\_CH10PULSE@{PRS\_SWPULSE\_CH10PULSE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH10PULSE}{PRS\_SWPULSE\_CH10PULSE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gaeb407a2b2522f27ff0bb27ef3b76add5} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH10\+PULSE~(0x1\+UL $<$$<$ 10)}

Channel 10 Pulse Generation \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga813bb386de1f0d1171e876168b062ce1}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH10PULSE\_DEFAULT@{PRS\_SWPULSE\_CH10PULSE\_DEFAULT}}
\index{PRS\_SWPULSE\_CH10PULSE\_DEFAULT@{PRS\_SWPULSE\_CH10PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH10PULSE\_DEFAULT}{PRS\_SWPULSE\_CH10PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga813bb386de1f0d1171e876168b062ce1} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH10\+PULSE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga2ee0557efbc425626108ef78cf21c6e9}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH10\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga4ed4caf472f0ee5c713ffa040071dd79}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH11PULSE@{PRS\_SWPULSE\_CH11PULSE}}
\index{PRS\_SWPULSE\_CH11PULSE@{PRS\_SWPULSE\_CH11PULSE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH11PULSE}{PRS\_SWPULSE\_CH11PULSE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga4ed4caf472f0ee5c713ffa040071dd79} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH11\+PULSE~(0x1\+UL $<$$<$ 11)}

Channel 11 Pulse Generation \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga252a754edf62e7b0482552b4e733cf5c}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH11PULSE\_DEFAULT@{PRS\_SWPULSE\_CH11PULSE\_DEFAULT}}
\index{PRS\_SWPULSE\_CH11PULSE\_DEFAULT@{PRS\_SWPULSE\_CH11PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH11PULSE\_DEFAULT}{PRS\_SWPULSE\_CH11PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga252a754edf62e7b0482552b4e733cf5c} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH11\+PULSE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga5bdad3ba6ad401fb218ffa0d4d4bc36c}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH11\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gacb8ece77849aa64e0543fed5af7779c3}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH1PULSE@{PRS\_SWPULSE\_CH1PULSE}}
\index{PRS\_SWPULSE\_CH1PULSE@{PRS\_SWPULSE\_CH1PULSE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH1PULSE}{PRS\_SWPULSE\_CH1PULSE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gacb8ece77849aa64e0543fed5af7779c3} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH1\+PULSE~(0x1\+UL $<$$<$ 1)}

Channel 1 Pulse Generation \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gad15e33a50b951b6b6b281f7c80b82d6f}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH1PULSE\_DEFAULT@{PRS\_SWPULSE\_CH1PULSE\_DEFAULT}}
\index{PRS\_SWPULSE\_CH1PULSE\_DEFAULT@{PRS\_SWPULSE\_CH1PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH1PULSE\_DEFAULT}{PRS\_SWPULSE\_CH1PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gad15e33a50b951b6b6b281f7c80b82d6f} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH1\+PULSE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga6fb1b5120ea80441d41cb7b593bbc6ba}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH1\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga3cca3d9562632938beb49c44b0b77081}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH2PULSE@{PRS\_SWPULSE\_CH2PULSE}}
\index{PRS\_SWPULSE\_CH2PULSE@{PRS\_SWPULSE\_CH2PULSE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH2PULSE}{PRS\_SWPULSE\_CH2PULSE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga3cca3d9562632938beb49c44b0b77081} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH2\+PULSE~(0x1\+UL $<$$<$ 2)}

Channel 2 Pulse Generation \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga0d81a08359239371922eb240b8ce2951}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH2PULSE\_DEFAULT@{PRS\_SWPULSE\_CH2PULSE\_DEFAULT}}
\index{PRS\_SWPULSE\_CH2PULSE\_DEFAULT@{PRS\_SWPULSE\_CH2PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH2PULSE\_DEFAULT}{PRS\_SWPULSE\_CH2PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga0d81a08359239371922eb240b8ce2951} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH2\+PULSE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga4e9b8b736b62f53b0b5e12284e6ffe59}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH2\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga41a9bbbe23222308b559675c7081fd1a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH3PULSE@{PRS\_SWPULSE\_CH3PULSE}}
\index{PRS\_SWPULSE\_CH3PULSE@{PRS\_SWPULSE\_CH3PULSE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH3PULSE}{PRS\_SWPULSE\_CH3PULSE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga41a9bbbe23222308b559675c7081fd1a} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH3\+PULSE~(0x1\+UL $<$$<$ 3)}

Channel 3 Pulse Generation \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga146e72d0dd1c912f9bec9f22fd02f5ff}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH3PULSE\_DEFAULT@{PRS\_SWPULSE\_CH3PULSE\_DEFAULT}}
\index{PRS\_SWPULSE\_CH3PULSE\_DEFAULT@{PRS\_SWPULSE\_CH3PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH3PULSE\_DEFAULT}{PRS\_SWPULSE\_CH3PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga146e72d0dd1c912f9bec9f22fd02f5ff} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH3\+PULSE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gae6a1b90b929ad89379989173e5ce50fc}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH3\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga2b92f7540f22606be0ce8a9a1249df9a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH4PULSE@{PRS\_SWPULSE\_CH4PULSE}}
\index{PRS\_SWPULSE\_CH4PULSE@{PRS\_SWPULSE\_CH4PULSE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH4PULSE}{PRS\_SWPULSE\_CH4PULSE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga2b92f7540f22606be0ce8a9a1249df9a} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH4\+PULSE~(0x1\+UL $<$$<$ 4)}

Channel 4 Pulse Generation \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga324fcd189c2692f4e0edc11147687d78}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH4PULSE\_DEFAULT@{PRS\_SWPULSE\_CH4PULSE\_DEFAULT}}
\index{PRS\_SWPULSE\_CH4PULSE\_DEFAULT@{PRS\_SWPULSE\_CH4PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH4PULSE\_DEFAULT}{PRS\_SWPULSE\_CH4PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga324fcd189c2692f4e0edc11147687d78} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH4\+PULSE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gaee49a595c3008b4e21e37b82503d5b17}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH4\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga8af1a96b003a812f907cf7379c295bd8}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH5PULSE@{PRS\_SWPULSE\_CH5PULSE}}
\index{PRS\_SWPULSE\_CH5PULSE@{PRS\_SWPULSE\_CH5PULSE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH5PULSE}{PRS\_SWPULSE\_CH5PULSE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga8af1a96b003a812f907cf7379c295bd8} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH5\+PULSE~(0x1\+UL $<$$<$ 5)}

Channel 5 Pulse Generation \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga9b791a69eaff5dce5b38b6289cb3e328}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH5PULSE\_DEFAULT@{PRS\_SWPULSE\_CH5PULSE\_DEFAULT}}
\index{PRS\_SWPULSE\_CH5PULSE\_DEFAULT@{PRS\_SWPULSE\_CH5PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH5PULSE\_DEFAULT}{PRS\_SWPULSE\_CH5PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga9b791a69eaff5dce5b38b6289cb3e328} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH5\+PULSE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga7212eb33ce1712f0ec6c6fbfde7f8a80}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH5\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga66a317e3ab52a8a601ee98c66e5e206e}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH6PULSE@{PRS\_SWPULSE\_CH6PULSE}}
\index{PRS\_SWPULSE\_CH6PULSE@{PRS\_SWPULSE\_CH6PULSE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH6PULSE}{PRS\_SWPULSE\_CH6PULSE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga66a317e3ab52a8a601ee98c66e5e206e} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH6\+PULSE~(0x1\+UL $<$$<$ 6)}

Channel 6 Pulse Generation \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gab302495ea9f047914b2a2dd54510793f}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH6PULSE\_DEFAULT@{PRS\_SWPULSE\_CH6PULSE\_DEFAULT}}
\index{PRS\_SWPULSE\_CH6PULSE\_DEFAULT@{PRS\_SWPULSE\_CH6PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH6PULSE\_DEFAULT}{PRS\_SWPULSE\_CH6PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gab302495ea9f047914b2a2dd54510793f} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH6\+PULSE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga464c565d0d27084570a0edf57989ad1e}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH6\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga0c2b61da7ac772efdac69b0f560c4352}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH7PULSE@{PRS\_SWPULSE\_CH7PULSE}}
\index{PRS\_SWPULSE\_CH7PULSE@{PRS\_SWPULSE\_CH7PULSE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH7PULSE}{PRS\_SWPULSE\_CH7PULSE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga0c2b61da7ac772efdac69b0f560c4352} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH7\+PULSE~(0x1\+UL $<$$<$ 7)}

Channel 7 Pulse Generation \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gae3786f9adf9a989bd6819bd2030a6a3a}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH7PULSE\_DEFAULT@{PRS\_SWPULSE\_CH7PULSE\_DEFAULT}}
\index{PRS\_SWPULSE\_CH7PULSE\_DEFAULT@{PRS\_SWPULSE\_CH7PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH7PULSE\_DEFAULT}{PRS\_SWPULSE\_CH7PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gae3786f9adf9a989bd6819bd2030a6a3a} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH7\+PULSE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_gabcc4430bf73addfce0442cda61c96df5}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH7\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga6104c157400956e2ee17984eded576e3}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH8PULSE@{PRS\_SWPULSE\_CH8PULSE}}
\index{PRS\_SWPULSE\_CH8PULSE@{PRS\_SWPULSE\_CH8PULSE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH8PULSE}{PRS\_SWPULSE\_CH8PULSE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga6104c157400956e2ee17984eded576e3} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH8\+PULSE~(0x1\+UL $<$$<$ 8)}

Channel 8 Pulse Generation \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_gab656e64c2bcaa65a73681f26913de5f5}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH8PULSE\_DEFAULT@{PRS\_SWPULSE\_CH8PULSE\_DEFAULT}}
\index{PRS\_SWPULSE\_CH8PULSE\_DEFAULT@{PRS\_SWPULSE\_CH8PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH8PULSE\_DEFAULT}{PRS\_SWPULSE\_CH8PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_gab656e64c2bcaa65a73681f26913de5f5} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH8\+PULSE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga81f687f2ff4a396290306467fa0df042}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH8\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for PRS\+\_\+\+SWPULSE \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga0738021f3d9389efd033f018da57dd2d}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH9PULSE@{PRS\_SWPULSE\_CH9PULSE}}
\index{PRS\_SWPULSE\_CH9PULSE@{PRS\_SWPULSE\_CH9PULSE}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH9PULSE}{PRS\_SWPULSE\_CH9PULSE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga0738021f3d9389efd033f018da57dd2d} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH9\+PULSE~(0x1\+UL $<$$<$ 9)}

Channel 9 Pulse Generation \Hypertarget{group___e_f_m32_g_g___p_r_s___bit_fields_ga031ede66bd244ec574146d0074ac3492}\index{EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}!PRS\_SWPULSE\_CH9PULSE\_DEFAULT@{PRS\_SWPULSE\_CH9PULSE\_DEFAULT}}
\index{PRS\_SWPULSE\_CH9PULSE\_DEFAULT@{PRS\_SWPULSE\_CH9PULSE\_DEFAULT}!EFM32GG\_PRS\_BitFields@{EFM32GG\_PRS\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{PRS\_SWPULSE\_CH9PULSE\_DEFAULT}{PRS\_SWPULSE\_CH9PULSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___p_r_s___bit_fields_ga031ede66bd244ec574146d0074ac3492} 
\#define PRS\+\_\+\+SWPULSE\+\_\+\+CH9\+PULSE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___p_r_s___bit_fields_ga10112a40c450eed09230d951d45ed2e1}{\+\_\+\+PRS\+\_\+\+SWPULSE\+\_\+\+CH9\+PULSE\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for PRS\+\_\+\+SWPULSE 