
stm32f401re_iwdt_wwdt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ad8  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08002c6c  08002c6c  00003c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d58  08002d58  00004068  2**0
                  CONTENTS
  4 .ARM          00000008  08002d58  08002d58  00003d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002d60  08002d60  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d60  08002d60  00003d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002d64  08002d64  00003d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08002d68  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001cc  20000068  08002dd0  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000234  08002dd0  00004234  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007e2c  00000000  00000000  00004098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001723  00000000  00000000  0000bec4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000750  00000000  00000000  0000d5e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000583  00000000  00000000  0000dd38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000162b8  00000000  00000000  0000e2bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008f82  00000000  00000000  00024573  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000871fb  00000000  00000000  0002d4f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b46f0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000022c4  00000000  00000000  000b4734  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  000b69f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000068 	.word	0x20000068
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08002c54 	.word	0x08002c54

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	2000006c 	.word	0x2000006c
 80001d0:	08002c54 	.word	0x08002c54

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b96a 	b.w	80004c0 <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	460c      	mov	r4, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14e      	bne.n	80002ae <__udivmoddi4+0xaa>
 8000210:	4694      	mov	ip, r2
 8000212:	458c      	cmp	ip, r1
 8000214:	4686      	mov	lr, r0
 8000216:	fab2 f282 	clz	r2, r2
 800021a:	d962      	bls.n	80002e2 <__udivmoddi4+0xde>
 800021c:	b14a      	cbz	r2, 8000232 <__udivmoddi4+0x2e>
 800021e:	f1c2 0320 	rsb	r3, r2, #32
 8000222:	4091      	lsls	r1, r2
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	fa0c fc02 	lsl.w	ip, ip, r2
 800022c:	4319      	orrs	r1, r3
 800022e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000232:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000236:	fa1f f68c 	uxth.w	r6, ip
 800023a:	fbb1 f4f7 	udiv	r4, r1, r7
 800023e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000242:	fb07 1114 	mls	r1, r7, r4, r1
 8000246:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024a:	fb04 f106 	mul.w	r1, r4, r6
 800024e:	4299      	cmp	r1, r3
 8000250:	d90a      	bls.n	8000268 <__udivmoddi4+0x64>
 8000252:	eb1c 0303 	adds.w	r3, ip, r3
 8000256:	f104 30ff 	add.w	r0, r4, #4294967295
 800025a:	f080 8112 	bcs.w	8000482 <__udivmoddi4+0x27e>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 810f 	bls.w	8000482 <__udivmoddi4+0x27e>
 8000264:	3c02      	subs	r4, #2
 8000266:	4463      	add	r3, ip
 8000268:	1a59      	subs	r1, r3, r1
 800026a:	fa1f f38e 	uxth.w	r3, lr
 800026e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000272:	fb07 1110 	mls	r1, r7, r0, r1
 8000276:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027a:	fb00 f606 	mul.w	r6, r0, r6
 800027e:	429e      	cmp	r6, r3
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x94>
 8000282:	eb1c 0303 	adds.w	r3, ip, r3
 8000286:	f100 31ff 	add.w	r1, r0, #4294967295
 800028a:	f080 80fc 	bcs.w	8000486 <__udivmoddi4+0x282>
 800028e:	429e      	cmp	r6, r3
 8000290:	f240 80f9 	bls.w	8000486 <__udivmoddi4+0x282>
 8000294:	4463      	add	r3, ip
 8000296:	3802      	subs	r0, #2
 8000298:	1b9b      	subs	r3, r3, r6
 800029a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa6>
 80002a2:	40d3      	lsrs	r3, r2
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xba>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb4>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa6>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x150>
 80002c6:	42a3      	cmp	r3, r4
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xcc>
 80002ca:	4290      	cmp	r0, r2
 80002cc:	f0c0 80f0 	bcc.w	80004b0 <__udivmoddi4+0x2ac>
 80002d0:	1a86      	subs	r6, r0, r2
 80002d2:	eb64 0303 	sbc.w	r3, r4, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	2d00      	cmp	r5, #0
 80002da:	d0e6      	beq.n	80002aa <__udivmoddi4+0xa6>
 80002dc:	e9c5 6300 	strd	r6, r3, [r5]
 80002e0:	e7e3      	b.n	80002aa <__udivmoddi4+0xa6>
 80002e2:	2a00      	cmp	r2, #0
 80002e4:	f040 8090 	bne.w	8000408 <__udivmoddi4+0x204>
 80002e8:	eba1 040c 	sub.w	r4, r1, ip
 80002ec:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f0:	fa1f f78c 	uxth.w	r7, ip
 80002f4:	2101      	movs	r1, #1
 80002f6:	fbb4 f6f8 	udiv	r6, r4, r8
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb08 4416 	mls	r4, r8, r6, r4
 8000302:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000306:	fb07 f006 	mul.w	r0, r7, r6
 800030a:	4298      	cmp	r0, r3
 800030c:	d908      	bls.n	8000320 <__udivmoddi4+0x11c>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 34ff 	add.w	r4, r6, #4294967295
 8000316:	d202      	bcs.n	800031e <__udivmoddi4+0x11a>
 8000318:	4298      	cmp	r0, r3
 800031a:	f200 80cd 	bhi.w	80004b8 <__udivmoddi4+0x2b4>
 800031e:	4626      	mov	r6, r4
 8000320:	1a1c      	subs	r4, r3, r0
 8000322:	fa1f f38e 	uxth.w	r3, lr
 8000326:	fbb4 f0f8 	udiv	r0, r4, r8
 800032a:	fb08 4410 	mls	r4, r8, r0, r4
 800032e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000332:	fb00 f707 	mul.w	r7, r0, r7
 8000336:	429f      	cmp	r7, r3
 8000338:	d908      	bls.n	800034c <__udivmoddi4+0x148>
 800033a:	eb1c 0303 	adds.w	r3, ip, r3
 800033e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x146>
 8000344:	429f      	cmp	r7, r3
 8000346:	f200 80b0 	bhi.w	80004aa <__udivmoddi4+0x2a6>
 800034a:	4620      	mov	r0, r4
 800034c:	1bdb      	subs	r3, r3, r7
 800034e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x9c>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa20 fc06 	lsr.w	ip, r0, r6
 8000364:	fa04 f301 	lsl.w	r3, r4, r1
 8000368:	ea43 030c 	orr.w	r3, r3, ip
 800036c:	40f4      	lsrs	r4, r6
 800036e:	fa00 f801 	lsl.w	r8, r0, r1
 8000372:	0c38      	lsrs	r0, r7, #16
 8000374:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000378:	fbb4 fef0 	udiv	lr, r4, r0
 800037c:	fa1f fc87 	uxth.w	ip, r7
 8000380:	fb00 441e 	mls	r4, r0, lr, r4
 8000384:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000388:	fb0e f90c 	mul.w	r9, lr, ip
 800038c:	45a1      	cmp	r9, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d90a      	bls.n	80003aa <__udivmoddi4+0x1a6>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f10e 3aff 	add.w	sl, lr, #4294967295
 800039a:	f080 8084 	bcs.w	80004a6 <__udivmoddi4+0x2a2>
 800039e:	45a1      	cmp	r9, r4
 80003a0:	f240 8081 	bls.w	80004a6 <__udivmoddi4+0x2a2>
 80003a4:	f1ae 0e02 	sub.w	lr, lr, #2
 80003a8:	443c      	add	r4, r7
 80003aa:	eba4 0409 	sub.w	r4, r4, r9
 80003ae:	fa1f f983 	uxth.w	r9, r3
 80003b2:	fbb4 f3f0 	udiv	r3, r4, r0
 80003b6:	fb00 4413 	mls	r4, r0, r3, r4
 80003ba:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003be:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d907      	bls.n	80003d6 <__udivmoddi4+0x1d2>
 80003c6:	193c      	adds	r4, r7, r4
 80003c8:	f103 30ff 	add.w	r0, r3, #4294967295
 80003cc:	d267      	bcs.n	800049e <__udivmoddi4+0x29a>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d965      	bls.n	800049e <__udivmoddi4+0x29a>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003da:	fba0 9302 	umull	r9, r3, r0, r2
 80003de:	eba4 040c 	sub.w	r4, r4, ip
 80003e2:	429c      	cmp	r4, r3
 80003e4:	46ce      	mov	lr, r9
 80003e6:	469c      	mov	ip, r3
 80003e8:	d351      	bcc.n	800048e <__udivmoddi4+0x28a>
 80003ea:	d04e      	beq.n	800048a <__udivmoddi4+0x286>
 80003ec:	b155      	cbz	r5, 8000404 <__udivmoddi4+0x200>
 80003ee:	ebb8 030e 	subs.w	r3, r8, lr
 80003f2:	eb64 040c 	sbc.w	r4, r4, ip
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	40cb      	lsrs	r3, r1
 80003fc:	431e      	orrs	r6, r3
 80003fe:	40cc      	lsrs	r4, r1
 8000400:	e9c5 6400 	strd	r6, r4, [r5]
 8000404:	2100      	movs	r1, #0
 8000406:	e750      	b.n	80002aa <__udivmoddi4+0xa6>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f103 	lsr.w	r1, r0, r3
 8000410:	fa0c fc02 	lsl.w	ip, ip, r2
 8000414:	fa24 f303 	lsr.w	r3, r4, r3
 8000418:	4094      	lsls	r4, r2
 800041a:	430c      	orrs	r4, r1
 800041c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000420:	fa00 fe02 	lsl.w	lr, r0, r2
 8000424:	fa1f f78c 	uxth.w	r7, ip
 8000428:	fbb3 f0f8 	udiv	r0, r3, r8
 800042c:	fb08 3110 	mls	r1, r8, r0, r3
 8000430:	0c23      	lsrs	r3, r4, #16
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb00 f107 	mul.w	r1, r0, r7
 800043a:	4299      	cmp	r1, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x24c>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 36ff 	add.w	r6, r0, #4294967295
 8000446:	d22c      	bcs.n	80004a2 <__udivmoddi4+0x29e>
 8000448:	4299      	cmp	r1, r3
 800044a:	d92a      	bls.n	80004a2 <__udivmoddi4+0x29e>
 800044c:	3802      	subs	r0, #2
 800044e:	4463      	add	r3, ip
 8000450:	1a5b      	subs	r3, r3, r1
 8000452:	b2a4      	uxth	r4, r4
 8000454:	fbb3 f1f8 	udiv	r1, r3, r8
 8000458:	fb08 3311 	mls	r3, r8, r1, r3
 800045c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000460:	fb01 f307 	mul.w	r3, r1, r7
 8000464:	42a3      	cmp	r3, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x276>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000470:	d213      	bcs.n	800049a <__udivmoddi4+0x296>
 8000472:	42a3      	cmp	r3, r4
 8000474:	d911      	bls.n	800049a <__udivmoddi4+0x296>
 8000476:	3902      	subs	r1, #2
 8000478:	4464      	add	r4, ip
 800047a:	1ae4      	subs	r4, r4, r3
 800047c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000480:	e739      	b.n	80002f6 <__udivmoddi4+0xf2>
 8000482:	4604      	mov	r4, r0
 8000484:	e6f0      	b.n	8000268 <__udivmoddi4+0x64>
 8000486:	4608      	mov	r0, r1
 8000488:	e706      	b.n	8000298 <__udivmoddi4+0x94>
 800048a:	45c8      	cmp	r8, r9
 800048c:	d2ae      	bcs.n	80003ec <__udivmoddi4+0x1e8>
 800048e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000492:	eb63 0c07 	sbc.w	ip, r3, r7
 8000496:	3801      	subs	r0, #1
 8000498:	e7a8      	b.n	80003ec <__udivmoddi4+0x1e8>
 800049a:	4631      	mov	r1, r6
 800049c:	e7ed      	b.n	800047a <__udivmoddi4+0x276>
 800049e:	4603      	mov	r3, r0
 80004a0:	e799      	b.n	80003d6 <__udivmoddi4+0x1d2>
 80004a2:	4630      	mov	r0, r6
 80004a4:	e7d4      	b.n	8000450 <__udivmoddi4+0x24c>
 80004a6:	46d6      	mov	lr, sl
 80004a8:	e77f      	b.n	80003aa <__udivmoddi4+0x1a6>
 80004aa:	4463      	add	r3, ip
 80004ac:	3802      	subs	r0, #2
 80004ae:	e74d      	b.n	800034c <__udivmoddi4+0x148>
 80004b0:	4606      	mov	r6, r0
 80004b2:	4623      	mov	r3, r4
 80004b4:	4608      	mov	r0, r1
 80004b6:	e70f      	b.n	80002d8 <__udivmoddi4+0xd4>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	4463      	add	r3, ip
 80004bc:	e730      	b.n	8000320 <__udivmoddi4+0x11c>
 80004be:	bf00      	nop

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b084      	sub	sp, #16
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	60f8      	str	r0, [r7, #12]
 80004cc:	60b9      	str	r1, [r7, #8]
 80004ce:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	b29a      	uxth	r2, r3
 80004d4:	f04f 33ff 	mov.w	r3, #4294967295
 80004d8:	68b9      	ldr	r1, [r7, #8]
 80004da:	4804      	ldr	r0, [pc, #16]	@ (80004ec <_write+0x28>)
 80004dc:	f001 fb1e 	bl	8001b1c <HAL_UART_Transmit>
    return len;
 80004e0:	687b      	ldr	r3, [r7, #4]
}
 80004e2:	4618      	mov	r0, r3
 80004e4:	3710      	adds	r7, #16
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bd80      	pop	{r7, pc}
 80004ea:	bf00      	nop
 80004ec:	20000084 	.word	0x20000084

080004f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f4:	f000 fb10 	bl	8000b18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004f8:	f000 f812 	bl	8000520 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004fc:	f000 f8c6 	bl	800068c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000500:	f000 f87a 	bl	80005f8 <MX_USART2_UART_Init>
  MX_WWDG_Init();
 8000504:	f000 f8a2 	bl	800064c <MX_WWDG_Init>
  /* USER CODE BEGIN 2 */

  PrintResetReason();
 8000508:	f000 f92e 	bl	8000768 <PrintResetReason>

    /* USER CODE BEGIN 3 */

      // ‚Üê SHOW RESET CAUSE
 // HAL_IWDG_Refresh(&hiwdg);   // Kick watchdog
	  HAL_Delay(5);         // 5ms delay to enter refresh window
 800050c:	2005      	movs	r0, #5
 800050e:	f000 fb75 	bl	8000bfc <HAL_Delay>
	  HAL_WWDG_Refresh(&hwwdg);
 8000512:	4802      	ldr	r0, [pc, #8]	@ (800051c <main+0x2c>)
 8000514:	f001 fee2 	bl	80022dc <HAL_WWDG_Refresh>
	  HAL_Delay(5);         // 5ms delay to enter refresh window
 8000518:	bf00      	nop
 800051a:	e7f7      	b.n	800050c <main+0x1c>
 800051c:	200000cc 	.word	0x200000cc

08000520 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b094      	sub	sp, #80	@ 0x50
 8000524:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000526:	f107 0320 	add.w	r3, r7, #32
 800052a:	2230      	movs	r2, #48	@ 0x30
 800052c:	2100      	movs	r1, #0
 800052e:	4618      	mov	r0, r3
 8000530:	f002 f8dc 	bl	80026ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000534:	f107 030c 	add.w	r3, r7, #12
 8000538:	2200      	movs	r2, #0
 800053a:	601a      	str	r2, [r3, #0]
 800053c:	605a      	str	r2, [r3, #4]
 800053e:	609a      	str	r2, [r3, #8]
 8000540:	60da      	str	r2, [r3, #12]
 8000542:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000544:	2300      	movs	r3, #0
 8000546:	60bb      	str	r3, [r7, #8]
 8000548:	4b29      	ldr	r3, [pc, #164]	@ (80005f0 <SystemClock_Config+0xd0>)
 800054a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800054c:	4a28      	ldr	r2, [pc, #160]	@ (80005f0 <SystemClock_Config+0xd0>)
 800054e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000552:	6413      	str	r3, [r2, #64]	@ 0x40
 8000554:	4b26      	ldr	r3, [pc, #152]	@ (80005f0 <SystemClock_Config+0xd0>)
 8000556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000558:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800055c:	60bb      	str	r3, [r7, #8]
 800055e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000560:	2300      	movs	r3, #0
 8000562:	607b      	str	r3, [r7, #4]
 8000564:	4b23      	ldr	r3, [pc, #140]	@ (80005f4 <SystemClock_Config+0xd4>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800056c:	4a21      	ldr	r2, [pc, #132]	@ (80005f4 <SystemClock_Config+0xd4>)
 800056e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000572:	6013      	str	r3, [r2, #0]
 8000574:	4b1f      	ldr	r3, [pc, #124]	@ (80005f4 <SystemClock_Config+0xd4>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800057c:	607b      	str	r3, [r7, #4]
 800057e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000580:	2302      	movs	r3, #2
 8000582:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000584:	2301      	movs	r3, #1
 8000586:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000588:	2310      	movs	r3, #16
 800058a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800058c:	2302      	movs	r3, #2
 800058e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000590:	2300      	movs	r3, #0
 8000592:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000594:	2310      	movs	r3, #16
 8000596:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000598:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800059c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800059e:	2304      	movs	r3, #4
 80005a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005a2:	2307      	movs	r3, #7
 80005a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005a6:	f107 0320 	add.w	r3, r7, #32
 80005aa:	4618      	mov	r0, r3
 80005ac:	f000 fdce 	bl	800114c <HAL_RCC_OscConfig>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d001      	beq.n	80005ba <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80005b6:	f000 f925 	bl	8000804 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ba:	230f      	movs	r3, #15
 80005bc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005be:	2302      	movs	r3, #2
 80005c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005c2:	2300      	movs	r3, #0
 80005c4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005ca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005cc:	2300      	movs	r3, #0
 80005ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005d0:	f107 030c 	add.w	r3, r7, #12
 80005d4:	2102      	movs	r1, #2
 80005d6:	4618      	mov	r0, r3
 80005d8:	f001 f830 	bl	800163c <HAL_RCC_ClockConfig>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d001      	beq.n	80005e6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80005e2:	f000 f90f 	bl	8000804 <Error_Handler>
  }
}
 80005e6:	bf00      	nop
 80005e8:	3750      	adds	r7, #80	@ 0x50
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	40023800 	.word	0x40023800
 80005f4:	40007000 	.word	0x40007000

080005f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80005fc:	4b11      	ldr	r3, [pc, #68]	@ (8000644 <MX_USART2_UART_Init+0x4c>)
 80005fe:	4a12      	ldr	r2, [pc, #72]	@ (8000648 <MX_USART2_UART_Init+0x50>)
 8000600:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000602:	4b10      	ldr	r3, [pc, #64]	@ (8000644 <MX_USART2_UART_Init+0x4c>)
 8000604:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000608:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800060a:	4b0e      	ldr	r3, [pc, #56]	@ (8000644 <MX_USART2_UART_Init+0x4c>)
 800060c:	2200      	movs	r2, #0
 800060e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000610:	4b0c      	ldr	r3, [pc, #48]	@ (8000644 <MX_USART2_UART_Init+0x4c>)
 8000612:	2200      	movs	r2, #0
 8000614:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000616:	4b0b      	ldr	r3, [pc, #44]	@ (8000644 <MX_USART2_UART_Init+0x4c>)
 8000618:	2200      	movs	r2, #0
 800061a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800061c:	4b09      	ldr	r3, [pc, #36]	@ (8000644 <MX_USART2_UART_Init+0x4c>)
 800061e:	220c      	movs	r2, #12
 8000620:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000622:	4b08      	ldr	r3, [pc, #32]	@ (8000644 <MX_USART2_UART_Init+0x4c>)
 8000624:	2200      	movs	r2, #0
 8000626:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000628:	4b06      	ldr	r3, [pc, #24]	@ (8000644 <MX_USART2_UART_Init+0x4c>)
 800062a:	2200      	movs	r2, #0
 800062c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800062e:	4805      	ldr	r0, [pc, #20]	@ (8000644 <MX_USART2_UART_Init+0x4c>)
 8000630:	f001 fa24 	bl	8001a7c <HAL_UART_Init>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800063a:	f000 f8e3 	bl	8000804 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800063e:	bf00      	nop
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	20000084 	.word	0x20000084
 8000648:	40004400 	.word	0x40004400

0800064c <MX_WWDG_Init>:
  * @brief WWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_WWDG_Init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE END WWDG_Init 0 */

  /* USER CODE BEGIN WWDG_Init 1 */

  /* USER CODE END WWDG_Init 1 */
  hwwdg.Instance = WWDG;
 8000650:	4b0c      	ldr	r3, [pc, #48]	@ (8000684 <MX_WWDG_Init+0x38>)
 8000652:	4a0d      	ldr	r2, [pc, #52]	@ (8000688 <MX_WWDG_Init+0x3c>)
 8000654:	601a      	str	r2, [r3, #0]
  hwwdg.Init.Prescaler = WWDG_PRESCALER_8;
 8000656:	4b0b      	ldr	r3, [pc, #44]	@ (8000684 <MX_WWDG_Init+0x38>)
 8000658:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800065c:	605a      	str	r2, [r3, #4]
  hwwdg.Init.Window = 80;
 800065e:	4b09      	ldr	r3, [pc, #36]	@ (8000684 <MX_WWDG_Init+0x38>)
 8000660:	2250      	movs	r2, #80	@ 0x50
 8000662:	609a      	str	r2, [r3, #8]
  hwwdg.Init.Counter = 127;
 8000664:	4b07      	ldr	r3, [pc, #28]	@ (8000684 <MX_WWDG_Init+0x38>)
 8000666:	227f      	movs	r2, #127	@ 0x7f
 8000668:	60da      	str	r2, [r3, #12]
  hwwdg.Init.EWIMode = WWDG_EWI_DISABLE;
 800066a:	4b06      	ldr	r3, [pc, #24]	@ (8000684 <MX_WWDG_Init+0x38>)
 800066c:	2200      	movs	r2, #0
 800066e:	611a      	str	r2, [r3, #16]
  if (HAL_WWDG_Init(&hwwdg) != HAL_OK)
 8000670:	4804      	ldr	r0, [pc, #16]	@ (8000684 <MX_WWDG_Init+0x38>)
 8000672:	f001 fe0f 	bl	8002294 <HAL_WWDG_Init>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <MX_WWDG_Init+0x34>
  {
    Error_Handler();
 800067c:	f000 f8c2 	bl	8000804 <Error_Handler>
  }
  /* USER CODE BEGIN WWDG_Init 2 */

  /* USER CODE END WWDG_Init 2 */

}
 8000680:	bf00      	nop
 8000682:	bd80      	pop	{r7, pc}
 8000684:	200000cc 	.word	0x200000cc
 8000688:	40002c00 	.word	0x40002c00

0800068c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b08a      	sub	sp, #40	@ 0x28
 8000690:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000692:	f107 0314 	add.w	r3, r7, #20
 8000696:	2200      	movs	r2, #0
 8000698:	601a      	str	r2, [r3, #0]
 800069a:	605a      	str	r2, [r3, #4]
 800069c:	609a      	str	r2, [r3, #8]
 800069e:	60da      	str	r2, [r3, #12]
 80006a0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006a2:	2300      	movs	r3, #0
 80006a4:	613b      	str	r3, [r7, #16]
 80006a6:	4b2d      	ldr	r3, [pc, #180]	@ (800075c <MX_GPIO_Init+0xd0>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006aa:	4a2c      	ldr	r2, [pc, #176]	@ (800075c <MX_GPIO_Init+0xd0>)
 80006ac:	f043 0304 	orr.w	r3, r3, #4
 80006b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006b2:	4b2a      	ldr	r3, [pc, #168]	@ (800075c <MX_GPIO_Init+0xd0>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b6:	f003 0304 	and.w	r3, r3, #4
 80006ba:	613b      	str	r3, [r7, #16]
 80006bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006be:	2300      	movs	r3, #0
 80006c0:	60fb      	str	r3, [r7, #12]
 80006c2:	4b26      	ldr	r3, [pc, #152]	@ (800075c <MX_GPIO_Init+0xd0>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c6:	4a25      	ldr	r2, [pc, #148]	@ (800075c <MX_GPIO_Init+0xd0>)
 80006c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ce:	4b23      	ldr	r3, [pc, #140]	@ (800075c <MX_GPIO_Init+0xd0>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006d6:	60fb      	str	r3, [r7, #12]
 80006d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006da:	2300      	movs	r3, #0
 80006dc:	60bb      	str	r3, [r7, #8]
 80006de:	4b1f      	ldr	r3, [pc, #124]	@ (800075c <MX_GPIO_Init+0xd0>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e2:	4a1e      	ldr	r2, [pc, #120]	@ (800075c <MX_GPIO_Init+0xd0>)
 80006e4:	f043 0301 	orr.w	r3, r3, #1
 80006e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ea:	4b1c      	ldr	r3, [pc, #112]	@ (800075c <MX_GPIO_Init+0xd0>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ee:	f003 0301 	and.w	r3, r3, #1
 80006f2:	60bb      	str	r3, [r7, #8]
 80006f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006f6:	2300      	movs	r3, #0
 80006f8:	607b      	str	r3, [r7, #4]
 80006fa:	4b18      	ldr	r3, [pc, #96]	@ (800075c <MX_GPIO_Init+0xd0>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fe:	4a17      	ldr	r2, [pc, #92]	@ (800075c <MX_GPIO_Init+0xd0>)
 8000700:	f043 0302 	orr.w	r3, r3, #2
 8000704:	6313      	str	r3, [r2, #48]	@ 0x30
 8000706:	4b15      	ldr	r3, [pc, #84]	@ (800075c <MX_GPIO_Init+0xd0>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070a:	f003 0302 	and.w	r3, r3, #2
 800070e:	607b      	str	r3, [r7, #4]
 8000710:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000712:	2200      	movs	r2, #0
 8000714:	2120      	movs	r1, #32
 8000716:	4812      	ldr	r0, [pc, #72]	@ (8000760 <MX_GPIO_Init+0xd4>)
 8000718:	f000 fcfe 	bl	8001118 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800071c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000720:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000722:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000726:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000728:	2300      	movs	r3, #0
 800072a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800072c:	f107 0314 	add.w	r3, r7, #20
 8000730:	4619      	mov	r1, r3
 8000732:	480c      	ldr	r0, [pc, #48]	@ (8000764 <MX_GPIO_Init+0xd8>)
 8000734:	f000 fb6c 	bl	8000e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000738:	2320      	movs	r3, #32
 800073a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800073c:	2301      	movs	r3, #1
 800073e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	2300      	movs	r3, #0
 8000742:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000744:	2300      	movs	r3, #0
 8000746:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000748:	f107 0314 	add.w	r3, r7, #20
 800074c:	4619      	mov	r1, r3
 800074e:	4804      	ldr	r0, [pc, #16]	@ (8000760 <MX_GPIO_Init+0xd4>)
 8000750:	f000 fb5e 	bl	8000e10 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000754:	bf00      	nop
 8000756:	3728      	adds	r7, #40	@ 0x28
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}
 800075c:	40023800 	.word	0x40023800
 8000760:	40020000 	.word	0x40020000
 8000764:	40020800 	.word	0x40020800

08000768 <PrintResetReason>:

/* USER CODE BEGIN 4 */


void PrintResetReason(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST))
 800076c:	4b1e      	ldr	r3, [pc, #120]	@ (80007e8 <PrintResetReason+0x80>)
 800076e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000770:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000774:	2b00      	cmp	r3, #0
 8000776:	d002      	beq.n	800077e <PrintResetReason+0x16>
        printf("RESET REASON: Independent Watchdog (IWDG)\r\n");
 8000778:	481c      	ldr	r0, [pc, #112]	@ (80007ec <PrintResetReason+0x84>)
 800077a:	f001 fed7 	bl	800252c <puts>

    if (__HAL_RCC_GET_FLAG(RCC_FLAG_WWDGRST))
 800077e:	4b1a      	ldr	r3, [pc, #104]	@ (80007e8 <PrintResetReason+0x80>)
 8000780:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000782:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8000786:	2b00      	cmp	r3, #0
 8000788:	d002      	beq.n	8000790 <PrintResetReason+0x28>
        printf("RESET REASON: Window Watchdog (WWDG)\r\n");
 800078a:	4819      	ldr	r0, [pc, #100]	@ (80007f0 <PrintResetReason+0x88>)
 800078c:	f001 fece 	bl	800252c <puts>

    if (__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST))
 8000790:	4b15      	ldr	r3, [pc, #84]	@ (80007e8 <PrintResetReason+0x80>)
 8000792:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000794:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000798:	2b00      	cmp	r3, #0
 800079a:	d002      	beq.n	80007a2 <PrintResetReason+0x3a>
        printf("RESET REASON: Software Reset\r\n");
 800079c:	4815      	ldr	r0, [pc, #84]	@ (80007f4 <PrintResetReason+0x8c>)
 800079e:	f001 fec5 	bl	800252c <puts>

    if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST))
 80007a2:	4b11      	ldr	r3, [pc, #68]	@ (80007e8 <PrintResetReason+0x80>)
 80007a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80007a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d002      	beq.n	80007b4 <PrintResetReason+0x4c>
        printf("RESET REASON: Power-On Reset\r\n");
 80007ae:	4812      	ldr	r0, [pc, #72]	@ (80007f8 <PrintResetReason+0x90>)
 80007b0:	f001 febc 	bl	800252c <puts>

    if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST))
 80007b4:	4b0c      	ldr	r3, [pc, #48]	@ (80007e8 <PrintResetReason+0x80>)
 80007b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80007b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d002      	beq.n	80007c6 <PrintResetReason+0x5e>
        printf("RESET REASON: Pin Reset (NRST)\r\n");
 80007c0:	480e      	ldr	r0, [pc, #56]	@ (80007fc <PrintResetReason+0x94>)
 80007c2:	f001 feb3 	bl	800252c <puts>

    if (__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST))
 80007c6:	4b08      	ldr	r3, [pc, #32]	@ (80007e8 <PrintResetReason+0x80>)
 80007c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80007ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d002      	beq.n	80007d8 <PrintResetReason+0x70>
        printf("RESET REASON: Brown-Out Reset\r\n");
 80007d2:	480b      	ldr	r0, [pc, #44]	@ (8000800 <PrintResetReason+0x98>)
 80007d4:	f001 feaa 	bl	800252c <puts>

    // Clear flags after reading
    __HAL_RCC_CLEAR_RESET_FLAGS();
 80007d8:	4b03      	ldr	r3, [pc, #12]	@ (80007e8 <PrintResetReason+0x80>)
 80007da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80007dc:	4a02      	ldr	r2, [pc, #8]	@ (80007e8 <PrintResetReason+0x80>)
 80007de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80007e2:	6753      	str	r3, [r2, #116]	@ 0x74
}
 80007e4:	bf00      	nop
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	40023800 	.word	0x40023800
 80007ec:	08002c6c 	.word	0x08002c6c
 80007f0:	08002c98 	.word	0x08002c98
 80007f4:	08002cc0 	.word	0x08002cc0
 80007f8:	08002ce0 	.word	0x08002ce0
 80007fc:	08002d00 	.word	0x08002d00
 8000800:	08002d20 	.word	0x08002d20

08000804 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000808:	b672      	cpsid	i
}
 800080a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800080c:	bf00      	nop
 800080e:	e7fd      	b.n	800080c <Error_Handler+0x8>

08000810 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000816:	2300      	movs	r3, #0
 8000818:	607b      	str	r3, [r7, #4]
 800081a:	4b10      	ldr	r3, [pc, #64]	@ (800085c <HAL_MspInit+0x4c>)
 800081c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800081e:	4a0f      	ldr	r2, [pc, #60]	@ (800085c <HAL_MspInit+0x4c>)
 8000820:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000824:	6453      	str	r3, [r2, #68]	@ 0x44
 8000826:	4b0d      	ldr	r3, [pc, #52]	@ (800085c <HAL_MspInit+0x4c>)
 8000828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800082a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800082e:	607b      	str	r3, [r7, #4]
 8000830:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	603b      	str	r3, [r7, #0]
 8000836:	4b09      	ldr	r3, [pc, #36]	@ (800085c <HAL_MspInit+0x4c>)
 8000838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800083a:	4a08      	ldr	r2, [pc, #32]	@ (800085c <HAL_MspInit+0x4c>)
 800083c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000840:	6413      	str	r3, [r2, #64]	@ 0x40
 8000842:	4b06      	ldr	r3, [pc, #24]	@ (800085c <HAL_MspInit+0x4c>)
 8000844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000846:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800084a:	603b      	str	r3, [r7, #0]
 800084c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800084e:	bf00      	nop
 8000850:	370c      	adds	r7, #12
 8000852:	46bd      	mov	sp, r7
 8000854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop
 800085c:	40023800 	.word	0x40023800

08000860 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b08a      	sub	sp, #40	@ 0x28
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000868:	f107 0314 	add.w	r3, r7, #20
 800086c:	2200      	movs	r2, #0
 800086e:	601a      	str	r2, [r3, #0]
 8000870:	605a      	str	r2, [r3, #4]
 8000872:	609a      	str	r2, [r3, #8]
 8000874:	60da      	str	r2, [r3, #12]
 8000876:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a19      	ldr	r2, [pc, #100]	@ (80008e4 <HAL_UART_MspInit+0x84>)
 800087e:	4293      	cmp	r3, r2
 8000880:	d12b      	bne.n	80008da <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	613b      	str	r3, [r7, #16]
 8000886:	4b18      	ldr	r3, [pc, #96]	@ (80008e8 <HAL_UART_MspInit+0x88>)
 8000888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800088a:	4a17      	ldr	r2, [pc, #92]	@ (80008e8 <HAL_UART_MspInit+0x88>)
 800088c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000890:	6413      	str	r3, [r2, #64]	@ 0x40
 8000892:	4b15      	ldr	r3, [pc, #84]	@ (80008e8 <HAL_UART_MspInit+0x88>)
 8000894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800089a:	613b      	str	r3, [r7, #16]
 800089c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	60fb      	str	r3, [r7, #12]
 80008a2:	4b11      	ldr	r3, [pc, #68]	@ (80008e8 <HAL_UART_MspInit+0x88>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a6:	4a10      	ldr	r2, [pc, #64]	@ (80008e8 <HAL_UART_MspInit+0x88>)
 80008a8:	f043 0301 	orr.w	r3, r3, #1
 80008ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ae:	4b0e      	ldr	r3, [pc, #56]	@ (80008e8 <HAL_UART_MspInit+0x88>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	f003 0301 	and.w	r3, r3, #1
 80008b6:	60fb      	str	r3, [r7, #12]
 80008b8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80008ba:	230c      	movs	r3, #12
 80008bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008be:	2302      	movs	r3, #2
 80008c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c2:	2300      	movs	r3, #0
 80008c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c6:	2300      	movs	r3, #0
 80008c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008ca:	2307      	movs	r3, #7
 80008cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ce:	f107 0314 	add.w	r3, r7, #20
 80008d2:	4619      	mov	r1, r3
 80008d4:	4805      	ldr	r0, [pc, #20]	@ (80008ec <HAL_UART_MspInit+0x8c>)
 80008d6:	f000 fa9b 	bl	8000e10 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80008da:	bf00      	nop
 80008dc:	3728      	adds	r7, #40	@ 0x28
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	40004400 	.word	0x40004400
 80008e8:	40023800 	.word	0x40023800
 80008ec:	40020000 	.word	0x40020000

080008f0 <HAL_WWDG_MspInit>:
* This function configures the hardware resources used in this example
* @param hwwdg: WWDG handle pointer
* @retval None
*/
void HAL_WWDG_MspInit(WWDG_HandleTypeDef* hwwdg)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b085      	sub	sp, #20
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  if(hwwdg->Instance==WWDG)
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4a0b      	ldr	r2, [pc, #44]	@ (800092c <HAL_WWDG_MspInit+0x3c>)
 80008fe:	4293      	cmp	r3, r2
 8000900:	d10d      	bne.n	800091e <HAL_WWDG_MspInit+0x2e>
  {
  /* USER CODE BEGIN WWDG_MspInit 0 */

  /* USER CODE END WWDG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_WWDG_CLK_ENABLE();
 8000902:	2300      	movs	r3, #0
 8000904:	60fb      	str	r3, [r7, #12]
 8000906:	4b0a      	ldr	r3, [pc, #40]	@ (8000930 <HAL_WWDG_MspInit+0x40>)
 8000908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800090a:	4a09      	ldr	r2, [pc, #36]	@ (8000930 <HAL_WWDG_MspInit+0x40>)
 800090c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000910:	6413      	str	r3, [r2, #64]	@ 0x40
 8000912:	4b07      	ldr	r3, [pc, #28]	@ (8000930 <HAL_WWDG_MspInit+0x40>)
 8000914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000916:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800091a:	60fb      	str	r3, [r7, #12]
 800091c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END WWDG_MspInit 1 */

  }

}
 800091e:	bf00      	nop
 8000920:	3714      	adds	r7, #20
 8000922:	46bd      	mov	sp, r7
 8000924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000928:	4770      	bx	lr
 800092a:	bf00      	nop
 800092c:	40002c00 	.word	0x40002c00
 8000930:	40023800 	.word	0x40023800

08000934 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000938:	bf00      	nop
 800093a:	e7fd      	b.n	8000938 <NMI_Handler+0x4>

0800093c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000940:	bf00      	nop
 8000942:	e7fd      	b.n	8000940 <HardFault_Handler+0x4>

08000944 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000948:	bf00      	nop
 800094a:	e7fd      	b.n	8000948 <MemManage_Handler+0x4>

0800094c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000950:	bf00      	nop
 8000952:	e7fd      	b.n	8000950 <BusFault_Handler+0x4>

08000954 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000958:	bf00      	nop
 800095a:	e7fd      	b.n	8000958 <UsageFault_Handler+0x4>

0800095c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000960:	bf00      	nop
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr

0800096a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800096a:	b480      	push	{r7}
 800096c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800096e:	bf00      	nop
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr

08000978 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800097c:	bf00      	nop
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr

08000986 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000986:	b580      	push	{r7, lr}
 8000988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800098a:	f000 f917 	bl	8000bbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800098e:	bf00      	nop
 8000990:	bd80      	pop	{r7, pc}

08000992 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000992:	b580      	push	{r7, lr}
 8000994:	b086      	sub	sp, #24
 8000996:	af00      	add	r7, sp, #0
 8000998:	60f8      	str	r0, [r7, #12]
 800099a:	60b9      	str	r1, [r7, #8]
 800099c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800099e:	2300      	movs	r3, #0
 80009a0:	617b      	str	r3, [r7, #20]
 80009a2:	e00a      	b.n	80009ba <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009a4:	f3af 8000 	nop.w
 80009a8:	4601      	mov	r1, r0
 80009aa:	68bb      	ldr	r3, [r7, #8]
 80009ac:	1c5a      	adds	r2, r3, #1
 80009ae:	60ba      	str	r2, [r7, #8]
 80009b0:	b2ca      	uxtb	r2, r1
 80009b2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	3301      	adds	r3, #1
 80009b8:	617b      	str	r3, [r7, #20]
 80009ba:	697a      	ldr	r2, [r7, #20]
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	429a      	cmp	r2, r3
 80009c0:	dbf0      	blt.n	80009a4 <_read+0x12>
  }

  return len;
 80009c2:	687b      	ldr	r3, [r7, #4]
}
 80009c4:	4618      	mov	r0, r3
 80009c6:	3718      	adds	r7, #24
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}

080009cc <_close>:
  }
  return len;
}

int _close(int file)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009d8:	4618      	mov	r0, r3
 80009da:	370c      	adds	r7, #12
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr

080009e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
 80009ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80009ee:	683b      	ldr	r3, [r7, #0]
 80009f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80009f4:	605a      	str	r2, [r3, #4]
  return 0;
 80009f6:	2300      	movs	r3, #0
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	370c      	adds	r7, #12
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr

08000a04 <_isatty>:

int _isatty(int file)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a0c:	2301      	movs	r3, #1
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	370c      	adds	r7, #12
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr

08000a1a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a1a:	b480      	push	{r7}
 8000a1c:	b085      	sub	sp, #20
 8000a1e:	af00      	add	r7, sp, #0
 8000a20:	60f8      	str	r0, [r7, #12]
 8000a22:	60b9      	str	r1, [r7, #8]
 8000a24:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a26:	2300      	movs	r3, #0
}
 8000a28:	4618      	mov	r0, r3
 8000a2a:	3714      	adds	r7, #20
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a32:	4770      	bx	lr

08000a34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b086      	sub	sp, #24
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a3c:	4a14      	ldr	r2, [pc, #80]	@ (8000a90 <_sbrk+0x5c>)
 8000a3e:	4b15      	ldr	r3, [pc, #84]	@ (8000a94 <_sbrk+0x60>)
 8000a40:	1ad3      	subs	r3, r2, r3
 8000a42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a48:	4b13      	ldr	r3, [pc, #76]	@ (8000a98 <_sbrk+0x64>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d102      	bne.n	8000a56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a50:	4b11      	ldr	r3, [pc, #68]	@ (8000a98 <_sbrk+0x64>)
 8000a52:	4a12      	ldr	r2, [pc, #72]	@ (8000a9c <_sbrk+0x68>)
 8000a54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a56:	4b10      	ldr	r3, [pc, #64]	@ (8000a98 <_sbrk+0x64>)
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	693a      	ldr	r2, [r7, #16]
 8000a60:	429a      	cmp	r2, r3
 8000a62:	d207      	bcs.n	8000a74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a64:	f001 fe90 	bl	8002788 <__errno>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	220c      	movs	r2, #12
 8000a6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a72:	e009      	b.n	8000a88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a74:	4b08      	ldr	r3, [pc, #32]	@ (8000a98 <_sbrk+0x64>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a7a:	4b07      	ldr	r3, [pc, #28]	@ (8000a98 <_sbrk+0x64>)
 8000a7c:	681a      	ldr	r2, [r3, #0]
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	4413      	add	r3, r2
 8000a82:	4a05      	ldr	r2, [pc, #20]	@ (8000a98 <_sbrk+0x64>)
 8000a84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a86:	68fb      	ldr	r3, [r7, #12]
}
 8000a88:	4618      	mov	r0, r3
 8000a8a:	3718      	adds	r7, #24
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	20018000 	.word	0x20018000
 8000a94:	00000400 	.word	0x00000400
 8000a98:	200000e0 	.word	0x200000e0
 8000a9c:	20000238 	.word	0x20000238

08000aa0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000aa4:	4b06      	ldr	r3, [pc, #24]	@ (8000ac0 <SystemInit+0x20>)
 8000aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000aaa:	4a05      	ldr	r2, [pc, #20]	@ (8000ac0 <SystemInit+0x20>)
 8000aac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ab0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ab4:	bf00      	nop
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop
 8000ac0:	e000ed00 	.word	0xe000ed00

08000ac4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ac4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000afc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ac8:	f7ff ffea 	bl	8000aa0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000acc:	480c      	ldr	r0, [pc, #48]	@ (8000b00 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ace:	490d      	ldr	r1, [pc, #52]	@ (8000b04 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ad0:	4a0d      	ldr	r2, [pc, #52]	@ (8000b08 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ad2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ad4:	e002      	b.n	8000adc <LoopCopyDataInit>

08000ad6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ad6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ad8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ada:	3304      	adds	r3, #4

08000adc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000adc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ade:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ae0:	d3f9      	bcc.n	8000ad6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8000b0c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ae4:	4c0a      	ldr	r4, [pc, #40]	@ (8000b10 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ae6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ae8:	e001      	b.n	8000aee <LoopFillZerobss>

08000aea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000aec:	3204      	adds	r2, #4

08000aee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000af0:	d3fb      	bcc.n	8000aea <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000af2:	f001 fe4f 	bl	8002794 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000af6:	f7ff fcfb 	bl	80004f0 <main>
  bx  lr    
 8000afa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000afc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000b00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b04:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000b08:	08002d68 	.word	0x08002d68
  ldr r2, =_sbss
 8000b0c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000b10:	20000234 	.word	0x20000234

08000b14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b14:	e7fe      	b.n	8000b14 <ADC_IRQHandler>
	...

08000b18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b58 <HAL_Init+0x40>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a0d      	ldr	r2, [pc, #52]	@ (8000b58 <HAL_Init+0x40>)
 8000b22:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b28:	4b0b      	ldr	r3, [pc, #44]	@ (8000b58 <HAL_Init+0x40>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a0a      	ldr	r2, [pc, #40]	@ (8000b58 <HAL_Init+0x40>)
 8000b2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b34:	4b08      	ldr	r3, [pc, #32]	@ (8000b58 <HAL_Init+0x40>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a07      	ldr	r2, [pc, #28]	@ (8000b58 <HAL_Init+0x40>)
 8000b3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b40:	2003      	movs	r0, #3
 8000b42:	f000 f931 	bl	8000da8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b46:	2000      	movs	r0, #0
 8000b48:	f000 f808 	bl	8000b5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b4c:	f7ff fe60 	bl	8000810 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b50:	2300      	movs	r3, #0
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40023c00 	.word	0x40023c00

08000b5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b64:	4b12      	ldr	r3, [pc, #72]	@ (8000bb0 <HAL_InitTick+0x54>)
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	4b12      	ldr	r3, [pc, #72]	@ (8000bb4 <HAL_InitTick+0x58>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b72:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f000 f93b 	bl	8000df6 <HAL_SYSTICK_Config>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b86:	2301      	movs	r3, #1
 8000b88:	e00e      	b.n	8000ba8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	2b0f      	cmp	r3, #15
 8000b8e:	d80a      	bhi.n	8000ba6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b90:	2200      	movs	r2, #0
 8000b92:	6879      	ldr	r1, [r7, #4]
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	f000 f911 	bl	8000dbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b9c:	4a06      	ldr	r2, [pc, #24]	@ (8000bb8 <HAL_InitTick+0x5c>)
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	e000      	b.n	8000ba8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ba6:	2301      	movs	r3, #1
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	3708      	adds	r7, #8
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	20000000 	.word	0x20000000
 8000bb4:	20000008 	.word	0x20000008
 8000bb8:	20000004 	.word	0x20000004

08000bbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bc0:	4b06      	ldr	r3, [pc, #24]	@ (8000bdc <HAL_IncTick+0x20>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	4b06      	ldr	r3, [pc, #24]	@ (8000be0 <HAL_IncTick+0x24>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4413      	add	r3, r2
 8000bcc:	4a04      	ldr	r2, [pc, #16]	@ (8000be0 <HAL_IncTick+0x24>)
 8000bce:	6013      	str	r3, [r2, #0]
}
 8000bd0:	bf00      	nop
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	20000008 	.word	0x20000008
 8000be0:	200000e4 	.word	0x200000e4

08000be4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  return uwTick;
 8000be8:	4b03      	ldr	r3, [pc, #12]	@ (8000bf8 <HAL_GetTick+0x14>)
 8000bea:	681b      	ldr	r3, [r3, #0]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	200000e4 	.word	0x200000e4

08000bfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c04:	f7ff ffee 	bl	8000be4 <HAL_GetTick>
 8000c08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c14:	d005      	beq.n	8000c22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c16:	4b0a      	ldr	r3, [pc, #40]	@ (8000c40 <HAL_Delay+0x44>)
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	461a      	mov	r2, r3
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	4413      	add	r3, r2
 8000c20:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c22:	bf00      	nop
 8000c24:	f7ff ffde 	bl	8000be4 <HAL_GetTick>
 8000c28:	4602      	mov	r2, r0
 8000c2a:	68bb      	ldr	r3, [r7, #8]
 8000c2c:	1ad3      	subs	r3, r2, r3
 8000c2e:	68fa      	ldr	r2, [r7, #12]
 8000c30:	429a      	cmp	r2, r3
 8000c32:	d8f7      	bhi.n	8000c24 <HAL_Delay+0x28>
  {
  }
}
 8000c34:	bf00      	nop
 8000c36:	bf00      	nop
 8000c38:	3710      	adds	r7, #16
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	20000008 	.word	0x20000008

08000c44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b085      	sub	sp, #20
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	f003 0307 	and.w	r3, r3, #7
 8000c52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c54:	4b0c      	ldr	r3, [pc, #48]	@ (8000c88 <__NVIC_SetPriorityGrouping+0x44>)
 8000c56:	68db      	ldr	r3, [r3, #12]
 8000c58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c5a:	68ba      	ldr	r2, [r7, #8]
 8000c5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c60:	4013      	ands	r3, r2
 8000c62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c6c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c76:	4a04      	ldr	r2, [pc, #16]	@ (8000c88 <__NVIC_SetPriorityGrouping+0x44>)
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	60d3      	str	r3, [r2, #12]
}
 8000c7c:	bf00      	nop
 8000c7e:	3714      	adds	r7, #20
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr
 8000c88:	e000ed00 	.word	0xe000ed00

08000c8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c90:	4b04      	ldr	r3, [pc, #16]	@ (8000ca4 <__NVIC_GetPriorityGrouping+0x18>)
 8000c92:	68db      	ldr	r3, [r3, #12]
 8000c94:	0a1b      	lsrs	r3, r3, #8
 8000c96:	f003 0307 	and.w	r3, r3, #7
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr
 8000ca4:	e000ed00 	.word	0xe000ed00

08000ca8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	4603      	mov	r3, r0
 8000cb0:	6039      	str	r1, [r7, #0]
 8000cb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	db0a      	blt.n	8000cd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	b2da      	uxtb	r2, r3
 8000cc0:	490c      	ldr	r1, [pc, #48]	@ (8000cf4 <__NVIC_SetPriority+0x4c>)
 8000cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc6:	0112      	lsls	r2, r2, #4
 8000cc8:	b2d2      	uxtb	r2, r2
 8000cca:	440b      	add	r3, r1
 8000ccc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cd0:	e00a      	b.n	8000ce8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	b2da      	uxtb	r2, r3
 8000cd6:	4908      	ldr	r1, [pc, #32]	@ (8000cf8 <__NVIC_SetPriority+0x50>)
 8000cd8:	79fb      	ldrb	r3, [r7, #7]
 8000cda:	f003 030f 	and.w	r3, r3, #15
 8000cde:	3b04      	subs	r3, #4
 8000ce0:	0112      	lsls	r2, r2, #4
 8000ce2:	b2d2      	uxtb	r2, r2
 8000ce4:	440b      	add	r3, r1
 8000ce6:	761a      	strb	r2, [r3, #24]
}
 8000ce8:	bf00      	nop
 8000cea:	370c      	adds	r7, #12
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr
 8000cf4:	e000e100 	.word	0xe000e100
 8000cf8:	e000ed00 	.word	0xe000ed00

08000cfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b089      	sub	sp, #36	@ 0x24
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	60f8      	str	r0, [r7, #12]
 8000d04:	60b9      	str	r1, [r7, #8]
 8000d06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	f003 0307 	and.w	r3, r3, #7
 8000d0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d10:	69fb      	ldr	r3, [r7, #28]
 8000d12:	f1c3 0307 	rsb	r3, r3, #7
 8000d16:	2b04      	cmp	r3, #4
 8000d18:	bf28      	it	cs
 8000d1a:	2304      	movcs	r3, #4
 8000d1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d1e:	69fb      	ldr	r3, [r7, #28]
 8000d20:	3304      	adds	r3, #4
 8000d22:	2b06      	cmp	r3, #6
 8000d24:	d902      	bls.n	8000d2c <NVIC_EncodePriority+0x30>
 8000d26:	69fb      	ldr	r3, [r7, #28]
 8000d28:	3b03      	subs	r3, #3
 8000d2a:	e000      	b.n	8000d2e <NVIC_EncodePriority+0x32>
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d30:	f04f 32ff 	mov.w	r2, #4294967295
 8000d34:	69bb      	ldr	r3, [r7, #24]
 8000d36:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3a:	43da      	mvns	r2, r3
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	401a      	ands	r2, r3
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d44:	f04f 31ff 	mov.w	r1, #4294967295
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d4e:	43d9      	mvns	r1, r3
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d54:	4313      	orrs	r3, r2
         );
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3724      	adds	r7, #36	@ 0x24
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
	...

08000d64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	3b01      	subs	r3, #1
 8000d70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d74:	d301      	bcc.n	8000d7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d76:	2301      	movs	r3, #1
 8000d78:	e00f      	b.n	8000d9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000da4 <SysTick_Config+0x40>)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	3b01      	subs	r3, #1
 8000d80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d82:	210f      	movs	r1, #15
 8000d84:	f04f 30ff 	mov.w	r0, #4294967295
 8000d88:	f7ff ff8e 	bl	8000ca8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d8c:	4b05      	ldr	r3, [pc, #20]	@ (8000da4 <SysTick_Config+0x40>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d92:	4b04      	ldr	r3, [pc, #16]	@ (8000da4 <SysTick_Config+0x40>)
 8000d94:	2207      	movs	r2, #7
 8000d96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d98:	2300      	movs	r3, #0
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3708      	adds	r7, #8
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	e000e010 	.word	0xe000e010

08000da8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000db0:	6878      	ldr	r0, [r7, #4]
 8000db2:	f7ff ff47 	bl	8000c44 <__NVIC_SetPriorityGrouping>
}
 8000db6:	bf00      	nop
 8000db8:	3708      	adds	r7, #8
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}

08000dbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dbe:	b580      	push	{r7, lr}
 8000dc0:	b086      	sub	sp, #24
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	60b9      	str	r1, [r7, #8]
 8000dc8:	607a      	str	r2, [r7, #4]
 8000dca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dd0:	f7ff ff5c 	bl	8000c8c <__NVIC_GetPriorityGrouping>
 8000dd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dd6:	687a      	ldr	r2, [r7, #4]
 8000dd8:	68b9      	ldr	r1, [r7, #8]
 8000dda:	6978      	ldr	r0, [r7, #20]
 8000ddc:	f7ff ff8e 	bl	8000cfc <NVIC_EncodePriority>
 8000de0:	4602      	mov	r2, r0
 8000de2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000de6:	4611      	mov	r1, r2
 8000de8:	4618      	mov	r0, r3
 8000dea:	f7ff ff5d 	bl	8000ca8 <__NVIC_SetPriority>
}
 8000dee:	bf00      	nop
 8000df0:	3718      	adds	r7, #24
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b082      	sub	sp, #8
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dfe:	6878      	ldr	r0, [r7, #4]
 8000e00:	f7ff ffb0 	bl	8000d64 <SysTick_Config>
 8000e04:	4603      	mov	r3, r0
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	3708      	adds	r7, #8
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
	...

08000e10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b089      	sub	sp, #36	@ 0x24
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
 8000e18:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e22:	2300      	movs	r3, #0
 8000e24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e26:	2300      	movs	r3, #0
 8000e28:	61fb      	str	r3, [r7, #28]
 8000e2a:	e159      	b.n	80010e0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	fa02 f303 	lsl.w	r3, r2, r3
 8000e34:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	697a      	ldr	r2, [r7, #20]
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e40:	693a      	ldr	r2, [r7, #16]
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	429a      	cmp	r2, r3
 8000e46:	f040 8148 	bne.w	80010da <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	685b      	ldr	r3, [r3, #4]
 8000e4e:	f003 0303 	and.w	r3, r3, #3
 8000e52:	2b01      	cmp	r3, #1
 8000e54:	d005      	beq.n	8000e62 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e5e:	2b02      	cmp	r3, #2
 8000e60:	d130      	bne.n	8000ec4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	689b      	ldr	r3, [r3, #8]
 8000e66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	005b      	lsls	r3, r3, #1
 8000e6c:	2203      	movs	r2, #3
 8000e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e72:	43db      	mvns	r3, r3
 8000e74:	69ba      	ldr	r2, [r7, #24]
 8000e76:	4013      	ands	r3, r2
 8000e78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	68da      	ldr	r2, [r3, #12]
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	005b      	lsls	r3, r3, #1
 8000e82:	fa02 f303 	lsl.w	r3, r2, r3
 8000e86:	69ba      	ldr	r2, [r7, #24]
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	69ba      	ldr	r2, [r7, #24]
 8000e90:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e98:	2201      	movs	r2, #1
 8000e9a:	69fb      	ldr	r3, [r7, #28]
 8000e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea0:	43db      	mvns	r3, r3
 8000ea2:	69ba      	ldr	r2, [r7, #24]
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	091b      	lsrs	r3, r3, #4
 8000eae:	f003 0201 	and.w	r2, r3, #1
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb8:	69ba      	ldr	r2, [r7, #24]
 8000eba:	4313      	orrs	r3, r2
 8000ebc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	69ba      	ldr	r2, [r7, #24]
 8000ec2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	f003 0303 	and.w	r3, r3, #3
 8000ecc:	2b03      	cmp	r3, #3
 8000ece:	d017      	beq.n	8000f00 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	68db      	ldr	r3, [r3, #12]
 8000ed4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	005b      	lsls	r3, r3, #1
 8000eda:	2203      	movs	r2, #3
 8000edc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee0:	43db      	mvns	r3, r3
 8000ee2:	69ba      	ldr	r2, [r7, #24]
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	689a      	ldr	r2, [r3, #8]
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	005b      	lsls	r3, r3, #1
 8000ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef4:	69ba      	ldr	r2, [r7, #24]
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	69ba      	ldr	r2, [r7, #24]
 8000efe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	f003 0303 	and.w	r3, r3, #3
 8000f08:	2b02      	cmp	r3, #2
 8000f0a:	d123      	bne.n	8000f54 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f0c:	69fb      	ldr	r3, [r7, #28]
 8000f0e:	08da      	lsrs	r2, r3, #3
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	3208      	adds	r2, #8
 8000f14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f18:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	f003 0307 	and.w	r3, r3, #7
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	220f      	movs	r2, #15
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	43db      	mvns	r3, r3
 8000f2a:	69ba      	ldr	r2, [r7, #24]
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	691a      	ldr	r2, [r3, #16]
 8000f34:	69fb      	ldr	r3, [r7, #28]
 8000f36:	f003 0307 	and.w	r3, r3, #7
 8000f3a:	009b      	lsls	r3, r3, #2
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	69ba      	ldr	r2, [r7, #24]
 8000f42:	4313      	orrs	r3, r2
 8000f44:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	08da      	lsrs	r2, r3, #3
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	3208      	adds	r2, #8
 8000f4e:	69b9      	ldr	r1, [r7, #24]
 8000f50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	2203      	movs	r2, #3
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	43db      	mvns	r3, r3
 8000f66:	69ba      	ldr	r2, [r7, #24]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	f003 0203 	and.w	r2, r3, #3
 8000f74:	69fb      	ldr	r3, [r7, #28]
 8000f76:	005b      	lsls	r3, r3, #1
 8000f78:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7c:	69ba      	ldr	r2, [r7, #24]
 8000f7e:	4313      	orrs	r3, r2
 8000f80:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	69ba      	ldr	r2, [r7, #24]
 8000f86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	f000 80a2 	beq.w	80010da <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	4b57      	ldr	r3, [pc, #348]	@ (80010f8 <HAL_GPIO_Init+0x2e8>)
 8000f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f9e:	4a56      	ldr	r2, [pc, #344]	@ (80010f8 <HAL_GPIO_Init+0x2e8>)
 8000fa0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fa4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fa6:	4b54      	ldr	r3, [pc, #336]	@ (80010f8 <HAL_GPIO_Init+0x2e8>)
 8000fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000faa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000fb2:	4a52      	ldr	r2, [pc, #328]	@ (80010fc <HAL_GPIO_Init+0x2ec>)
 8000fb4:	69fb      	ldr	r3, [r7, #28]
 8000fb6:	089b      	lsrs	r3, r3, #2
 8000fb8:	3302      	adds	r3, #2
 8000fba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000fc0:	69fb      	ldr	r3, [r7, #28]
 8000fc2:	f003 0303 	and.w	r3, r3, #3
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	220f      	movs	r2, #15
 8000fca:	fa02 f303 	lsl.w	r3, r2, r3
 8000fce:	43db      	mvns	r3, r3
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4a49      	ldr	r2, [pc, #292]	@ (8001100 <HAL_GPIO_Init+0x2f0>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d019      	beq.n	8001012 <HAL_GPIO_Init+0x202>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4a48      	ldr	r2, [pc, #288]	@ (8001104 <HAL_GPIO_Init+0x2f4>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d013      	beq.n	800100e <HAL_GPIO_Init+0x1fe>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a47      	ldr	r2, [pc, #284]	@ (8001108 <HAL_GPIO_Init+0x2f8>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d00d      	beq.n	800100a <HAL_GPIO_Init+0x1fa>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4a46      	ldr	r2, [pc, #280]	@ (800110c <HAL_GPIO_Init+0x2fc>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d007      	beq.n	8001006 <HAL_GPIO_Init+0x1f6>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4a45      	ldr	r2, [pc, #276]	@ (8001110 <HAL_GPIO_Init+0x300>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d101      	bne.n	8001002 <HAL_GPIO_Init+0x1f2>
 8000ffe:	2304      	movs	r3, #4
 8001000:	e008      	b.n	8001014 <HAL_GPIO_Init+0x204>
 8001002:	2307      	movs	r3, #7
 8001004:	e006      	b.n	8001014 <HAL_GPIO_Init+0x204>
 8001006:	2303      	movs	r3, #3
 8001008:	e004      	b.n	8001014 <HAL_GPIO_Init+0x204>
 800100a:	2302      	movs	r3, #2
 800100c:	e002      	b.n	8001014 <HAL_GPIO_Init+0x204>
 800100e:	2301      	movs	r3, #1
 8001010:	e000      	b.n	8001014 <HAL_GPIO_Init+0x204>
 8001012:	2300      	movs	r3, #0
 8001014:	69fa      	ldr	r2, [r7, #28]
 8001016:	f002 0203 	and.w	r2, r2, #3
 800101a:	0092      	lsls	r2, r2, #2
 800101c:	4093      	lsls	r3, r2
 800101e:	69ba      	ldr	r2, [r7, #24]
 8001020:	4313      	orrs	r3, r2
 8001022:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001024:	4935      	ldr	r1, [pc, #212]	@ (80010fc <HAL_GPIO_Init+0x2ec>)
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	089b      	lsrs	r3, r3, #2
 800102a:	3302      	adds	r3, #2
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001032:	4b38      	ldr	r3, [pc, #224]	@ (8001114 <HAL_GPIO_Init+0x304>)
 8001034:	689b      	ldr	r3, [r3, #8]
 8001036:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	43db      	mvns	r3, r3
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	4013      	ands	r3, r2
 8001040:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800104a:	2b00      	cmp	r3, #0
 800104c:	d003      	beq.n	8001056 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800104e:	69ba      	ldr	r2, [r7, #24]
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	4313      	orrs	r3, r2
 8001054:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001056:	4a2f      	ldr	r2, [pc, #188]	@ (8001114 <HAL_GPIO_Init+0x304>)
 8001058:	69bb      	ldr	r3, [r7, #24]
 800105a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800105c:	4b2d      	ldr	r3, [pc, #180]	@ (8001114 <HAL_GPIO_Init+0x304>)
 800105e:	68db      	ldr	r3, [r3, #12]
 8001060:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	43db      	mvns	r3, r3
 8001066:	69ba      	ldr	r2, [r7, #24]
 8001068:	4013      	ands	r3, r2
 800106a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001074:	2b00      	cmp	r3, #0
 8001076:	d003      	beq.n	8001080 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	4313      	orrs	r3, r2
 800107e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001080:	4a24      	ldr	r2, [pc, #144]	@ (8001114 <HAL_GPIO_Init+0x304>)
 8001082:	69bb      	ldr	r3, [r7, #24]
 8001084:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001086:	4b23      	ldr	r3, [pc, #140]	@ (8001114 <HAL_GPIO_Init+0x304>)
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	43db      	mvns	r3, r3
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	4013      	ands	r3, r2
 8001094:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d003      	beq.n	80010aa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80010a2:	69ba      	ldr	r2, [r7, #24]
 80010a4:	693b      	ldr	r3, [r7, #16]
 80010a6:	4313      	orrs	r3, r2
 80010a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010aa:	4a1a      	ldr	r2, [pc, #104]	@ (8001114 <HAL_GPIO_Init+0x304>)
 80010ac:	69bb      	ldr	r3, [r7, #24]
 80010ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010b0:	4b18      	ldr	r3, [pc, #96]	@ (8001114 <HAL_GPIO_Init+0x304>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	43db      	mvns	r3, r3
 80010ba:	69ba      	ldr	r2, [r7, #24]
 80010bc:	4013      	ands	r3, r2
 80010be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d003      	beq.n	80010d4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	693b      	ldr	r3, [r7, #16]
 80010d0:	4313      	orrs	r3, r2
 80010d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010d4:	4a0f      	ldr	r2, [pc, #60]	@ (8001114 <HAL_GPIO_Init+0x304>)
 80010d6:	69bb      	ldr	r3, [r7, #24]
 80010d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	3301      	adds	r3, #1
 80010de:	61fb      	str	r3, [r7, #28]
 80010e0:	69fb      	ldr	r3, [r7, #28]
 80010e2:	2b0f      	cmp	r3, #15
 80010e4:	f67f aea2 	bls.w	8000e2c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010e8:	bf00      	nop
 80010ea:	bf00      	nop
 80010ec:	3724      	adds	r7, #36	@ 0x24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	40023800 	.word	0x40023800
 80010fc:	40013800 	.word	0x40013800
 8001100:	40020000 	.word	0x40020000
 8001104:	40020400 	.word	0x40020400
 8001108:	40020800 	.word	0x40020800
 800110c:	40020c00 	.word	0x40020c00
 8001110:	40021000 	.word	0x40021000
 8001114:	40013c00 	.word	0x40013c00

08001118 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	460b      	mov	r3, r1
 8001122:	807b      	strh	r3, [r7, #2]
 8001124:	4613      	mov	r3, r2
 8001126:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001128:	787b      	ldrb	r3, [r7, #1]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d003      	beq.n	8001136 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800112e:	887a      	ldrh	r2, [r7, #2]
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001134:	e003      	b.n	800113e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001136:	887b      	ldrh	r3, [r7, #2]
 8001138:	041a      	lsls	r2, r3, #16
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	619a      	str	r2, [r3, #24]
}
 800113e:	bf00      	nop
 8001140:	370c      	adds	r7, #12
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
	...

0800114c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d101      	bne.n	800115e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e267      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f003 0301 	and.w	r3, r3, #1
 8001166:	2b00      	cmp	r3, #0
 8001168:	d075      	beq.n	8001256 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800116a:	4b88      	ldr	r3, [pc, #544]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 800116c:	689b      	ldr	r3, [r3, #8]
 800116e:	f003 030c 	and.w	r3, r3, #12
 8001172:	2b04      	cmp	r3, #4
 8001174:	d00c      	beq.n	8001190 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001176:	4b85      	ldr	r3, [pc, #532]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800117e:	2b08      	cmp	r3, #8
 8001180:	d112      	bne.n	80011a8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001182:	4b82      	ldr	r3, [pc, #520]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800118a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800118e:	d10b      	bne.n	80011a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001190:	4b7e      	ldr	r3, [pc, #504]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001198:	2b00      	cmp	r3, #0
 800119a:	d05b      	beq.n	8001254 <HAL_RCC_OscConfig+0x108>
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d157      	bne.n	8001254 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80011a4:	2301      	movs	r3, #1
 80011a6:	e242      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011b0:	d106      	bne.n	80011c0 <HAL_RCC_OscConfig+0x74>
 80011b2:	4b76      	ldr	r3, [pc, #472]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a75      	ldr	r2, [pc, #468]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 80011b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011bc:	6013      	str	r3, [r2, #0]
 80011be:	e01d      	b.n	80011fc <HAL_RCC_OscConfig+0xb0>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80011c8:	d10c      	bne.n	80011e4 <HAL_RCC_OscConfig+0x98>
 80011ca:	4b70      	ldr	r3, [pc, #448]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a6f      	ldr	r2, [pc, #444]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 80011d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011d4:	6013      	str	r3, [r2, #0]
 80011d6:	4b6d      	ldr	r3, [pc, #436]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a6c      	ldr	r2, [pc, #432]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 80011dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011e0:	6013      	str	r3, [r2, #0]
 80011e2:	e00b      	b.n	80011fc <HAL_RCC_OscConfig+0xb0>
 80011e4:	4b69      	ldr	r3, [pc, #420]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a68      	ldr	r2, [pc, #416]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 80011ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80011ee:	6013      	str	r3, [r2, #0]
 80011f0:	4b66      	ldr	r3, [pc, #408]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a65      	ldr	r2, [pc, #404]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 80011f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80011fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d013      	beq.n	800122c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001204:	f7ff fcee 	bl	8000be4 <HAL_GetTick>
 8001208:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800120a:	e008      	b.n	800121e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800120c:	f7ff fcea 	bl	8000be4 <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	2b64      	cmp	r3, #100	@ 0x64
 8001218:	d901      	bls.n	800121e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800121a:	2303      	movs	r3, #3
 800121c:	e207      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800121e:	4b5b      	ldr	r3, [pc, #364]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001226:	2b00      	cmp	r3, #0
 8001228:	d0f0      	beq.n	800120c <HAL_RCC_OscConfig+0xc0>
 800122a:	e014      	b.n	8001256 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800122c:	f7ff fcda 	bl	8000be4 <HAL_GetTick>
 8001230:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001232:	e008      	b.n	8001246 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001234:	f7ff fcd6 	bl	8000be4 <HAL_GetTick>
 8001238:	4602      	mov	r2, r0
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	2b64      	cmp	r3, #100	@ 0x64
 8001240:	d901      	bls.n	8001246 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001242:	2303      	movs	r3, #3
 8001244:	e1f3      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001246:	4b51      	ldr	r3, [pc, #324]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800124e:	2b00      	cmp	r3, #0
 8001250:	d1f0      	bne.n	8001234 <HAL_RCC_OscConfig+0xe8>
 8001252:	e000      	b.n	8001256 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001254:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0302 	and.w	r3, r3, #2
 800125e:	2b00      	cmp	r3, #0
 8001260:	d063      	beq.n	800132a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001262:	4b4a      	ldr	r3, [pc, #296]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	f003 030c 	and.w	r3, r3, #12
 800126a:	2b00      	cmp	r3, #0
 800126c:	d00b      	beq.n	8001286 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800126e:	4b47      	ldr	r3, [pc, #284]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001276:	2b08      	cmp	r3, #8
 8001278:	d11c      	bne.n	80012b4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800127a:	4b44      	ldr	r3, [pc, #272]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d116      	bne.n	80012b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001286:	4b41      	ldr	r3, [pc, #260]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f003 0302 	and.w	r3, r3, #2
 800128e:	2b00      	cmp	r3, #0
 8001290:	d005      	beq.n	800129e <HAL_RCC_OscConfig+0x152>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	68db      	ldr	r3, [r3, #12]
 8001296:	2b01      	cmp	r3, #1
 8001298:	d001      	beq.n	800129e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e1c7      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800129e:	4b3b      	ldr	r3, [pc, #236]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	691b      	ldr	r3, [r3, #16]
 80012aa:	00db      	lsls	r3, r3, #3
 80012ac:	4937      	ldr	r1, [pc, #220]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 80012ae:	4313      	orrs	r3, r2
 80012b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012b2:	e03a      	b.n	800132a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	68db      	ldr	r3, [r3, #12]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d020      	beq.n	80012fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012bc:	4b34      	ldr	r3, [pc, #208]	@ (8001390 <HAL_RCC_OscConfig+0x244>)
 80012be:	2201      	movs	r2, #1
 80012c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012c2:	f7ff fc8f 	bl	8000be4 <HAL_GetTick>
 80012c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012c8:	e008      	b.n	80012dc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012ca:	f7ff fc8b 	bl	8000be4 <HAL_GetTick>
 80012ce:	4602      	mov	r2, r0
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	1ad3      	subs	r3, r2, r3
 80012d4:	2b02      	cmp	r3, #2
 80012d6:	d901      	bls.n	80012dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80012d8:	2303      	movs	r3, #3
 80012da:	e1a8      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012dc:	4b2b      	ldr	r3, [pc, #172]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f003 0302 	and.w	r3, r3, #2
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d0f0      	beq.n	80012ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012e8:	4b28      	ldr	r3, [pc, #160]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	691b      	ldr	r3, [r3, #16]
 80012f4:	00db      	lsls	r3, r3, #3
 80012f6:	4925      	ldr	r1, [pc, #148]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 80012f8:	4313      	orrs	r3, r2
 80012fa:	600b      	str	r3, [r1, #0]
 80012fc:	e015      	b.n	800132a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012fe:	4b24      	ldr	r3, [pc, #144]	@ (8001390 <HAL_RCC_OscConfig+0x244>)
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001304:	f7ff fc6e 	bl	8000be4 <HAL_GetTick>
 8001308:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800130a:	e008      	b.n	800131e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800130c:	f7ff fc6a 	bl	8000be4 <HAL_GetTick>
 8001310:	4602      	mov	r2, r0
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	2b02      	cmp	r3, #2
 8001318:	d901      	bls.n	800131e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800131a:	2303      	movs	r3, #3
 800131c:	e187      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800131e:	4b1b      	ldr	r3, [pc, #108]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	2b00      	cmp	r3, #0
 8001328:	d1f0      	bne.n	800130c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f003 0308 	and.w	r3, r3, #8
 8001332:	2b00      	cmp	r3, #0
 8001334:	d036      	beq.n	80013a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	695b      	ldr	r3, [r3, #20]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d016      	beq.n	800136c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800133e:	4b15      	ldr	r3, [pc, #84]	@ (8001394 <HAL_RCC_OscConfig+0x248>)
 8001340:	2201      	movs	r2, #1
 8001342:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001344:	f7ff fc4e 	bl	8000be4 <HAL_GetTick>
 8001348:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800134a:	e008      	b.n	800135e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800134c:	f7ff fc4a 	bl	8000be4 <HAL_GetTick>
 8001350:	4602      	mov	r2, r0
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	2b02      	cmp	r3, #2
 8001358:	d901      	bls.n	800135e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800135a:	2303      	movs	r3, #3
 800135c:	e167      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800135e:	4b0b      	ldr	r3, [pc, #44]	@ (800138c <HAL_RCC_OscConfig+0x240>)
 8001360:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001362:	f003 0302 	and.w	r3, r3, #2
 8001366:	2b00      	cmp	r3, #0
 8001368:	d0f0      	beq.n	800134c <HAL_RCC_OscConfig+0x200>
 800136a:	e01b      	b.n	80013a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800136c:	4b09      	ldr	r3, [pc, #36]	@ (8001394 <HAL_RCC_OscConfig+0x248>)
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001372:	f7ff fc37 	bl	8000be4 <HAL_GetTick>
 8001376:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001378:	e00e      	b.n	8001398 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800137a:	f7ff fc33 	bl	8000be4 <HAL_GetTick>
 800137e:	4602      	mov	r2, r0
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	2b02      	cmp	r3, #2
 8001386:	d907      	bls.n	8001398 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001388:	2303      	movs	r3, #3
 800138a:	e150      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
 800138c:	40023800 	.word	0x40023800
 8001390:	42470000 	.word	0x42470000
 8001394:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001398:	4b88      	ldr	r3, [pc, #544]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 800139a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800139c:	f003 0302 	and.w	r3, r3, #2
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d1ea      	bne.n	800137a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f003 0304 	and.w	r3, r3, #4
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	f000 8097 	beq.w	80014e0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013b2:	2300      	movs	r3, #0
 80013b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013b6:	4b81      	ldr	r3, [pc, #516]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 80013b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d10f      	bne.n	80013e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013c2:	2300      	movs	r3, #0
 80013c4:	60bb      	str	r3, [r7, #8]
 80013c6:	4b7d      	ldr	r3, [pc, #500]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 80013c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ca:	4a7c      	ldr	r2, [pc, #496]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 80013cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80013d2:	4b7a      	ldr	r3, [pc, #488]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 80013d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013da:	60bb      	str	r3, [r7, #8]
 80013dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013de:	2301      	movs	r3, #1
 80013e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013e2:	4b77      	ldr	r3, [pc, #476]	@ (80015c0 <HAL_RCC_OscConfig+0x474>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d118      	bne.n	8001420 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013ee:	4b74      	ldr	r3, [pc, #464]	@ (80015c0 <HAL_RCC_OscConfig+0x474>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4a73      	ldr	r2, [pc, #460]	@ (80015c0 <HAL_RCC_OscConfig+0x474>)
 80013f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013fa:	f7ff fbf3 	bl	8000be4 <HAL_GetTick>
 80013fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001400:	e008      	b.n	8001414 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001402:	f7ff fbef 	bl	8000be4 <HAL_GetTick>
 8001406:	4602      	mov	r2, r0
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	2b02      	cmp	r3, #2
 800140e:	d901      	bls.n	8001414 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001410:	2303      	movs	r3, #3
 8001412:	e10c      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001414:	4b6a      	ldr	r3, [pc, #424]	@ (80015c0 <HAL_RCC_OscConfig+0x474>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800141c:	2b00      	cmp	r3, #0
 800141e:	d0f0      	beq.n	8001402 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	2b01      	cmp	r3, #1
 8001426:	d106      	bne.n	8001436 <HAL_RCC_OscConfig+0x2ea>
 8001428:	4b64      	ldr	r3, [pc, #400]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 800142a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800142c:	4a63      	ldr	r2, [pc, #396]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 800142e:	f043 0301 	orr.w	r3, r3, #1
 8001432:	6713      	str	r3, [r2, #112]	@ 0x70
 8001434:	e01c      	b.n	8001470 <HAL_RCC_OscConfig+0x324>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	2b05      	cmp	r3, #5
 800143c:	d10c      	bne.n	8001458 <HAL_RCC_OscConfig+0x30c>
 800143e:	4b5f      	ldr	r3, [pc, #380]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 8001440:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001442:	4a5e      	ldr	r2, [pc, #376]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 8001444:	f043 0304 	orr.w	r3, r3, #4
 8001448:	6713      	str	r3, [r2, #112]	@ 0x70
 800144a:	4b5c      	ldr	r3, [pc, #368]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 800144c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800144e:	4a5b      	ldr	r2, [pc, #364]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 8001450:	f043 0301 	orr.w	r3, r3, #1
 8001454:	6713      	str	r3, [r2, #112]	@ 0x70
 8001456:	e00b      	b.n	8001470 <HAL_RCC_OscConfig+0x324>
 8001458:	4b58      	ldr	r3, [pc, #352]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 800145a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800145c:	4a57      	ldr	r2, [pc, #348]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 800145e:	f023 0301 	bic.w	r3, r3, #1
 8001462:	6713      	str	r3, [r2, #112]	@ 0x70
 8001464:	4b55      	ldr	r3, [pc, #340]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 8001466:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001468:	4a54      	ldr	r2, [pc, #336]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 800146a:	f023 0304 	bic.w	r3, r3, #4
 800146e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d015      	beq.n	80014a4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001478:	f7ff fbb4 	bl	8000be4 <HAL_GetTick>
 800147c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800147e:	e00a      	b.n	8001496 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001480:	f7ff fbb0 	bl	8000be4 <HAL_GetTick>
 8001484:	4602      	mov	r2, r0
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800148e:	4293      	cmp	r3, r2
 8001490:	d901      	bls.n	8001496 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e0cb      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001496:	4b49      	ldr	r3, [pc, #292]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 8001498:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800149a:	f003 0302 	and.w	r3, r3, #2
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d0ee      	beq.n	8001480 <HAL_RCC_OscConfig+0x334>
 80014a2:	e014      	b.n	80014ce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014a4:	f7ff fb9e 	bl	8000be4 <HAL_GetTick>
 80014a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014aa:	e00a      	b.n	80014c2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014ac:	f7ff fb9a 	bl	8000be4 <HAL_GetTick>
 80014b0:	4602      	mov	r2, r0
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d901      	bls.n	80014c2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80014be:	2303      	movs	r3, #3
 80014c0:	e0b5      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014c2:	4b3e      	ldr	r3, [pc, #248]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 80014c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014c6:	f003 0302 	and.w	r3, r3, #2
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d1ee      	bne.n	80014ac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80014ce:	7dfb      	ldrb	r3, [r7, #23]
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d105      	bne.n	80014e0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014d4:	4b39      	ldr	r3, [pc, #228]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 80014d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d8:	4a38      	ldr	r2, [pc, #224]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 80014da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80014de:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	f000 80a1 	beq.w	800162c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80014ea:	4b34      	ldr	r3, [pc, #208]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	f003 030c 	and.w	r3, r3, #12
 80014f2:	2b08      	cmp	r3, #8
 80014f4:	d05c      	beq.n	80015b0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	699b      	ldr	r3, [r3, #24]
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d141      	bne.n	8001582 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014fe:	4b31      	ldr	r3, [pc, #196]	@ (80015c4 <HAL_RCC_OscConfig+0x478>)
 8001500:	2200      	movs	r2, #0
 8001502:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001504:	f7ff fb6e 	bl	8000be4 <HAL_GetTick>
 8001508:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800150a:	e008      	b.n	800151e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800150c:	f7ff fb6a 	bl	8000be4 <HAL_GetTick>
 8001510:	4602      	mov	r2, r0
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	2b02      	cmp	r3, #2
 8001518:	d901      	bls.n	800151e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800151a:	2303      	movs	r3, #3
 800151c:	e087      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800151e:	4b27      	ldr	r3, [pc, #156]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001526:	2b00      	cmp	r3, #0
 8001528:	d1f0      	bne.n	800150c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	69da      	ldr	r2, [r3, #28]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6a1b      	ldr	r3, [r3, #32]
 8001532:	431a      	orrs	r2, r3
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001538:	019b      	lsls	r3, r3, #6
 800153a:	431a      	orrs	r2, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001540:	085b      	lsrs	r3, r3, #1
 8001542:	3b01      	subs	r3, #1
 8001544:	041b      	lsls	r3, r3, #16
 8001546:	431a      	orrs	r2, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800154c:	061b      	lsls	r3, r3, #24
 800154e:	491b      	ldr	r1, [pc, #108]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 8001550:	4313      	orrs	r3, r2
 8001552:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001554:	4b1b      	ldr	r3, [pc, #108]	@ (80015c4 <HAL_RCC_OscConfig+0x478>)
 8001556:	2201      	movs	r2, #1
 8001558:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800155a:	f7ff fb43 	bl	8000be4 <HAL_GetTick>
 800155e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001560:	e008      	b.n	8001574 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001562:	f7ff fb3f 	bl	8000be4 <HAL_GetTick>
 8001566:	4602      	mov	r2, r0
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	1ad3      	subs	r3, r2, r3
 800156c:	2b02      	cmp	r3, #2
 800156e:	d901      	bls.n	8001574 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001570:	2303      	movs	r3, #3
 8001572:	e05c      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001574:	4b11      	ldr	r3, [pc, #68]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800157c:	2b00      	cmp	r3, #0
 800157e:	d0f0      	beq.n	8001562 <HAL_RCC_OscConfig+0x416>
 8001580:	e054      	b.n	800162c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001582:	4b10      	ldr	r3, [pc, #64]	@ (80015c4 <HAL_RCC_OscConfig+0x478>)
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001588:	f7ff fb2c 	bl	8000be4 <HAL_GetTick>
 800158c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800158e:	e008      	b.n	80015a2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001590:	f7ff fb28 	bl	8000be4 <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	2b02      	cmp	r3, #2
 800159c:	d901      	bls.n	80015a2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800159e:	2303      	movs	r3, #3
 80015a0:	e045      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015a2:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <HAL_RCC_OscConfig+0x470>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d1f0      	bne.n	8001590 <HAL_RCC_OscConfig+0x444>
 80015ae:	e03d      	b.n	800162c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d107      	bne.n	80015c8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	e038      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
 80015bc:	40023800 	.word	0x40023800
 80015c0:	40007000 	.word	0x40007000
 80015c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80015c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001638 <HAL_RCC_OscConfig+0x4ec>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	699b      	ldr	r3, [r3, #24]
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d028      	beq.n	8001628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d121      	bne.n	8001628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d11a      	bne.n	8001628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80015f2:	68fa      	ldr	r2, [r7, #12]
 80015f4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80015f8:	4013      	ands	r3, r2
 80015fa:	687a      	ldr	r2, [r7, #4]
 80015fc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80015fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001600:	4293      	cmp	r3, r2
 8001602:	d111      	bne.n	8001628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800160e:	085b      	lsrs	r3, r3, #1
 8001610:	3b01      	subs	r3, #1
 8001612:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001614:	429a      	cmp	r2, r3
 8001616:	d107      	bne.n	8001628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001622:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001624:	429a      	cmp	r2, r3
 8001626:	d001      	beq.n	800162c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	e000      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800162c:	2300      	movs	r3, #0
}
 800162e:	4618      	mov	r0, r3
 8001630:	3718      	adds	r7, #24
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	40023800 	.word	0x40023800

0800163c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d101      	bne.n	8001650 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800164c:	2301      	movs	r3, #1
 800164e:	e0cc      	b.n	80017ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001650:	4b68      	ldr	r3, [pc, #416]	@ (80017f4 <HAL_RCC_ClockConfig+0x1b8>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f003 0307 	and.w	r3, r3, #7
 8001658:	683a      	ldr	r2, [r7, #0]
 800165a:	429a      	cmp	r2, r3
 800165c:	d90c      	bls.n	8001678 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800165e:	4b65      	ldr	r3, [pc, #404]	@ (80017f4 <HAL_RCC_ClockConfig+0x1b8>)
 8001660:	683a      	ldr	r2, [r7, #0]
 8001662:	b2d2      	uxtb	r2, r2
 8001664:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001666:	4b63      	ldr	r3, [pc, #396]	@ (80017f4 <HAL_RCC_ClockConfig+0x1b8>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f003 0307 	and.w	r3, r3, #7
 800166e:	683a      	ldr	r2, [r7, #0]
 8001670:	429a      	cmp	r2, r3
 8001672:	d001      	beq.n	8001678 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e0b8      	b.n	80017ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f003 0302 	and.w	r3, r3, #2
 8001680:	2b00      	cmp	r3, #0
 8001682:	d020      	beq.n	80016c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 0304 	and.w	r3, r3, #4
 800168c:	2b00      	cmp	r3, #0
 800168e:	d005      	beq.n	800169c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001690:	4b59      	ldr	r3, [pc, #356]	@ (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	4a58      	ldr	r2, [pc, #352]	@ (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 8001696:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800169a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 0308 	and.w	r3, r3, #8
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d005      	beq.n	80016b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016a8:	4b53      	ldr	r3, [pc, #332]	@ (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	4a52      	ldr	r2, [pc, #328]	@ (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 80016ae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80016b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016b4:	4b50      	ldr	r3, [pc, #320]	@ (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 80016b6:	689b      	ldr	r3, [r3, #8]
 80016b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	494d      	ldr	r1, [pc, #308]	@ (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 80016c2:	4313      	orrs	r3, r2
 80016c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d044      	beq.n	800175c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d107      	bne.n	80016ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016da:	4b47      	ldr	r3, [pc, #284]	@ (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d119      	bne.n	800171a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e07f      	b.n	80017ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d003      	beq.n	80016fa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016f6:	2b03      	cmp	r3, #3
 80016f8:	d107      	bne.n	800170a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016fa:	4b3f      	ldr	r3, [pc, #252]	@ (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d109      	bne.n	800171a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e06f      	b.n	80017ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800170a:	4b3b      	ldr	r3, [pc, #236]	@ (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 0302 	and.w	r3, r3, #2
 8001712:	2b00      	cmp	r3, #0
 8001714:	d101      	bne.n	800171a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e067      	b.n	80017ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800171a:	4b37      	ldr	r3, [pc, #220]	@ (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 800171c:	689b      	ldr	r3, [r3, #8]
 800171e:	f023 0203 	bic.w	r2, r3, #3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	4934      	ldr	r1, [pc, #208]	@ (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 8001728:	4313      	orrs	r3, r2
 800172a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800172c:	f7ff fa5a 	bl	8000be4 <HAL_GetTick>
 8001730:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001732:	e00a      	b.n	800174a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001734:	f7ff fa56 	bl	8000be4 <HAL_GetTick>
 8001738:	4602      	mov	r2, r0
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	1ad3      	subs	r3, r2, r3
 800173e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001742:	4293      	cmp	r3, r2
 8001744:	d901      	bls.n	800174a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001746:	2303      	movs	r3, #3
 8001748:	e04f      	b.n	80017ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800174a:	4b2b      	ldr	r3, [pc, #172]	@ (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	f003 020c 	and.w	r2, r3, #12
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	429a      	cmp	r2, r3
 800175a:	d1eb      	bne.n	8001734 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800175c:	4b25      	ldr	r3, [pc, #148]	@ (80017f4 <HAL_RCC_ClockConfig+0x1b8>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f003 0307 	and.w	r3, r3, #7
 8001764:	683a      	ldr	r2, [r7, #0]
 8001766:	429a      	cmp	r2, r3
 8001768:	d20c      	bcs.n	8001784 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800176a:	4b22      	ldr	r3, [pc, #136]	@ (80017f4 <HAL_RCC_ClockConfig+0x1b8>)
 800176c:	683a      	ldr	r2, [r7, #0]
 800176e:	b2d2      	uxtb	r2, r2
 8001770:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001772:	4b20      	ldr	r3, [pc, #128]	@ (80017f4 <HAL_RCC_ClockConfig+0x1b8>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 0307 	and.w	r3, r3, #7
 800177a:	683a      	ldr	r2, [r7, #0]
 800177c:	429a      	cmp	r2, r3
 800177e:	d001      	beq.n	8001784 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001780:	2301      	movs	r3, #1
 8001782:	e032      	b.n	80017ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f003 0304 	and.w	r3, r3, #4
 800178c:	2b00      	cmp	r3, #0
 800178e:	d008      	beq.n	80017a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001790:	4b19      	ldr	r3, [pc, #100]	@ (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 8001792:	689b      	ldr	r3, [r3, #8]
 8001794:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	4916      	ldr	r1, [pc, #88]	@ (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 800179e:	4313      	orrs	r3, r2
 80017a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 0308 	and.w	r3, r3, #8
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d009      	beq.n	80017c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017ae:	4b12      	ldr	r3, [pc, #72]	@ (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	691b      	ldr	r3, [r3, #16]
 80017ba:	00db      	lsls	r3, r3, #3
 80017bc:	490e      	ldr	r1, [pc, #56]	@ (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 80017be:	4313      	orrs	r3, r2
 80017c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80017c2:	f000 f821 	bl	8001808 <HAL_RCC_GetSysClockFreq>
 80017c6:	4602      	mov	r2, r0
 80017c8:	4b0b      	ldr	r3, [pc, #44]	@ (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	091b      	lsrs	r3, r3, #4
 80017ce:	f003 030f 	and.w	r3, r3, #15
 80017d2:	490a      	ldr	r1, [pc, #40]	@ (80017fc <HAL_RCC_ClockConfig+0x1c0>)
 80017d4:	5ccb      	ldrb	r3, [r1, r3]
 80017d6:	fa22 f303 	lsr.w	r3, r2, r3
 80017da:	4a09      	ldr	r2, [pc, #36]	@ (8001800 <HAL_RCC_ClockConfig+0x1c4>)
 80017dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80017de:	4b09      	ldr	r3, [pc, #36]	@ (8001804 <HAL_RCC_ClockConfig+0x1c8>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7ff f9ba 	bl	8000b5c <HAL_InitTick>

  return HAL_OK;
 80017e8:	2300      	movs	r3, #0
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3710      	adds	r7, #16
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40023c00 	.word	0x40023c00
 80017f8:	40023800 	.word	0x40023800
 80017fc:	08002d40 	.word	0x08002d40
 8001800:	20000000 	.word	0x20000000
 8001804:	20000004 	.word	0x20000004

08001808 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001808:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800180c:	b094      	sub	sp, #80	@ 0x50
 800180e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001810:	2300      	movs	r3, #0
 8001812:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001814:	2300      	movs	r3, #0
 8001816:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001818:	2300      	movs	r3, #0
 800181a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800181c:	2300      	movs	r3, #0
 800181e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001820:	4b79      	ldr	r3, [pc, #484]	@ (8001a08 <HAL_RCC_GetSysClockFreq+0x200>)
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	f003 030c 	and.w	r3, r3, #12
 8001828:	2b08      	cmp	r3, #8
 800182a:	d00d      	beq.n	8001848 <HAL_RCC_GetSysClockFreq+0x40>
 800182c:	2b08      	cmp	r3, #8
 800182e:	f200 80e1 	bhi.w	80019f4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001832:	2b00      	cmp	r3, #0
 8001834:	d002      	beq.n	800183c <HAL_RCC_GetSysClockFreq+0x34>
 8001836:	2b04      	cmp	r3, #4
 8001838:	d003      	beq.n	8001842 <HAL_RCC_GetSysClockFreq+0x3a>
 800183a:	e0db      	b.n	80019f4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800183c:	4b73      	ldr	r3, [pc, #460]	@ (8001a0c <HAL_RCC_GetSysClockFreq+0x204>)
 800183e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001840:	e0db      	b.n	80019fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001842:	4b73      	ldr	r3, [pc, #460]	@ (8001a10 <HAL_RCC_GetSysClockFreq+0x208>)
 8001844:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001846:	e0d8      	b.n	80019fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001848:	4b6f      	ldr	r3, [pc, #444]	@ (8001a08 <HAL_RCC_GetSysClockFreq+0x200>)
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001850:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001852:	4b6d      	ldr	r3, [pc, #436]	@ (8001a08 <HAL_RCC_GetSysClockFreq+0x200>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800185a:	2b00      	cmp	r3, #0
 800185c:	d063      	beq.n	8001926 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800185e:	4b6a      	ldr	r3, [pc, #424]	@ (8001a08 <HAL_RCC_GetSysClockFreq+0x200>)
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	099b      	lsrs	r3, r3, #6
 8001864:	2200      	movs	r2, #0
 8001866:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001868:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800186a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800186c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001870:	633b      	str	r3, [r7, #48]	@ 0x30
 8001872:	2300      	movs	r3, #0
 8001874:	637b      	str	r3, [r7, #52]	@ 0x34
 8001876:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800187a:	4622      	mov	r2, r4
 800187c:	462b      	mov	r3, r5
 800187e:	f04f 0000 	mov.w	r0, #0
 8001882:	f04f 0100 	mov.w	r1, #0
 8001886:	0159      	lsls	r1, r3, #5
 8001888:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800188c:	0150      	lsls	r0, r2, #5
 800188e:	4602      	mov	r2, r0
 8001890:	460b      	mov	r3, r1
 8001892:	4621      	mov	r1, r4
 8001894:	1a51      	subs	r1, r2, r1
 8001896:	6139      	str	r1, [r7, #16]
 8001898:	4629      	mov	r1, r5
 800189a:	eb63 0301 	sbc.w	r3, r3, r1
 800189e:	617b      	str	r3, [r7, #20]
 80018a0:	f04f 0200 	mov.w	r2, #0
 80018a4:	f04f 0300 	mov.w	r3, #0
 80018a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80018ac:	4659      	mov	r1, fp
 80018ae:	018b      	lsls	r3, r1, #6
 80018b0:	4651      	mov	r1, sl
 80018b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018b6:	4651      	mov	r1, sl
 80018b8:	018a      	lsls	r2, r1, #6
 80018ba:	4651      	mov	r1, sl
 80018bc:	ebb2 0801 	subs.w	r8, r2, r1
 80018c0:	4659      	mov	r1, fp
 80018c2:	eb63 0901 	sbc.w	r9, r3, r1
 80018c6:	f04f 0200 	mov.w	r2, #0
 80018ca:	f04f 0300 	mov.w	r3, #0
 80018ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80018d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80018d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80018da:	4690      	mov	r8, r2
 80018dc:	4699      	mov	r9, r3
 80018de:	4623      	mov	r3, r4
 80018e0:	eb18 0303 	adds.w	r3, r8, r3
 80018e4:	60bb      	str	r3, [r7, #8]
 80018e6:	462b      	mov	r3, r5
 80018e8:	eb49 0303 	adc.w	r3, r9, r3
 80018ec:	60fb      	str	r3, [r7, #12]
 80018ee:	f04f 0200 	mov.w	r2, #0
 80018f2:	f04f 0300 	mov.w	r3, #0
 80018f6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80018fa:	4629      	mov	r1, r5
 80018fc:	024b      	lsls	r3, r1, #9
 80018fe:	4621      	mov	r1, r4
 8001900:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001904:	4621      	mov	r1, r4
 8001906:	024a      	lsls	r2, r1, #9
 8001908:	4610      	mov	r0, r2
 800190a:	4619      	mov	r1, r3
 800190c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800190e:	2200      	movs	r2, #0
 8001910:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001912:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001914:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001918:	f7fe fc5c 	bl	80001d4 <__aeabi_uldivmod>
 800191c:	4602      	mov	r2, r0
 800191e:	460b      	mov	r3, r1
 8001920:	4613      	mov	r3, r2
 8001922:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001924:	e058      	b.n	80019d8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001926:	4b38      	ldr	r3, [pc, #224]	@ (8001a08 <HAL_RCC_GetSysClockFreq+0x200>)
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	099b      	lsrs	r3, r3, #6
 800192c:	2200      	movs	r2, #0
 800192e:	4618      	mov	r0, r3
 8001930:	4611      	mov	r1, r2
 8001932:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001936:	623b      	str	r3, [r7, #32]
 8001938:	2300      	movs	r3, #0
 800193a:	627b      	str	r3, [r7, #36]	@ 0x24
 800193c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001940:	4642      	mov	r2, r8
 8001942:	464b      	mov	r3, r9
 8001944:	f04f 0000 	mov.w	r0, #0
 8001948:	f04f 0100 	mov.w	r1, #0
 800194c:	0159      	lsls	r1, r3, #5
 800194e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001952:	0150      	lsls	r0, r2, #5
 8001954:	4602      	mov	r2, r0
 8001956:	460b      	mov	r3, r1
 8001958:	4641      	mov	r1, r8
 800195a:	ebb2 0a01 	subs.w	sl, r2, r1
 800195e:	4649      	mov	r1, r9
 8001960:	eb63 0b01 	sbc.w	fp, r3, r1
 8001964:	f04f 0200 	mov.w	r2, #0
 8001968:	f04f 0300 	mov.w	r3, #0
 800196c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001970:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001974:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001978:	ebb2 040a 	subs.w	r4, r2, sl
 800197c:	eb63 050b 	sbc.w	r5, r3, fp
 8001980:	f04f 0200 	mov.w	r2, #0
 8001984:	f04f 0300 	mov.w	r3, #0
 8001988:	00eb      	lsls	r3, r5, #3
 800198a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800198e:	00e2      	lsls	r2, r4, #3
 8001990:	4614      	mov	r4, r2
 8001992:	461d      	mov	r5, r3
 8001994:	4643      	mov	r3, r8
 8001996:	18e3      	adds	r3, r4, r3
 8001998:	603b      	str	r3, [r7, #0]
 800199a:	464b      	mov	r3, r9
 800199c:	eb45 0303 	adc.w	r3, r5, r3
 80019a0:	607b      	str	r3, [r7, #4]
 80019a2:	f04f 0200 	mov.w	r2, #0
 80019a6:	f04f 0300 	mov.w	r3, #0
 80019aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80019ae:	4629      	mov	r1, r5
 80019b0:	028b      	lsls	r3, r1, #10
 80019b2:	4621      	mov	r1, r4
 80019b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80019b8:	4621      	mov	r1, r4
 80019ba:	028a      	lsls	r2, r1, #10
 80019bc:	4610      	mov	r0, r2
 80019be:	4619      	mov	r1, r3
 80019c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80019c2:	2200      	movs	r2, #0
 80019c4:	61bb      	str	r3, [r7, #24]
 80019c6:	61fa      	str	r2, [r7, #28]
 80019c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80019cc:	f7fe fc02 	bl	80001d4 <__aeabi_uldivmod>
 80019d0:	4602      	mov	r2, r0
 80019d2:	460b      	mov	r3, r1
 80019d4:	4613      	mov	r3, r2
 80019d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80019d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001a08 <HAL_RCC_GetSysClockFreq+0x200>)
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	0c1b      	lsrs	r3, r3, #16
 80019de:	f003 0303 	and.w	r3, r3, #3
 80019e2:	3301      	adds	r3, #1
 80019e4:	005b      	lsls	r3, r3, #1
 80019e6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80019e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80019ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80019f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80019f2:	e002      	b.n	80019fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80019f4:	4b05      	ldr	r3, [pc, #20]	@ (8001a0c <HAL_RCC_GetSysClockFreq+0x204>)
 80019f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80019f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3750      	adds	r7, #80	@ 0x50
 8001a00:	46bd      	mov	sp, r7
 8001a02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a06:	bf00      	nop
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	00f42400 	.word	0x00f42400
 8001a10:	007a1200 	.word	0x007a1200

08001a14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a18:	4b03      	ldr	r3, [pc, #12]	@ (8001a28 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	20000000 	.word	0x20000000

08001a2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a30:	f7ff fff0 	bl	8001a14 <HAL_RCC_GetHCLKFreq>
 8001a34:	4602      	mov	r2, r0
 8001a36:	4b05      	ldr	r3, [pc, #20]	@ (8001a4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	0a9b      	lsrs	r3, r3, #10
 8001a3c:	f003 0307 	and.w	r3, r3, #7
 8001a40:	4903      	ldr	r1, [pc, #12]	@ (8001a50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a42:	5ccb      	ldrb	r3, [r1, r3]
 8001a44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	40023800 	.word	0x40023800
 8001a50:	08002d50 	.word	0x08002d50

08001a54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a58:	f7ff ffdc 	bl	8001a14 <HAL_RCC_GetHCLKFreq>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	4b05      	ldr	r3, [pc, #20]	@ (8001a74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	0b5b      	lsrs	r3, r3, #13
 8001a64:	f003 0307 	and.w	r3, r3, #7
 8001a68:	4903      	ldr	r1, [pc, #12]	@ (8001a78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a6a:	5ccb      	ldrb	r3, [r1, r3]
 8001a6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	40023800 	.word	0x40023800
 8001a78:	08002d50 	.word	0x08002d50

08001a7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d101      	bne.n	8001a8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e042      	b.n	8001b14 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d106      	bne.n	8001aa8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001aa2:	6878      	ldr	r0, [r7, #4]
 8001aa4:	f7fe fedc 	bl	8000860 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2224      	movs	r2, #36	@ 0x24
 8001aac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	68da      	ldr	r2, [r3, #12]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001abe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f000 f973 	bl	8001dac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	691a      	ldr	r2, [r3, #16]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001ad4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	695a      	ldr	r2, [r3, #20]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001ae4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	68da      	ldr	r2, [r3, #12]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001af4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2200      	movs	r2, #0
 8001afa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2220      	movs	r2, #32
 8001b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2220      	movs	r2, #32
 8001b08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2200      	movs	r2, #0
 8001b10:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001b12:	2300      	movs	r3, #0
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3708      	adds	r7, #8
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}

08001b1c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b08a      	sub	sp, #40	@ 0x28
 8001b20:	af02      	add	r7, sp, #8
 8001b22:	60f8      	str	r0, [r7, #12]
 8001b24:	60b9      	str	r1, [r7, #8]
 8001b26:	603b      	str	r3, [r7, #0]
 8001b28:	4613      	mov	r3, r2
 8001b2a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	2b20      	cmp	r3, #32
 8001b3a:	d175      	bne.n	8001c28 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d002      	beq.n	8001b48 <HAL_UART_Transmit+0x2c>
 8001b42:	88fb      	ldrh	r3, [r7, #6]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d101      	bne.n	8001b4c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e06e      	b.n	8001c2a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2221      	movs	r2, #33	@ 0x21
 8001b56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001b5a:	f7ff f843 	bl	8000be4 <HAL_GetTick>
 8001b5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	88fa      	ldrh	r2, [r7, #6]
 8001b64:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	88fa      	ldrh	r2, [r7, #6]
 8001b6a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001b74:	d108      	bne.n	8001b88 <HAL_UART_Transmit+0x6c>
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	691b      	ldr	r3, [r3, #16]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d104      	bne.n	8001b88 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001b82:	68bb      	ldr	r3, [r7, #8]
 8001b84:	61bb      	str	r3, [r7, #24]
 8001b86:	e003      	b.n	8001b90 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001b90:	e02e      	b.n	8001bf0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	9300      	str	r3, [sp, #0]
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	2180      	movs	r1, #128	@ 0x80
 8001b9c:	68f8      	ldr	r0, [r7, #12]
 8001b9e:	f000 f848 	bl	8001c32 <UART_WaitOnFlagUntilTimeout>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d005      	beq.n	8001bb4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	2220      	movs	r2, #32
 8001bac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	e03a      	b.n	8001c2a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d10b      	bne.n	8001bd2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	881b      	ldrh	r3, [r3, #0]
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001bc8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001bca:	69bb      	ldr	r3, [r7, #24]
 8001bcc:	3302      	adds	r3, #2
 8001bce:	61bb      	str	r3, [r7, #24]
 8001bd0:	e007      	b.n	8001be2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	781a      	ldrb	r2, [r3, #0]
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001bdc:	69fb      	ldr	r3, [r7, #28]
 8001bde:	3301      	adds	r3, #1
 8001be0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001be6:	b29b      	uxth	r3, r3
 8001be8:	3b01      	subs	r3, #1
 8001bea:	b29a      	uxth	r2, r3
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001bf4:	b29b      	uxth	r3, r3
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d1cb      	bne.n	8001b92 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	9300      	str	r3, [sp, #0]
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	2200      	movs	r2, #0
 8001c02:	2140      	movs	r1, #64	@ 0x40
 8001c04:	68f8      	ldr	r0, [r7, #12]
 8001c06:	f000 f814 	bl	8001c32 <UART_WaitOnFlagUntilTimeout>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d005      	beq.n	8001c1c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	2220      	movs	r2, #32
 8001c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	e006      	b.n	8001c2a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	2220      	movs	r2, #32
 8001c20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001c24:	2300      	movs	r3, #0
 8001c26:	e000      	b.n	8001c2a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001c28:	2302      	movs	r3, #2
  }
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3720      	adds	r7, #32
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}

08001c32 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b086      	sub	sp, #24
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	60f8      	str	r0, [r7, #12]
 8001c3a:	60b9      	str	r1, [r7, #8]
 8001c3c:	603b      	str	r3, [r7, #0]
 8001c3e:	4613      	mov	r3, r2
 8001c40:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001c42:	e03b      	b.n	8001cbc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c44:	6a3b      	ldr	r3, [r7, #32]
 8001c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c4a:	d037      	beq.n	8001cbc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c4c:	f7fe ffca 	bl	8000be4 <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	6a3a      	ldr	r2, [r7, #32]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d302      	bcc.n	8001c62 <UART_WaitOnFlagUntilTimeout+0x30>
 8001c5c:	6a3b      	ldr	r3, [r7, #32]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d101      	bne.n	8001c66 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e03a      	b.n	8001cdc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	f003 0304 	and.w	r3, r3, #4
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d023      	beq.n	8001cbc <UART_WaitOnFlagUntilTimeout+0x8a>
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	2b80      	cmp	r3, #128	@ 0x80
 8001c78:	d020      	beq.n	8001cbc <UART_WaitOnFlagUntilTimeout+0x8a>
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	2b40      	cmp	r3, #64	@ 0x40
 8001c7e:	d01d      	beq.n	8001cbc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0308 	and.w	r3, r3, #8
 8001c8a:	2b08      	cmp	r3, #8
 8001c8c:	d116      	bne.n	8001cbc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001c8e:	2300      	movs	r3, #0
 8001c90:	617b      	str	r3, [r7, #20]
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	617b      	str	r3, [r7, #20]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	617b      	str	r3, [r7, #20]
 8001ca2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001ca4:	68f8      	ldr	r0, [r7, #12]
 8001ca6:	f000 f81d 	bl	8001ce4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	2208      	movs	r2, #8
 8001cae:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e00f      	b.n	8001cdc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	68ba      	ldr	r2, [r7, #8]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	bf0c      	ite	eq
 8001ccc:	2301      	moveq	r3, #1
 8001cce:	2300      	movne	r3, #0
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	79fb      	ldrb	r3, [r7, #7]
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	d0b4      	beq.n	8001c44 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001cda:	2300      	movs	r3, #0
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3718      	adds	r7, #24
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b095      	sub	sp, #84	@ 0x54
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	330c      	adds	r3, #12
 8001cf2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001cf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cf6:	e853 3f00 	ldrex	r3, [r3]
 8001cfa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cfe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001d02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	330c      	adds	r3, #12
 8001d0a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001d0c:	643a      	str	r2, [r7, #64]	@ 0x40
 8001d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d10:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001d12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001d14:	e841 2300 	strex	r3, r2, [r1]
 8001d18:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d1e5      	bne.n	8001cec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	3314      	adds	r3, #20
 8001d26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d28:	6a3b      	ldr	r3, [r7, #32]
 8001d2a:	e853 3f00 	ldrex	r3, [r3]
 8001d2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	f023 0301 	bic.w	r3, r3, #1
 8001d36:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	3314      	adds	r3, #20
 8001d3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001d40:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001d42:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001d46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d48:	e841 2300 	strex	r3, r2, [r1]
 8001d4c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d1e5      	bne.n	8001d20 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d119      	bne.n	8001d90 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	330c      	adds	r3, #12
 8001d62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	e853 3f00 	ldrex	r3, [r3]
 8001d6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	f023 0310 	bic.w	r3, r3, #16
 8001d72:	647b      	str	r3, [r7, #68]	@ 0x44
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	330c      	adds	r3, #12
 8001d7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001d7c:	61ba      	str	r2, [r7, #24]
 8001d7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d80:	6979      	ldr	r1, [r7, #20]
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	e841 2300 	strex	r3, r2, [r1]
 8001d88:	613b      	str	r3, [r7, #16]
   return(result);
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d1e5      	bne.n	8001d5c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2220      	movs	r2, #32
 8001d94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001d9e:	bf00      	nop
 8001da0:	3754      	adds	r7, #84	@ 0x54
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
	...

08001dac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001dac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001db0:	b0c0      	sub	sp, #256	@ 0x100
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001db8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	691b      	ldr	r3, [r3, #16]
 8001dc0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8001dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001dc8:	68d9      	ldr	r1, [r3, #12]
 8001dca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	ea40 0301 	orr.w	r3, r0, r1
 8001dd4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001dd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001dda:	689a      	ldr	r2, [r3, #8]
 8001ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001de0:	691b      	ldr	r3, [r3, #16]
 8001de2:	431a      	orrs	r2, r3
 8001de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001de8:	695b      	ldr	r3, [r3, #20]
 8001dea:	431a      	orrs	r2, r3
 8001dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001df0:	69db      	ldr	r3, [r3, #28]
 8001df2:	4313      	orrs	r3, r2
 8001df4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8001e04:	f021 010c 	bic.w	r1, r1, #12
 8001e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001e12:	430b      	orrs	r3, r1
 8001e14:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001e16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	695b      	ldr	r3, [r3, #20]
 8001e1e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8001e22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e26:	6999      	ldr	r1, [r3, #24]
 8001e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	ea40 0301 	orr.w	r3, r0, r1
 8001e32:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	4b8f      	ldr	r3, [pc, #572]	@ (8002078 <UART_SetConfig+0x2cc>)
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d005      	beq.n	8001e4c <UART_SetConfig+0xa0>
 8001e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	4b8d      	ldr	r3, [pc, #564]	@ (800207c <UART_SetConfig+0x2d0>)
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d104      	bne.n	8001e56 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001e4c:	f7ff fe02 	bl	8001a54 <HAL_RCC_GetPCLK2Freq>
 8001e50:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8001e54:	e003      	b.n	8001e5e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001e56:	f7ff fde9 	bl	8001a2c <HAL_RCC_GetPCLK1Freq>
 8001e5a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e62:	69db      	ldr	r3, [r3, #28]
 8001e64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001e68:	f040 810c 	bne.w	8002084 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001e6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001e70:	2200      	movs	r2, #0
 8001e72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001e76:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001e7a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001e7e:	4622      	mov	r2, r4
 8001e80:	462b      	mov	r3, r5
 8001e82:	1891      	adds	r1, r2, r2
 8001e84:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001e86:	415b      	adcs	r3, r3
 8001e88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001e8a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001e8e:	4621      	mov	r1, r4
 8001e90:	eb12 0801 	adds.w	r8, r2, r1
 8001e94:	4629      	mov	r1, r5
 8001e96:	eb43 0901 	adc.w	r9, r3, r1
 8001e9a:	f04f 0200 	mov.w	r2, #0
 8001e9e:	f04f 0300 	mov.w	r3, #0
 8001ea2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ea6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001eaa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001eae:	4690      	mov	r8, r2
 8001eb0:	4699      	mov	r9, r3
 8001eb2:	4623      	mov	r3, r4
 8001eb4:	eb18 0303 	adds.w	r3, r8, r3
 8001eb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001ebc:	462b      	mov	r3, r5
 8001ebe:	eb49 0303 	adc.w	r3, r9, r3
 8001ec2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001ec6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001ed2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001ed6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8001eda:	460b      	mov	r3, r1
 8001edc:	18db      	adds	r3, r3, r3
 8001ede:	653b      	str	r3, [r7, #80]	@ 0x50
 8001ee0:	4613      	mov	r3, r2
 8001ee2:	eb42 0303 	adc.w	r3, r2, r3
 8001ee6:	657b      	str	r3, [r7, #84]	@ 0x54
 8001ee8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001eec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001ef0:	f7fe f970 	bl	80001d4 <__aeabi_uldivmod>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	4b61      	ldr	r3, [pc, #388]	@ (8002080 <UART_SetConfig+0x2d4>)
 8001efa:	fba3 2302 	umull	r2, r3, r3, r2
 8001efe:	095b      	lsrs	r3, r3, #5
 8001f00:	011c      	lsls	r4, r3, #4
 8001f02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001f06:	2200      	movs	r2, #0
 8001f08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001f0c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001f10:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8001f14:	4642      	mov	r2, r8
 8001f16:	464b      	mov	r3, r9
 8001f18:	1891      	adds	r1, r2, r2
 8001f1a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001f1c:	415b      	adcs	r3, r3
 8001f1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001f20:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001f24:	4641      	mov	r1, r8
 8001f26:	eb12 0a01 	adds.w	sl, r2, r1
 8001f2a:	4649      	mov	r1, r9
 8001f2c:	eb43 0b01 	adc.w	fp, r3, r1
 8001f30:	f04f 0200 	mov.w	r2, #0
 8001f34:	f04f 0300 	mov.w	r3, #0
 8001f38:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001f3c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001f40:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001f44:	4692      	mov	sl, r2
 8001f46:	469b      	mov	fp, r3
 8001f48:	4643      	mov	r3, r8
 8001f4a:	eb1a 0303 	adds.w	r3, sl, r3
 8001f4e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001f52:	464b      	mov	r3, r9
 8001f54:	eb4b 0303 	adc.w	r3, fp, r3
 8001f58:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	2200      	movs	r2, #0
 8001f64:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001f68:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001f6c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8001f70:	460b      	mov	r3, r1
 8001f72:	18db      	adds	r3, r3, r3
 8001f74:	643b      	str	r3, [r7, #64]	@ 0x40
 8001f76:	4613      	mov	r3, r2
 8001f78:	eb42 0303 	adc.w	r3, r2, r3
 8001f7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f7e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001f82:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8001f86:	f7fe f925 	bl	80001d4 <__aeabi_uldivmod>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	4611      	mov	r1, r2
 8001f90:	4b3b      	ldr	r3, [pc, #236]	@ (8002080 <UART_SetConfig+0x2d4>)
 8001f92:	fba3 2301 	umull	r2, r3, r3, r1
 8001f96:	095b      	lsrs	r3, r3, #5
 8001f98:	2264      	movs	r2, #100	@ 0x64
 8001f9a:	fb02 f303 	mul.w	r3, r2, r3
 8001f9e:	1acb      	subs	r3, r1, r3
 8001fa0:	00db      	lsls	r3, r3, #3
 8001fa2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8001fa6:	4b36      	ldr	r3, [pc, #216]	@ (8002080 <UART_SetConfig+0x2d4>)
 8001fa8:	fba3 2302 	umull	r2, r3, r3, r2
 8001fac:	095b      	lsrs	r3, r3, #5
 8001fae:	005b      	lsls	r3, r3, #1
 8001fb0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8001fb4:	441c      	add	r4, r3
 8001fb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001fba:	2200      	movs	r2, #0
 8001fbc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001fc0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001fc4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8001fc8:	4642      	mov	r2, r8
 8001fca:	464b      	mov	r3, r9
 8001fcc:	1891      	adds	r1, r2, r2
 8001fce:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001fd0:	415b      	adcs	r3, r3
 8001fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001fd4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001fd8:	4641      	mov	r1, r8
 8001fda:	1851      	adds	r1, r2, r1
 8001fdc:	6339      	str	r1, [r7, #48]	@ 0x30
 8001fde:	4649      	mov	r1, r9
 8001fe0:	414b      	adcs	r3, r1
 8001fe2:	637b      	str	r3, [r7, #52]	@ 0x34
 8001fe4:	f04f 0200 	mov.w	r2, #0
 8001fe8:	f04f 0300 	mov.w	r3, #0
 8001fec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8001ff0:	4659      	mov	r1, fp
 8001ff2:	00cb      	lsls	r3, r1, #3
 8001ff4:	4651      	mov	r1, sl
 8001ff6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001ffa:	4651      	mov	r1, sl
 8001ffc:	00ca      	lsls	r2, r1, #3
 8001ffe:	4610      	mov	r0, r2
 8002000:	4619      	mov	r1, r3
 8002002:	4603      	mov	r3, r0
 8002004:	4642      	mov	r2, r8
 8002006:	189b      	adds	r3, r3, r2
 8002008:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800200c:	464b      	mov	r3, r9
 800200e:	460a      	mov	r2, r1
 8002010:	eb42 0303 	adc.w	r3, r2, r3
 8002014:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	2200      	movs	r2, #0
 8002020:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002024:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002028:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800202c:	460b      	mov	r3, r1
 800202e:	18db      	adds	r3, r3, r3
 8002030:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002032:	4613      	mov	r3, r2
 8002034:	eb42 0303 	adc.w	r3, r2, r3
 8002038:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800203a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800203e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002042:	f7fe f8c7 	bl	80001d4 <__aeabi_uldivmod>
 8002046:	4602      	mov	r2, r0
 8002048:	460b      	mov	r3, r1
 800204a:	4b0d      	ldr	r3, [pc, #52]	@ (8002080 <UART_SetConfig+0x2d4>)
 800204c:	fba3 1302 	umull	r1, r3, r3, r2
 8002050:	095b      	lsrs	r3, r3, #5
 8002052:	2164      	movs	r1, #100	@ 0x64
 8002054:	fb01 f303 	mul.w	r3, r1, r3
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	00db      	lsls	r3, r3, #3
 800205c:	3332      	adds	r3, #50	@ 0x32
 800205e:	4a08      	ldr	r2, [pc, #32]	@ (8002080 <UART_SetConfig+0x2d4>)
 8002060:	fba2 2303 	umull	r2, r3, r2, r3
 8002064:	095b      	lsrs	r3, r3, #5
 8002066:	f003 0207 	and.w	r2, r3, #7
 800206a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4422      	add	r2, r4
 8002072:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002074:	e106      	b.n	8002284 <UART_SetConfig+0x4d8>
 8002076:	bf00      	nop
 8002078:	40011000 	.word	0x40011000
 800207c:	40011400 	.word	0x40011400
 8002080:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002084:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002088:	2200      	movs	r2, #0
 800208a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800208e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002092:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002096:	4642      	mov	r2, r8
 8002098:	464b      	mov	r3, r9
 800209a:	1891      	adds	r1, r2, r2
 800209c:	6239      	str	r1, [r7, #32]
 800209e:	415b      	adcs	r3, r3
 80020a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80020a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80020a6:	4641      	mov	r1, r8
 80020a8:	1854      	adds	r4, r2, r1
 80020aa:	4649      	mov	r1, r9
 80020ac:	eb43 0501 	adc.w	r5, r3, r1
 80020b0:	f04f 0200 	mov.w	r2, #0
 80020b4:	f04f 0300 	mov.w	r3, #0
 80020b8:	00eb      	lsls	r3, r5, #3
 80020ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80020be:	00e2      	lsls	r2, r4, #3
 80020c0:	4614      	mov	r4, r2
 80020c2:	461d      	mov	r5, r3
 80020c4:	4643      	mov	r3, r8
 80020c6:	18e3      	adds	r3, r4, r3
 80020c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80020cc:	464b      	mov	r3, r9
 80020ce:	eb45 0303 	adc.w	r3, r5, r3
 80020d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80020d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	2200      	movs	r2, #0
 80020de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80020e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80020e6:	f04f 0200 	mov.w	r2, #0
 80020ea:	f04f 0300 	mov.w	r3, #0
 80020ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80020f2:	4629      	mov	r1, r5
 80020f4:	008b      	lsls	r3, r1, #2
 80020f6:	4621      	mov	r1, r4
 80020f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80020fc:	4621      	mov	r1, r4
 80020fe:	008a      	lsls	r2, r1, #2
 8002100:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002104:	f7fe f866 	bl	80001d4 <__aeabi_uldivmod>
 8002108:	4602      	mov	r2, r0
 800210a:	460b      	mov	r3, r1
 800210c:	4b60      	ldr	r3, [pc, #384]	@ (8002290 <UART_SetConfig+0x4e4>)
 800210e:	fba3 2302 	umull	r2, r3, r3, r2
 8002112:	095b      	lsrs	r3, r3, #5
 8002114:	011c      	lsls	r4, r3, #4
 8002116:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800211a:	2200      	movs	r2, #0
 800211c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002120:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002124:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002128:	4642      	mov	r2, r8
 800212a:	464b      	mov	r3, r9
 800212c:	1891      	adds	r1, r2, r2
 800212e:	61b9      	str	r1, [r7, #24]
 8002130:	415b      	adcs	r3, r3
 8002132:	61fb      	str	r3, [r7, #28]
 8002134:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002138:	4641      	mov	r1, r8
 800213a:	1851      	adds	r1, r2, r1
 800213c:	6139      	str	r1, [r7, #16]
 800213e:	4649      	mov	r1, r9
 8002140:	414b      	adcs	r3, r1
 8002142:	617b      	str	r3, [r7, #20]
 8002144:	f04f 0200 	mov.w	r2, #0
 8002148:	f04f 0300 	mov.w	r3, #0
 800214c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002150:	4659      	mov	r1, fp
 8002152:	00cb      	lsls	r3, r1, #3
 8002154:	4651      	mov	r1, sl
 8002156:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800215a:	4651      	mov	r1, sl
 800215c:	00ca      	lsls	r2, r1, #3
 800215e:	4610      	mov	r0, r2
 8002160:	4619      	mov	r1, r3
 8002162:	4603      	mov	r3, r0
 8002164:	4642      	mov	r2, r8
 8002166:	189b      	adds	r3, r3, r2
 8002168:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800216c:	464b      	mov	r3, r9
 800216e:	460a      	mov	r2, r1
 8002170:	eb42 0303 	adc.w	r3, r2, r3
 8002174:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	2200      	movs	r2, #0
 8002180:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002182:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002184:	f04f 0200 	mov.w	r2, #0
 8002188:	f04f 0300 	mov.w	r3, #0
 800218c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002190:	4649      	mov	r1, r9
 8002192:	008b      	lsls	r3, r1, #2
 8002194:	4641      	mov	r1, r8
 8002196:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800219a:	4641      	mov	r1, r8
 800219c:	008a      	lsls	r2, r1, #2
 800219e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80021a2:	f7fe f817 	bl	80001d4 <__aeabi_uldivmod>
 80021a6:	4602      	mov	r2, r0
 80021a8:	460b      	mov	r3, r1
 80021aa:	4611      	mov	r1, r2
 80021ac:	4b38      	ldr	r3, [pc, #224]	@ (8002290 <UART_SetConfig+0x4e4>)
 80021ae:	fba3 2301 	umull	r2, r3, r3, r1
 80021b2:	095b      	lsrs	r3, r3, #5
 80021b4:	2264      	movs	r2, #100	@ 0x64
 80021b6:	fb02 f303 	mul.w	r3, r2, r3
 80021ba:	1acb      	subs	r3, r1, r3
 80021bc:	011b      	lsls	r3, r3, #4
 80021be:	3332      	adds	r3, #50	@ 0x32
 80021c0:	4a33      	ldr	r2, [pc, #204]	@ (8002290 <UART_SetConfig+0x4e4>)
 80021c2:	fba2 2303 	umull	r2, r3, r2, r3
 80021c6:	095b      	lsrs	r3, r3, #5
 80021c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80021cc:	441c      	add	r4, r3
 80021ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80021d2:	2200      	movs	r2, #0
 80021d4:	673b      	str	r3, [r7, #112]	@ 0x70
 80021d6:	677a      	str	r2, [r7, #116]	@ 0x74
 80021d8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80021dc:	4642      	mov	r2, r8
 80021de:	464b      	mov	r3, r9
 80021e0:	1891      	adds	r1, r2, r2
 80021e2:	60b9      	str	r1, [r7, #8]
 80021e4:	415b      	adcs	r3, r3
 80021e6:	60fb      	str	r3, [r7, #12]
 80021e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021ec:	4641      	mov	r1, r8
 80021ee:	1851      	adds	r1, r2, r1
 80021f0:	6039      	str	r1, [r7, #0]
 80021f2:	4649      	mov	r1, r9
 80021f4:	414b      	adcs	r3, r1
 80021f6:	607b      	str	r3, [r7, #4]
 80021f8:	f04f 0200 	mov.w	r2, #0
 80021fc:	f04f 0300 	mov.w	r3, #0
 8002200:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002204:	4659      	mov	r1, fp
 8002206:	00cb      	lsls	r3, r1, #3
 8002208:	4651      	mov	r1, sl
 800220a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800220e:	4651      	mov	r1, sl
 8002210:	00ca      	lsls	r2, r1, #3
 8002212:	4610      	mov	r0, r2
 8002214:	4619      	mov	r1, r3
 8002216:	4603      	mov	r3, r0
 8002218:	4642      	mov	r2, r8
 800221a:	189b      	adds	r3, r3, r2
 800221c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800221e:	464b      	mov	r3, r9
 8002220:	460a      	mov	r2, r1
 8002222:	eb42 0303 	adc.w	r3, r2, r3
 8002226:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	2200      	movs	r2, #0
 8002230:	663b      	str	r3, [r7, #96]	@ 0x60
 8002232:	667a      	str	r2, [r7, #100]	@ 0x64
 8002234:	f04f 0200 	mov.w	r2, #0
 8002238:	f04f 0300 	mov.w	r3, #0
 800223c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002240:	4649      	mov	r1, r9
 8002242:	008b      	lsls	r3, r1, #2
 8002244:	4641      	mov	r1, r8
 8002246:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800224a:	4641      	mov	r1, r8
 800224c:	008a      	lsls	r2, r1, #2
 800224e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002252:	f7fd ffbf 	bl	80001d4 <__aeabi_uldivmod>
 8002256:	4602      	mov	r2, r0
 8002258:	460b      	mov	r3, r1
 800225a:	4b0d      	ldr	r3, [pc, #52]	@ (8002290 <UART_SetConfig+0x4e4>)
 800225c:	fba3 1302 	umull	r1, r3, r3, r2
 8002260:	095b      	lsrs	r3, r3, #5
 8002262:	2164      	movs	r1, #100	@ 0x64
 8002264:	fb01 f303 	mul.w	r3, r1, r3
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	011b      	lsls	r3, r3, #4
 800226c:	3332      	adds	r3, #50	@ 0x32
 800226e:	4a08      	ldr	r2, [pc, #32]	@ (8002290 <UART_SetConfig+0x4e4>)
 8002270:	fba2 2303 	umull	r2, r3, r2, r3
 8002274:	095b      	lsrs	r3, r3, #5
 8002276:	f003 020f 	and.w	r2, r3, #15
 800227a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4422      	add	r2, r4
 8002282:	609a      	str	r2, [r3, #8]
}
 8002284:	bf00      	nop
 8002286:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800228a:	46bd      	mov	sp, r7
 800228c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002290:	51eb851f 	.word	0x51eb851f

08002294 <HAL_WWDG_Init>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  /* Check the WWDG handle allocation */
  if (hwwdg == NULL)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d101      	bne.n	80022a6 <HAL_WWDG_Init+0x12>
  {
    return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e016      	b.n	80022d4 <HAL_WWDG_Init+0x40>

  /* Init the low level hardware */
  hwwdg->MspInitCallback(hwwdg);
#else
  /* Init the low level hardware */
  HAL_WWDG_MspInit(hwwdg);
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f7fe fb22 	bl	80008f0 <HAL_WWDG_MspInit>
#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */

  /* Set WWDG Counter */
  WRITE_REG(hwwdg->Instance->CR, (WWDG_CR_WDGA | hwwdg->Init.Counter));
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	68da      	ldr	r2, [r3, #12]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80022b8:	601a      	str	r2, [r3, #0]

  /* Set WWDG Prescaler and Window */
  WRITE_REG(hwwdg->Instance->CFR, (hwwdg->Init.EWIMode | hwwdg->Init.Prescaler | hwwdg->Init.Window));
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	691a      	ldr	r2, [r3, #16]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	ea42 0103 	orr.w	r1, r2, r3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	689a      	ldr	r2, [r3, #8]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	430a      	orrs	r2, r1
 80022d0:	605a      	str	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80022d2:	2300      	movs	r3, #0
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3708      	adds	r7, #8
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}

080022dc <HAL_WWDG_Refresh>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_WWDG_Refresh(WWDG_HandleTypeDef *hwwdg)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  /* Write to WWDG CR the WWDG Counter value to refresh with */
  WRITE_REG(hwwdg->Instance->CR, (hwwdg->Init.Counter));
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	687a      	ldr	r2, [r7, #4]
 80022ea:	68d2      	ldr	r2, [r2, #12]
 80022ec:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80022ee:	2300      	movs	r3, #0
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <std>:
 80022fc:	2300      	movs	r3, #0
 80022fe:	b510      	push	{r4, lr}
 8002300:	4604      	mov	r4, r0
 8002302:	e9c0 3300 	strd	r3, r3, [r0]
 8002306:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800230a:	6083      	str	r3, [r0, #8]
 800230c:	8181      	strh	r1, [r0, #12]
 800230e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002310:	81c2      	strh	r2, [r0, #14]
 8002312:	6183      	str	r3, [r0, #24]
 8002314:	4619      	mov	r1, r3
 8002316:	2208      	movs	r2, #8
 8002318:	305c      	adds	r0, #92	@ 0x5c
 800231a:	f000 f9e7 	bl	80026ec <memset>
 800231e:	4b0d      	ldr	r3, [pc, #52]	@ (8002354 <std+0x58>)
 8002320:	6263      	str	r3, [r4, #36]	@ 0x24
 8002322:	4b0d      	ldr	r3, [pc, #52]	@ (8002358 <std+0x5c>)
 8002324:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002326:	4b0d      	ldr	r3, [pc, #52]	@ (800235c <std+0x60>)
 8002328:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800232a:	4b0d      	ldr	r3, [pc, #52]	@ (8002360 <std+0x64>)
 800232c:	6323      	str	r3, [r4, #48]	@ 0x30
 800232e:	4b0d      	ldr	r3, [pc, #52]	@ (8002364 <std+0x68>)
 8002330:	6224      	str	r4, [r4, #32]
 8002332:	429c      	cmp	r4, r3
 8002334:	d006      	beq.n	8002344 <std+0x48>
 8002336:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800233a:	4294      	cmp	r4, r2
 800233c:	d002      	beq.n	8002344 <std+0x48>
 800233e:	33d0      	adds	r3, #208	@ 0xd0
 8002340:	429c      	cmp	r4, r3
 8002342:	d105      	bne.n	8002350 <std+0x54>
 8002344:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002348:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800234c:	f000 ba46 	b.w	80027dc <__retarget_lock_init_recursive>
 8002350:	bd10      	pop	{r4, pc}
 8002352:	bf00      	nop
 8002354:	0800253d 	.word	0x0800253d
 8002358:	0800255f 	.word	0x0800255f
 800235c:	08002597 	.word	0x08002597
 8002360:	080025bb 	.word	0x080025bb
 8002364:	200000e8 	.word	0x200000e8

08002368 <stdio_exit_handler>:
 8002368:	4a02      	ldr	r2, [pc, #8]	@ (8002374 <stdio_exit_handler+0xc>)
 800236a:	4903      	ldr	r1, [pc, #12]	@ (8002378 <stdio_exit_handler+0x10>)
 800236c:	4803      	ldr	r0, [pc, #12]	@ (800237c <stdio_exit_handler+0x14>)
 800236e:	f000 b869 	b.w	8002444 <_fwalk_sglue>
 8002372:	bf00      	nop
 8002374:	2000000c 	.word	0x2000000c
 8002378:	08002add 	.word	0x08002add
 800237c:	2000001c 	.word	0x2000001c

08002380 <cleanup_stdio>:
 8002380:	6841      	ldr	r1, [r0, #4]
 8002382:	4b0c      	ldr	r3, [pc, #48]	@ (80023b4 <cleanup_stdio+0x34>)
 8002384:	4299      	cmp	r1, r3
 8002386:	b510      	push	{r4, lr}
 8002388:	4604      	mov	r4, r0
 800238a:	d001      	beq.n	8002390 <cleanup_stdio+0x10>
 800238c:	f000 fba6 	bl	8002adc <_fflush_r>
 8002390:	68a1      	ldr	r1, [r4, #8]
 8002392:	4b09      	ldr	r3, [pc, #36]	@ (80023b8 <cleanup_stdio+0x38>)
 8002394:	4299      	cmp	r1, r3
 8002396:	d002      	beq.n	800239e <cleanup_stdio+0x1e>
 8002398:	4620      	mov	r0, r4
 800239a:	f000 fb9f 	bl	8002adc <_fflush_r>
 800239e:	68e1      	ldr	r1, [r4, #12]
 80023a0:	4b06      	ldr	r3, [pc, #24]	@ (80023bc <cleanup_stdio+0x3c>)
 80023a2:	4299      	cmp	r1, r3
 80023a4:	d004      	beq.n	80023b0 <cleanup_stdio+0x30>
 80023a6:	4620      	mov	r0, r4
 80023a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80023ac:	f000 bb96 	b.w	8002adc <_fflush_r>
 80023b0:	bd10      	pop	{r4, pc}
 80023b2:	bf00      	nop
 80023b4:	200000e8 	.word	0x200000e8
 80023b8:	20000150 	.word	0x20000150
 80023bc:	200001b8 	.word	0x200001b8

080023c0 <global_stdio_init.part.0>:
 80023c0:	b510      	push	{r4, lr}
 80023c2:	4b0b      	ldr	r3, [pc, #44]	@ (80023f0 <global_stdio_init.part.0+0x30>)
 80023c4:	4c0b      	ldr	r4, [pc, #44]	@ (80023f4 <global_stdio_init.part.0+0x34>)
 80023c6:	4a0c      	ldr	r2, [pc, #48]	@ (80023f8 <global_stdio_init.part.0+0x38>)
 80023c8:	601a      	str	r2, [r3, #0]
 80023ca:	4620      	mov	r0, r4
 80023cc:	2200      	movs	r2, #0
 80023ce:	2104      	movs	r1, #4
 80023d0:	f7ff ff94 	bl	80022fc <std>
 80023d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80023d8:	2201      	movs	r2, #1
 80023da:	2109      	movs	r1, #9
 80023dc:	f7ff ff8e 	bl	80022fc <std>
 80023e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80023e4:	2202      	movs	r2, #2
 80023e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80023ea:	2112      	movs	r1, #18
 80023ec:	f7ff bf86 	b.w	80022fc <std>
 80023f0:	20000220 	.word	0x20000220
 80023f4:	200000e8 	.word	0x200000e8
 80023f8:	08002369 	.word	0x08002369

080023fc <__sfp_lock_acquire>:
 80023fc:	4801      	ldr	r0, [pc, #4]	@ (8002404 <__sfp_lock_acquire+0x8>)
 80023fe:	f000 b9ee 	b.w	80027de <__retarget_lock_acquire_recursive>
 8002402:	bf00      	nop
 8002404:	20000229 	.word	0x20000229

08002408 <__sfp_lock_release>:
 8002408:	4801      	ldr	r0, [pc, #4]	@ (8002410 <__sfp_lock_release+0x8>)
 800240a:	f000 b9e9 	b.w	80027e0 <__retarget_lock_release_recursive>
 800240e:	bf00      	nop
 8002410:	20000229 	.word	0x20000229

08002414 <__sinit>:
 8002414:	b510      	push	{r4, lr}
 8002416:	4604      	mov	r4, r0
 8002418:	f7ff fff0 	bl	80023fc <__sfp_lock_acquire>
 800241c:	6a23      	ldr	r3, [r4, #32]
 800241e:	b11b      	cbz	r3, 8002428 <__sinit+0x14>
 8002420:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002424:	f7ff bff0 	b.w	8002408 <__sfp_lock_release>
 8002428:	4b04      	ldr	r3, [pc, #16]	@ (800243c <__sinit+0x28>)
 800242a:	6223      	str	r3, [r4, #32]
 800242c:	4b04      	ldr	r3, [pc, #16]	@ (8002440 <__sinit+0x2c>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d1f5      	bne.n	8002420 <__sinit+0xc>
 8002434:	f7ff ffc4 	bl	80023c0 <global_stdio_init.part.0>
 8002438:	e7f2      	b.n	8002420 <__sinit+0xc>
 800243a:	bf00      	nop
 800243c:	08002381 	.word	0x08002381
 8002440:	20000220 	.word	0x20000220

08002444 <_fwalk_sglue>:
 8002444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002448:	4607      	mov	r7, r0
 800244a:	4688      	mov	r8, r1
 800244c:	4614      	mov	r4, r2
 800244e:	2600      	movs	r6, #0
 8002450:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002454:	f1b9 0901 	subs.w	r9, r9, #1
 8002458:	d505      	bpl.n	8002466 <_fwalk_sglue+0x22>
 800245a:	6824      	ldr	r4, [r4, #0]
 800245c:	2c00      	cmp	r4, #0
 800245e:	d1f7      	bne.n	8002450 <_fwalk_sglue+0xc>
 8002460:	4630      	mov	r0, r6
 8002462:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002466:	89ab      	ldrh	r3, [r5, #12]
 8002468:	2b01      	cmp	r3, #1
 800246a:	d907      	bls.n	800247c <_fwalk_sglue+0x38>
 800246c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002470:	3301      	adds	r3, #1
 8002472:	d003      	beq.n	800247c <_fwalk_sglue+0x38>
 8002474:	4629      	mov	r1, r5
 8002476:	4638      	mov	r0, r7
 8002478:	47c0      	blx	r8
 800247a:	4306      	orrs	r6, r0
 800247c:	3568      	adds	r5, #104	@ 0x68
 800247e:	e7e9      	b.n	8002454 <_fwalk_sglue+0x10>

08002480 <_puts_r>:
 8002480:	6a03      	ldr	r3, [r0, #32]
 8002482:	b570      	push	{r4, r5, r6, lr}
 8002484:	6884      	ldr	r4, [r0, #8]
 8002486:	4605      	mov	r5, r0
 8002488:	460e      	mov	r6, r1
 800248a:	b90b      	cbnz	r3, 8002490 <_puts_r+0x10>
 800248c:	f7ff ffc2 	bl	8002414 <__sinit>
 8002490:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002492:	07db      	lsls	r3, r3, #31
 8002494:	d405      	bmi.n	80024a2 <_puts_r+0x22>
 8002496:	89a3      	ldrh	r3, [r4, #12]
 8002498:	0598      	lsls	r0, r3, #22
 800249a:	d402      	bmi.n	80024a2 <_puts_r+0x22>
 800249c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800249e:	f000 f99e 	bl	80027de <__retarget_lock_acquire_recursive>
 80024a2:	89a3      	ldrh	r3, [r4, #12]
 80024a4:	0719      	lsls	r1, r3, #28
 80024a6:	d502      	bpl.n	80024ae <_puts_r+0x2e>
 80024a8:	6923      	ldr	r3, [r4, #16]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d135      	bne.n	800251a <_puts_r+0x9a>
 80024ae:	4621      	mov	r1, r4
 80024b0:	4628      	mov	r0, r5
 80024b2:	f000 f8c5 	bl	8002640 <__swsetup_r>
 80024b6:	b380      	cbz	r0, 800251a <_puts_r+0x9a>
 80024b8:	f04f 35ff 	mov.w	r5, #4294967295
 80024bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80024be:	07da      	lsls	r2, r3, #31
 80024c0:	d405      	bmi.n	80024ce <_puts_r+0x4e>
 80024c2:	89a3      	ldrh	r3, [r4, #12]
 80024c4:	059b      	lsls	r3, r3, #22
 80024c6:	d402      	bmi.n	80024ce <_puts_r+0x4e>
 80024c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80024ca:	f000 f989 	bl	80027e0 <__retarget_lock_release_recursive>
 80024ce:	4628      	mov	r0, r5
 80024d0:	bd70      	pop	{r4, r5, r6, pc}
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	da04      	bge.n	80024e0 <_puts_r+0x60>
 80024d6:	69a2      	ldr	r2, [r4, #24]
 80024d8:	429a      	cmp	r2, r3
 80024da:	dc17      	bgt.n	800250c <_puts_r+0x8c>
 80024dc:	290a      	cmp	r1, #10
 80024de:	d015      	beq.n	800250c <_puts_r+0x8c>
 80024e0:	6823      	ldr	r3, [r4, #0]
 80024e2:	1c5a      	adds	r2, r3, #1
 80024e4:	6022      	str	r2, [r4, #0]
 80024e6:	7019      	strb	r1, [r3, #0]
 80024e8:	68a3      	ldr	r3, [r4, #8]
 80024ea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80024ee:	3b01      	subs	r3, #1
 80024f0:	60a3      	str	r3, [r4, #8]
 80024f2:	2900      	cmp	r1, #0
 80024f4:	d1ed      	bne.n	80024d2 <_puts_r+0x52>
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	da11      	bge.n	800251e <_puts_r+0x9e>
 80024fa:	4622      	mov	r2, r4
 80024fc:	210a      	movs	r1, #10
 80024fe:	4628      	mov	r0, r5
 8002500:	f000 f85f 	bl	80025c2 <__swbuf_r>
 8002504:	3001      	adds	r0, #1
 8002506:	d0d7      	beq.n	80024b8 <_puts_r+0x38>
 8002508:	250a      	movs	r5, #10
 800250a:	e7d7      	b.n	80024bc <_puts_r+0x3c>
 800250c:	4622      	mov	r2, r4
 800250e:	4628      	mov	r0, r5
 8002510:	f000 f857 	bl	80025c2 <__swbuf_r>
 8002514:	3001      	adds	r0, #1
 8002516:	d1e7      	bne.n	80024e8 <_puts_r+0x68>
 8002518:	e7ce      	b.n	80024b8 <_puts_r+0x38>
 800251a:	3e01      	subs	r6, #1
 800251c:	e7e4      	b.n	80024e8 <_puts_r+0x68>
 800251e:	6823      	ldr	r3, [r4, #0]
 8002520:	1c5a      	adds	r2, r3, #1
 8002522:	6022      	str	r2, [r4, #0]
 8002524:	220a      	movs	r2, #10
 8002526:	701a      	strb	r2, [r3, #0]
 8002528:	e7ee      	b.n	8002508 <_puts_r+0x88>
	...

0800252c <puts>:
 800252c:	4b02      	ldr	r3, [pc, #8]	@ (8002538 <puts+0xc>)
 800252e:	4601      	mov	r1, r0
 8002530:	6818      	ldr	r0, [r3, #0]
 8002532:	f7ff bfa5 	b.w	8002480 <_puts_r>
 8002536:	bf00      	nop
 8002538:	20000018 	.word	0x20000018

0800253c <__sread>:
 800253c:	b510      	push	{r4, lr}
 800253e:	460c      	mov	r4, r1
 8002540:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002544:	f000 f8fc 	bl	8002740 <_read_r>
 8002548:	2800      	cmp	r0, #0
 800254a:	bfab      	itete	ge
 800254c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800254e:	89a3      	ldrhlt	r3, [r4, #12]
 8002550:	181b      	addge	r3, r3, r0
 8002552:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002556:	bfac      	ite	ge
 8002558:	6563      	strge	r3, [r4, #84]	@ 0x54
 800255a:	81a3      	strhlt	r3, [r4, #12]
 800255c:	bd10      	pop	{r4, pc}

0800255e <__swrite>:
 800255e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002562:	461f      	mov	r7, r3
 8002564:	898b      	ldrh	r3, [r1, #12]
 8002566:	05db      	lsls	r3, r3, #23
 8002568:	4605      	mov	r5, r0
 800256a:	460c      	mov	r4, r1
 800256c:	4616      	mov	r6, r2
 800256e:	d505      	bpl.n	800257c <__swrite+0x1e>
 8002570:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002574:	2302      	movs	r3, #2
 8002576:	2200      	movs	r2, #0
 8002578:	f000 f8d0 	bl	800271c <_lseek_r>
 800257c:	89a3      	ldrh	r3, [r4, #12]
 800257e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002582:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002586:	81a3      	strh	r3, [r4, #12]
 8002588:	4632      	mov	r2, r6
 800258a:	463b      	mov	r3, r7
 800258c:	4628      	mov	r0, r5
 800258e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002592:	f000 b8e7 	b.w	8002764 <_write_r>

08002596 <__sseek>:
 8002596:	b510      	push	{r4, lr}
 8002598:	460c      	mov	r4, r1
 800259a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800259e:	f000 f8bd 	bl	800271c <_lseek_r>
 80025a2:	1c43      	adds	r3, r0, #1
 80025a4:	89a3      	ldrh	r3, [r4, #12]
 80025a6:	bf15      	itete	ne
 80025a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80025aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80025ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80025b2:	81a3      	strheq	r3, [r4, #12]
 80025b4:	bf18      	it	ne
 80025b6:	81a3      	strhne	r3, [r4, #12]
 80025b8:	bd10      	pop	{r4, pc}

080025ba <__sclose>:
 80025ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80025be:	f000 b89d 	b.w	80026fc <_close_r>

080025c2 <__swbuf_r>:
 80025c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025c4:	460e      	mov	r6, r1
 80025c6:	4614      	mov	r4, r2
 80025c8:	4605      	mov	r5, r0
 80025ca:	b118      	cbz	r0, 80025d4 <__swbuf_r+0x12>
 80025cc:	6a03      	ldr	r3, [r0, #32]
 80025ce:	b90b      	cbnz	r3, 80025d4 <__swbuf_r+0x12>
 80025d0:	f7ff ff20 	bl	8002414 <__sinit>
 80025d4:	69a3      	ldr	r3, [r4, #24]
 80025d6:	60a3      	str	r3, [r4, #8]
 80025d8:	89a3      	ldrh	r3, [r4, #12]
 80025da:	071a      	lsls	r2, r3, #28
 80025dc:	d501      	bpl.n	80025e2 <__swbuf_r+0x20>
 80025de:	6923      	ldr	r3, [r4, #16]
 80025e0:	b943      	cbnz	r3, 80025f4 <__swbuf_r+0x32>
 80025e2:	4621      	mov	r1, r4
 80025e4:	4628      	mov	r0, r5
 80025e6:	f000 f82b 	bl	8002640 <__swsetup_r>
 80025ea:	b118      	cbz	r0, 80025f4 <__swbuf_r+0x32>
 80025ec:	f04f 37ff 	mov.w	r7, #4294967295
 80025f0:	4638      	mov	r0, r7
 80025f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025f4:	6823      	ldr	r3, [r4, #0]
 80025f6:	6922      	ldr	r2, [r4, #16]
 80025f8:	1a98      	subs	r0, r3, r2
 80025fa:	6963      	ldr	r3, [r4, #20]
 80025fc:	b2f6      	uxtb	r6, r6
 80025fe:	4283      	cmp	r3, r0
 8002600:	4637      	mov	r7, r6
 8002602:	dc05      	bgt.n	8002610 <__swbuf_r+0x4e>
 8002604:	4621      	mov	r1, r4
 8002606:	4628      	mov	r0, r5
 8002608:	f000 fa68 	bl	8002adc <_fflush_r>
 800260c:	2800      	cmp	r0, #0
 800260e:	d1ed      	bne.n	80025ec <__swbuf_r+0x2a>
 8002610:	68a3      	ldr	r3, [r4, #8]
 8002612:	3b01      	subs	r3, #1
 8002614:	60a3      	str	r3, [r4, #8]
 8002616:	6823      	ldr	r3, [r4, #0]
 8002618:	1c5a      	adds	r2, r3, #1
 800261a:	6022      	str	r2, [r4, #0]
 800261c:	701e      	strb	r6, [r3, #0]
 800261e:	6962      	ldr	r2, [r4, #20]
 8002620:	1c43      	adds	r3, r0, #1
 8002622:	429a      	cmp	r2, r3
 8002624:	d004      	beq.n	8002630 <__swbuf_r+0x6e>
 8002626:	89a3      	ldrh	r3, [r4, #12]
 8002628:	07db      	lsls	r3, r3, #31
 800262a:	d5e1      	bpl.n	80025f0 <__swbuf_r+0x2e>
 800262c:	2e0a      	cmp	r6, #10
 800262e:	d1df      	bne.n	80025f0 <__swbuf_r+0x2e>
 8002630:	4621      	mov	r1, r4
 8002632:	4628      	mov	r0, r5
 8002634:	f000 fa52 	bl	8002adc <_fflush_r>
 8002638:	2800      	cmp	r0, #0
 800263a:	d0d9      	beq.n	80025f0 <__swbuf_r+0x2e>
 800263c:	e7d6      	b.n	80025ec <__swbuf_r+0x2a>
	...

08002640 <__swsetup_r>:
 8002640:	b538      	push	{r3, r4, r5, lr}
 8002642:	4b29      	ldr	r3, [pc, #164]	@ (80026e8 <__swsetup_r+0xa8>)
 8002644:	4605      	mov	r5, r0
 8002646:	6818      	ldr	r0, [r3, #0]
 8002648:	460c      	mov	r4, r1
 800264a:	b118      	cbz	r0, 8002654 <__swsetup_r+0x14>
 800264c:	6a03      	ldr	r3, [r0, #32]
 800264e:	b90b      	cbnz	r3, 8002654 <__swsetup_r+0x14>
 8002650:	f7ff fee0 	bl	8002414 <__sinit>
 8002654:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002658:	0719      	lsls	r1, r3, #28
 800265a:	d422      	bmi.n	80026a2 <__swsetup_r+0x62>
 800265c:	06da      	lsls	r2, r3, #27
 800265e:	d407      	bmi.n	8002670 <__swsetup_r+0x30>
 8002660:	2209      	movs	r2, #9
 8002662:	602a      	str	r2, [r5, #0]
 8002664:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002668:	81a3      	strh	r3, [r4, #12]
 800266a:	f04f 30ff 	mov.w	r0, #4294967295
 800266e:	e033      	b.n	80026d8 <__swsetup_r+0x98>
 8002670:	0758      	lsls	r0, r3, #29
 8002672:	d512      	bpl.n	800269a <__swsetup_r+0x5a>
 8002674:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002676:	b141      	cbz	r1, 800268a <__swsetup_r+0x4a>
 8002678:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800267c:	4299      	cmp	r1, r3
 800267e:	d002      	beq.n	8002686 <__swsetup_r+0x46>
 8002680:	4628      	mov	r0, r5
 8002682:	f000 f8af 	bl	80027e4 <_free_r>
 8002686:	2300      	movs	r3, #0
 8002688:	6363      	str	r3, [r4, #52]	@ 0x34
 800268a:	89a3      	ldrh	r3, [r4, #12]
 800268c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002690:	81a3      	strh	r3, [r4, #12]
 8002692:	2300      	movs	r3, #0
 8002694:	6063      	str	r3, [r4, #4]
 8002696:	6923      	ldr	r3, [r4, #16]
 8002698:	6023      	str	r3, [r4, #0]
 800269a:	89a3      	ldrh	r3, [r4, #12]
 800269c:	f043 0308 	orr.w	r3, r3, #8
 80026a0:	81a3      	strh	r3, [r4, #12]
 80026a2:	6923      	ldr	r3, [r4, #16]
 80026a4:	b94b      	cbnz	r3, 80026ba <__swsetup_r+0x7a>
 80026a6:	89a3      	ldrh	r3, [r4, #12]
 80026a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80026ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026b0:	d003      	beq.n	80026ba <__swsetup_r+0x7a>
 80026b2:	4621      	mov	r1, r4
 80026b4:	4628      	mov	r0, r5
 80026b6:	f000 fa5f 	bl	8002b78 <__smakebuf_r>
 80026ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80026be:	f013 0201 	ands.w	r2, r3, #1
 80026c2:	d00a      	beq.n	80026da <__swsetup_r+0x9a>
 80026c4:	2200      	movs	r2, #0
 80026c6:	60a2      	str	r2, [r4, #8]
 80026c8:	6962      	ldr	r2, [r4, #20]
 80026ca:	4252      	negs	r2, r2
 80026cc:	61a2      	str	r2, [r4, #24]
 80026ce:	6922      	ldr	r2, [r4, #16]
 80026d0:	b942      	cbnz	r2, 80026e4 <__swsetup_r+0xa4>
 80026d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80026d6:	d1c5      	bne.n	8002664 <__swsetup_r+0x24>
 80026d8:	bd38      	pop	{r3, r4, r5, pc}
 80026da:	0799      	lsls	r1, r3, #30
 80026dc:	bf58      	it	pl
 80026de:	6962      	ldrpl	r2, [r4, #20]
 80026e0:	60a2      	str	r2, [r4, #8]
 80026e2:	e7f4      	b.n	80026ce <__swsetup_r+0x8e>
 80026e4:	2000      	movs	r0, #0
 80026e6:	e7f7      	b.n	80026d8 <__swsetup_r+0x98>
 80026e8:	20000018 	.word	0x20000018

080026ec <memset>:
 80026ec:	4402      	add	r2, r0
 80026ee:	4603      	mov	r3, r0
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d100      	bne.n	80026f6 <memset+0xa>
 80026f4:	4770      	bx	lr
 80026f6:	f803 1b01 	strb.w	r1, [r3], #1
 80026fa:	e7f9      	b.n	80026f0 <memset+0x4>

080026fc <_close_r>:
 80026fc:	b538      	push	{r3, r4, r5, lr}
 80026fe:	4d06      	ldr	r5, [pc, #24]	@ (8002718 <_close_r+0x1c>)
 8002700:	2300      	movs	r3, #0
 8002702:	4604      	mov	r4, r0
 8002704:	4608      	mov	r0, r1
 8002706:	602b      	str	r3, [r5, #0]
 8002708:	f7fe f960 	bl	80009cc <_close>
 800270c:	1c43      	adds	r3, r0, #1
 800270e:	d102      	bne.n	8002716 <_close_r+0x1a>
 8002710:	682b      	ldr	r3, [r5, #0]
 8002712:	b103      	cbz	r3, 8002716 <_close_r+0x1a>
 8002714:	6023      	str	r3, [r4, #0]
 8002716:	bd38      	pop	{r3, r4, r5, pc}
 8002718:	20000224 	.word	0x20000224

0800271c <_lseek_r>:
 800271c:	b538      	push	{r3, r4, r5, lr}
 800271e:	4d07      	ldr	r5, [pc, #28]	@ (800273c <_lseek_r+0x20>)
 8002720:	4604      	mov	r4, r0
 8002722:	4608      	mov	r0, r1
 8002724:	4611      	mov	r1, r2
 8002726:	2200      	movs	r2, #0
 8002728:	602a      	str	r2, [r5, #0]
 800272a:	461a      	mov	r2, r3
 800272c:	f7fe f975 	bl	8000a1a <_lseek>
 8002730:	1c43      	adds	r3, r0, #1
 8002732:	d102      	bne.n	800273a <_lseek_r+0x1e>
 8002734:	682b      	ldr	r3, [r5, #0]
 8002736:	b103      	cbz	r3, 800273a <_lseek_r+0x1e>
 8002738:	6023      	str	r3, [r4, #0]
 800273a:	bd38      	pop	{r3, r4, r5, pc}
 800273c:	20000224 	.word	0x20000224

08002740 <_read_r>:
 8002740:	b538      	push	{r3, r4, r5, lr}
 8002742:	4d07      	ldr	r5, [pc, #28]	@ (8002760 <_read_r+0x20>)
 8002744:	4604      	mov	r4, r0
 8002746:	4608      	mov	r0, r1
 8002748:	4611      	mov	r1, r2
 800274a:	2200      	movs	r2, #0
 800274c:	602a      	str	r2, [r5, #0]
 800274e:	461a      	mov	r2, r3
 8002750:	f7fe f91f 	bl	8000992 <_read>
 8002754:	1c43      	adds	r3, r0, #1
 8002756:	d102      	bne.n	800275e <_read_r+0x1e>
 8002758:	682b      	ldr	r3, [r5, #0]
 800275a:	b103      	cbz	r3, 800275e <_read_r+0x1e>
 800275c:	6023      	str	r3, [r4, #0]
 800275e:	bd38      	pop	{r3, r4, r5, pc}
 8002760:	20000224 	.word	0x20000224

08002764 <_write_r>:
 8002764:	b538      	push	{r3, r4, r5, lr}
 8002766:	4d07      	ldr	r5, [pc, #28]	@ (8002784 <_write_r+0x20>)
 8002768:	4604      	mov	r4, r0
 800276a:	4608      	mov	r0, r1
 800276c:	4611      	mov	r1, r2
 800276e:	2200      	movs	r2, #0
 8002770:	602a      	str	r2, [r5, #0]
 8002772:	461a      	mov	r2, r3
 8002774:	f7fd fea6 	bl	80004c4 <_write>
 8002778:	1c43      	adds	r3, r0, #1
 800277a:	d102      	bne.n	8002782 <_write_r+0x1e>
 800277c:	682b      	ldr	r3, [r5, #0]
 800277e:	b103      	cbz	r3, 8002782 <_write_r+0x1e>
 8002780:	6023      	str	r3, [r4, #0]
 8002782:	bd38      	pop	{r3, r4, r5, pc}
 8002784:	20000224 	.word	0x20000224

08002788 <__errno>:
 8002788:	4b01      	ldr	r3, [pc, #4]	@ (8002790 <__errno+0x8>)
 800278a:	6818      	ldr	r0, [r3, #0]
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	20000018 	.word	0x20000018

08002794 <__libc_init_array>:
 8002794:	b570      	push	{r4, r5, r6, lr}
 8002796:	4d0d      	ldr	r5, [pc, #52]	@ (80027cc <__libc_init_array+0x38>)
 8002798:	4c0d      	ldr	r4, [pc, #52]	@ (80027d0 <__libc_init_array+0x3c>)
 800279a:	1b64      	subs	r4, r4, r5
 800279c:	10a4      	asrs	r4, r4, #2
 800279e:	2600      	movs	r6, #0
 80027a0:	42a6      	cmp	r6, r4
 80027a2:	d109      	bne.n	80027b8 <__libc_init_array+0x24>
 80027a4:	4d0b      	ldr	r5, [pc, #44]	@ (80027d4 <__libc_init_array+0x40>)
 80027a6:	4c0c      	ldr	r4, [pc, #48]	@ (80027d8 <__libc_init_array+0x44>)
 80027a8:	f000 fa54 	bl	8002c54 <_init>
 80027ac:	1b64      	subs	r4, r4, r5
 80027ae:	10a4      	asrs	r4, r4, #2
 80027b0:	2600      	movs	r6, #0
 80027b2:	42a6      	cmp	r6, r4
 80027b4:	d105      	bne.n	80027c2 <__libc_init_array+0x2e>
 80027b6:	bd70      	pop	{r4, r5, r6, pc}
 80027b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80027bc:	4798      	blx	r3
 80027be:	3601      	adds	r6, #1
 80027c0:	e7ee      	b.n	80027a0 <__libc_init_array+0xc>
 80027c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80027c6:	4798      	blx	r3
 80027c8:	3601      	adds	r6, #1
 80027ca:	e7f2      	b.n	80027b2 <__libc_init_array+0x1e>
 80027cc:	08002d60 	.word	0x08002d60
 80027d0:	08002d60 	.word	0x08002d60
 80027d4:	08002d60 	.word	0x08002d60
 80027d8:	08002d64 	.word	0x08002d64

080027dc <__retarget_lock_init_recursive>:
 80027dc:	4770      	bx	lr

080027de <__retarget_lock_acquire_recursive>:
 80027de:	4770      	bx	lr

080027e0 <__retarget_lock_release_recursive>:
 80027e0:	4770      	bx	lr
	...

080027e4 <_free_r>:
 80027e4:	b538      	push	{r3, r4, r5, lr}
 80027e6:	4605      	mov	r5, r0
 80027e8:	2900      	cmp	r1, #0
 80027ea:	d041      	beq.n	8002870 <_free_r+0x8c>
 80027ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80027f0:	1f0c      	subs	r4, r1, #4
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	bfb8      	it	lt
 80027f6:	18e4      	addlt	r4, r4, r3
 80027f8:	f000 f8e0 	bl	80029bc <__malloc_lock>
 80027fc:	4a1d      	ldr	r2, [pc, #116]	@ (8002874 <_free_r+0x90>)
 80027fe:	6813      	ldr	r3, [r2, #0]
 8002800:	b933      	cbnz	r3, 8002810 <_free_r+0x2c>
 8002802:	6063      	str	r3, [r4, #4]
 8002804:	6014      	str	r4, [r2, #0]
 8002806:	4628      	mov	r0, r5
 8002808:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800280c:	f000 b8dc 	b.w	80029c8 <__malloc_unlock>
 8002810:	42a3      	cmp	r3, r4
 8002812:	d908      	bls.n	8002826 <_free_r+0x42>
 8002814:	6820      	ldr	r0, [r4, #0]
 8002816:	1821      	adds	r1, r4, r0
 8002818:	428b      	cmp	r3, r1
 800281a:	bf01      	itttt	eq
 800281c:	6819      	ldreq	r1, [r3, #0]
 800281e:	685b      	ldreq	r3, [r3, #4]
 8002820:	1809      	addeq	r1, r1, r0
 8002822:	6021      	streq	r1, [r4, #0]
 8002824:	e7ed      	b.n	8002802 <_free_r+0x1e>
 8002826:	461a      	mov	r2, r3
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	b10b      	cbz	r3, 8002830 <_free_r+0x4c>
 800282c:	42a3      	cmp	r3, r4
 800282e:	d9fa      	bls.n	8002826 <_free_r+0x42>
 8002830:	6811      	ldr	r1, [r2, #0]
 8002832:	1850      	adds	r0, r2, r1
 8002834:	42a0      	cmp	r0, r4
 8002836:	d10b      	bne.n	8002850 <_free_r+0x6c>
 8002838:	6820      	ldr	r0, [r4, #0]
 800283a:	4401      	add	r1, r0
 800283c:	1850      	adds	r0, r2, r1
 800283e:	4283      	cmp	r3, r0
 8002840:	6011      	str	r1, [r2, #0]
 8002842:	d1e0      	bne.n	8002806 <_free_r+0x22>
 8002844:	6818      	ldr	r0, [r3, #0]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	6053      	str	r3, [r2, #4]
 800284a:	4408      	add	r0, r1
 800284c:	6010      	str	r0, [r2, #0]
 800284e:	e7da      	b.n	8002806 <_free_r+0x22>
 8002850:	d902      	bls.n	8002858 <_free_r+0x74>
 8002852:	230c      	movs	r3, #12
 8002854:	602b      	str	r3, [r5, #0]
 8002856:	e7d6      	b.n	8002806 <_free_r+0x22>
 8002858:	6820      	ldr	r0, [r4, #0]
 800285a:	1821      	adds	r1, r4, r0
 800285c:	428b      	cmp	r3, r1
 800285e:	bf04      	itt	eq
 8002860:	6819      	ldreq	r1, [r3, #0]
 8002862:	685b      	ldreq	r3, [r3, #4]
 8002864:	6063      	str	r3, [r4, #4]
 8002866:	bf04      	itt	eq
 8002868:	1809      	addeq	r1, r1, r0
 800286a:	6021      	streq	r1, [r4, #0]
 800286c:	6054      	str	r4, [r2, #4]
 800286e:	e7ca      	b.n	8002806 <_free_r+0x22>
 8002870:	bd38      	pop	{r3, r4, r5, pc}
 8002872:	bf00      	nop
 8002874:	20000230 	.word	0x20000230

08002878 <sbrk_aligned>:
 8002878:	b570      	push	{r4, r5, r6, lr}
 800287a:	4e0f      	ldr	r6, [pc, #60]	@ (80028b8 <sbrk_aligned+0x40>)
 800287c:	460c      	mov	r4, r1
 800287e:	6831      	ldr	r1, [r6, #0]
 8002880:	4605      	mov	r5, r0
 8002882:	b911      	cbnz	r1, 800288a <sbrk_aligned+0x12>
 8002884:	f000 f9d6 	bl	8002c34 <_sbrk_r>
 8002888:	6030      	str	r0, [r6, #0]
 800288a:	4621      	mov	r1, r4
 800288c:	4628      	mov	r0, r5
 800288e:	f000 f9d1 	bl	8002c34 <_sbrk_r>
 8002892:	1c43      	adds	r3, r0, #1
 8002894:	d103      	bne.n	800289e <sbrk_aligned+0x26>
 8002896:	f04f 34ff 	mov.w	r4, #4294967295
 800289a:	4620      	mov	r0, r4
 800289c:	bd70      	pop	{r4, r5, r6, pc}
 800289e:	1cc4      	adds	r4, r0, #3
 80028a0:	f024 0403 	bic.w	r4, r4, #3
 80028a4:	42a0      	cmp	r0, r4
 80028a6:	d0f8      	beq.n	800289a <sbrk_aligned+0x22>
 80028a8:	1a21      	subs	r1, r4, r0
 80028aa:	4628      	mov	r0, r5
 80028ac:	f000 f9c2 	bl	8002c34 <_sbrk_r>
 80028b0:	3001      	adds	r0, #1
 80028b2:	d1f2      	bne.n	800289a <sbrk_aligned+0x22>
 80028b4:	e7ef      	b.n	8002896 <sbrk_aligned+0x1e>
 80028b6:	bf00      	nop
 80028b8:	2000022c 	.word	0x2000022c

080028bc <_malloc_r>:
 80028bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80028c0:	1ccd      	adds	r5, r1, #3
 80028c2:	f025 0503 	bic.w	r5, r5, #3
 80028c6:	3508      	adds	r5, #8
 80028c8:	2d0c      	cmp	r5, #12
 80028ca:	bf38      	it	cc
 80028cc:	250c      	movcc	r5, #12
 80028ce:	2d00      	cmp	r5, #0
 80028d0:	4606      	mov	r6, r0
 80028d2:	db01      	blt.n	80028d8 <_malloc_r+0x1c>
 80028d4:	42a9      	cmp	r1, r5
 80028d6:	d904      	bls.n	80028e2 <_malloc_r+0x26>
 80028d8:	230c      	movs	r3, #12
 80028da:	6033      	str	r3, [r6, #0]
 80028dc:	2000      	movs	r0, #0
 80028de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80028e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80029b8 <_malloc_r+0xfc>
 80028e6:	f000 f869 	bl	80029bc <__malloc_lock>
 80028ea:	f8d8 3000 	ldr.w	r3, [r8]
 80028ee:	461c      	mov	r4, r3
 80028f0:	bb44      	cbnz	r4, 8002944 <_malloc_r+0x88>
 80028f2:	4629      	mov	r1, r5
 80028f4:	4630      	mov	r0, r6
 80028f6:	f7ff ffbf 	bl	8002878 <sbrk_aligned>
 80028fa:	1c43      	adds	r3, r0, #1
 80028fc:	4604      	mov	r4, r0
 80028fe:	d158      	bne.n	80029b2 <_malloc_r+0xf6>
 8002900:	f8d8 4000 	ldr.w	r4, [r8]
 8002904:	4627      	mov	r7, r4
 8002906:	2f00      	cmp	r7, #0
 8002908:	d143      	bne.n	8002992 <_malloc_r+0xd6>
 800290a:	2c00      	cmp	r4, #0
 800290c:	d04b      	beq.n	80029a6 <_malloc_r+0xea>
 800290e:	6823      	ldr	r3, [r4, #0]
 8002910:	4639      	mov	r1, r7
 8002912:	4630      	mov	r0, r6
 8002914:	eb04 0903 	add.w	r9, r4, r3
 8002918:	f000 f98c 	bl	8002c34 <_sbrk_r>
 800291c:	4581      	cmp	r9, r0
 800291e:	d142      	bne.n	80029a6 <_malloc_r+0xea>
 8002920:	6821      	ldr	r1, [r4, #0]
 8002922:	1a6d      	subs	r5, r5, r1
 8002924:	4629      	mov	r1, r5
 8002926:	4630      	mov	r0, r6
 8002928:	f7ff ffa6 	bl	8002878 <sbrk_aligned>
 800292c:	3001      	adds	r0, #1
 800292e:	d03a      	beq.n	80029a6 <_malloc_r+0xea>
 8002930:	6823      	ldr	r3, [r4, #0]
 8002932:	442b      	add	r3, r5
 8002934:	6023      	str	r3, [r4, #0]
 8002936:	f8d8 3000 	ldr.w	r3, [r8]
 800293a:	685a      	ldr	r2, [r3, #4]
 800293c:	bb62      	cbnz	r2, 8002998 <_malloc_r+0xdc>
 800293e:	f8c8 7000 	str.w	r7, [r8]
 8002942:	e00f      	b.n	8002964 <_malloc_r+0xa8>
 8002944:	6822      	ldr	r2, [r4, #0]
 8002946:	1b52      	subs	r2, r2, r5
 8002948:	d420      	bmi.n	800298c <_malloc_r+0xd0>
 800294a:	2a0b      	cmp	r2, #11
 800294c:	d917      	bls.n	800297e <_malloc_r+0xc2>
 800294e:	1961      	adds	r1, r4, r5
 8002950:	42a3      	cmp	r3, r4
 8002952:	6025      	str	r5, [r4, #0]
 8002954:	bf18      	it	ne
 8002956:	6059      	strne	r1, [r3, #4]
 8002958:	6863      	ldr	r3, [r4, #4]
 800295a:	bf08      	it	eq
 800295c:	f8c8 1000 	streq.w	r1, [r8]
 8002960:	5162      	str	r2, [r4, r5]
 8002962:	604b      	str	r3, [r1, #4]
 8002964:	4630      	mov	r0, r6
 8002966:	f000 f82f 	bl	80029c8 <__malloc_unlock>
 800296a:	f104 000b 	add.w	r0, r4, #11
 800296e:	1d23      	adds	r3, r4, #4
 8002970:	f020 0007 	bic.w	r0, r0, #7
 8002974:	1ac2      	subs	r2, r0, r3
 8002976:	bf1c      	itt	ne
 8002978:	1a1b      	subne	r3, r3, r0
 800297a:	50a3      	strne	r3, [r4, r2]
 800297c:	e7af      	b.n	80028de <_malloc_r+0x22>
 800297e:	6862      	ldr	r2, [r4, #4]
 8002980:	42a3      	cmp	r3, r4
 8002982:	bf0c      	ite	eq
 8002984:	f8c8 2000 	streq.w	r2, [r8]
 8002988:	605a      	strne	r2, [r3, #4]
 800298a:	e7eb      	b.n	8002964 <_malloc_r+0xa8>
 800298c:	4623      	mov	r3, r4
 800298e:	6864      	ldr	r4, [r4, #4]
 8002990:	e7ae      	b.n	80028f0 <_malloc_r+0x34>
 8002992:	463c      	mov	r4, r7
 8002994:	687f      	ldr	r7, [r7, #4]
 8002996:	e7b6      	b.n	8002906 <_malloc_r+0x4a>
 8002998:	461a      	mov	r2, r3
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	42a3      	cmp	r3, r4
 800299e:	d1fb      	bne.n	8002998 <_malloc_r+0xdc>
 80029a0:	2300      	movs	r3, #0
 80029a2:	6053      	str	r3, [r2, #4]
 80029a4:	e7de      	b.n	8002964 <_malloc_r+0xa8>
 80029a6:	230c      	movs	r3, #12
 80029a8:	6033      	str	r3, [r6, #0]
 80029aa:	4630      	mov	r0, r6
 80029ac:	f000 f80c 	bl	80029c8 <__malloc_unlock>
 80029b0:	e794      	b.n	80028dc <_malloc_r+0x20>
 80029b2:	6005      	str	r5, [r0, #0]
 80029b4:	e7d6      	b.n	8002964 <_malloc_r+0xa8>
 80029b6:	bf00      	nop
 80029b8:	20000230 	.word	0x20000230

080029bc <__malloc_lock>:
 80029bc:	4801      	ldr	r0, [pc, #4]	@ (80029c4 <__malloc_lock+0x8>)
 80029be:	f7ff bf0e 	b.w	80027de <__retarget_lock_acquire_recursive>
 80029c2:	bf00      	nop
 80029c4:	20000228 	.word	0x20000228

080029c8 <__malloc_unlock>:
 80029c8:	4801      	ldr	r0, [pc, #4]	@ (80029d0 <__malloc_unlock+0x8>)
 80029ca:	f7ff bf09 	b.w	80027e0 <__retarget_lock_release_recursive>
 80029ce:	bf00      	nop
 80029d0:	20000228 	.word	0x20000228

080029d4 <__sflush_r>:
 80029d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80029d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029dc:	0716      	lsls	r6, r2, #28
 80029de:	4605      	mov	r5, r0
 80029e0:	460c      	mov	r4, r1
 80029e2:	d454      	bmi.n	8002a8e <__sflush_r+0xba>
 80029e4:	684b      	ldr	r3, [r1, #4]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	dc02      	bgt.n	80029f0 <__sflush_r+0x1c>
 80029ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	dd48      	ble.n	8002a82 <__sflush_r+0xae>
 80029f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80029f2:	2e00      	cmp	r6, #0
 80029f4:	d045      	beq.n	8002a82 <__sflush_r+0xae>
 80029f6:	2300      	movs	r3, #0
 80029f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80029fc:	682f      	ldr	r7, [r5, #0]
 80029fe:	6a21      	ldr	r1, [r4, #32]
 8002a00:	602b      	str	r3, [r5, #0]
 8002a02:	d030      	beq.n	8002a66 <__sflush_r+0x92>
 8002a04:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002a06:	89a3      	ldrh	r3, [r4, #12]
 8002a08:	0759      	lsls	r1, r3, #29
 8002a0a:	d505      	bpl.n	8002a18 <__sflush_r+0x44>
 8002a0c:	6863      	ldr	r3, [r4, #4]
 8002a0e:	1ad2      	subs	r2, r2, r3
 8002a10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002a12:	b10b      	cbz	r3, 8002a18 <__sflush_r+0x44>
 8002a14:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002a16:	1ad2      	subs	r2, r2, r3
 8002a18:	2300      	movs	r3, #0
 8002a1a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002a1c:	6a21      	ldr	r1, [r4, #32]
 8002a1e:	4628      	mov	r0, r5
 8002a20:	47b0      	blx	r6
 8002a22:	1c43      	adds	r3, r0, #1
 8002a24:	89a3      	ldrh	r3, [r4, #12]
 8002a26:	d106      	bne.n	8002a36 <__sflush_r+0x62>
 8002a28:	6829      	ldr	r1, [r5, #0]
 8002a2a:	291d      	cmp	r1, #29
 8002a2c:	d82b      	bhi.n	8002a86 <__sflush_r+0xb2>
 8002a2e:	4a2a      	ldr	r2, [pc, #168]	@ (8002ad8 <__sflush_r+0x104>)
 8002a30:	410a      	asrs	r2, r1
 8002a32:	07d6      	lsls	r6, r2, #31
 8002a34:	d427      	bmi.n	8002a86 <__sflush_r+0xb2>
 8002a36:	2200      	movs	r2, #0
 8002a38:	6062      	str	r2, [r4, #4]
 8002a3a:	04d9      	lsls	r1, r3, #19
 8002a3c:	6922      	ldr	r2, [r4, #16]
 8002a3e:	6022      	str	r2, [r4, #0]
 8002a40:	d504      	bpl.n	8002a4c <__sflush_r+0x78>
 8002a42:	1c42      	adds	r2, r0, #1
 8002a44:	d101      	bne.n	8002a4a <__sflush_r+0x76>
 8002a46:	682b      	ldr	r3, [r5, #0]
 8002a48:	b903      	cbnz	r3, 8002a4c <__sflush_r+0x78>
 8002a4a:	6560      	str	r0, [r4, #84]	@ 0x54
 8002a4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002a4e:	602f      	str	r7, [r5, #0]
 8002a50:	b1b9      	cbz	r1, 8002a82 <__sflush_r+0xae>
 8002a52:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002a56:	4299      	cmp	r1, r3
 8002a58:	d002      	beq.n	8002a60 <__sflush_r+0x8c>
 8002a5a:	4628      	mov	r0, r5
 8002a5c:	f7ff fec2 	bl	80027e4 <_free_r>
 8002a60:	2300      	movs	r3, #0
 8002a62:	6363      	str	r3, [r4, #52]	@ 0x34
 8002a64:	e00d      	b.n	8002a82 <__sflush_r+0xae>
 8002a66:	2301      	movs	r3, #1
 8002a68:	4628      	mov	r0, r5
 8002a6a:	47b0      	blx	r6
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	1c50      	adds	r0, r2, #1
 8002a70:	d1c9      	bne.n	8002a06 <__sflush_r+0x32>
 8002a72:	682b      	ldr	r3, [r5, #0]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d0c6      	beq.n	8002a06 <__sflush_r+0x32>
 8002a78:	2b1d      	cmp	r3, #29
 8002a7a:	d001      	beq.n	8002a80 <__sflush_r+0xac>
 8002a7c:	2b16      	cmp	r3, #22
 8002a7e:	d11e      	bne.n	8002abe <__sflush_r+0xea>
 8002a80:	602f      	str	r7, [r5, #0]
 8002a82:	2000      	movs	r0, #0
 8002a84:	e022      	b.n	8002acc <__sflush_r+0xf8>
 8002a86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a8a:	b21b      	sxth	r3, r3
 8002a8c:	e01b      	b.n	8002ac6 <__sflush_r+0xf2>
 8002a8e:	690f      	ldr	r7, [r1, #16]
 8002a90:	2f00      	cmp	r7, #0
 8002a92:	d0f6      	beq.n	8002a82 <__sflush_r+0xae>
 8002a94:	0793      	lsls	r3, r2, #30
 8002a96:	680e      	ldr	r6, [r1, #0]
 8002a98:	bf08      	it	eq
 8002a9a:	694b      	ldreq	r3, [r1, #20]
 8002a9c:	600f      	str	r7, [r1, #0]
 8002a9e:	bf18      	it	ne
 8002aa0:	2300      	movne	r3, #0
 8002aa2:	eba6 0807 	sub.w	r8, r6, r7
 8002aa6:	608b      	str	r3, [r1, #8]
 8002aa8:	f1b8 0f00 	cmp.w	r8, #0
 8002aac:	dde9      	ble.n	8002a82 <__sflush_r+0xae>
 8002aae:	6a21      	ldr	r1, [r4, #32]
 8002ab0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8002ab2:	4643      	mov	r3, r8
 8002ab4:	463a      	mov	r2, r7
 8002ab6:	4628      	mov	r0, r5
 8002ab8:	47b0      	blx	r6
 8002aba:	2800      	cmp	r0, #0
 8002abc:	dc08      	bgt.n	8002ad0 <__sflush_r+0xfc>
 8002abe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ac2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ac6:	81a3      	strh	r3, [r4, #12]
 8002ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8002acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ad0:	4407      	add	r7, r0
 8002ad2:	eba8 0800 	sub.w	r8, r8, r0
 8002ad6:	e7e7      	b.n	8002aa8 <__sflush_r+0xd4>
 8002ad8:	dfbffffe 	.word	0xdfbffffe

08002adc <_fflush_r>:
 8002adc:	b538      	push	{r3, r4, r5, lr}
 8002ade:	690b      	ldr	r3, [r1, #16]
 8002ae0:	4605      	mov	r5, r0
 8002ae2:	460c      	mov	r4, r1
 8002ae4:	b913      	cbnz	r3, 8002aec <_fflush_r+0x10>
 8002ae6:	2500      	movs	r5, #0
 8002ae8:	4628      	mov	r0, r5
 8002aea:	bd38      	pop	{r3, r4, r5, pc}
 8002aec:	b118      	cbz	r0, 8002af6 <_fflush_r+0x1a>
 8002aee:	6a03      	ldr	r3, [r0, #32]
 8002af0:	b90b      	cbnz	r3, 8002af6 <_fflush_r+0x1a>
 8002af2:	f7ff fc8f 	bl	8002414 <__sinit>
 8002af6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d0f3      	beq.n	8002ae6 <_fflush_r+0xa>
 8002afe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002b00:	07d0      	lsls	r0, r2, #31
 8002b02:	d404      	bmi.n	8002b0e <_fflush_r+0x32>
 8002b04:	0599      	lsls	r1, r3, #22
 8002b06:	d402      	bmi.n	8002b0e <_fflush_r+0x32>
 8002b08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002b0a:	f7ff fe68 	bl	80027de <__retarget_lock_acquire_recursive>
 8002b0e:	4628      	mov	r0, r5
 8002b10:	4621      	mov	r1, r4
 8002b12:	f7ff ff5f 	bl	80029d4 <__sflush_r>
 8002b16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002b18:	07da      	lsls	r2, r3, #31
 8002b1a:	4605      	mov	r5, r0
 8002b1c:	d4e4      	bmi.n	8002ae8 <_fflush_r+0xc>
 8002b1e:	89a3      	ldrh	r3, [r4, #12]
 8002b20:	059b      	lsls	r3, r3, #22
 8002b22:	d4e1      	bmi.n	8002ae8 <_fflush_r+0xc>
 8002b24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002b26:	f7ff fe5b 	bl	80027e0 <__retarget_lock_release_recursive>
 8002b2a:	e7dd      	b.n	8002ae8 <_fflush_r+0xc>

08002b2c <__swhatbuf_r>:
 8002b2c:	b570      	push	{r4, r5, r6, lr}
 8002b2e:	460c      	mov	r4, r1
 8002b30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b34:	2900      	cmp	r1, #0
 8002b36:	b096      	sub	sp, #88	@ 0x58
 8002b38:	4615      	mov	r5, r2
 8002b3a:	461e      	mov	r6, r3
 8002b3c:	da0d      	bge.n	8002b5a <__swhatbuf_r+0x2e>
 8002b3e:	89a3      	ldrh	r3, [r4, #12]
 8002b40:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002b44:	f04f 0100 	mov.w	r1, #0
 8002b48:	bf14      	ite	ne
 8002b4a:	2340      	movne	r3, #64	@ 0x40
 8002b4c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002b50:	2000      	movs	r0, #0
 8002b52:	6031      	str	r1, [r6, #0]
 8002b54:	602b      	str	r3, [r5, #0]
 8002b56:	b016      	add	sp, #88	@ 0x58
 8002b58:	bd70      	pop	{r4, r5, r6, pc}
 8002b5a:	466a      	mov	r2, sp
 8002b5c:	f000 f848 	bl	8002bf0 <_fstat_r>
 8002b60:	2800      	cmp	r0, #0
 8002b62:	dbec      	blt.n	8002b3e <__swhatbuf_r+0x12>
 8002b64:	9901      	ldr	r1, [sp, #4]
 8002b66:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002b6a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002b6e:	4259      	negs	r1, r3
 8002b70:	4159      	adcs	r1, r3
 8002b72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b76:	e7eb      	b.n	8002b50 <__swhatbuf_r+0x24>

08002b78 <__smakebuf_r>:
 8002b78:	898b      	ldrh	r3, [r1, #12]
 8002b7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002b7c:	079d      	lsls	r5, r3, #30
 8002b7e:	4606      	mov	r6, r0
 8002b80:	460c      	mov	r4, r1
 8002b82:	d507      	bpl.n	8002b94 <__smakebuf_r+0x1c>
 8002b84:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002b88:	6023      	str	r3, [r4, #0]
 8002b8a:	6123      	str	r3, [r4, #16]
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	6163      	str	r3, [r4, #20]
 8002b90:	b003      	add	sp, #12
 8002b92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b94:	ab01      	add	r3, sp, #4
 8002b96:	466a      	mov	r2, sp
 8002b98:	f7ff ffc8 	bl	8002b2c <__swhatbuf_r>
 8002b9c:	9f00      	ldr	r7, [sp, #0]
 8002b9e:	4605      	mov	r5, r0
 8002ba0:	4639      	mov	r1, r7
 8002ba2:	4630      	mov	r0, r6
 8002ba4:	f7ff fe8a 	bl	80028bc <_malloc_r>
 8002ba8:	b948      	cbnz	r0, 8002bbe <__smakebuf_r+0x46>
 8002baa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002bae:	059a      	lsls	r2, r3, #22
 8002bb0:	d4ee      	bmi.n	8002b90 <__smakebuf_r+0x18>
 8002bb2:	f023 0303 	bic.w	r3, r3, #3
 8002bb6:	f043 0302 	orr.w	r3, r3, #2
 8002bba:	81a3      	strh	r3, [r4, #12]
 8002bbc:	e7e2      	b.n	8002b84 <__smakebuf_r+0xc>
 8002bbe:	89a3      	ldrh	r3, [r4, #12]
 8002bc0:	6020      	str	r0, [r4, #0]
 8002bc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bc6:	81a3      	strh	r3, [r4, #12]
 8002bc8:	9b01      	ldr	r3, [sp, #4]
 8002bca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002bce:	b15b      	cbz	r3, 8002be8 <__smakebuf_r+0x70>
 8002bd0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002bd4:	4630      	mov	r0, r6
 8002bd6:	f000 f81d 	bl	8002c14 <_isatty_r>
 8002bda:	b128      	cbz	r0, 8002be8 <__smakebuf_r+0x70>
 8002bdc:	89a3      	ldrh	r3, [r4, #12]
 8002bde:	f023 0303 	bic.w	r3, r3, #3
 8002be2:	f043 0301 	orr.w	r3, r3, #1
 8002be6:	81a3      	strh	r3, [r4, #12]
 8002be8:	89a3      	ldrh	r3, [r4, #12]
 8002bea:	431d      	orrs	r5, r3
 8002bec:	81a5      	strh	r5, [r4, #12]
 8002bee:	e7cf      	b.n	8002b90 <__smakebuf_r+0x18>

08002bf0 <_fstat_r>:
 8002bf0:	b538      	push	{r3, r4, r5, lr}
 8002bf2:	4d07      	ldr	r5, [pc, #28]	@ (8002c10 <_fstat_r+0x20>)
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	4604      	mov	r4, r0
 8002bf8:	4608      	mov	r0, r1
 8002bfa:	4611      	mov	r1, r2
 8002bfc:	602b      	str	r3, [r5, #0]
 8002bfe:	f7fd fef1 	bl	80009e4 <_fstat>
 8002c02:	1c43      	adds	r3, r0, #1
 8002c04:	d102      	bne.n	8002c0c <_fstat_r+0x1c>
 8002c06:	682b      	ldr	r3, [r5, #0]
 8002c08:	b103      	cbz	r3, 8002c0c <_fstat_r+0x1c>
 8002c0a:	6023      	str	r3, [r4, #0]
 8002c0c:	bd38      	pop	{r3, r4, r5, pc}
 8002c0e:	bf00      	nop
 8002c10:	20000224 	.word	0x20000224

08002c14 <_isatty_r>:
 8002c14:	b538      	push	{r3, r4, r5, lr}
 8002c16:	4d06      	ldr	r5, [pc, #24]	@ (8002c30 <_isatty_r+0x1c>)
 8002c18:	2300      	movs	r3, #0
 8002c1a:	4604      	mov	r4, r0
 8002c1c:	4608      	mov	r0, r1
 8002c1e:	602b      	str	r3, [r5, #0]
 8002c20:	f7fd fef0 	bl	8000a04 <_isatty>
 8002c24:	1c43      	adds	r3, r0, #1
 8002c26:	d102      	bne.n	8002c2e <_isatty_r+0x1a>
 8002c28:	682b      	ldr	r3, [r5, #0]
 8002c2a:	b103      	cbz	r3, 8002c2e <_isatty_r+0x1a>
 8002c2c:	6023      	str	r3, [r4, #0]
 8002c2e:	bd38      	pop	{r3, r4, r5, pc}
 8002c30:	20000224 	.word	0x20000224

08002c34 <_sbrk_r>:
 8002c34:	b538      	push	{r3, r4, r5, lr}
 8002c36:	4d06      	ldr	r5, [pc, #24]	@ (8002c50 <_sbrk_r+0x1c>)
 8002c38:	2300      	movs	r3, #0
 8002c3a:	4604      	mov	r4, r0
 8002c3c:	4608      	mov	r0, r1
 8002c3e:	602b      	str	r3, [r5, #0]
 8002c40:	f7fd fef8 	bl	8000a34 <_sbrk>
 8002c44:	1c43      	adds	r3, r0, #1
 8002c46:	d102      	bne.n	8002c4e <_sbrk_r+0x1a>
 8002c48:	682b      	ldr	r3, [r5, #0]
 8002c4a:	b103      	cbz	r3, 8002c4e <_sbrk_r+0x1a>
 8002c4c:	6023      	str	r3, [r4, #0]
 8002c4e:	bd38      	pop	{r3, r4, r5, pc}
 8002c50:	20000224 	.word	0x20000224

08002c54 <_init>:
 8002c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c56:	bf00      	nop
 8002c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c5a:	bc08      	pop	{r3}
 8002c5c:	469e      	mov	lr, r3
 8002c5e:	4770      	bx	lr

08002c60 <_fini>:
 8002c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c62:	bf00      	nop
 8002c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c66:	bc08      	pop	{r3}
 8002c68:	469e      	mov	lr, r3
 8002c6a:	4770      	bx	lr
