{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701471476058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701471476058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 17:57:55 2023 " "Processing started: Fri Dec 01 17:57:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701471476058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471476058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dinogame -c dinogame " "Command: quartus_map --read_settings_files=on --write_settings_files=off dinogame -c dinogame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471476058 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701471476498 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701471476498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 5 5 " "Found 5 design units, including 5 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/part2.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483262 ""} { "Info" "ISGN_ENTITY_NAME" "2 p2 " "Found entity 2: p2" {  } { { "part2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/part2.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483262 ""} { "Info" "ISGN_ENTITY_NAME" "3 ctrl " "Found entity 3: ctrl" {  } { { "part2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/part2.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483262 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath " "Found entity 4: datapath" {  } { { "part2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/part2.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483262 ""} { "Info" "ISGN_ENTITY_NAME" "5 hex_decoder " "Found entity 5: hex_decoder" {  } { { "part2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/part2.v" 363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483262 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PS2.v(96) " "Verilog HDL information at PS2.v(96): always construct contains both blocking and non-blocking assignments" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701471483262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA PS2.v(16) " "Verilog HDL Declaration information at PS2.v(16): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701471483262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "parity PARITY PS2.v(26) " "Verilog HDL Declaration information at PS2.v(26): object \"parity\" differs only in case from object \"PARITY\" in the same scope" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701471483262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop STOP PS2.v(27) " "Verilog HDL Declaration information at PS2.v(27): object \"stop\" differs only in case from object \"STOP\" in the same scope" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701471483262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hsmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file hsmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 HSMemory " "Found entity 1: HSMemory" {  } { { "HSMemory.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/HSMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scorememory.v 1 1 " "Found 1 design units, including 1 entities, in source file scorememory.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoreMemory " "Found entity 1: scoreMemory" {  } { { "scoreMemory.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/scoreMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483277 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "return FSM.v(11) " "Verilog HDL Declaration warning at FSM.v(11): \"return\" is SystemVerilog-2005 keyword" {  } { { "FSM.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/FSM.v" 11 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1701471483277 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "return FSM.v(91) " "Verilog HDL Declaration warning at FSM.v(91): \"return\" is SystemVerilog-2005 keyword" {  } { { "FSM.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/FSM.v" 91 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1701471483277 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "return FSM.v(239) " "Verilog HDL Declaration warning at FSM.v(239): \"return\" is SystemVerilog-2005 keyword" {  } { { "FSM.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/FSM.v" 239 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1701471483277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 3 3 " "Found 3 design units, including 3 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483277 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "FSM.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/FSM.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483277 ""} { "Info" "ISGN_ENTITY_NAME" "3 KBDatapath " "Found entity 3: KBDatapath" {  } { { "FSM.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/FSM.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483277 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "return dinogame.v(86) " "Verilog HDL Declaration warning at dinogame.v(86): \"return\" is SystemVerilog-2005 keyword" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 86 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1701471483293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dinogame.v 1 1 " "Found 1 design units, including 1 entities, in source file dinogame.v" { { "Info" "ISGN_ENTITY_NAME" "1 dinogame " "Found entity 1: dinogame" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483293 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "return scorekeeper.v(10) " "Verilog HDL Declaration warning at scorekeeper.v(10): \"return\" is SystemVerilog-2005 keyword" {  } { { "scorekeeper.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/scorekeeper.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1701471483293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scorekeeper.v 1 1 " "Found 1 design units, including 1 entities, in source file scorekeeper.v" { { "Info" "ISGN_ENTITY_NAME" "1 scorekeeper " "Found entity 1: scorekeeper" {  } { { "scorekeeper.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/scorekeeper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dinogame " "Elaborating entity \"dinogame\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701471483387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FSM " "Elaborating entity \"FSM\" for hierarchy \"FSM:FSM\"" {  } { { "dinogame.v" "FSM" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control FSM:FSM\|control:control " "Elaborating entity \"control\" for hierarchy \"FSM:FSM\|control:control\"" {  } { { "FSM.v" "control" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/FSM.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483418 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FSM.v(167) " "Verilog HDL Case Statement warning at FSM.v(167): incomplete case statement has no default case item" {  } { { "FSM.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/FSM.v" 167 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701471483418 "|dinogame|FSM:FSM|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDatapath FSM:FSM\|KBDatapath:KBDatapath " "Elaborating entity \"KBDatapath\" for hierarchy \"FSM:FSM\|KBDatapath:KBDatapath\"" {  } { { "FSM.v" "KBDatapath" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/FSM.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 FSM.v(288) " "Verilog HDL assignment warning at FSM.v(288): truncated value with size 32 to match size of target (26)" {  } { { "FSM.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/FSM.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701471483418 "|dinogame|FSM:FSM|KBDatapath:KBDatapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 FSM.v(291) " "Verilog HDL assignment warning at FSM.v(291): truncated value with size 32 to match size of target (26)" {  } { { "FSM.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/FSM.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701471483418 "|dinogame|FSM:FSM|KBDatapath:KBDatapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM.v(292) " "Verilog HDL assignment warning at FSM.v(292): truncated value with size 32 to match size of target (8)" {  } { { "FSM.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/FSM.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701471483418 "|dinogame|FSM:FSM|KBDatapath:KBDatapath"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gen FSM.v(242) " "Output port \"gen\" at FSM.v(242) has no driver" {  } { { "FSM.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/FSM.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701471483434 "|dinogame|FSM:FSM|KBDatapath:KBDatapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard FSM:FSM\|keyboard:keyboard " "Elaborating entity \"keyboard\" for hierarchy \"FSM:FSM\|keyboard:keyboard\"" {  } { { "FSM.v" "keyboard" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/FSM.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\"" {  } { { "keyboard.v" "PS2" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/keyboard.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "breakCode PS2.v(17) " "Verilog HDL or VHDL warning at PS2.v(17): object \"breakCode\" assigned a value but never read" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parity PS2.v(26) " "Verilog HDL or VHDL warning at PS2.v(26): object \"parity\" assigned a value but never read" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2negedge PS2.v(29) " "Verilog HDL or VHDL warning at PS2.v(29): object \"ps2negedge\" assigned a value but never read" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PS2.v(65) " "Verilog HDL assignment warning at PS2.v(65): truncated value with size 32 to match size of target (4)" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "PS2.v(97) " "Verilog HDL Case Statement information at PS2.v(97): all case item expressions in this case statement are onehot" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 97 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start PS2.v(96) " "Verilog HDL Always Construct warning at PS2.v(96): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data PS2.v(96) " "Verilog HDL Always Construct warning at PS2.v(96): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stop PS2.v(96) " "Verilog HDL Always Construct warning at PS2.v(96): inferring latch(es) for variable \"stop\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "transmit PS2.v(96) " "Verilog HDL Always Construct warning at PS2.v(96): inferring latch(es) for variable \"transmit\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmit\[0\] PS2.v(96) " "Inferred latch for \"transmit\[0\]\" at PS2.v(96)" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmit\[1\] PS2.v(96) " "Inferred latch for \"transmit\[1\]\" at PS2.v(96)" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmit\[2\] PS2.v(96) " "Inferred latch for \"transmit\[2\]\" at PS2.v(96)" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmit\[3\] PS2.v(96) " "Inferred latch for \"transmit\[3\]\" at PS2.v(96)" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmit\[4\] PS2.v(96) " "Inferred latch for \"transmit\[4\]\" at PS2.v(96)" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmit\[5\] PS2.v(96) " "Inferred latch for \"transmit\[5\]\" at PS2.v(96)" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmit\[6\] PS2.v(96) " "Inferred latch for \"transmit\[6\]\" at PS2.v(96)" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmit\[7\] PS2.v(96) " "Inferred latch for \"transmit\[7\]\" at PS2.v(96)" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop PS2.v(96) " "Inferred latch for \"stop\" at PS2.v(96)" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] PS2.v(96) " "Inferred latch for \"data\[0\]\" at PS2.v(96)" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] PS2.v(96) " "Inferred latch for \"data\[1\]\" at PS2.v(96)" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] PS2.v(96) " "Inferred latch for \"data\[2\]\" at PS2.v(96)" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] PS2.v(96) " "Inferred latch for \"data\[3\]\" at PS2.v(96)" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] PS2.v(96) " "Inferred latch for \"data\[4\]\" at PS2.v(96)" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] PS2.v(96) " "Inferred latch for \"data\[5\]\" at PS2.v(96)" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] PS2.v(96) " "Inferred latch for \"data\[6\]\" at PS2.v(96)" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] PS2.v(96) " "Inferred latch for \"data\[7\]\" at PS2.v(96)" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start PS2.v(96) " "Inferred latch for \"start\" at PS2.v(96)" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scorekeeper scorekeeper:scorekeeper " "Elaborating entity \"scorekeeper\" for hierarchy \"scorekeeper:scorekeeper\"" {  } { { "dinogame.v" "scorekeeper" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 scorekeeper.v(49) " "Verilog HDL assignment warning at scorekeeper.v(49): truncated value with size 32 to match size of target (26)" {  } { { "scorekeeper.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/scorekeeper.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|scorekeeper:scorekeeper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 scorekeeper.v(52) " "Verilog HDL assignment warning at scorekeeper.v(52): truncated value with size 32 to match size of target (26)" {  } { { "scorekeeper.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/scorekeeper.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|scorekeeper:scorekeeper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 scorekeeper.v(77) " "Verilog HDL assignment warning at scorekeeper.v(77): truncated value with size 32 to match size of target (9)" {  } { { "scorekeeper.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/scorekeeper.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 "|dinogame|scorekeeper:scorekeeper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreMemory scorekeeper:scorekeeper\|scoreMemory:sm " "Elaborating entity \"scoreMemory\" for hierarchy \"scorekeeper:scorekeeper\|scoreMemory:sm\"" {  } { { "scorekeeper.v" "sm" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/scorekeeper.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram scorekeeper:scorekeeper\|scoreMemory:sm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"scorekeeper:scorekeeper\|scoreMemory:sm\|altsyncram:altsyncram_component\"" {  } { { "scoreMemory.v" "altsyncram_component" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/scoreMemory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scorekeeper:scorekeeper\|scoreMemory:sm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"scorekeeper:scorekeeper\|scoreMemory:sm\|altsyncram:altsyncram_component\"" {  } { { "scoreMemory.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/scoreMemory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scorekeeper:scorekeeper\|scoreMemory:sm\|altsyncram:altsyncram_component " "Instantiated megafunction \"scorekeeper:scorekeeper\|scoreMemory:sm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483496 ""}  } { { "scoreMemory.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/scoreMemory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701471483496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4dm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4dm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4dm1 " "Found entity 1: altsyncram_4dm1" {  } { { "db/altsyncram_4dm1.tdf" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/db/altsyncram_4dm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4dm1 scorekeeper:scorekeeper\|scoreMemory:sm\|altsyncram:altsyncram_component\|altsyncram_4dm1:auto_generated " "Elaborating entity \"altsyncram_4dm1\" for hierarchy \"scorekeeper:scorekeeper\|scoreMemory:sm\|altsyncram:altsyncram_component\|altsyncram_4dm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HSMemory scorekeeper:scorekeeper\|HSMemory:hsm " "Elaborating entity \"HSMemory\" for hierarchy \"scorekeeper:scorekeeper\|HSMemory:hsm\"" {  } { { "scorekeeper.v" "hsm" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/scorekeeper.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram scorekeeper:scorekeeper\|HSMemory:hsm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"scorekeeper:scorekeeper\|HSMemory:hsm\|altsyncram:altsyncram_component\"" {  } { { "HSMemory.v" "altsyncram_component" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/HSMemory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scorekeeper:scorekeeper\|HSMemory:hsm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"scorekeeper:scorekeeper\|HSMemory:hsm\|altsyncram:altsyncram_component\"" {  } { { "HSMemory.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/HSMemory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scorekeeper:scorekeeper\|HSMemory:hsm\|altsyncram:altsyncram_component " "Instantiated megafunction \"scorekeeper:scorekeeper\|HSMemory:hsm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1 " "Parameter \"numwords_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483590 ""}  } { { "HSMemory.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/HSMemory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701471483590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h9m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h9m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h9m1 " "Found entity 1: altsyncram_h9m1" {  } { { "db/altsyncram_h9m1.tdf" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/db/altsyncram_h9m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h9m1 scorekeeper:scorekeeper\|HSMemory:hsm\|altsyncram:altsyncram_component\|altsyncram_h9m1:auto_generated " "Elaborating entity \"altsyncram_h9m1\" for hierarchy \"scorekeeper:scorekeeper\|HSMemory:hsm\|altsyncram:altsyncram_component\|altsyncram_h9m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part2 part2:part2 " "Elaborating entity \"part2\" for hierarchy \"part2:part2\"" {  } { { "dinogame.v" "part2" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter part2:part2\|vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"part2:part2\|vga_adapter:VGA\"" {  } { { "part2.v" "VGA" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/part2.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator part2:part2\|vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"part2:part2\|vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram part2:part2\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"part2:part2\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "part2:part2\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"part2:part2\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "part2:part2\|vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"part2:part2\|vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483652 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701471483652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/db/altsyncram_m6m1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 part2:part2\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"part2:part2\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la part2:part2\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"part2:part2\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/db/altsyncram_m6m1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a part2:part2\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"part2:part2\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb part2:part2\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"part2:part2\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/db/altsyncram_m6m1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll part2:part2\|vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"part2:part2\|vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll part2:part2\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"part2:part2\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "part2:part2\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"part2:part2\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "part2:part2\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"part2:part2\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701471483840 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701471483840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471483887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471483887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u part2:part2\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"part2:part2\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller part2:part2\|vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"part2:part2\|vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/vga_adapter/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2 part2:part2\|p2:p2 " "Elaborating entity \"p2\" for hierarchy \"part2:part2\|p2:p2\"" {  } { { "part2.v" "p2" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/part2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl part2:part2\|p2:p2\|ctrl:C0 " "Elaborating entity \"ctrl\" for hierarchy \"part2:part2\|p2:p2\|ctrl:C0\"" {  } { { "part2.v" "C0" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/part2.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483902 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part2.v(246) " "Verilog HDL Case Statement warning at part2.v(246): incomplete case statement has no default case item" {  } { { "part2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/part2.v" 246 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701471483902 "|dinogame|part2:part2|p2:p2|ctrl:C0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "part2.v(246) " "Verilog HDL Case Statement information at part2.v(246): all case item expressions in this case statement are onehot" {  } { { "part2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/part2.v" 246 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701471483902 "|dinogame|part2:part2|p2:p2|ctrl:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath part2:part2\|p2:p2\|datapath:D0 " "Elaborating entity \"datapath\" for hierarchy \"part2:part2\|p2:p2\|datapath:D0\"" {  } { { "part2.v" "D0" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/part2.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483902 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "storeY part2.v(308) " "Verilog HDL or VHDL warning at part2.v(308): object \"storeY\" assigned a value but never read" {  } { { "part2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/part2.v" 308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701471483902 "|dinogame|part2:part2|p2:p2|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(336) " "Verilog HDL assignment warning at part2.v(336): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/part2.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701471483902 "|dinogame|part2:part2|p2:p2|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(337) " "Verilog HDL assignment warning at part2.v(337): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/part2.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701471483902 "|dinogame|part2:part2|p2:p2|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(351) " "Verilog HDL assignment warning at part2.v(351): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/part2.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701471483902 "|dinogame|part2:part2|p2:p2|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(354) " "Verilog HDL assignment warning at part2.v(354): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/part2.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701471483902 "|dinogame|part2:part2|p2:p2|datapath:D0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:Segment0 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:Segment0\"" {  } { { "dinogame.v" "Segment0" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471483902 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701471484558 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701471484574 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701471484574 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1701471484574 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701471484871 "|dinogame|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701471484871 "|dinogame|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701471484871 "|dinogame|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701471484871 "|dinogame|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701471484871 "|dinogame|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701471484871 "|dinogame|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701471484871 "|dinogame|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701471484871 "|dinogame|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701471484871 "|dinogame|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701471484871 "|dinogame|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701471484871 "|dinogame|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701471484871 "|dinogame|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701471484871 "|dinogame|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701471484871 "|dinogame|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701471484871 "|dinogame|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701471484871 "|dinogame|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701471484871 "|dinogame|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701471484871 "|dinogame|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701471484871 "|dinogame|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701471484871 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701471484949 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701471485667 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/output_files/dinogame.map.smsg " "Generated suppressed messages file C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/output_files/dinogame.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471485714 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701471485871 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701471485871 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST part2:part2\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance part2:part2\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1701471485917 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1701471485917 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "875 " "Implemented 875 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701471486011 ""} { "Info" "ICUT_CUT_TM_OPINS" "127 " "Implemented 127 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701471486011 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701471486011 ""} { "Info" "ICUT_CUT_TM_LCELLS" "656 " "Implemented 656 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701471486011 ""} { "Info" "ICUT_CUT_TM_RAMS" "73 " "Implemented 73 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701471486011 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701471486011 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701471486011 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701471486011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701471486027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 17:58:06 2023 " "Processing ended: Fri Dec 01 17:58:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701471486027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701471486027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701471486027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471486027 ""}
