// Seed: 1974313242
module module_0;
  wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    input wand id_2,
    input tri id_3,
    input tri0 id_4,
    input tri1 id_5,
    input wire id_6,
    output tri1 id_7,
    input tri id_8,
    output tri0 id_9,
    input wand id_10,
    input tri id_11,
    output wire id_12,
    input uwire id_13,
    input tri0 id_14,
    input uwire id_15,
    input wor id_16
);
  wire id_18;
  xor primCall (
      id_0,
      id_1,
      id_10,
      id_11,
      id_13,
      id_14,
      id_15,
      id_16,
      id_18,
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_8
  );
  module_0 modCall_1 ();
endmodule
