
Olead_PROJECT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000476c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ddc  0800493c  0800493c  0000593c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005718  08005718  00007070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005718  08005718  00006718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005720  08005720  00007070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005720  08005720  00006720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005724  08005724  00006724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08005728  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000614  20000070  08005798  00007070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000684  08005798  00007684  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c410  00000000  00000000  000070a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ec9  00000000  00000000  000134b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b60  00000000  00000000  00015380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008da  00000000  00000000  00015ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022bdd  00000000  00000000  000167ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f123  00000000  00000000  00039397  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cd6d9  00000000  00000000  000484ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00115b93  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003804  00000000  00000000  00115bd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  001193dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004924 	.word	0x08004924

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08004924 	.word	0x08004924

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <ADC1_Init>:
static void MX_I2C1_Init(void);
static void MX_USART2_UART_Init(void);



void ADC1_Init(void) {
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
    ADC1_CLK_EN();
 80005e0:	4b14      	ldr	r3, [pc, #80]	@ (8000634 <ADC1_Init+0x58>)
 80005e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005e4:	4a13      	ldr	r2, [pc, #76]	@ (8000634 <ADC1_Init+0x58>)
 80005e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80005ea:	6453      	str	r3, [r2, #68]	@ 0x44
    GPIOA_CLK_EN();
 80005ec:	4b11      	ldr	r3, [pc, #68]	@ (8000634 <ADC1_Init+0x58>)
 80005ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f0:	4a10      	ldr	r2, [pc, #64]	@ (8000634 <ADC1_Init+0x58>)
 80005f2:	f043 0301 	orr.w	r3, r3, #1
 80005f6:	6313      	str	r3, [r2, #48]	@ 0x30

    GPIOA->MODER &= ~(0x3 << (2 * 2)); //channel pa2
 80005f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000638 <ADC1_Init+0x5c>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a0e      	ldr	r2, [pc, #56]	@ (8000638 <ADC1_Init+0x5c>)
 80005fe:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000602:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (0x3 << (2 * 2));
 8000604:	4b0c      	ldr	r3, [pc, #48]	@ (8000638 <ADC1_Init+0x5c>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4a0b      	ldr	r2, [pc, #44]	@ (8000638 <ADC1_Init+0x5c>)
 800060a:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800060e:	6013      	str	r3, [r2, #0]

    ADC1->SQR3 = 2; //channel 2
 8000610:	4b0a      	ldr	r3, [pc, #40]	@ (800063c <ADC1_Init+0x60>)
 8000612:	2202      	movs	r2, #2
 8000614:	635a      	str	r2, [r3, #52]	@ 0x34
    ADC1->SQR1 = 0;
 8000616:	4b09      	ldr	r3, [pc, #36]	@ (800063c <ADC1_Init+0x60>)
 8000618:	2200      	movs	r2, #0
 800061a:	62da      	str	r2, [r3, #44]	@ 0x2c

    ADC1->CR2 |= (0x1 << 0);     // ADON
 800061c:	4b07      	ldr	r3, [pc, #28]	@ (800063c <ADC1_Init+0x60>)
 800061e:	689b      	ldr	r3, [r3, #8]
 8000620:	4a06      	ldr	r2, [pc, #24]	@ (800063c <ADC1_Init+0x60>)
 8000622:	f043 0301 	orr.w	r3, r3, #1
 8000626:	6093      	str	r3, [r2, #8]
}
 8000628:	bf00      	nop
 800062a:	46bd      	mov	sp, r7
 800062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop
 8000634:	40023800 	.word	0x40023800
 8000638:	40020000 	.word	0x40020000
 800063c:	40012000 	.word	0x40012000

08000640 <ADC1_Read>:

uint16_t ADC1_Read(void) {
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
    ADC1->CR2 |= (1 << 30);          // SWSTART
 8000644:	4b0a      	ldr	r3, [pc, #40]	@ (8000670 <ADC1_Read+0x30>)
 8000646:	689b      	ldr	r3, [r3, #8]
 8000648:	4a09      	ldr	r2, [pc, #36]	@ (8000670 <ADC1_Read+0x30>)
 800064a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800064e:	6093      	str	r3, [r2, #8]
    while (!(ADC1->SR & (1 << 1)));  // EOC
 8000650:	bf00      	nop
 8000652:	4b07      	ldr	r3, [pc, #28]	@ (8000670 <ADC1_Read+0x30>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	f003 0302 	and.w	r3, r3, #2
 800065a:	2b00      	cmp	r3, #0
 800065c:	d0f9      	beq.n	8000652 <ADC1_Read+0x12>
    return ADC1->DR;
 800065e:	4b04      	ldr	r3, [pc, #16]	@ (8000670 <ADC1_Read+0x30>)
 8000660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000662:	b29b      	uxth	r3, r3
}
 8000664:	4618      	mov	r0, r3
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	40012000 	.word	0x40012000

08000674 <adc_to_milli_celsius>:

static inline unsigned int adc_to_milli_celsius(uint16_t adc_raw) {
 8000674:	b480      	push	{r7}
 8000676:	b085      	sub	sp, #20
 8000678:	af00      	add	r7, sp, #0
 800067a:	4603      	mov	r3, r0
 800067c:	80fb      	strh	r3, [r7, #6]
    const unsigned int VREF_mV = 3300U;
 800067e:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8000682:	60fb      	str	r3, [r7, #12]
    const unsigned int ADC_RES = 4096U;
 8000684:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000688:	60bb      	str	r3, [r7, #8]
    return (unsigned int)(((uint32_t)adc_raw * VREF_mV * 1000U) / (ADC_RES * 10U));
 800068a:	88fb      	ldrh	r3, [r7, #6]
 800068c:	68fa      	ldr	r2, [r7, #12]
 800068e:	fb02 f303 	mul.w	r3, r2, r3
 8000692:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000696:	fb02 f103 	mul.w	r1, r2, r3
 800069a:	68ba      	ldr	r2, [r7, #8]
 800069c:	4613      	mov	r3, r2
 800069e:	009b      	lsls	r3, r3, #2
 80006a0:	4413      	add	r3, r2
 80006a2:	005b      	lsls	r3, r3, #1
 80006a4:	fbb1 f3f3 	udiv	r3, r1, r3
}
 80006a8:	4618      	mov	r0, r3
 80006aa:	3714      	adds	r7, #20
 80006ac:	46bd      	mov	sp, r7
 80006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b2:	4770      	bx	lr

080006b4 <main>:
int main(void)
{
 80006b4:	b590      	push	{r4, r7, lr}
 80006b6:	b091      	sub	sp, #68	@ 0x44
 80006b8:	af02      	add	r7, sp, #8
	  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	  HAL_Init();
 80006ba:	f000 fe8b 	bl	80013d4 <HAL_Init>
	  /* USER CODE BEGIN Init */

	  /* USER CODE END Init */

	  /* Configure the system clock */
	  SystemClock_Config();
 80006be:	f000 f899 	bl	80007f4 <SystemClock_Config>

	  // HAL peripherals
	      MX_GPIO_Init();
 80006c2:	f000 f95d 	bl	8000980 <MX_GPIO_Init>
	      MX_I2C1_Init();
 80006c6:	f000 f903 	bl	80008d0 <MX_I2C1_Init>
	      MX_USART2_UART_Init();
 80006ca:	f000 f92f 	bl	800092c <MX_USART2_UART_Init>
	      // OLED init
	       SSD1306_Init();
 80006ce:	f000 f9cb 	bl	8000a68 <SSD1306_Init>
	       SSD1306_Clear();
 80006d2:	f000 fbec 	bl	8000eae <SSD1306_Clear>
	       SSD1306_GotoXY(0, 0);
 80006d6:	2100      	movs	r1, #0
 80006d8:	2000      	movs	r0, #0
 80006da:	f000 fb2f 	bl	8000d3c <SSD1306_GotoXY>
	       SSD1306_Puts("temperature", &Font_11x18, SSD1306_COLOR_WHITE);
 80006de:	2201      	movs	r2, #1
 80006e0:	493b      	ldr	r1, [pc, #236]	@ (80007d0 <main+0x11c>)
 80006e2:	483c      	ldr	r0, [pc, #240]	@ (80007d4 <main+0x120>)
 80006e4:	f000 fbbe 	bl	8000e64 <SSD1306_Puts>
	       SSD1306_UpdateScreen();
 80006e8:	f000 fa82 	bl	8000bf0 <SSD1306_UpdateScreen>

	       // ADC (register-level) after clocks are set
	           ADC1_Init();
 80006ec:	f7ff ff76 	bl	80005dc <ADC1_Init>

	           // Calibration offset (tune to your setup)
	           int calib_offset_mC = -34060;
 80006f0:	4b39      	ldr	r3, [pc, #228]	@ (80007d8 <main+0x124>)
 80006f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Average 16 samples
	    // Average 16 samples
	    uint32_t sum = 0;
 80006f4:	2300      	movs	r3, #0
 80006f6:	637b      	str	r3, [r7, #52]	@ 0x34
	    for (int i = 0; i < 16; i++) {
 80006f8:	2300      	movs	r3, #0
 80006fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80006fc:	e009      	b.n	8000712 <main+0x5e>
	        sum += ADC1_Read();
 80006fe:	f7ff ff9f 	bl	8000640 <ADC1_Read>
 8000702:	4603      	mov	r3, r0
 8000704:	461a      	mov	r2, r3
 8000706:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000708:	4413      	add	r3, r2
 800070a:	637b      	str	r3, [r7, #52]	@ 0x34
	    for (int i = 0; i < 16; i++) {
 800070c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800070e:	3301      	adds	r3, #1
 8000710:	633b      	str	r3, [r7, #48]	@ 0x30
 8000712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000714:	2b0f      	cmp	r3, #15
 8000716:	ddf2      	ble.n	80006fe <main+0x4a>
	    }
	    uint16_t adc = (uint16_t)(sum / 16U);
 8000718:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800071a:	091b      	lsrs	r3, r3, #4
 800071c:	857b      	strh	r3, [r7, #42]	@ 0x2a

	    // Convert to milli-Â°C and apply calibration
	    unsigned int temp_mC = adc_to_milli_celsius(adc);
 800071e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8000720:	4618      	mov	r0, r3
 8000722:	f7ff ffa7 	bl	8000674 <adc_to_milli_celsius>
 8000726:	6278      	str	r0, [r7, #36]	@ 0x24
	    int temp_mC_cal = (int)temp_mC + calib_offset_mC;
 8000728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800072a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800072c:	4413      	add	r3, r2
 800072e:	623b      	str	r3, [r7, #32]

	    // Format "XX.XX C" safely (handle negatives)
	    char line[24];
	    int sign = (temp_mC_cal < 0) ? -1 : 1;
 8000730:	6a3b      	ldr	r3, [r7, #32]
 8000732:	2b00      	cmp	r3, #0
 8000734:	da02      	bge.n	800073c <main+0x88>
 8000736:	f04f 33ff 	mov.w	r3, #4294967295
 800073a:	e000      	b.n	800073e <main+0x8a>
 800073c:	2301      	movs	r3, #1
 800073e:	61fb      	str	r3, [r7, #28]
	    unsigned int abs_mC = (unsigned int)(sign * temp_mC_cal);
 8000740:	69fb      	ldr	r3, [r7, #28]
 8000742:	6a3a      	ldr	r2, [r7, #32]
 8000744:	fb02 f303 	mul.w	r3, r2, r3
 8000748:	61bb      	str	r3, [r7, #24]
	    sprintf(line, "%s%d.%02u C",
 800074a:	69fb      	ldr	r3, [r7, #28]
 800074c:	2b00      	cmp	r3, #0
 800074e:	da01      	bge.n	8000754 <main+0xa0>
 8000750:	4922      	ldr	r1, [pc, #136]	@ (80007dc <main+0x128>)
 8000752:	e000      	b.n	8000756 <main+0xa2>
 8000754:	4922      	ldr	r1, [pc, #136]	@ (80007e0 <main+0x12c>)
	            (sign < 0 ? "-" : ""),
	            (int)(abs_mC / 1000),
 8000756:	69bb      	ldr	r3, [r7, #24]
 8000758:	4a22      	ldr	r2, [pc, #136]	@ (80007e4 <main+0x130>)
 800075a:	fba2 2303 	umull	r2, r3, r2, r3
 800075e:	099b      	lsrs	r3, r3, #6
	    sprintf(line, "%s%d.%02u C",
 8000760:	461c      	mov	r4, r3
	            (unsigned)((abs_mC % 1000) / 10U));
 8000762:	69ba      	ldr	r2, [r7, #24]
 8000764:	4b1f      	ldr	r3, [pc, #124]	@ (80007e4 <main+0x130>)
 8000766:	fba3 0302 	umull	r0, r3, r3, r2
 800076a:	099b      	lsrs	r3, r3, #6
 800076c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000770:	fb00 f303 	mul.w	r3, r0, r3
 8000774:	1ad3      	subs	r3, r2, r3
	    sprintf(line, "%s%d.%02u C",
 8000776:	4a1c      	ldr	r2, [pc, #112]	@ (80007e8 <main+0x134>)
 8000778:	fba2 2303 	umull	r2, r3, r2, r3
 800077c:	08db      	lsrs	r3, r3, #3
 800077e:	4638      	mov	r0, r7
 8000780:	9300      	str	r3, [sp, #0]
 8000782:	4623      	mov	r3, r4
 8000784:	460a      	mov	r2, r1
 8000786:	4919      	ldr	r1, [pc, #100]	@ (80007ec <main+0x138>)
 8000788:	f003 f89a 	bl	80038c0 <siprintf>

	    // --- OLED output ---
	    SSD1306_Clear();
 800078c:	f000 fb8f 	bl	8000eae <SSD1306_Clear>
	    SSD1306_GotoXY(0, 0);
 8000790:	2100      	movs	r1, #0
 8000792:	2000      	movs	r0, #0
 8000794:	f000 fad2 	bl	8000d3c <SSD1306_GotoXY>
	    SSD1306_Puts("temperature", &Font_11x18, SSD1306_COLOR_WHITE);
 8000798:	2201      	movs	r2, #1
 800079a:	490d      	ldr	r1, [pc, #52]	@ (80007d0 <main+0x11c>)
 800079c:	480d      	ldr	r0, [pc, #52]	@ (80007d4 <main+0x120>)
 800079e:	f000 fb61 	bl	8000e64 <SSD1306_Puts>
	    SSD1306_GotoXY(0, 30);
 80007a2:	211e      	movs	r1, #30
 80007a4:	2000      	movs	r0, #0
 80007a6:	f000 fac9 	bl	8000d3c <SSD1306_GotoXY>
	    SSD1306_Puts(line, &Font_11x18, SSD1306_COLOR_WHITE);
 80007aa:	463b      	mov	r3, r7
 80007ac:	2201      	movs	r2, #1
 80007ae:	4908      	ldr	r1, [pc, #32]	@ (80007d0 <main+0x11c>)
 80007b0:	4618      	mov	r0, r3
 80007b2:	f000 fb57 	bl	8000e64 <SSD1306_Puts>
	    SSD1306_UpdateScreen();
 80007b6:	f000 fa1b 	bl	8000bf0 <SSD1306_UpdateScreen>

	    // --- SWV console output ---
	    printf("Temperature: %s\n", line);
 80007ba:	463b      	mov	r3, r7
 80007bc:	4619      	mov	r1, r3
 80007be:	480c      	ldr	r0, [pc, #48]	@ (80007f0 <main+0x13c>)
 80007c0:	f003 f86c 	bl	800389c <iprintf>

	    HAL_Delay(1000);
 80007c4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007c8:	f000 fe76 	bl	80014b8 <HAL_Delay>
  {
 80007cc:	e792      	b.n	80006f4 <main+0x40>
 80007ce:	bf00      	nop
 80007d0:	20000000 	.word	0x20000000
 80007d4:	0800493c 	.word	0x0800493c
 80007d8:	ffff7af4 	.word	0xffff7af4
 80007dc:	08004948 	.word	0x08004948
 80007e0:	0800494c 	.word	0x0800494c
 80007e4:	10624dd3 	.word	0x10624dd3
 80007e8:	cccccccd 	.word	0xcccccccd
 80007ec:	08004950 	.word	0x08004950
 80007f0:	0800495c 	.word	0x0800495c

080007f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b094      	sub	sp, #80	@ 0x50
 80007f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007fa:	f107 031c 	add.w	r3, r7, #28
 80007fe:	2234      	movs	r2, #52	@ 0x34
 8000800:	2100      	movs	r1, #0
 8000802:	4618      	mov	r0, r3
 8000804:	f003 f8c1 	bl	800398a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000808:	f107 0308 	add.w	r3, r7, #8
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]
 8000810:	605a      	str	r2, [r3, #4]
 8000812:	609a      	str	r2, [r3, #8]
 8000814:	60da      	str	r2, [r3, #12]
 8000816:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000818:	2300      	movs	r3, #0
 800081a:	607b      	str	r3, [r7, #4]
 800081c:	4b2a      	ldr	r3, [pc, #168]	@ (80008c8 <SystemClock_Config+0xd4>)
 800081e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000820:	4a29      	ldr	r2, [pc, #164]	@ (80008c8 <SystemClock_Config+0xd4>)
 8000822:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000826:	6413      	str	r3, [r2, #64]	@ 0x40
 8000828:	4b27      	ldr	r3, [pc, #156]	@ (80008c8 <SystemClock_Config+0xd4>)
 800082a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800082c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000830:	607b      	str	r3, [r7, #4]
 8000832:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000834:	2300      	movs	r3, #0
 8000836:	603b      	str	r3, [r7, #0]
 8000838:	4b24      	ldr	r3, [pc, #144]	@ (80008cc <SystemClock_Config+0xd8>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000840:	4a22      	ldr	r2, [pc, #136]	@ (80008cc <SystemClock_Config+0xd8>)
 8000842:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000846:	6013      	str	r3, [r2, #0]
 8000848:	4b20      	ldr	r3, [pc, #128]	@ (80008cc <SystemClock_Config+0xd8>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000850:	603b      	str	r3, [r7, #0]
 8000852:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000854:	2302      	movs	r3, #2
 8000856:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000858:	2301      	movs	r3, #1
 800085a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800085c:	2310      	movs	r3, #16
 800085e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000860:	2302      	movs	r3, #2
 8000862:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000864:	2300      	movs	r3, #0
 8000866:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000868:	2310      	movs	r3, #16
 800086a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800086c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000870:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000872:	2304      	movs	r3, #4
 8000874:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000876:	2302      	movs	r3, #2
 8000878:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800087a:	2302      	movs	r3, #2
 800087c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800087e:	f107 031c 	add.w	r3, r7, #28
 8000882:	4618      	mov	r0, r3
 8000884:	f002 f9e6 	bl	8002c54 <HAL_RCC_OscConfig>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800088e:	f000 f8e5 	bl	8000a5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000892:	230f      	movs	r3, #15
 8000894:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000896:	2302      	movs	r3, #2
 8000898:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800089a:	2300      	movs	r3, #0
 800089c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800089e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008a4:	2300      	movs	r3, #0
 80008a6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008a8:	f107 0308 	add.w	r3, r7, #8
 80008ac:	2102      	movs	r1, #2
 80008ae:	4618      	mov	r0, r3
 80008b0:	f001 fe86 	bl	80025c0 <HAL_RCC_ClockConfig>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <SystemClock_Config+0xca>
  {
    Error_Handler();
 80008ba:	f000 f8cf 	bl	8000a5c <Error_Handler>
  }
}
 80008be:	bf00      	nop
 80008c0:	3750      	adds	r7, #80	@ 0x50
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	40023800 	.word	0x40023800
 80008cc:	40007000 	.word	0x40007000

080008d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008d4:	4b12      	ldr	r3, [pc, #72]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008d6:	4a13      	ldr	r2, [pc, #76]	@ (8000924 <MX_I2C1_Init+0x54>)
 80008d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80008da:	4b11      	ldr	r3, [pc, #68]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008dc:	4a12      	ldr	r2, [pc, #72]	@ (8000928 <MX_I2C1_Init+0x58>)
 80008de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80008e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80008e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008ee:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80008f2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80008fa:	4b09      	ldr	r3, [pc, #36]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000900:	4b07      	ldr	r3, [pc, #28]	@ (8000920 <MX_I2C1_Init+0x50>)
 8000902:	2200      	movs	r2, #0
 8000904:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000906:	4b06      	ldr	r3, [pc, #24]	@ (8000920 <MX_I2C1_Init+0x50>)
 8000908:	2200      	movs	r2, #0
 800090a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800090c:	4804      	ldr	r0, [pc, #16]	@ (8000920 <MX_I2C1_Init+0x50>)
 800090e:	f001 f88b 	bl	8001a28 <HAL_I2C_Init>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000918:	f000 f8a0 	bl	8000a5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800091c:	bf00      	nop
 800091e:	bd80      	pop	{r7, pc}
 8000920:	2000008c 	.word	0x2000008c
 8000924:	40005400 	.word	0x40005400
 8000928:	00061a80 	.word	0x00061a80

0800092c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000930:	4b11      	ldr	r3, [pc, #68]	@ (8000978 <MX_USART2_UART_Init+0x4c>)
 8000932:	4a12      	ldr	r2, [pc, #72]	@ (800097c <MX_USART2_UART_Init+0x50>)
 8000934:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000936:	4b10      	ldr	r3, [pc, #64]	@ (8000978 <MX_USART2_UART_Init+0x4c>)
 8000938:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800093c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800093e:	4b0e      	ldr	r3, [pc, #56]	@ (8000978 <MX_USART2_UART_Init+0x4c>)
 8000940:	2200      	movs	r2, #0
 8000942:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000944:	4b0c      	ldr	r3, [pc, #48]	@ (8000978 <MX_USART2_UART_Init+0x4c>)
 8000946:	2200      	movs	r2, #0
 8000948:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800094a:	4b0b      	ldr	r3, [pc, #44]	@ (8000978 <MX_USART2_UART_Init+0x4c>)
 800094c:	2200      	movs	r2, #0
 800094e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000950:	4b09      	ldr	r3, [pc, #36]	@ (8000978 <MX_USART2_UART_Init+0x4c>)
 8000952:	220c      	movs	r2, #12
 8000954:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000956:	4b08      	ldr	r3, [pc, #32]	@ (8000978 <MX_USART2_UART_Init+0x4c>)
 8000958:	2200      	movs	r2, #0
 800095a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800095c:	4b06      	ldr	r3, [pc, #24]	@ (8000978 <MX_USART2_UART_Init+0x4c>)
 800095e:	2200      	movs	r2, #0
 8000960:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000962:	4805      	ldr	r0, [pc, #20]	@ (8000978 <MX_USART2_UART_Init+0x4c>)
 8000964:	f002 fc14 	bl	8003190 <HAL_UART_Init>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800096e:	f000 f875 	bl	8000a5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000972:	bf00      	nop
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	200000e0 	.word	0x200000e0
 800097c:	40004400 	.word	0x40004400

08000980 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b08a      	sub	sp, #40	@ 0x28
 8000984:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000986:	f107 0314 	add.w	r3, r7, #20
 800098a:	2200      	movs	r2, #0
 800098c:	601a      	str	r2, [r3, #0]
 800098e:	605a      	str	r2, [r3, #4]
 8000990:	609a      	str	r2, [r3, #8]
 8000992:	60da      	str	r2, [r3, #12]
 8000994:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000996:	2300      	movs	r3, #0
 8000998:	613b      	str	r3, [r7, #16]
 800099a:	4b2d      	ldr	r3, [pc, #180]	@ (8000a50 <MX_GPIO_Init+0xd0>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099e:	4a2c      	ldr	r2, [pc, #176]	@ (8000a50 <MX_GPIO_Init+0xd0>)
 80009a0:	f043 0304 	orr.w	r3, r3, #4
 80009a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009a6:	4b2a      	ldr	r3, [pc, #168]	@ (8000a50 <MX_GPIO_Init+0xd0>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009aa:	f003 0304 	and.w	r3, r3, #4
 80009ae:	613b      	str	r3, [r7, #16]
 80009b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009b2:	2300      	movs	r3, #0
 80009b4:	60fb      	str	r3, [r7, #12]
 80009b6:	4b26      	ldr	r3, [pc, #152]	@ (8000a50 <MX_GPIO_Init+0xd0>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ba:	4a25      	ldr	r2, [pc, #148]	@ (8000a50 <MX_GPIO_Init+0xd0>)
 80009bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009c2:	4b23      	ldr	r3, [pc, #140]	@ (8000a50 <MX_GPIO_Init+0xd0>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009ca:	60fb      	str	r3, [r7, #12]
 80009cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ce:	2300      	movs	r3, #0
 80009d0:	60bb      	str	r3, [r7, #8]
 80009d2:	4b1f      	ldr	r3, [pc, #124]	@ (8000a50 <MX_GPIO_Init+0xd0>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d6:	4a1e      	ldr	r2, [pc, #120]	@ (8000a50 <MX_GPIO_Init+0xd0>)
 80009d8:	f043 0301 	orr.w	r3, r3, #1
 80009dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009de:	4b1c      	ldr	r3, [pc, #112]	@ (8000a50 <MX_GPIO_Init+0xd0>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e2:	f003 0301 	and.w	r3, r3, #1
 80009e6:	60bb      	str	r3, [r7, #8]
 80009e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ea:	2300      	movs	r3, #0
 80009ec:	607b      	str	r3, [r7, #4]
 80009ee:	4b18      	ldr	r3, [pc, #96]	@ (8000a50 <MX_GPIO_Init+0xd0>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f2:	4a17      	ldr	r2, [pc, #92]	@ (8000a50 <MX_GPIO_Init+0xd0>)
 80009f4:	f043 0302 	orr.w	r3, r3, #2
 80009f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009fa:	4b15      	ldr	r3, [pc, #84]	@ (8000a50 <MX_GPIO_Init+0xd0>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fe:	f003 0302 	and.w	r3, r3, #2
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a06:	2200      	movs	r2, #0
 8000a08:	2120      	movs	r1, #32
 8000a0a:	4812      	ldr	r0, [pc, #72]	@ (8000a54 <MX_GPIO_Init+0xd4>)
 8000a0c:	f000 fff2 	bl	80019f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a10:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a16:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a20:	f107 0314 	add.w	r3, r7, #20
 8000a24:	4619      	mov	r1, r3
 8000a26:	480c      	ldr	r0, [pc, #48]	@ (8000a58 <MX_GPIO_Init+0xd8>)
 8000a28:	f000 fe50 	bl	80016cc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a2c:	2320      	movs	r3, #32
 8000a2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a30:	2301      	movs	r3, #1
 8000a32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a34:	2300      	movs	r3, #0
 8000a36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a3c:	f107 0314 	add.w	r3, r7, #20
 8000a40:	4619      	mov	r1, r3
 8000a42:	4804      	ldr	r0, [pc, #16]	@ (8000a54 <MX_GPIO_Init+0xd4>)
 8000a44:	f000 fe42 	bl	80016cc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a48:	bf00      	nop
 8000a4a:	3728      	adds	r7, #40	@ 0x28
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	40023800 	.word	0x40023800
 8000a54:	40020000 	.word	0x40020000
 8000a58:	40020800 	.word	0x40020800

08000a5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a60:	b672      	cpsid	i
}
 8000a62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a64:	bf00      	nop
 8000a66:	e7fd      	b.n	8000a64 <Error_Handler+0x8>

08000a68 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8000a6e:	f000 fa27 	bl	8000ec0 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8000a72:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8000a76:	2201      	movs	r2, #1
 8000a78:	2178      	movs	r1, #120	@ 0x78
 8000a7a:	485b      	ldr	r0, [pc, #364]	@ (8000be8 <SSD1306_Init+0x180>)
 8000a7c:	f001 fa16 	bl	8001eac <HAL_I2C_IsDeviceReady>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8000a86:	2300      	movs	r3, #0
 8000a88:	e0a9      	b.n	8000bde <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 8000a8a:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8000a8e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000a90:	e002      	b.n	8000a98 <SSD1306_Init+0x30>
		p--;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	3b01      	subs	r3, #1
 8000a96:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d1f9      	bne.n	8000a92 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8000a9e:	22ae      	movs	r2, #174	@ 0xae
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	2078      	movs	r0, #120	@ 0x78
 8000aa4:	f000 fa88 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8000aa8:	2220      	movs	r2, #32
 8000aaa:	2100      	movs	r1, #0
 8000aac:	2078      	movs	r0, #120	@ 0x78
 8000aae:	f000 fa83 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000ab2:	2210      	movs	r2, #16
 8000ab4:	2100      	movs	r1, #0
 8000ab6:	2078      	movs	r0, #120	@ 0x78
 8000ab8:	f000 fa7e 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000abc:	22b0      	movs	r2, #176	@ 0xb0
 8000abe:	2100      	movs	r1, #0
 8000ac0:	2078      	movs	r0, #120	@ 0x78
 8000ac2:	f000 fa79 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000ac6:	22c8      	movs	r2, #200	@ 0xc8
 8000ac8:	2100      	movs	r1, #0
 8000aca:	2078      	movs	r0, #120	@ 0x78
 8000acc:	f000 fa74 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	2078      	movs	r0, #120	@ 0x78
 8000ad6:	f000 fa6f 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8000ada:	2210      	movs	r2, #16
 8000adc:	2100      	movs	r1, #0
 8000ade:	2078      	movs	r0, #120	@ 0x78
 8000ae0:	f000 fa6a 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8000ae4:	2240      	movs	r2, #64	@ 0x40
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	2078      	movs	r0, #120	@ 0x78
 8000aea:	f000 fa65 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8000aee:	2281      	movs	r2, #129	@ 0x81
 8000af0:	2100      	movs	r1, #0
 8000af2:	2078      	movs	r0, #120	@ 0x78
 8000af4:	f000 fa60 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8000af8:	22ff      	movs	r2, #255	@ 0xff
 8000afa:	2100      	movs	r1, #0
 8000afc:	2078      	movs	r0, #120	@ 0x78
 8000afe:	f000 fa5b 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8000b02:	22a1      	movs	r2, #161	@ 0xa1
 8000b04:	2100      	movs	r1, #0
 8000b06:	2078      	movs	r0, #120	@ 0x78
 8000b08:	f000 fa56 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8000b0c:	22a6      	movs	r2, #166	@ 0xa6
 8000b0e:	2100      	movs	r1, #0
 8000b10:	2078      	movs	r0, #120	@ 0x78
 8000b12:	f000 fa51 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8000b16:	22a8      	movs	r2, #168	@ 0xa8
 8000b18:	2100      	movs	r1, #0
 8000b1a:	2078      	movs	r0, #120	@ 0x78
 8000b1c:	f000 fa4c 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8000b20:	223f      	movs	r2, #63	@ 0x3f
 8000b22:	2100      	movs	r1, #0
 8000b24:	2078      	movs	r0, #120	@ 0x78
 8000b26:	f000 fa47 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000b2a:	22a4      	movs	r2, #164	@ 0xa4
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	2078      	movs	r0, #120	@ 0x78
 8000b30:	f000 fa42 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8000b34:	22d3      	movs	r2, #211	@ 0xd3
 8000b36:	2100      	movs	r1, #0
 8000b38:	2078      	movs	r0, #120	@ 0x78
 8000b3a:	f000 fa3d 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8000b3e:	2200      	movs	r2, #0
 8000b40:	2100      	movs	r1, #0
 8000b42:	2078      	movs	r0, #120	@ 0x78
 8000b44:	f000 fa38 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8000b48:	22d5      	movs	r2, #213	@ 0xd5
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	2078      	movs	r0, #120	@ 0x78
 8000b4e:	f000 fa33 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8000b52:	22f0      	movs	r2, #240	@ 0xf0
 8000b54:	2100      	movs	r1, #0
 8000b56:	2078      	movs	r0, #120	@ 0x78
 8000b58:	f000 fa2e 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8000b5c:	22d9      	movs	r2, #217	@ 0xd9
 8000b5e:	2100      	movs	r1, #0
 8000b60:	2078      	movs	r0, #120	@ 0x78
 8000b62:	f000 fa29 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8000b66:	2222      	movs	r2, #34	@ 0x22
 8000b68:	2100      	movs	r1, #0
 8000b6a:	2078      	movs	r0, #120	@ 0x78
 8000b6c:	f000 fa24 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8000b70:	22da      	movs	r2, #218	@ 0xda
 8000b72:	2100      	movs	r1, #0
 8000b74:	2078      	movs	r0, #120	@ 0x78
 8000b76:	f000 fa1f 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8000b7a:	2212      	movs	r2, #18
 8000b7c:	2100      	movs	r1, #0
 8000b7e:	2078      	movs	r0, #120	@ 0x78
 8000b80:	f000 fa1a 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000b84:	22db      	movs	r2, #219	@ 0xdb
 8000b86:	2100      	movs	r1, #0
 8000b88:	2078      	movs	r0, #120	@ 0x78
 8000b8a:	f000 fa15 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8000b8e:	2220      	movs	r2, #32
 8000b90:	2100      	movs	r1, #0
 8000b92:	2078      	movs	r0, #120	@ 0x78
 8000b94:	f000 fa10 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000b98:	228d      	movs	r2, #141	@ 0x8d
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	2078      	movs	r0, #120	@ 0x78
 8000b9e:	f000 fa0b 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8000ba2:	2214      	movs	r2, #20
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	2078      	movs	r0, #120	@ 0x78
 8000ba8:	f000 fa06 	bl	8000fb8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8000bac:	22af      	movs	r2, #175	@ 0xaf
 8000bae:	2100      	movs	r1, #0
 8000bb0:	2078      	movs	r0, #120	@ 0x78
 8000bb2:	f000 fa01 	bl	8000fb8 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000bb6:	222e      	movs	r2, #46	@ 0x2e
 8000bb8:	2100      	movs	r1, #0
 8000bba:	2078      	movs	r0, #120	@ 0x78
 8000bbc:	f000 f9fc 	bl	8000fb8 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000bc0:	2000      	movs	r0, #0
 8000bc2:	f000 f843 	bl	8000c4c <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8000bc6:	f000 f813 	bl	8000bf0 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8000bca:	4b08      	ldr	r3, [pc, #32]	@ (8000bec <SSD1306_Init+0x184>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8000bd0:	4b06      	ldr	r3, [pc, #24]	@ (8000bec <SSD1306_Init+0x184>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8000bd6:	4b05      	ldr	r3, [pc, #20]	@ (8000bec <SSD1306_Init+0x184>)
 8000bd8:	2201      	movs	r2, #1
 8000bda:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8000bdc:	2301      	movs	r3, #1
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	3708      	adds	r7, #8
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	2000008c 	.word	0x2000008c
 8000bec:	20000528 	.word	0x20000528

08000bf0 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	71fb      	strb	r3, [r7, #7]
 8000bfa:	e01d      	b.n	8000c38 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8000bfc:	79fb      	ldrb	r3, [r7, #7]
 8000bfe:	3b50      	subs	r3, #80	@ 0x50
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	461a      	mov	r2, r3
 8000c04:	2100      	movs	r1, #0
 8000c06:	2078      	movs	r0, #120	@ 0x78
 8000c08:	f000 f9d6 	bl	8000fb8 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	2100      	movs	r1, #0
 8000c10:	2078      	movs	r0, #120	@ 0x78
 8000c12:	f000 f9d1 	bl	8000fb8 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8000c16:	2210      	movs	r2, #16
 8000c18:	2100      	movs	r1, #0
 8000c1a:	2078      	movs	r0, #120	@ 0x78
 8000c1c:	f000 f9cc 	bl	8000fb8 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8000c20:	79fb      	ldrb	r3, [r7, #7]
 8000c22:	01db      	lsls	r3, r3, #7
 8000c24:	4a08      	ldr	r2, [pc, #32]	@ (8000c48 <SSD1306_UpdateScreen+0x58>)
 8000c26:	441a      	add	r2, r3
 8000c28:	2380      	movs	r3, #128	@ 0x80
 8000c2a:	2140      	movs	r1, #64	@ 0x40
 8000c2c:	2078      	movs	r0, #120	@ 0x78
 8000c2e:	f000 f95d 	bl	8000eec <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8000c32:	79fb      	ldrb	r3, [r7, #7]
 8000c34:	3301      	adds	r3, #1
 8000c36:	71fb      	strb	r3, [r7, #7]
 8000c38:	79fb      	ldrb	r3, [r7, #7]
 8000c3a:	2b07      	cmp	r3, #7
 8000c3c:	d9de      	bls.n	8000bfc <SSD1306_UpdateScreen+0xc>
	}
}
 8000c3e:	bf00      	nop
 8000c40:	bf00      	nop
 8000c42:	3708      	adds	r7, #8
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	20000128 	.word	0x20000128

08000c4c <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	4603      	mov	r3, r0
 8000c54:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000c56:	79fb      	ldrb	r3, [r7, #7]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d101      	bne.n	8000c60 <SSD1306_Fill+0x14>
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	e000      	b.n	8000c62 <SSD1306_Fill+0x16>
 8000c60:	23ff      	movs	r3, #255	@ 0xff
 8000c62:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c66:	4619      	mov	r1, r3
 8000c68:	4803      	ldr	r0, [pc, #12]	@ (8000c78 <SSD1306_Fill+0x2c>)
 8000c6a:	f002 fe8e 	bl	800398a <memset>
}
 8000c6e:	bf00      	nop
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	20000128 	.word	0x20000128

08000c7c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	4603      	mov	r3, r0
 8000c84:	80fb      	strh	r3, [r7, #6]
 8000c86:	460b      	mov	r3, r1
 8000c88:	80bb      	strh	r3, [r7, #4]
 8000c8a:	4613      	mov	r3, r2
 8000c8c:	70fb      	strb	r3, [r7, #3]
	if (
 8000c8e:	88fb      	ldrh	r3, [r7, #6]
 8000c90:	2b7f      	cmp	r3, #127	@ 0x7f
 8000c92:	d848      	bhi.n	8000d26 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8000c94:	88bb      	ldrh	r3, [r7, #4]
 8000c96:	2b3f      	cmp	r3, #63	@ 0x3f
 8000c98:	d845      	bhi.n	8000d26 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8000c9a:	4b26      	ldr	r3, [pc, #152]	@ (8000d34 <SSD1306_DrawPixel+0xb8>)
 8000c9c:	791b      	ldrb	r3, [r3, #4]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d006      	beq.n	8000cb0 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8000ca2:	78fb      	ldrb	r3, [r7, #3]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	bf0c      	ite	eq
 8000ca8:	2301      	moveq	r3, #1
 8000caa:	2300      	movne	r3, #0
 8000cac:	b2db      	uxtb	r3, r3
 8000cae:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8000cb0:	78fb      	ldrb	r3, [r7, #3]
 8000cb2:	2b01      	cmp	r3, #1
 8000cb4:	d11a      	bne.n	8000cec <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000cb6:	88fa      	ldrh	r2, [r7, #6]
 8000cb8:	88bb      	ldrh	r3, [r7, #4]
 8000cba:	08db      	lsrs	r3, r3, #3
 8000cbc:	b298      	uxth	r0, r3
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	01db      	lsls	r3, r3, #7
 8000cc2:	4413      	add	r3, r2
 8000cc4:	4a1c      	ldr	r2, [pc, #112]	@ (8000d38 <SSD1306_DrawPixel+0xbc>)
 8000cc6:	5cd3      	ldrb	r3, [r2, r3]
 8000cc8:	b25a      	sxtb	r2, r3
 8000cca:	88bb      	ldrh	r3, [r7, #4]
 8000ccc:	f003 0307 	and.w	r3, r3, #7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd6:	b25b      	sxtb	r3, r3
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	b259      	sxtb	r1, r3
 8000cdc:	88fa      	ldrh	r2, [r7, #6]
 8000cde:	4603      	mov	r3, r0
 8000ce0:	01db      	lsls	r3, r3, #7
 8000ce2:	4413      	add	r3, r2
 8000ce4:	b2c9      	uxtb	r1, r1
 8000ce6:	4a14      	ldr	r2, [pc, #80]	@ (8000d38 <SSD1306_DrawPixel+0xbc>)
 8000ce8:	54d1      	strb	r1, [r2, r3]
 8000cea:	e01d      	b.n	8000d28 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000cec:	88fa      	ldrh	r2, [r7, #6]
 8000cee:	88bb      	ldrh	r3, [r7, #4]
 8000cf0:	08db      	lsrs	r3, r3, #3
 8000cf2:	b298      	uxth	r0, r3
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	01db      	lsls	r3, r3, #7
 8000cf8:	4413      	add	r3, r2
 8000cfa:	4a0f      	ldr	r2, [pc, #60]	@ (8000d38 <SSD1306_DrawPixel+0xbc>)
 8000cfc:	5cd3      	ldrb	r3, [r2, r3]
 8000cfe:	b25a      	sxtb	r2, r3
 8000d00:	88bb      	ldrh	r3, [r7, #4]
 8000d02:	f003 0307 	and.w	r3, r3, #7
 8000d06:	2101      	movs	r1, #1
 8000d08:	fa01 f303 	lsl.w	r3, r1, r3
 8000d0c:	b25b      	sxtb	r3, r3
 8000d0e:	43db      	mvns	r3, r3
 8000d10:	b25b      	sxtb	r3, r3
 8000d12:	4013      	ands	r3, r2
 8000d14:	b259      	sxtb	r1, r3
 8000d16:	88fa      	ldrh	r2, [r7, #6]
 8000d18:	4603      	mov	r3, r0
 8000d1a:	01db      	lsls	r3, r3, #7
 8000d1c:	4413      	add	r3, r2
 8000d1e:	b2c9      	uxtb	r1, r1
 8000d20:	4a05      	ldr	r2, [pc, #20]	@ (8000d38 <SSD1306_DrawPixel+0xbc>)
 8000d22:	54d1      	strb	r1, [r2, r3]
 8000d24:	e000      	b.n	8000d28 <SSD1306_DrawPixel+0xac>
		return;
 8000d26:	bf00      	nop
	}
}
 8000d28:	370c      	adds	r7, #12
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	20000528 	.word	0x20000528
 8000d38:	20000128 	.word	0x20000128

08000d3c <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	460a      	mov	r2, r1
 8000d46:	80fb      	strh	r3, [r7, #6]
 8000d48:	4613      	mov	r3, r2
 8000d4a:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8000d4c:	4a05      	ldr	r2, [pc, #20]	@ (8000d64 <SSD1306_GotoXY+0x28>)
 8000d4e:	88fb      	ldrh	r3, [r7, #6]
 8000d50:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8000d52:	4a04      	ldr	r2, [pc, #16]	@ (8000d64 <SSD1306_GotoXY+0x28>)
 8000d54:	88bb      	ldrh	r3, [r7, #4]
 8000d56:	8053      	strh	r3, [r2, #2]
}
 8000d58:	bf00      	nop
 8000d5a:	370c      	adds	r7, #12
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d62:	4770      	bx	lr
 8000d64:	20000528 	.word	0x20000528

08000d68 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b086      	sub	sp, #24
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	4603      	mov	r3, r0
 8000d70:	6039      	str	r1, [r7, #0]
 8000d72:	71fb      	strb	r3, [r7, #7]
 8000d74:	4613      	mov	r3, r2
 8000d76:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000d78:	4b39      	ldr	r3, [pc, #228]	@ (8000e60 <SSD1306_Putc+0xf8>)
 8000d7a:	881b      	ldrh	r3, [r3, #0]
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	4413      	add	r3, r2
	if (
 8000d84:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d86:	dc07      	bgt.n	8000d98 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8000d88:	4b35      	ldr	r3, [pc, #212]	@ (8000e60 <SSD1306_Putc+0xf8>)
 8000d8a:	885b      	ldrh	r3, [r3, #2]
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	785b      	ldrb	r3, [r3, #1]
 8000d92:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000d94:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d96:	dd01      	ble.n	8000d9c <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	e05d      	b.n	8000e58 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	617b      	str	r3, [r7, #20]
 8000da0:	e04b      	b.n	8000e3a <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	685a      	ldr	r2, [r3, #4]
 8000da6:	79fb      	ldrb	r3, [r7, #7]
 8000da8:	3b20      	subs	r3, #32
 8000daa:	6839      	ldr	r1, [r7, #0]
 8000dac:	7849      	ldrb	r1, [r1, #1]
 8000dae:	fb01 f303 	mul.w	r3, r1, r3
 8000db2:	4619      	mov	r1, r3
 8000db4:	697b      	ldr	r3, [r7, #20]
 8000db6:	440b      	add	r3, r1
 8000db8:	005b      	lsls	r3, r3, #1
 8000dba:	4413      	add	r3, r2
 8000dbc:	881b      	ldrh	r3, [r3, #0]
 8000dbe:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	613b      	str	r3, [r7, #16]
 8000dc4:	e030      	b.n	8000e28 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8000dc6:	68fa      	ldr	r2, [r7, #12]
 8000dc8:	693b      	ldr	r3, [r7, #16]
 8000dca:	fa02 f303 	lsl.w	r3, r2, r3
 8000dce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d010      	beq.n	8000df8 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8000dd6:	4b22      	ldr	r3, [pc, #136]	@ (8000e60 <SSD1306_Putc+0xf8>)
 8000dd8:	881a      	ldrh	r2, [r3, #0]
 8000dda:	693b      	ldr	r3, [r7, #16]
 8000ddc:	b29b      	uxth	r3, r3
 8000dde:	4413      	add	r3, r2
 8000de0:	b298      	uxth	r0, r3
 8000de2:	4b1f      	ldr	r3, [pc, #124]	@ (8000e60 <SSD1306_Putc+0xf8>)
 8000de4:	885a      	ldrh	r2, [r3, #2]
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	b29b      	uxth	r3, r3
 8000dea:	4413      	add	r3, r2
 8000dec:	b29b      	uxth	r3, r3
 8000dee:	79ba      	ldrb	r2, [r7, #6]
 8000df0:	4619      	mov	r1, r3
 8000df2:	f7ff ff43 	bl	8000c7c <SSD1306_DrawPixel>
 8000df6:	e014      	b.n	8000e22 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8000df8:	4b19      	ldr	r3, [pc, #100]	@ (8000e60 <SSD1306_Putc+0xf8>)
 8000dfa:	881a      	ldrh	r2, [r3, #0]
 8000dfc:	693b      	ldr	r3, [r7, #16]
 8000dfe:	b29b      	uxth	r3, r3
 8000e00:	4413      	add	r3, r2
 8000e02:	b298      	uxth	r0, r3
 8000e04:	4b16      	ldr	r3, [pc, #88]	@ (8000e60 <SSD1306_Putc+0xf8>)
 8000e06:	885a      	ldrh	r2, [r3, #2]
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	b29b      	uxth	r3, r3
 8000e0c:	4413      	add	r3, r2
 8000e0e:	b299      	uxth	r1, r3
 8000e10:	79bb      	ldrb	r3, [r7, #6]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	bf0c      	ite	eq
 8000e16:	2301      	moveq	r3, #1
 8000e18:	2300      	movne	r3, #0
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	461a      	mov	r2, r3
 8000e1e:	f7ff ff2d 	bl	8000c7c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8000e22:	693b      	ldr	r3, [r7, #16]
 8000e24:	3301      	adds	r3, #1
 8000e26:	613b      	str	r3, [r7, #16]
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	693b      	ldr	r3, [r7, #16]
 8000e30:	4293      	cmp	r3, r2
 8000e32:	d3c8      	bcc.n	8000dc6 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	3301      	adds	r3, #1
 8000e38:	617b      	str	r3, [r7, #20]
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	785b      	ldrb	r3, [r3, #1]
 8000e3e:	461a      	mov	r2, r3
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d3ad      	bcc.n	8000da2 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8000e46:	4b06      	ldr	r3, [pc, #24]	@ (8000e60 <SSD1306_Putc+0xf8>)
 8000e48:	881b      	ldrh	r3, [r3, #0]
 8000e4a:	683a      	ldr	r2, [r7, #0]
 8000e4c:	7812      	ldrb	r2, [r2, #0]
 8000e4e:	4413      	add	r3, r2
 8000e50:	b29a      	uxth	r2, r3
 8000e52:	4b03      	ldr	r3, [pc, #12]	@ (8000e60 <SSD1306_Putc+0xf8>)
 8000e54:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8000e56:	79fb      	ldrb	r3, [r7, #7]
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	3718      	adds	r7, #24
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	20000528 	.word	0x20000528

08000e64 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	60f8      	str	r0, [r7, #12]
 8000e6c:	60b9      	str	r1, [r7, #8]
 8000e6e:	4613      	mov	r3, r2
 8000e70:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8000e72:	e012      	b.n	8000e9a <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	79fa      	ldrb	r2, [r7, #7]
 8000e7a:	68b9      	ldr	r1, [r7, #8]
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f7ff ff73 	bl	8000d68 <SSD1306_Putc>
 8000e82:	4603      	mov	r3, r0
 8000e84:	461a      	mov	r2, r3
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	d002      	beq.n	8000e94 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	e008      	b.n	8000ea6 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	3301      	adds	r3, #1
 8000e98:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d1e8      	bne.n	8000e74 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	781b      	ldrb	r3, [r3, #0]
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3710      	adds	r7, #16
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}

08000eae <SSD1306_Clear>:
}



void SSD1306_Clear (void)
{
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8000eb2:	2000      	movs	r0, #0
 8000eb4:	f7ff feca 	bl	8000c4c <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8000eb8:	f7ff fe9a 	bl	8000bf0 <SSD1306_UpdateScreen>
}
 8000ebc:	bf00      	nop
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8000ec6:	4b08      	ldr	r3, [pc, #32]	@ (8000ee8 <ssd1306_I2C_Init+0x28>)
 8000ec8:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000eca:	e002      	b.n	8000ed2 <ssd1306_I2C_Init+0x12>
		p--;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	3b01      	subs	r3, #1
 8000ed0:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d1f9      	bne.n	8000ecc <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8000ed8:	bf00      	nop
 8000eda:	bf00      	nop
 8000edc:	370c      	adds	r7, #12
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	0003d090 	.word	0x0003d090

08000eec <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8000eec:	b590      	push	{r4, r7, lr}
 8000eee:	b0c7      	sub	sp, #284	@ 0x11c
 8000ef0:	af02      	add	r7, sp, #8
 8000ef2:	4604      	mov	r4, r0
 8000ef4:	4608      	mov	r0, r1
 8000ef6:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8000efa:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8000efe:	600a      	str	r2, [r1, #0]
 8000f00:	4619      	mov	r1, r3
 8000f02:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000f06:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8000f0a:	4622      	mov	r2, r4
 8000f0c:	701a      	strb	r2, [r3, #0]
 8000f0e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000f12:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8000f16:	4602      	mov	r2, r0
 8000f18:	701a      	strb	r2, [r3, #0]
 8000f1a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000f1e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000f22:	460a      	mov	r2, r1
 8000f24:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8000f26:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000f2a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000f2e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000f32:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8000f36:	7812      	ldrb	r2, [r2, #0]
 8000f38:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8000f40:	e015      	b.n	8000f6e <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8000f42:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000f46:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000f4a:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8000f4e:	6812      	ldr	r2, [r2, #0]
 8000f50:	441a      	add	r2, r3
 8000f52:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000f56:	3301      	adds	r3, #1
 8000f58:	7811      	ldrb	r1, [r2, #0]
 8000f5a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000f5e:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000f62:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8000f64:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000f68:	3301      	adds	r3, #1
 8000f6a:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8000f6e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000f72:	b29b      	uxth	r3, r3
 8000f74:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000f78:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8000f7c:	8812      	ldrh	r2, [r2, #0]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	d8df      	bhi.n	8000f42 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8000f82:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000f86:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	b299      	uxth	r1, r3
 8000f8e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000f92:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000f96:	881b      	ldrh	r3, [r3, #0]
 8000f98:	3301      	adds	r3, #1
 8000f9a:	b29b      	uxth	r3, r3
 8000f9c:	f107 020c 	add.w	r2, r7, #12
 8000fa0:	200a      	movs	r0, #10
 8000fa2:	9000      	str	r0, [sp, #0]
 8000fa4:	4803      	ldr	r0, [pc, #12]	@ (8000fb4 <ssd1306_I2C_WriteMulti+0xc8>)
 8000fa6:	f000 fe83 	bl	8001cb0 <HAL_I2C_Master_Transmit>
}
 8000faa:	bf00      	nop
 8000fac:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd90      	pop	{r4, r7, pc}
 8000fb4:	2000008c 	.word	0x2000008c

08000fb8 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
 8000fc2:	460b      	mov	r3, r1
 8000fc4:	71bb      	strb	r3, [r7, #6]
 8000fc6:	4613      	mov	r3, r2
 8000fc8:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8000fca:	79bb      	ldrb	r3, [r7, #6]
 8000fcc:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8000fce:	797b      	ldrb	r3, [r7, #5]
 8000fd0:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	b299      	uxth	r1, r3
 8000fd6:	f107 020c 	add.w	r2, r7, #12
 8000fda:	230a      	movs	r3, #10
 8000fdc:	9300      	str	r3, [sp, #0]
 8000fde:	2302      	movs	r3, #2
 8000fe0:	4803      	ldr	r0, [pc, #12]	@ (8000ff0 <ssd1306_I2C_Write+0x38>)
 8000fe2:	f000 fe65 	bl	8001cb0 <HAL_I2C_Master_Transmit>
}
 8000fe6:	bf00      	nop
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	2000008c 	.word	0x2000008c

08000ff4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	607b      	str	r3, [r7, #4]
 8000ffe:	4b10      	ldr	r3, [pc, #64]	@ (8001040 <HAL_MspInit+0x4c>)
 8001000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001002:	4a0f      	ldr	r2, [pc, #60]	@ (8001040 <HAL_MspInit+0x4c>)
 8001004:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001008:	6453      	str	r3, [r2, #68]	@ 0x44
 800100a:	4b0d      	ldr	r3, [pc, #52]	@ (8001040 <HAL_MspInit+0x4c>)
 800100c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800100e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001012:	607b      	str	r3, [r7, #4]
 8001014:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001016:	2300      	movs	r3, #0
 8001018:	603b      	str	r3, [r7, #0]
 800101a:	4b09      	ldr	r3, [pc, #36]	@ (8001040 <HAL_MspInit+0x4c>)
 800101c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800101e:	4a08      	ldr	r2, [pc, #32]	@ (8001040 <HAL_MspInit+0x4c>)
 8001020:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001024:	6413      	str	r3, [r2, #64]	@ 0x40
 8001026:	4b06      	ldr	r3, [pc, #24]	@ (8001040 <HAL_MspInit+0x4c>)
 8001028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800102a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800102e:	603b      	str	r3, [r7, #0]
 8001030:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001032:	2007      	movs	r0, #7
 8001034:	f000 fb16 	bl	8001664 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	40023800 	.word	0x40023800

08001044 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b08a      	sub	sp, #40	@ 0x28
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800104c:	f107 0314 	add.w	r3, r7, #20
 8001050:	2200      	movs	r2, #0
 8001052:	601a      	str	r2, [r3, #0]
 8001054:	605a      	str	r2, [r3, #4]
 8001056:	609a      	str	r2, [r3, #8]
 8001058:	60da      	str	r2, [r3, #12]
 800105a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a19      	ldr	r2, [pc, #100]	@ (80010c8 <HAL_I2C_MspInit+0x84>)
 8001062:	4293      	cmp	r3, r2
 8001064:	d12c      	bne.n	80010c0 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001066:	2300      	movs	r3, #0
 8001068:	613b      	str	r3, [r7, #16]
 800106a:	4b18      	ldr	r3, [pc, #96]	@ (80010cc <HAL_I2C_MspInit+0x88>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106e:	4a17      	ldr	r2, [pc, #92]	@ (80010cc <HAL_I2C_MspInit+0x88>)
 8001070:	f043 0302 	orr.w	r3, r3, #2
 8001074:	6313      	str	r3, [r2, #48]	@ 0x30
 8001076:	4b15      	ldr	r3, [pc, #84]	@ (80010cc <HAL_I2C_MspInit+0x88>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107a:	f003 0302 	and.w	r3, r3, #2
 800107e:	613b      	str	r3, [r7, #16]
 8001080:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001082:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001086:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001088:	2312      	movs	r3, #18
 800108a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	2300      	movs	r3, #0
 800108e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001090:	2303      	movs	r3, #3
 8001092:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001094:	2304      	movs	r3, #4
 8001096:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001098:	f107 0314 	add.w	r3, r7, #20
 800109c:	4619      	mov	r1, r3
 800109e:	480c      	ldr	r0, [pc, #48]	@ (80010d0 <HAL_I2C_MspInit+0x8c>)
 80010a0:	f000 fb14 	bl	80016cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010a4:	2300      	movs	r3, #0
 80010a6:	60fb      	str	r3, [r7, #12]
 80010a8:	4b08      	ldr	r3, [pc, #32]	@ (80010cc <HAL_I2C_MspInit+0x88>)
 80010aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ac:	4a07      	ldr	r2, [pc, #28]	@ (80010cc <HAL_I2C_MspInit+0x88>)
 80010ae:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80010b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80010b4:	4b05      	ldr	r3, [pc, #20]	@ (80010cc <HAL_I2C_MspInit+0x88>)
 80010b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010bc:	60fb      	str	r3, [r7, #12]
 80010be:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80010c0:	bf00      	nop
 80010c2:	3728      	adds	r7, #40	@ 0x28
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	40005400 	.word	0x40005400
 80010cc:	40023800 	.word	0x40023800
 80010d0:	40020400 	.word	0x40020400

080010d4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08a      	sub	sp, #40	@ 0x28
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	f107 0314 	add.w	r3, r7, #20
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a19      	ldr	r2, [pc, #100]	@ (8001158 <HAL_UART_MspInit+0x84>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d12b      	bne.n	800114e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	613b      	str	r3, [r7, #16]
 80010fa:	4b18      	ldr	r3, [pc, #96]	@ (800115c <HAL_UART_MspInit+0x88>)
 80010fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010fe:	4a17      	ldr	r2, [pc, #92]	@ (800115c <HAL_UART_MspInit+0x88>)
 8001100:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001104:	6413      	str	r3, [r2, #64]	@ 0x40
 8001106:	4b15      	ldr	r3, [pc, #84]	@ (800115c <HAL_UART_MspInit+0x88>)
 8001108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800110a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800110e:	613b      	str	r3, [r7, #16]
 8001110:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	60fb      	str	r3, [r7, #12]
 8001116:	4b11      	ldr	r3, [pc, #68]	@ (800115c <HAL_UART_MspInit+0x88>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111a:	4a10      	ldr	r2, [pc, #64]	@ (800115c <HAL_UART_MspInit+0x88>)
 800111c:	f043 0301 	orr.w	r3, r3, #1
 8001120:	6313      	str	r3, [r2, #48]	@ 0x30
 8001122:	4b0e      	ldr	r3, [pc, #56]	@ (800115c <HAL_UART_MspInit+0x88>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001126:	f003 0301 	and.w	r3, r3, #1
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800112e:	230c      	movs	r3, #12
 8001130:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001132:	2302      	movs	r3, #2
 8001134:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800113a:	2303      	movs	r3, #3
 800113c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800113e:	2307      	movs	r3, #7
 8001140:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001142:	f107 0314 	add.w	r3, r7, #20
 8001146:	4619      	mov	r1, r3
 8001148:	4805      	ldr	r0, [pc, #20]	@ (8001160 <HAL_UART_MspInit+0x8c>)
 800114a:	f000 fabf 	bl	80016cc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800114e:	bf00      	nop
 8001150:	3728      	adds	r7, #40	@ 0x28
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	40004400 	.word	0x40004400
 800115c:	40023800 	.word	0x40023800
 8001160:	40020000 	.word	0x40020000

08001164 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001168:	bf00      	nop
 800116a:	e7fd      	b.n	8001168 <NMI_Handler+0x4>

0800116c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001170:	bf00      	nop
 8001172:	e7fd      	b.n	8001170 <HardFault_Handler+0x4>

08001174 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001178:	bf00      	nop
 800117a:	e7fd      	b.n	8001178 <MemManage_Handler+0x4>

0800117c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001180:	bf00      	nop
 8001182:	e7fd      	b.n	8001180 <BusFault_Handler+0x4>

08001184 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001188:	bf00      	nop
 800118a:	e7fd      	b.n	8001188 <UsageFault_Handler+0x4>

0800118c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr

0800119a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800119a:	b480      	push	{r7}
 800119c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800119e:	bf00      	nop
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr

080011a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011ac:	bf00      	nop
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr

080011b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011b6:	b580      	push	{r7, lr}
 80011b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011ba:	f000 f95d 	bl	8001478 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}
	...

080011c4 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	4603      	mov	r3, r0
 80011cc:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 80011ce:	4b0f      	ldr	r3, [pc, #60]	@ (800120c <ITM_SendChar+0x48>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a0e      	ldr	r2, [pc, #56]	@ (800120c <ITM_SendChar+0x48>)
 80011d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80011d8:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 80011da:	4b0d      	ldr	r3, [pc, #52]	@ (8001210 <ITM_SendChar+0x4c>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4a0c      	ldr	r2, [pc, #48]	@ (8001210 <ITM_SendChar+0x4c>)
 80011e0:	f043 0301 	orr.w	r3, r3, #1
 80011e4:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 80011e6:	bf00      	nop
 80011e8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f003 0301 	and.w	r3, r3, #1
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d0f8      	beq.n	80011e8 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 80011f6:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	6013      	str	r3, [r2, #0]
}
 80011fe:	bf00      	nop
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	e000edfc 	.word	0xe000edfc
 8001210:	e0000e00 	.word	0xe0000e00

08001214 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0
 800121a:	60f8      	str	r0, [r7, #12]
 800121c:	60b9      	str	r1, [r7, #8]
 800121e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001220:	2300      	movs	r3, #0
 8001222:	617b      	str	r3, [r7, #20]
 8001224:	e00a      	b.n	800123c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001226:	f3af 8000 	nop.w
 800122a:	4601      	mov	r1, r0
 800122c:	68bb      	ldr	r3, [r7, #8]
 800122e:	1c5a      	adds	r2, r3, #1
 8001230:	60ba      	str	r2, [r7, #8]
 8001232:	b2ca      	uxtb	r2, r1
 8001234:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	3301      	adds	r3, #1
 800123a:	617b      	str	r3, [r7, #20]
 800123c:	697a      	ldr	r2, [r7, #20]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	429a      	cmp	r2, r3
 8001242:	dbf0      	blt.n	8001226 <_read+0x12>
  }

  return len;
 8001244:	687b      	ldr	r3, [r7, #4]
}
 8001246:	4618      	mov	r0, r3
 8001248:	3718      	adds	r7, #24
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}

0800124e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800124e:	b580      	push	{r7, lr}
 8001250:	b086      	sub	sp, #24
 8001252:	af00      	add	r7, sp, #0
 8001254:	60f8      	str	r0, [r7, #12]
 8001256:	60b9      	str	r1, [r7, #8]
 8001258:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800125a:	2300      	movs	r3, #0
 800125c:	617b      	str	r3, [r7, #20]
 800125e:	e009      	b.n	8001274 <_write+0x26>
  {
   // __io_putchar(*ptr++);

	  //    __io_putchar(*ptr++);
	 	  	 	  ITM_SendChar(*ptr++);
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	1c5a      	adds	r2, r3, #1
 8001264:	60ba      	str	r2, [r7, #8]
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff ffab 	bl	80011c4 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	3301      	adds	r3, #1
 8001272:	617b      	str	r3, [r7, #20]
 8001274:	697a      	ldr	r2, [r7, #20]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	429a      	cmp	r2, r3
 800127a:	dbf1      	blt.n	8001260 <_write+0x12>
  }
  return len;
 800127c:	687b      	ldr	r3, [r7, #4]
}
 800127e:	4618      	mov	r0, r3
 8001280:	3718      	adds	r7, #24
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}

08001286 <_close>:

int _close(int file)
{
 8001286:	b480      	push	{r7}
 8001288:	b083      	sub	sp, #12
 800128a:	af00      	add	r7, sp, #0
 800128c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800128e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001292:	4618      	mov	r0, r3
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr

0800129e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800129e:	b480      	push	{r7}
 80012a0:	b083      	sub	sp, #12
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	6078      	str	r0, [r7, #4]
 80012a6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012ae:	605a      	str	r2, [r3, #4]
  return 0;
 80012b0:	2300      	movs	r3, #0
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr

080012be <_isatty>:

int _isatty(int file)
{
 80012be:	b480      	push	{r7}
 80012c0:	b083      	sub	sp, #12
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012c6:	2301      	movs	r3, #1
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr

080012d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b085      	sub	sp, #20
 80012d8:	af00      	add	r7, sp, #0
 80012da:	60f8      	str	r0, [r7, #12]
 80012dc:	60b9      	str	r1, [r7, #8]
 80012de:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012e0:	2300      	movs	r3, #0
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3714      	adds	r7, #20
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
	...

080012f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b086      	sub	sp, #24
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012f8:	4a14      	ldr	r2, [pc, #80]	@ (800134c <_sbrk+0x5c>)
 80012fa:	4b15      	ldr	r3, [pc, #84]	@ (8001350 <_sbrk+0x60>)
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001304:	4b13      	ldr	r3, [pc, #76]	@ (8001354 <_sbrk+0x64>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d102      	bne.n	8001312 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800130c:	4b11      	ldr	r3, [pc, #68]	@ (8001354 <_sbrk+0x64>)
 800130e:	4a12      	ldr	r2, [pc, #72]	@ (8001358 <_sbrk+0x68>)
 8001310:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001312:	4b10      	ldr	r3, [pc, #64]	@ (8001354 <_sbrk+0x64>)
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4413      	add	r3, r2
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	429a      	cmp	r2, r3
 800131e:	d207      	bcs.n	8001330 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001320:	f002 fb82 	bl	8003a28 <__errno>
 8001324:	4603      	mov	r3, r0
 8001326:	220c      	movs	r2, #12
 8001328:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800132a:	f04f 33ff 	mov.w	r3, #4294967295
 800132e:	e009      	b.n	8001344 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001330:	4b08      	ldr	r3, [pc, #32]	@ (8001354 <_sbrk+0x64>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001336:	4b07      	ldr	r3, [pc, #28]	@ (8001354 <_sbrk+0x64>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4413      	add	r3, r2
 800133e:	4a05      	ldr	r2, [pc, #20]	@ (8001354 <_sbrk+0x64>)
 8001340:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001342:	68fb      	ldr	r3, [r7, #12]
}
 8001344:	4618      	mov	r0, r3
 8001346:	3718      	adds	r7, #24
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20020000 	.word	0x20020000
 8001350:	00000400 	.word	0x00000400
 8001354:	20000530 	.word	0x20000530
 8001358:	20000688 	.word	0x20000688

0800135c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001360:	4b06      	ldr	r3, [pc, #24]	@ (800137c <SystemInit+0x20>)
 8001362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001366:	4a05      	ldr	r2, [pc, #20]	@ (800137c <SystemInit+0x20>)
 8001368:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800136c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001370:	bf00      	nop
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	e000ed00 	.word	0xe000ed00

08001380 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001380:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013b8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001384:	f7ff ffea 	bl	800135c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001388:	480c      	ldr	r0, [pc, #48]	@ (80013bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800138a:	490d      	ldr	r1, [pc, #52]	@ (80013c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800138c:	4a0d      	ldr	r2, [pc, #52]	@ (80013c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800138e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001390:	e002      	b.n	8001398 <LoopCopyDataInit>

08001392 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001392:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001394:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001396:	3304      	adds	r3, #4

08001398 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001398:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800139a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800139c:	d3f9      	bcc.n	8001392 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800139e:	4a0a      	ldr	r2, [pc, #40]	@ (80013c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013a0:	4c0a      	ldr	r4, [pc, #40]	@ (80013cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80013a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013a4:	e001      	b.n	80013aa <LoopFillZerobss>

080013a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013a8:	3204      	adds	r2, #4

080013aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013ac:	d3fb      	bcc.n	80013a6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80013ae:	f002 fb41 	bl	8003a34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013b2:	f7ff f97f 	bl	80006b4 <main>
  bx  lr    
 80013b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80013b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80013bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013c0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80013c4:	08005728 	.word	0x08005728
  ldr r2, =_sbss
 80013c8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80013cc:	20000684 	.word	0x20000684

080013d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013d0:	e7fe      	b.n	80013d0 <ADC_IRQHandler>
	...

080013d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001414 <HAL_Init+0x40>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001414 <HAL_Init+0x40>)
 80013de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80013e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001414 <HAL_Init+0x40>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001414 <HAL_Init+0x40>)
 80013ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80013ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013f0:	4b08      	ldr	r3, [pc, #32]	@ (8001414 <HAL_Init+0x40>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a07      	ldr	r2, [pc, #28]	@ (8001414 <HAL_Init+0x40>)
 80013f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013fc:	2003      	movs	r0, #3
 80013fe:	f000 f931 	bl	8001664 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001402:	2000      	movs	r0, #0
 8001404:	f000 f808 	bl	8001418 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001408:	f7ff fdf4 	bl	8000ff4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800140c:	2300      	movs	r3, #0
}
 800140e:	4618      	mov	r0, r3
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	40023c00 	.word	0x40023c00

08001418 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001420:	4b12      	ldr	r3, [pc, #72]	@ (800146c <HAL_InitTick+0x54>)
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	4b12      	ldr	r3, [pc, #72]	@ (8001470 <HAL_InitTick+0x58>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	4619      	mov	r1, r3
 800142a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800142e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001432:	fbb2 f3f3 	udiv	r3, r2, r3
 8001436:	4618      	mov	r0, r3
 8001438:	f000 f93b 	bl	80016b2 <HAL_SYSTICK_Config>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e00e      	b.n	8001464 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2b0f      	cmp	r3, #15
 800144a:	d80a      	bhi.n	8001462 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800144c:	2200      	movs	r2, #0
 800144e:	6879      	ldr	r1, [r7, #4]
 8001450:	f04f 30ff 	mov.w	r0, #4294967295
 8001454:	f000 f911 	bl	800167a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001458:	4a06      	ldr	r2, [pc, #24]	@ (8001474 <HAL_InitTick+0x5c>)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800145e:	2300      	movs	r3, #0
 8001460:	e000      	b.n	8001464 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
}
 8001464:	4618      	mov	r0, r3
 8001466:	3708      	adds	r7, #8
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	20000008 	.word	0x20000008
 8001470:	20000010 	.word	0x20000010
 8001474:	2000000c 	.word	0x2000000c

08001478 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800147c:	4b06      	ldr	r3, [pc, #24]	@ (8001498 <HAL_IncTick+0x20>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	461a      	mov	r2, r3
 8001482:	4b06      	ldr	r3, [pc, #24]	@ (800149c <HAL_IncTick+0x24>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4413      	add	r3, r2
 8001488:	4a04      	ldr	r2, [pc, #16]	@ (800149c <HAL_IncTick+0x24>)
 800148a:	6013      	str	r3, [r2, #0]
}
 800148c:	bf00      	nop
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop
 8001498:	20000010 	.word	0x20000010
 800149c:	20000534 	.word	0x20000534

080014a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  return uwTick;
 80014a4:	4b03      	ldr	r3, [pc, #12]	@ (80014b4 <HAL_GetTick+0x14>)
 80014a6:	681b      	ldr	r3, [r3, #0]
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr
 80014b2:	bf00      	nop
 80014b4:	20000534 	.word	0x20000534

080014b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014c0:	f7ff ffee 	bl	80014a0 <HAL_GetTick>
 80014c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014d0:	d005      	beq.n	80014de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014d2:	4b0a      	ldr	r3, [pc, #40]	@ (80014fc <HAL_Delay+0x44>)
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	461a      	mov	r2, r3
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	4413      	add	r3, r2
 80014dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80014de:	bf00      	nop
 80014e0:	f7ff ffde 	bl	80014a0 <HAL_GetTick>
 80014e4:	4602      	mov	r2, r0
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	68fa      	ldr	r2, [r7, #12]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d8f7      	bhi.n	80014e0 <HAL_Delay+0x28>
  {
  }
}
 80014f0:	bf00      	nop
 80014f2:	bf00      	nop
 80014f4:	3710      	adds	r7, #16
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	20000010 	.word	0x20000010

08001500 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001500:	b480      	push	{r7}
 8001502:	b085      	sub	sp, #20
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	f003 0307 	and.w	r3, r3, #7
 800150e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001510:	4b0c      	ldr	r3, [pc, #48]	@ (8001544 <__NVIC_SetPriorityGrouping+0x44>)
 8001512:	68db      	ldr	r3, [r3, #12]
 8001514:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001516:	68ba      	ldr	r2, [r7, #8]
 8001518:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800151c:	4013      	ands	r3, r2
 800151e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001524:	68bb      	ldr	r3, [r7, #8]
 8001526:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001528:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800152c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001530:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001532:	4a04      	ldr	r2, [pc, #16]	@ (8001544 <__NVIC_SetPriorityGrouping+0x44>)
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	60d3      	str	r3, [r2, #12]
}
 8001538:	bf00      	nop
 800153a:	3714      	adds	r7, #20
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr
 8001544:	e000ed00 	.word	0xe000ed00

08001548 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800154c:	4b04      	ldr	r3, [pc, #16]	@ (8001560 <__NVIC_GetPriorityGrouping+0x18>)
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	0a1b      	lsrs	r3, r3, #8
 8001552:	f003 0307 	and.w	r3, r3, #7
}
 8001556:	4618      	mov	r0, r3
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr
 8001560:	e000ed00 	.word	0xe000ed00

08001564 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	6039      	str	r1, [r7, #0]
 800156e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001570:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001574:	2b00      	cmp	r3, #0
 8001576:	db0a      	blt.n	800158e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	b2da      	uxtb	r2, r3
 800157c:	490c      	ldr	r1, [pc, #48]	@ (80015b0 <__NVIC_SetPriority+0x4c>)
 800157e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001582:	0112      	lsls	r2, r2, #4
 8001584:	b2d2      	uxtb	r2, r2
 8001586:	440b      	add	r3, r1
 8001588:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800158c:	e00a      	b.n	80015a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	b2da      	uxtb	r2, r3
 8001592:	4908      	ldr	r1, [pc, #32]	@ (80015b4 <__NVIC_SetPriority+0x50>)
 8001594:	79fb      	ldrb	r3, [r7, #7]
 8001596:	f003 030f 	and.w	r3, r3, #15
 800159a:	3b04      	subs	r3, #4
 800159c:	0112      	lsls	r2, r2, #4
 800159e:	b2d2      	uxtb	r2, r2
 80015a0:	440b      	add	r3, r1
 80015a2:	761a      	strb	r2, [r3, #24]
}
 80015a4:	bf00      	nop
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr
 80015b0:	e000e100 	.word	0xe000e100
 80015b4:	e000ed00 	.word	0xe000ed00

080015b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b089      	sub	sp, #36	@ 0x24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	60f8      	str	r0, [r7, #12]
 80015c0:	60b9      	str	r1, [r7, #8]
 80015c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	f003 0307 	and.w	r3, r3, #7
 80015ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015cc:	69fb      	ldr	r3, [r7, #28]
 80015ce:	f1c3 0307 	rsb	r3, r3, #7
 80015d2:	2b04      	cmp	r3, #4
 80015d4:	bf28      	it	cs
 80015d6:	2304      	movcs	r3, #4
 80015d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	3304      	adds	r3, #4
 80015de:	2b06      	cmp	r3, #6
 80015e0:	d902      	bls.n	80015e8 <NVIC_EncodePriority+0x30>
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	3b03      	subs	r3, #3
 80015e6:	e000      	b.n	80015ea <NVIC_EncodePriority+0x32>
 80015e8:	2300      	movs	r3, #0
 80015ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015ec:	f04f 32ff 	mov.w	r2, #4294967295
 80015f0:	69bb      	ldr	r3, [r7, #24]
 80015f2:	fa02 f303 	lsl.w	r3, r2, r3
 80015f6:	43da      	mvns	r2, r3
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	401a      	ands	r2, r3
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001600:	f04f 31ff 	mov.w	r1, #4294967295
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	fa01 f303 	lsl.w	r3, r1, r3
 800160a:	43d9      	mvns	r1, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001610:	4313      	orrs	r3, r2
         );
}
 8001612:	4618      	mov	r0, r3
 8001614:	3724      	adds	r7, #36	@ 0x24
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
	...

08001620 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	3b01      	subs	r3, #1
 800162c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001630:	d301      	bcc.n	8001636 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001632:	2301      	movs	r3, #1
 8001634:	e00f      	b.n	8001656 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001636:	4a0a      	ldr	r2, [pc, #40]	@ (8001660 <SysTick_Config+0x40>)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	3b01      	subs	r3, #1
 800163c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800163e:	210f      	movs	r1, #15
 8001640:	f04f 30ff 	mov.w	r0, #4294967295
 8001644:	f7ff ff8e 	bl	8001564 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001648:	4b05      	ldr	r3, [pc, #20]	@ (8001660 <SysTick_Config+0x40>)
 800164a:	2200      	movs	r2, #0
 800164c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800164e:	4b04      	ldr	r3, [pc, #16]	@ (8001660 <SysTick_Config+0x40>)
 8001650:	2207      	movs	r2, #7
 8001652:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001654:	2300      	movs	r3, #0
}
 8001656:	4618      	mov	r0, r3
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	e000e010 	.word	0xe000e010

08001664 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f7ff ff47 	bl	8001500 <__NVIC_SetPriorityGrouping>
}
 8001672:	bf00      	nop
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800167a:	b580      	push	{r7, lr}
 800167c:	b086      	sub	sp, #24
 800167e:	af00      	add	r7, sp, #0
 8001680:	4603      	mov	r3, r0
 8001682:	60b9      	str	r1, [r7, #8]
 8001684:	607a      	str	r2, [r7, #4]
 8001686:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001688:	2300      	movs	r3, #0
 800168a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800168c:	f7ff ff5c 	bl	8001548 <__NVIC_GetPriorityGrouping>
 8001690:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001692:	687a      	ldr	r2, [r7, #4]
 8001694:	68b9      	ldr	r1, [r7, #8]
 8001696:	6978      	ldr	r0, [r7, #20]
 8001698:	f7ff ff8e 	bl	80015b8 <NVIC_EncodePriority>
 800169c:	4602      	mov	r2, r0
 800169e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016a2:	4611      	mov	r1, r2
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7ff ff5d 	bl	8001564 <__NVIC_SetPriority>
}
 80016aa:	bf00      	nop
 80016ac:	3718      	adds	r7, #24
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016b2:	b580      	push	{r7, lr}
 80016b4:	b082      	sub	sp, #8
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016ba:	6878      	ldr	r0, [r7, #4]
 80016bc:	f7ff ffb0 	bl	8001620 <SysTick_Config>
 80016c0:	4603      	mov	r3, r0
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
	...

080016cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b089      	sub	sp, #36	@ 0x24
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80016d6:	2300      	movs	r3, #0
 80016d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80016da:	2300      	movs	r3, #0
 80016dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80016de:	2300      	movs	r3, #0
 80016e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016e2:	2300      	movs	r3, #0
 80016e4:	61fb      	str	r3, [r7, #28]
 80016e6:	e165      	b.n	80019b4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80016e8:	2201      	movs	r2, #1
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	fa02 f303 	lsl.w	r3, r2, r3
 80016f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	697a      	ldr	r2, [r7, #20]
 80016f8:	4013      	ands	r3, r2
 80016fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80016fc:	693a      	ldr	r2, [r7, #16]
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	429a      	cmp	r2, r3
 8001702:	f040 8154 	bne.w	80019ae <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	f003 0303 	and.w	r3, r3, #3
 800170e:	2b01      	cmp	r3, #1
 8001710:	d005      	beq.n	800171e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800171a:	2b02      	cmp	r3, #2
 800171c:	d130      	bne.n	8001780 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001724:	69fb      	ldr	r3, [r7, #28]
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	2203      	movs	r2, #3
 800172a:	fa02 f303 	lsl.w	r3, r2, r3
 800172e:	43db      	mvns	r3, r3
 8001730:	69ba      	ldr	r2, [r7, #24]
 8001732:	4013      	ands	r3, r2
 8001734:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	68da      	ldr	r2, [r3, #12]
 800173a:	69fb      	ldr	r3, [r7, #28]
 800173c:	005b      	lsls	r3, r3, #1
 800173e:	fa02 f303 	lsl.w	r3, r2, r3
 8001742:	69ba      	ldr	r2, [r7, #24]
 8001744:	4313      	orrs	r3, r2
 8001746:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	69ba      	ldr	r2, [r7, #24]
 800174c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001754:	2201      	movs	r2, #1
 8001756:	69fb      	ldr	r3, [r7, #28]
 8001758:	fa02 f303 	lsl.w	r3, r2, r3
 800175c:	43db      	mvns	r3, r3
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	4013      	ands	r3, r2
 8001762:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	091b      	lsrs	r3, r3, #4
 800176a:	f003 0201 	and.w	r2, r3, #1
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	fa02 f303 	lsl.w	r3, r2, r3
 8001774:	69ba      	ldr	r2, [r7, #24]
 8001776:	4313      	orrs	r3, r2
 8001778:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	69ba      	ldr	r2, [r7, #24]
 800177e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	f003 0303 	and.w	r3, r3, #3
 8001788:	2b03      	cmp	r3, #3
 800178a:	d017      	beq.n	80017bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	68db      	ldr	r3, [r3, #12]
 8001790:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	005b      	lsls	r3, r3, #1
 8001796:	2203      	movs	r2, #3
 8001798:	fa02 f303 	lsl.w	r3, r2, r3
 800179c:	43db      	mvns	r3, r3
 800179e:	69ba      	ldr	r2, [r7, #24]
 80017a0:	4013      	ands	r3, r2
 80017a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	689a      	ldr	r2, [r3, #8]
 80017a8:	69fb      	ldr	r3, [r7, #28]
 80017aa:	005b      	lsls	r3, r3, #1
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	69ba      	ldr	r2, [r7, #24]
 80017ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f003 0303 	and.w	r3, r3, #3
 80017c4:	2b02      	cmp	r3, #2
 80017c6:	d123      	bne.n	8001810 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017c8:	69fb      	ldr	r3, [r7, #28]
 80017ca:	08da      	lsrs	r2, r3, #3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	3208      	adds	r2, #8
 80017d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80017d6:	69fb      	ldr	r3, [r7, #28]
 80017d8:	f003 0307 	and.w	r3, r3, #7
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	220f      	movs	r2, #15
 80017e0:	fa02 f303 	lsl.w	r3, r2, r3
 80017e4:	43db      	mvns	r3, r3
 80017e6:	69ba      	ldr	r2, [r7, #24]
 80017e8:	4013      	ands	r3, r2
 80017ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	691a      	ldr	r2, [r3, #16]
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	f003 0307 	and.w	r3, r3, #7
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	fa02 f303 	lsl.w	r3, r2, r3
 80017fc:	69ba      	ldr	r2, [r7, #24]
 80017fe:	4313      	orrs	r3, r2
 8001800:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	08da      	lsrs	r2, r3, #3
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	3208      	adds	r2, #8
 800180a:	69b9      	ldr	r1, [r7, #24]
 800180c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	005b      	lsls	r3, r3, #1
 800181a:	2203      	movs	r2, #3
 800181c:	fa02 f303 	lsl.w	r3, r2, r3
 8001820:	43db      	mvns	r3, r3
 8001822:	69ba      	ldr	r2, [r7, #24]
 8001824:	4013      	ands	r3, r2
 8001826:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f003 0203 	and.w	r2, r3, #3
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	005b      	lsls	r3, r3, #1
 8001834:	fa02 f303 	lsl.w	r3, r2, r3
 8001838:	69ba      	ldr	r2, [r7, #24]
 800183a:	4313      	orrs	r3, r2
 800183c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	69ba      	ldr	r2, [r7, #24]
 8001842:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800184c:	2b00      	cmp	r3, #0
 800184e:	f000 80ae 	beq.w	80019ae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001852:	2300      	movs	r3, #0
 8001854:	60fb      	str	r3, [r7, #12]
 8001856:	4b5d      	ldr	r3, [pc, #372]	@ (80019cc <HAL_GPIO_Init+0x300>)
 8001858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800185a:	4a5c      	ldr	r2, [pc, #368]	@ (80019cc <HAL_GPIO_Init+0x300>)
 800185c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001860:	6453      	str	r3, [r2, #68]	@ 0x44
 8001862:	4b5a      	ldr	r3, [pc, #360]	@ (80019cc <HAL_GPIO_Init+0x300>)
 8001864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001866:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800186e:	4a58      	ldr	r2, [pc, #352]	@ (80019d0 <HAL_GPIO_Init+0x304>)
 8001870:	69fb      	ldr	r3, [r7, #28]
 8001872:	089b      	lsrs	r3, r3, #2
 8001874:	3302      	adds	r3, #2
 8001876:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800187a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800187c:	69fb      	ldr	r3, [r7, #28]
 800187e:	f003 0303 	and.w	r3, r3, #3
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	220f      	movs	r2, #15
 8001886:	fa02 f303 	lsl.w	r3, r2, r3
 800188a:	43db      	mvns	r3, r3
 800188c:	69ba      	ldr	r2, [r7, #24]
 800188e:	4013      	ands	r3, r2
 8001890:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4a4f      	ldr	r2, [pc, #316]	@ (80019d4 <HAL_GPIO_Init+0x308>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d025      	beq.n	80018e6 <HAL_GPIO_Init+0x21a>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	4a4e      	ldr	r2, [pc, #312]	@ (80019d8 <HAL_GPIO_Init+0x30c>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d01f      	beq.n	80018e2 <HAL_GPIO_Init+0x216>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4a4d      	ldr	r2, [pc, #308]	@ (80019dc <HAL_GPIO_Init+0x310>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d019      	beq.n	80018de <HAL_GPIO_Init+0x212>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4a4c      	ldr	r2, [pc, #304]	@ (80019e0 <HAL_GPIO_Init+0x314>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d013      	beq.n	80018da <HAL_GPIO_Init+0x20e>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	4a4b      	ldr	r2, [pc, #300]	@ (80019e4 <HAL_GPIO_Init+0x318>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d00d      	beq.n	80018d6 <HAL_GPIO_Init+0x20a>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4a4a      	ldr	r2, [pc, #296]	@ (80019e8 <HAL_GPIO_Init+0x31c>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d007      	beq.n	80018d2 <HAL_GPIO_Init+0x206>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4a49      	ldr	r2, [pc, #292]	@ (80019ec <HAL_GPIO_Init+0x320>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d101      	bne.n	80018ce <HAL_GPIO_Init+0x202>
 80018ca:	2306      	movs	r3, #6
 80018cc:	e00c      	b.n	80018e8 <HAL_GPIO_Init+0x21c>
 80018ce:	2307      	movs	r3, #7
 80018d0:	e00a      	b.n	80018e8 <HAL_GPIO_Init+0x21c>
 80018d2:	2305      	movs	r3, #5
 80018d4:	e008      	b.n	80018e8 <HAL_GPIO_Init+0x21c>
 80018d6:	2304      	movs	r3, #4
 80018d8:	e006      	b.n	80018e8 <HAL_GPIO_Init+0x21c>
 80018da:	2303      	movs	r3, #3
 80018dc:	e004      	b.n	80018e8 <HAL_GPIO_Init+0x21c>
 80018de:	2302      	movs	r3, #2
 80018e0:	e002      	b.n	80018e8 <HAL_GPIO_Init+0x21c>
 80018e2:	2301      	movs	r3, #1
 80018e4:	e000      	b.n	80018e8 <HAL_GPIO_Init+0x21c>
 80018e6:	2300      	movs	r3, #0
 80018e8:	69fa      	ldr	r2, [r7, #28]
 80018ea:	f002 0203 	and.w	r2, r2, #3
 80018ee:	0092      	lsls	r2, r2, #2
 80018f0:	4093      	lsls	r3, r2
 80018f2:	69ba      	ldr	r2, [r7, #24]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018f8:	4935      	ldr	r1, [pc, #212]	@ (80019d0 <HAL_GPIO_Init+0x304>)
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	089b      	lsrs	r3, r3, #2
 80018fe:	3302      	adds	r3, #2
 8001900:	69ba      	ldr	r2, [r7, #24]
 8001902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001906:	4b3a      	ldr	r3, [pc, #232]	@ (80019f0 <HAL_GPIO_Init+0x324>)
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	43db      	mvns	r3, r3
 8001910:	69ba      	ldr	r2, [r7, #24]
 8001912:	4013      	ands	r3, r2
 8001914:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d003      	beq.n	800192a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001922:	69ba      	ldr	r2, [r7, #24]
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	4313      	orrs	r3, r2
 8001928:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800192a:	4a31      	ldr	r2, [pc, #196]	@ (80019f0 <HAL_GPIO_Init+0x324>)
 800192c:	69bb      	ldr	r3, [r7, #24]
 800192e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001930:	4b2f      	ldr	r3, [pc, #188]	@ (80019f0 <HAL_GPIO_Init+0x324>)
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	43db      	mvns	r3, r3
 800193a:	69ba      	ldr	r2, [r7, #24]
 800193c:	4013      	ands	r3, r2
 800193e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001948:	2b00      	cmp	r3, #0
 800194a:	d003      	beq.n	8001954 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800194c:	69ba      	ldr	r2, [r7, #24]
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	4313      	orrs	r3, r2
 8001952:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001954:	4a26      	ldr	r2, [pc, #152]	@ (80019f0 <HAL_GPIO_Init+0x324>)
 8001956:	69bb      	ldr	r3, [r7, #24]
 8001958:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800195a:	4b25      	ldr	r3, [pc, #148]	@ (80019f0 <HAL_GPIO_Init+0x324>)
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	43db      	mvns	r3, r3
 8001964:	69ba      	ldr	r2, [r7, #24]
 8001966:	4013      	ands	r3, r2
 8001968:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001972:	2b00      	cmp	r3, #0
 8001974:	d003      	beq.n	800197e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001976:	69ba      	ldr	r2, [r7, #24]
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	4313      	orrs	r3, r2
 800197c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800197e:	4a1c      	ldr	r2, [pc, #112]	@ (80019f0 <HAL_GPIO_Init+0x324>)
 8001980:	69bb      	ldr	r3, [r7, #24]
 8001982:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001984:	4b1a      	ldr	r3, [pc, #104]	@ (80019f0 <HAL_GPIO_Init+0x324>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	43db      	mvns	r3, r3
 800198e:	69ba      	ldr	r2, [r7, #24]
 8001990:	4013      	ands	r3, r2
 8001992:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800199c:	2b00      	cmp	r3, #0
 800199e:	d003      	beq.n	80019a8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80019a0:	69ba      	ldr	r2, [r7, #24]
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80019a8:	4a11      	ldr	r2, [pc, #68]	@ (80019f0 <HAL_GPIO_Init+0x324>)
 80019aa:	69bb      	ldr	r3, [r7, #24]
 80019ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	3301      	adds	r3, #1
 80019b2:	61fb      	str	r3, [r7, #28]
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	2b0f      	cmp	r3, #15
 80019b8:	f67f ae96 	bls.w	80016e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80019bc:	bf00      	nop
 80019be:	bf00      	nop
 80019c0:	3724      	adds	r7, #36	@ 0x24
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	40023800 	.word	0x40023800
 80019d0:	40013800 	.word	0x40013800
 80019d4:	40020000 	.word	0x40020000
 80019d8:	40020400 	.word	0x40020400
 80019dc:	40020800 	.word	0x40020800
 80019e0:	40020c00 	.word	0x40020c00
 80019e4:	40021000 	.word	0x40021000
 80019e8:	40021400 	.word	0x40021400
 80019ec:	40021800 	.word	0x40021800
 80019f0:	40013c00 	.word	0x40013c00

080019f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	460b      	mov	r3, r1
 80019fe:	807b      	strh	r3, [r7, #2]
 8001a00:	4613      	mov	r3, r2
 8001a02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a04:	787b      	ldrb	r3, [r7, #1]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d003      	beq.n	8001a12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a0a:	887a      	ldrh	r2, [r7, #2]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a10:	e003      	b.n	8001a1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a12:	887b      	ldrh	r3, [r7, #2]
 8001a14:	041a      	lsls	r2, r3, #16
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	619a      	str	r2, [r3, #24]
}
 8001a1a:	bf00      	nop
 8001a1c:	370c      	adds	r7, #12
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
	...

08001a28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d101      	bne.n	8001a3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e12b      	b.n	8001c92 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d106      	bne.n	8001a54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001a4e:	6878      	ldr	r0, [r7, #4]
 8001a50:	f7ff faf8 	bl	8001044 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2224      	movs	r2, #36	@ 0x24
 8001a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f022 0201 	bic.w	r2, r2, #1
 8001a6a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001a7a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001a8a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001a8c:	f000 fe8a 	bl	80027a4 <HAL_RCC_GetPCLK1Freq>
 8001a90:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	4a81      	ldr	r2, [pc, #516]	@ (8001c9c <HAL_I2C_Init+0x274>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d807      	bhi.n	8001aac <HAL_I2C_Init+0x84>
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	4a80      	ldr	r2, [pc, #512]	@ (8001ca0 <HAL_I2C_Init+0x278>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	bf94      	ite	ls
 8001aa4:	2301      	movls	r3, #1
 8001aa6:	2300      	movhi	r3, #0
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	e006      	b.n	8001aba <HAL_I2C_Init+0x92>
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	4a7d      	ldr	r2, [pc, #500]	@ (8001ca4 <HAL_I2C_Init+0x27c>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	bf94      	ite	ls
 8001ab4:	2301      	movls	r3, #1
 8001ab6:	2300      	movhi	r3, #0
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e0e7      	b.n	8001c92 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	4a78      	ldr	r2, [pc, #480]	@ (8001ca8 <HAL_I2C_Init+0x280>)
 8001ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8001aca:	0c9b      	lsrs	r3, r3, #18
 8001acc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	68ba      	ldr	r2, [r7, #8]
 8001ade:	430a      	orrs	r2, r1
 8001ae0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	6a1b      	ldr	r3, [r3, #32]
 8001ae8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	4a6a      	ldr	r2, [pc, #424]	@ (8001c9c <HAL_I2C_Init+0x274>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d802      	bhi.n	8001afc <HAL_I2C_Init+0xd4>
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	3301      	adds	r3, #1
 8001afa:	e009      	b.n	8001b10 <HAL_I2C_Init+0xe8>
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001b02:	fb02 f303 	mul.w	r3, r2, r3
 8001b06:	4a69      	ldr	r2, [pc, #420]	@ (8001cac <HAL_I2C_Init+0x284>)
 8001b08:	fba2 2303 	umull	r2, r3, r2, r3
 8001b0c:	099b      	lsrs	r3, r3, #6
 8001b0e:	3301      	adds	r3, #1
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	6812      	ldr	r2, [r2, #0]
 8001b14:	430b      	orrs	r3, r1
 8001b16:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	69db      	ldr	r3, [r3, #28]
 8001b1e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001b22:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	495c      	ldr	r1, [pc, #368]	@ (8001c9c <HAL_I2C_Init+0x274>)
 8001b2c:	428b      	cmp	r3, r1
 8001b2e:	d819      	bhi.n	8001b64 <HAL_I2C_Init+0x13c>
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	1e59      	subs	r1, r3, #1
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b3e:	1c59      	adds	r1, r3, #1
 8001b40:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001b44:	400b      	ands	r3, r1
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d00a      	beq.n	8001b60 <HAL_I2C_Init+0x138>
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	1e59      	subs	r1, r3, #1
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	005b      	lsls	r3, r3, #1
 8001b54:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b58:	3301      	adds	r3, #1
 8001b5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b5e:	e051      	b.n	8001c04 <HAL_I2C_Init+0x1dc>
 8001b60:	2304      	movs	r3, #4
 8001b62:	e04f      	b.n	8001c04 <HAL_I2C_Init+0x1dc>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d111      	bne.n	8001b90 <HAL_I2C_Init+0x168>
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	1e58      	subs	r0, r3, #1
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6859      	ldr	r1, [r3, #4]
 8001b74:	460b      	mov	r3, r1
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	440b      	add	r3, r1
 8001b7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b7e:	3301      	adds	r3, #1
 8001b80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	bf0c      	ite	eq
 8001b88:	2301      	moveq	r3, #1
 8001b8a:	2300      	movne	r3, #0
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	e012      	b.n	8001bb6 <HAL_I2C_Init+0x18e>
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	1e58      	subs	r0, r3, #1
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6859      	ldr	r1, [r3, #4]
 8001b98:	460b      	mov	r3, r1
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	440b      	add	r3, r1
 8001b9e:	0099      	lsls	r1, r3, #2
 8001ba0:	440b      	add	r3, r1
 8001ba2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	bf0c      	ite	eq
 8001bb0:	2301      	moveq	r3, #1
 8001bb2:	2300      	movne	r3, #0
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <HAL_I2C_Init+0x196>
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e022      	b.n	8001c04 <HAL_I2C_Init+0x1dc>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d10e      	bne.n	8001be4 <HAL_I2C_Init+0x1bc>
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	1e58      	subs	r0, r3, #1
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6859      	ldr	r1, [r3, #4]
 8001bce:	460b      	mov	r3, r1
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	440b      	add	r3, r1
 8001bd4:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bd8:	3301      	adds	r3, #1
 8001bda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001be2:	e00f      	b.n	8001c04 <HAL_I2C_Init+0x1dc>
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	1e58      	subs	r0, r3, #1
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6859      	ldr	r1, [r3, #4]
 8001bec:	460b      	mov	r3, r1
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	440b      	add	r3, r1
 8001bf2:	0099      	lsls	r1, r3, #2
 8001bf4:	440b      	add	r3, r1
 8001bf6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c00:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001c04:	6879      	ldr	r1, [r7, #4]
 8001c06:	6809      	ldr	r1, [r1, #0]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	69da      	ldr	r2, [r3, #28]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6a1b      	ldr	r3, [r3, #32]
 8001c1e:	431a      	orrs	r2, r3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	430a      	orrs	r2, r1
 8001c26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001c32:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001c36:	687a      	ldr	r2, [r7, #4]
 8001c38:	6911      	ldr	r1, [r2, #16]
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	68d2      	ldr	r2, [r2, #12]
 8001c3e:	4311      	orrs	r1, r2
 8001c40:	687a      	ldr	r2, [r7, #4]
 8001c42:	6812      	ldr	r2, [r2, #0]
 8001c44:	430b      	orrs	r3, r1
 8001c46:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	68db      	ldr	r3, [r3, #12]
 8001c4e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	695a      	ldr	r2, [r3, #20]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	699b      	ldr	r3, [r3, #24]
 8001c5a:	431a      	orrs	r2, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	430a      	orrs	r2, r1
 8001c62:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f042 0201 	orr.w	r2, r2, #1
 8001c72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2200      	movs	r2, #0
 8001c78:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2220      	movs	r2, #32
 8001c7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2200      	movs	r2, #0
 8001c86:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3710      	adds	r7, #16
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	000186a0 	.word	0x000186a0
 8001ca0:	001e847f 	.word	0x001e847f
 8001ca4:	003d08ff 	.word	0x003d08ff
 8001ca8:	431bde83 	.word	0x431bde83
 8001cac:	10624dd3 	.word	0x10624dd3

08001cb0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b088      	sub	sp, #32
 8001cb4:	af02      	add	r7, sp, #8
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	607a      	str	r2, [r7, #4]
 8001cba:	461a      	mov	r2, r3
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	817b      	strh	r3, [r7, #10]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001cc4:	f7ff fbec 	bl	80014a0 <HAL_GetTick>
 8001cc8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	2b20      	cmp	r3, #32
 8001cd4:	f040 80e0 	bne.w	8001e98 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	2319      	movs	r3, #25
 8001cde:	2201      	movs	r2, #1
 8001ce0:	4970      	ldr	r1, [pc, #448]	@ (8001ea4 <HAL_I2C_Master_Transmit+0x1f4>)
 8001ce2:	68f8      	ldr	r0, [r7, #12]
 8001ce4:	f000 fa92 	bl	800220c <I2C_WaitOnFlagUntilTimeout>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001cee:	2302      	movs	r3, #2
 8001cf0:	e0d3      	b.n	8001e9a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d101      	bne.n	8001d00 <HAL_I2C_Master_Transmit+0x50>
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	e0cc      	b.n	8001e9a <HAL_I2C_Master_Transmit+0x1ea>
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2201      	movs	r2, #1
 8001d04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0301 	and.w	r3, r3, #1
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d007      	beq.n	8001d26 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f042 0201 	orr.w	r2, r2, #1
 8001d24:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d34:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	2221      	movs	r2, #33	@ 0x21
 8001d3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	2210      	movs	r2, #16
 8001d42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	687a      	ldr	r2, [r7, #4]
 8001d50:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	893a      	ldrh	r2, [r7, #8]
 8001d56:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d5c:	b29a      	uxth	r2, r3
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	4a50      	ldr	r2, [pc, #320]	@ (8001ea8 <HAL_I2C_Master_Transmit+0x1f8>)
 8001d66:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001d68:	8979      	ldrh	r1, [r7, #10]
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	6a3a      	ldr	r2, [r7, #32]
 8001d6e:	68f8      	ldr	r0, [r7, #12]
 8001d70:	f000 f9ca 	bl	8002108 <I2C_MasterRequestWrite>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e08d      	b.n	8001e9a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d7e:	2300      	movs	r3, #0
 8001d80:	613b      	str	r3, [r7, #16]
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	695b      	ldr	r3, [r3, #20]
 8001d88:	613b      	str	r3, [r7, #16]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	699b      	ldr	r3, [r3, #24]
 8001d90:	613b      	str	r3, [r7, #16]
 8001d92:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001d94:	e066      	b.n	8001e64 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d96:	697a      	ldr	r2, [r7, #20]
 8001d98:	6a39      	ldr	r1, [r7, #32]
 8001d9a:	68f8      	ldr	r0, [r7, #12]
 8001d9c:	f000 fb50 	bl	8002440 <I2C_WaitOnTXEFlagUntilTimeout>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d00d      	beq.n	8001dc2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001daa:	2b04      	cmp	r3, #4
 8001dac:	d107      	bne.n	8001dbe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001dbc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e06b      	b.n	8001e9a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc6:	781a      	ldrb	r2, [r3, #0]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dd2:	1c5a      	adds	r2, r3, #1
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ddc:	b29b      	uxth	r3, r3
 8001dde:	3b01      	subs	r3, #1
 8001de0:	b29a      	uxth	r2, r3
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dea:	3b01      	subs	r3, #1
 8001dec:	b29a      	uxth	r2, r3
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	695b      	ldr	r3, [r3, #20]
 8001df8:	f003 0304 	and.w	r3, r3, #4
 8001dfc:	2b04      	cmp	r3, #4
 8001dfe:	d11b      	bne.n	8001e38 <HAL_I2C_Master_Transmit+0x188>
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d017      	beq.n	8001e38 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e0c:	781a      	ldrb	r2, [r3, #0]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e18:	1c5a      	adds	r2, r3, #1
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	3b01      	subs	r3, #1
 8001e26:	b29a      	uxth	r2, r3
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e30:	3b01      	subs	r3, #1
 8001e32:	b29a      	uxth	r2, r3
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e38:	697a      	ldr	r2, [r7, #20]
 8001e3a:	6a39      	ldr	r1, [r7, #32]
 8001e3c:	68f8      	ldr	r0, [r7, #12]
 8001e3e:	f000 fb47 	bl	80024d0 <I2C_WaitOnBTFFlagUntilTimeout>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d00d      	beq.n	8001e64 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4c:	2b04      	cmp	r3, #4
 8001e4e:	d107      	bne.n	8001e60 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e5e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001e60:	2301      	movs	r3, #1
 8001e62:	e01a      	b.n	8001e9a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d194      	bne.n	8001d96 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	2220      	movs	r2, #32
 8001e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	2200      	movs	r2, #0
 8001e88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001e94:	2300      	movs	r3, #0
 8001e96:	e000      	b.n	8001e9a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001e98:	2302      	movs	r3, #2
  }
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3718      	adds	r7, #24
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	00100002 	.word	0x00100002
 8001ea8:	ffff0000 	.word	0xffff0000

08001eac <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b08a      	sub	sp, #40	@ 0x28
 8001eb0:	af02      	add	r7, sp, #8
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	607a      	str	r2, [r7, #4]
 8001eb6:	603b      	str	r3, [r7, #0]
 8001eb8:	460b      	mov	r3, r1
 8001eba:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001ebc:	f7ff faf0 	bl	80014a0 <HAL_GetTick>
 8001ec0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	2b20      	cmp	r3, #32
 8001ed0:	f040 8111 	bne.w	80020f6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ed4:	69fb      	ldr	r3, [r7, #28]
 8001ed6:	9300      	str	r3, [sp, #0]
 8001ed8:	2319      	movs	r3, #25
 8001eda:	2201      	movs	r2, #1
 8001edc:	4988      	ldr	r1, [pc, #544]	@ (8002100 <HAL_I2C_IsDeviceReady+0x254>)
 8001ede:	68f8      	ldr	r0, [r7, #12]
 8001ee0:	f000 f994 	bl	800220c <I2C_WaitOnFlagUntilTimeout>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8001eea:	2302      	movs	r3, #2
 8001eec:	e104      	b.n	80020f8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d101      	bne.n	8001efc <HAL_I2C_IsDeviceReady+0x50>
 8001ef8:	2302      	movs	r3, #2
 8001efa:	e0fd      	b.n	80020f8 <HAL_I2C_IsDeviceReady+0x24c>
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	2201      	movs	r2, #1
 8001f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d007      	beq.n	8001f22 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f042 0201 	orr.w	r2, r2, #1
 8001f20:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f30:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2224      	movs	r2, #36	@ 0x24
 8001f36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	4a70      	ldr	r2, [pc, #448]	@ (8002104 <HAL_I2C_IsDeviceReady+0x258>)
 8001f44:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f54:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	9300      	str	r3, [sp, #0]
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001f62:	68f8      	ldr	r0, [r7, #12]
 8001f64:	f000 f952 	bl	800220c <I2C_WaitOnFlagUntilTimeout>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d00d      	beq.n	8001f8a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f7c:	d103      	bne.n	8001f86 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f84:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8001f86:	2303      	movs	r3, #3
 8001f88:	e0b6      	b.n	80020f8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001f8a:	897b      	ldrh	r3, [r7, #10]
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	461a      	mov	r2, r3
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001f98:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8001f9a:	f7ff fa81 	bl	80014a0 <HAL_GetTick>
 8001f9e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	695b      	ldr	r3, [r3, #20]
 8001fa6:	f003 0302 	and.w	r3, r3, #2
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	bf0c      	ite	eq
 8001fae:	2301      	moveq	r3, #1
 8001fb0:	2300      	movne	r3, #0
 8001fb2:	b2db      	uxtb	r3, r3
 8001fb4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	695b      	ldr	r3, [r3, #20]
 8001fbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fc4:	bf0c      	ite	eq
 8001fc6:	2301      	moveq	r3, #1
 8001fc8:	2300      	movne	r3, #0
 8001fca:	b2db      	uxtb	r3, r3
 8001fcc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001fce:	e025      	b.n	800201c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001fd0:	f7ff fa66 	bl	80014a0 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	683a      	ldr	r2, [r7, #0]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d302      	bcc.n	8001fe6 <HAL_I2C_IsDeviceReady+0x13a>
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d103      	bne.n	8001fee <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	22a0      	movs	r2, #160	@ 0xa0
 8001fea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	695b      	ldr	r3, [r3, #20]
 8001ff4:	f003 0302 	and.w	r3, r3, #2
 8001ff8:	2b02      	cmp	r3, #2
 8001ffa:	bf0c      	ite	eq
 8001ffc:	2301      	moveq	r3, #1
 8001ffe:	2300      	movne	r3, #0
 8002000:	b2db      	uxtb	r3, r3
 8002002:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	695b      	ldr	r3, [r3, #20]
 800200a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800200e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002012:	bf0c      	ite	eq
 8002014:	2301      	moveq	r3, #1
 8002016:	2300      	movne	r3, #0
 8002018:	b2db      	uxtb	r3, r3
 800201a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002022:	b2db      	uxtb	r3, r3
 8002024:	2ba0      	cmp	r3, #160	@ 0xa0
 8002026:	d005      	beq.n	8002034 <HAL_I2C_IsDeviceReady+0x188>
 8002028:	7dfb      	ldrb	r3, [r7, #23]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d102      	bne.n	8002034 <HAL_I2C_IsDeviceReady+0x188>
 800202e:	7dbb      	ldrb	r3, [r7, #22]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d0cd      	beq.n	8001fd0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2220      	movs	r2, #32
 8002038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	695b      	ldr	r3, [r3, #20]
 8002042:	f003 0302 	and.w	r3, r3, #2
 8002046:	2b02      	cmp	r3, #2
 8002048:	d129      	bne.n	800209e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002058:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800205a:	2300      	movs	r3, #0
 800205c:	613b      	str	r3, [r7, #16]
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	695b      	ldr	r3, [r3, #20]
 8002064:	613b      	str	r3, [r7, #16]
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	699b      	ldr	r3, [r3, #24]
 800206c:	613b      	str	r3, [r7, #16]
 800206e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	9300      	str	r3, [sp, #0]
 8002074:	2319      	movs	r3, #25
 8002076:	2201      	movs	r2, #1
 8002078:	4921      	ldr	r1, [pc, #132]	@ (8002100 <HAL_I2C_IsDeviceReady+0x254>)
 800207a:	68f8      	ldr	r0, [r7, #12]
 800207c:	f000 f8c6 	bl	800220c <I2C_WaitOnFlagUntilTimeout>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	e036      	b.n	80020f8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2220      	movs	r2, #32
 800208e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2200      	movs	r2, #0
 8002096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800209a:	2300      	movs	r3, #0
 800209c:	e02c      	b.n	80020f8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80020ac:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80020b6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80020b8:	69fb      	ldr	r3, [r7, #28]
 80020ba:	9300      	str	r3, [sp, #0]
 80020bc:	2319      	movs	r3, #25
 80020be:	2201      	movs	r2, #1
 80020c0:	490f      	ldr	r1, [pc, #60]	@ (8002100 <HAL_I2C_IsDeviceReady+0x254>)
 80020c2:	68f8      	ldr	r0, [r7, #12]
 80020c4:	f000 f8a2 	bl	800220c <I2C_WaitOnFlagUntilTimeout>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e012      	b.n	80020f8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80020d2:	69bb      	ldr	r3, [r7, #24]
 80020d4:	3301      	adds	r3, #1
 80020d6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80020d8:	69ba      	ldr	r2, [r7, #24]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	429a      	cmp	r2, r3
 80020de:	f4ff af32 	bcc.w	8001f46 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	2220      	movs	r2, #32
 80020e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	2200      	movs	r2, #0
 80020ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e000      	b.n	80020f8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80020f6:	2302      	movs	r3, #2
  }
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3720      	adds	r7, #32
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	00100002 	.word	0x00100002
 8002104:	ffff0000 	.word	0xffff0000

08002108 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b088      	sub	sp, #32
 800210c:	af02      	add	r7, sp, #8
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	607a      	str	r2, [r7, #4]
 8002112:	603b      	str	r3, [r7, #0]
 8002114:	460b      	mov	r3, r1
 8002116:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800211c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	2b08      	cmp	r3, #8
 8002122:	d006      	beq.n	8002132 <I2C_MasterRequestWrite+0x2a>
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	2b01      	cmp	r3, #1
 8002128:	d003      	beq.n	8002132 <I2C_MasterRequestWrite+0x2a>
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002130:	d108      	bne.n	8002144 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002140:	601a      	str	r2, [r3, #0]
 8002142:	e00b      	b.n	800215c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002148:	2b12      	cmp	r3, #18
 800214a:	d107      	bne.n	800215c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800215a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	9300      	str	r3, [sp, #0]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2200      	movs	r2, #0
 8002164:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002168:	68f8      	ldr	r0, [r7, #12]
 800216a:	f000 f84f 	bl	800220c <I2C_WaitOnFlagUntilTimeout>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d00d      	beq.n	8002190 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800217e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002182:	d103      	bne.n	800218c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800218a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800218c:	2303      	movs	r3, #3
 800218e:	e035      	b.n	80021fc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	691b      	ldr	r3, [r3, #16]
 8002194:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002198:	d108      	bne.n	80021ac <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800219a:	897b      	ldrh	r3, [r7, #10]
 800219c:	b2db      	uxtb	r3, r3
 800219e:	461a      	mov	r2, r3
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80021a8:	611a      	str	r2, [r3, #16]
 80021aa:	e01b      	b.n	80021e4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80021ac:	897b      	ldrh	r3, [r7, #10]
 80021ae:	11db      	asrs	r3, r3, #7
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	f003 0306 	and.w	r3, r3, #6
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	f063 030f 	orn	r3, r3, #15
 80021bc:	b2da      	uxtb	r2, r3
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	490e      	ldr	r1, [pc, #56]	@ (8002204 <I2C_MasterRequestWrite+0xfc>)
 80021ca:	68f8      	ldr	r0, [r7, #12]
 80021cc:	f000 f898 	bl	8002300 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e010      	b.n	80021fc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80021da:	897b      	ldrh	r3, [r7, #10]
 80021dc:	b2da      	uxtb	r2, r3
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	4907      	ldr	r1, [pc, #28]	@ (8002208 <I2C_MasterRequestWrite+0x100>)
 80021ea:	68f8      	ldr	r0, [r7, #12]
 80021ec:	f000 f888 	bl	8002300 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d001      	beq.n	80021fa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e000      	b.n	80021fc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80021fa:	2300      	movs	r3, #0
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3718      	adds	r7, #24
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	00010008 	.word	0x00010008
 8002208:	00010002 	.word	0x00010002

0800220c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	60b9      	str	r1, [r7, #8]
 8002216:	603b      	str	r3, [r7, #0]
 8002218:	4613      	mov	r3, r2
 800221a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800221c:	e048      	b.n	80022b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002224:	d044      	beq.n	80022b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002226:	f7ff f93b 	bl	80014a0 <HAL_GetTick>
 800222a:	4602      	mov	r2, r0
 800222c:	69bb      	ldr	r3, [r7, #24]
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	683a      	ldr	r2, [r7, #0]
 8002232:	429a      	cmp	r2, r3
 8002234:	d302      	bcc.n	800223c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d139      	bne.n	80022b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	0c1b      	lsrs	r3, r3, #16
 8002240:	b2db      	uxtb	r3, r3
 8002242:	2b01      	cmp	r3, #1
 8002244:	d10d      	bne.n	8002262 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	695b      	ldr	r3, [r3, #20]
 800224c:	43da      	mvns	r2, r3
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	4013      	ands	r3, r2
 8002252:	b29b      	uxth	r3, r3
 8002254:	2b00      	cmp	r3, #0
 8002256:	bf0c      	ite	eq
 8002258:	2301      	moveq	r3, #1
 800225a:	2300      	movne	r3, #0
 800225c:	b2db      	uxtb	r3, r3
 800225e:	461a      	mov	r2, r3
 8002260:	e00c      	b.n	800227c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	699b      	ldr	r3, [r3, #24]
 8002268:	43da      	mvns	r2, r3
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	4013      	ands	r3, r2
 800226e:	b29b      	uxth	r3, r3
 8002270:	2b00      	cmp	r3, #0
 8002272:	bf0c      	ite	eq
 8002274:	2301      	moveq	r3, #1
 8002276:	2300      	movne	r3, #0
 8002278:	b2db      	uxtb	r3, r3
 800227a:	461a      	mov	r2, r3
 800227c:	79fb      	ldrb	r3, [r7, #7]
 800227e:	429a      	cmp	r2, r3
 8002280:	d116      	bne.n	80022b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2200      	movs	r2, #0
 8002286:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2220      	movs	r2, #32
 800228c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2200      	movs	r2, #0
 8002294:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229c:	f043 0220 	orr.w	r2, r3, #32
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2200      	movs	r2, #0
 80022a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e023      	b.n	80022f8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	0c1b      	lsrs	r3, r3, #16
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d10d      	bne.n	80022d6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	695b      	ldr	r3, [r3, #20]
 80022c0:	43da      	mvns	r2, r3
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	4013      	ands	r3, r2
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	bf0c      	ite	eq
 80022cc:	2301      	moveq	r3, #1
 80022ce:	2300      	movne	r3, #0
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	461a      	mov	r2, r3
 80022d4:	e00c      	b.n	80022f0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	699b      	ldr	r3, [r3, #24]
 80022dc:	43da      	mvns	r2, r3
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	4013      	ands	r3, r2
 80022e2:	b29b      	uxth	r3, r3
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	bf0c      	ite	eq
 80022e8:	2301      	moveq	r3, #1
 80022ea:	2300      	movne	r3, #0
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	461a      	mov	r2, r3
 80022f0:	79fb      	ldrb	r3, [r7, #7]
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d093      	beq.n	800221e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80022f6:	2300      	movs	r3, #0
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3710      	adds	r7, #16
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}

08002300 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b084      	sub	sp, #16
 8002304:	af00      	add	r7, sp, #0
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	60b9      	str	r1, [r7, #8]
 800230a:	607a      	str	r2, [r7, #4]
 800230c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800230e:	e071      	b.n	80023f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	695b      	ldr	r3, [r3, #20]
 8002316:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800231a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800231e:	d123      	bne.n	8002368 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800232e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002338:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	2200      	movs	r2, #0
 800233e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2220      	movs	r2, #32
 8002344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2200      	movs	r2, #0
 800234c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002354:	f043 0204 	orr.w	r2, r3, #4
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2200      	movs	r2, #0
 8002360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	e067      	b.n	8002438 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800236e:	d041      	beq.n	80023f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002370:	f7ff f896 	bl	80014a0 <HAL_GetTick>
 8002374:	4602      	mov	r2, r0
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	1ad3      	subs	r3, r2, r3
 800237a:	687a      	ldr	r2, [r7, #4]
 800237c:	429a      	cmp	r2, r3
 800237e:	d302      	bcc.n	8002386 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d136      	bne.n	80023f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	0c1b      	lsrs	r3, r3, #16
 800238a:	b2db      	uxtb	r3, r3
 800238c:	2b01      	cmp	r3, #1
 800238e:	d10c      	bne.n	80023aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	695b      	ldr	r3, [r3, #20]
 8002396:	43da      	mvns	r2, r3
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	4013      	ands	r3, r2
 800239c:	b29b      	uxth	r3, r3
 800239e:	2b00      	cmp	r3, #0
 80023a0:	bf14      	ite	ne
 80023a2:	2301      	movne	r3, #1
 80023a4:	2300      	moveq	r3, #0
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	e00b      	b.n	80023c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	699b      	ldr	r3, [r3, #24]
 80023b0:	43da      	mvns	r2, r3
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	4013      	ands	r3, r2
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	bf14      	ite	ne
 80023bc:	2301      	movne	r3, #1
 80023be:	2300      	moveq	r3, #0
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d016      	beq.n	80023f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2200      	movs	r2, #0
 80023ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2220      	movs	r2, #32
 80023d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2200      	movs	r2, #0
 80023d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e0:	f043 0220 	orr.w	r2, r3, #32
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2200      	movs	r2, #0
 80023ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e021      	b.n	8002438 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	0c1b      	lsrs	r3, r3, #16
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d10c      	bne.n	8002418 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	695b      	ldr	r3, [r3, #20]
 8002404:	43da      	mvns	r2, r3
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	4013      	ands	r3, r2
 800240a:	b29b      	uxth	r3, r3
 800240c:	2b00      	cmp	r3, #0
 800240e:	bf14      	ite	ne
 8002410:	2301      	movne	r3, #1
 8002412:	2300      	moveq	r3, #0
 8002414:	b2db      	uxtb	r3, r3
 8002416:	e00b      	b.n	8002430 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	699b      	ldr	r3, [r3, #24]
 800241e:	43da      	mvns	r2, r3
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	4013      	ands	r3, r2
 8002424:	b29b      	uxth	r3, r3
 8002426:	2b00      	cmp	r3, #0
 8002428:	bf14      	ite	ne
 800242a:	2301      	movne	r3, #1
 800242c:	2300      	moveq	r3, #0
 800242e:	b2db      	uxtb	r3, r3
 8002430:	2b00      	cmp	r3, #0
 8002432:	f47f af6d 	bne.w	8002310 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002436:	2300      	movs	r3, #0
}
 8002438:	4618      	mov	r0, r3
 800243a:	3710      	adds	r7, #16
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}

08002440 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	60f8      	str	r0, [r7, #12]
 8002448:	60b9      	str	r1, [r7, #8]
 800244a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800244c:	e034      	b.n	80024b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800244e:	68f8      	ldr	r0, [r7, #12]
 8002450:	f000 f886 	bl	8002560 <I2C_IsAcknowledgeFailed>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e034      	b.n	80024c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002464:	d028      	beq.n	80024b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002466:	f7ff f81b 	bl	80014a0 <HAL_GetTick>
 800246a:	4602      	mov	r2, r0
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	68ba      	ldr	r2, [r7, #8]
 8002472:	429a      	cmp	r2, r3
 8002474:	d302      	bcc.n	800247c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d11d      	bne.n	80024b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	695b      	ldr	r3, [r3, #20]
 8002482:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002486:	2b80      	cmp	r3, #128	@ 0x80
 8002488:	d016      	beq.n	80024b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2200      	movs	r2, #0
 800248e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2220      	movs	r2, #32
 8002494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2200      	movs	r2, #0
 800249c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a4:	f043 0220 	orr.w	r2, r3, #32
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2200      	movs	r2, #0
 80024b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	e007      	b.n	80024c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	695b      	ldr	r3, [r3, #20]
 80024be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024c2:	2b80      	cmp	r3, #128	@ 0x80
 80024c4:	d1c3      	bne.n	800244e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80024c6:	2300      	movs	r3, #0
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3710      	adds	r7, #16
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}

080024d0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80024dc:	e034      	b.n	8002548 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80024de:	68f8      	ldr	r0, [r7, #12]
 80024e0:	f000 f83e 	bl	8002560 <I2C_IsAcknowledgeFailed>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d001      	beq.n	80024ee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e034      	b.n	8002558 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024f4:	d028      	beq.n	8002548 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024f6:	f7fe ffd3 	bl	80014a0 <HAL_GetTick>
 80024fa:	4602      	mov	r2, r0
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	68ba      	ldr	r2, [r7, #8]
 8002502:	429a      	cmp	r2, r3
 8002504:	d302      	bcc.n	800250c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d11d      	bne.n	8002548 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	695b      	ldr	r3, [r3, #20]
 8002512:	f003 0304 	and.w	r3, r3, #4
 8002516:	2b04      	cmp	r3, #4
 8002518:	d016      	beq.n	8002548 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	2200      	movs	r2, #0
 800251e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	2220      	movs	r2, #32
 8002524:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2200      	movs	r2, #0
 800252c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002534:	f043 0220 	orr.w	r2, r3, #32
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2200      	movs	r2, #0
 8002540:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e007      	b.n	8002558 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	f003 0304 	and.w	r3, r3, #4
 8002552:	2b04      	cmp	r3, #4
 8002554:	d1c3      	bne.n	80024de <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002556:	2300      	movs	r3, #0
}
 8002558:	4618      	mov	r0, r3
 800255a:	3710      	adds	r7, #16
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}

08002560 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	695b      	ldr	r3, [r3, #20]
 800256e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002572:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002576:	d11b      	bne.n	80025b0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002580:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2220      	movs	r2, #32
 800258c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2200      	movs	r2, #0
 8002594:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800259c:	f043 0204 	orr.w	r2, r3, #4
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2200      	movs	r2, #0
 80025a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e000      	b.n	80025b2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80025b0:	2300      	movs	r3, #0
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	370c      	adds	r7, #12
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
	...

080025c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d101      	bne.n	80025d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e0cc      	b.n	800276e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025d4:	4b68      	ldr	r3, [pc, #416]	@ (8002778 <HAL_RCC_ClockConfig+0x1b8>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 030f 	and.w	r3, r3, #15
 80025dc:	683a      	ldr	r2, [r7, #0]
 80025de:	429a      	cmp	r2, r3
 80025e0:	d90c      	bls.n	80025fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025e2:	4b65      	ldr	r3, [pc, #404]	@ (8002778 <HAL_RCC_ClockConfig+0x1b8>)
 80025e4:	683a      	ldr	r2, [r7, #0]
 80025e6:	b2d2      	uxtb	r2, r2
 80025e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ea:	4b63      	ldr	r3, [pc, #396]	@ (8002778 <HAL_RCC_ClockConfig+0x1b8>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 030f 	and.w	r3, r3, #15
 80025f2:	683a      	ldr	r2, [r7, #0]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d001      	beq.n	80025fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e0b8      	b.n	800276e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 0302 	and.w	r3, r3, #2
 8002604:	2b00      	cmp	r3, #0
 8002606:	d020      	beq.n	800264a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 0304 	and.w	r3, r3, #4
 8002610:	2b00      	cmp	r3, #0
 8002612:	d005      	beq.n	8002620 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002614:	4b59      	ldr	r3, [pc, #356]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	4a58      	ldr	r2, [pc, #352]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 800261a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800261e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0308 	and.w	r3, r3, #8
 8002628:	2b00      	cmp	r3, #0
 800262a:	d005      	beq.n	8002638 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800262c:	4b53      	ldr	r3, [pc, #332]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	4a52      	ldr	r2, [pc, #328]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002632:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002636:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002638:	4b50      	ldr	r3, [pc, #320]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	494d      	ldr	r1, [pc, #308]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002646:	4313      	orrs	r3, r2
 8002648:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 0301 	and.w	r3, r3, #1
 8002652:	2b00      	cmp	r3, #0
 8002654:	d044      	beq.n	80026e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	2b01      	cmp	r3, #1
 800265c:	d107      	bne.n	800266e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800265e:	4b47      	ldr	r3, [pc, #284]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d119      	bne.n	800269e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e07f      	b.n	800276e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	2b02      	cmp	r3, #2
 8002674:	d003      	beq.n	800267e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800267a:	2b03      	cmp	r3, #3
 800267c:	d107      	bne.n	800268e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800267e:	4b3f      	ldr	r3, [pc, #252]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d109      	bne.n	800269e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e06f      	b.n	800276e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800268e:	4b3b      	ldr	r3, [pc, #236]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0302 	and.w	r3, r3, #2
 8002696:	2b00      	cmp	r3, #0
 8002698:	d101      	bne.n	800269e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e067      	b.n	800276e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800269e:	4b37      	ldr	r3, [pc, #220]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	f023 0203 	bic.w	r2, r3, #3
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	4934      	ldr	r1, [pc, #208]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 80026ac:	4313      	orrs	r3, r2
 80026ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026b0:	f7fe fef6 	bl	80014a0 <HAL_GetTick>
 80026b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026b6:	e00a      	b.n	80026ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026b8:	f7fe fef2 	bl	80014a0 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e04f      	b.n	800276e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026ce:	4b2b      	ldr	r3, [pc, #172]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f003 020c 	and.w	r2, r3, #12
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	429a      	cmp	r2, r3
 80026de:	d1eb      	bne.n	80026b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026e0:	4b25      	ldr	r3, [pc, #148]	@ (8002778 <HAL_RCC_ClockConfig+0x1b8>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 030f 	and.w	r3, r3, #15
 80026e8:	683a      	ldr	r2, [r7, #0]
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d20c      	bcs.n	8002708 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026ee:	4b22      	ldr	r3, [pc, #136]	@ (8002778 <HAL_RCC_ClockConfig+0x1b8>)
 80026f0:	683a      	ldr	r2, [r7, #0]
 80026f2:	b2d2      	uxtb	r2, r2
 80026f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026f6:	4b20      	ldr	r3, [pc, #128]	@ (8002778 <HAL_RCC_ClockConfig+0x1b8>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 030f 	and.w	r3, r3, #15
 80026fe:	683a      	ldr	r2, [r7, #0]
 8002700:	429a      	cmp	r2, r3
 8002702:	d001      	beq.n	8002708 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e032      	b.n	800276e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0304 	and.w	r3, r3, #4
 8002710:	2b00      	cmp	r3, #0
 8002712:	d008      	beq.n	8002726 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002714:	4b19      	ldr	r3, [pc, #100]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	4916      	ldr	r1, [pc, #88]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002722:	4313      	orrs	r3, r2
 8002724:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0308 	and.w	r3, r3, #8
 800272e:	2b00      	cmp	r3, #0
 8002730:	d009      	beq.n	8002746 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002732:	4b12      	ldr	r3, [pc, #72]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	691b      	ldr	r3, [r3, #16]
 800273e:	00db      	lsls	r3, r3, #3
 8002740:	490e      	ldr	r1, [pc, #56]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002742:	4313      	orrs	r3, r2
 8002744:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002746:	f000 f855 	bl	80027f4 <HAL_RCC_GetSysClockFreq>
 800274a:	4602      	mov	r2, r0
 800274c:	4b0b      	ldr	r3, [pc, #44]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	091b      	lsrs	r3, r3, #4
 8002752:	f003 030f 	and.w	r3, r3, #15
 8002756:	490a      	ldr	r1, [pc, #40]	@ (8002780 <HAL_RCC_ClockConfig+0x1c0>)
 8002758:	5ccb      	ldrb	r3, [r1, r3]
 800275a:	fa22 f303 	lsr.w	r3, r2, r3
 800275e:	4a09      	ldr	r2, [pc, #36]	@ (8002784 <HAL_RCC_ClockConfig+0x1c4>)
 8002760:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002762:	4b09      	ldr	r3, [pc, #36]	@ (8002788 <HAL_RCC_ClockConfig+0x1c8>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4618      	mov	r0, r3
 8002768:	f7fe fe56 	bl	8001418 <HAL_InitTick>

  return HAL_OK;
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	3710      	adds	r7, #16
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	40023c00 	.word	0x40023c00
 800277c:	40023800 	.word	0x40023800
 8002780:	080056cc 	.word	0x080056cc
 8002784:	20000008 	.word	0x20000008
 8002788:	2000000c 	.word	0x2000000c

0800278c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002790:	4b03      	ldr	r3, [pc, #12]	@ (80027a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002792:	681b      	ldr	r3, [r3, #0]
}
 8002794:	4618      	mov	r0, r3
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	20000008 	.word	0x20000008

080027a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80027a8:	f7ff fff0 	bl	800278c <HAL_RCC_GetHCLKFreq>
 80027ac:	4602      	mov	r2, r0
 80027ae:	4b05      	ldr	r3, [pc, #20]	@ (80027c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	0a9b      	lsrs	r3, r3, #10
 80027b4:	f003 0307 	and.w	r3, r3, #7
 80027b8:	4903      	ldr	r1, [pc, #12]	@ (80027c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027ba:	5ccb      	ldrb	r3, [r1, r3]
 80027bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	40023800 	.word	0x40023800
 80027c8:	080056dc 	.word	0x080056dc

080027cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80027d0:	f7ff ffdc 	bl	800278c <HAL_RCC_GetHCLKFreq>
 80027d4:	4602      	mov	r2, r0
 80027d6:	4b05      	ldr	r3, [pc, #20]	@ (80027ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	0b5b      	lsrs	r3, r3, #13
 80027dc:	f003 0307 	and.w	r3, r3, #7
 80027e0:	4903      	ldr	r1, [pc, #12]	@ (80027f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027e2:	5ccb      	ldrb	r3, [r1, r3]
 80027e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40023800 	.word	0x40023800
 80027f0:	080056dc 	.word	0x080056dc

080027f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027f8:	b0ae      	sub	sp, #184	@ 0xb8
 80027fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80027fc:	2300      	movs	r3, #0
 80027fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002802:	2300      	movs	r3, #0
 8002804:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002808:	2300      	movs	r3, #0
 800280a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800280e:	2300      	movs	r3, #0
 8002810:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002814:	2300      	movs	r3, #0
 8002816:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800281a:	4bcb      	ldr	r3, [pc, #812]	@ (8002b48 <HAL_RCC_GetSysClockFreq+0x354>)
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	f003 030c 	and.w	r3, r3, #12
 8002822:	2b0c      	cmp	r3, #12
 8002824:	f200 8206 	bhi.w	8002c34 <HAL_RCC_GetSysClockFreq+0x440>
 8002828:	a201      	add	r2, pc, #4	@ (adr r2, 8002830 <HAL_RCC_GetSysClockFreq+0x3c>)
 800282a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800282e:	bf00      	nop
 8002830:	08002865 	.word	0x08002865
 8002834:	08002c35 	.word	0x08002c35
 8002838:	08002c35 	.word	0x08002c35
 800283c:	08002c35 	.word	0x08002c35
 8002840:	0800286d 	.word	0x0800286d
 8002844:	08002c35 	.word	0x08002c35
 8002848:	08002c35 	.word	0x08002c35
 800284c:	08002c35 	.word	0x08002c35
 8002850:	08002875 	.word	0x08002875
 8002854:	08002c35 	.word	0x08002c35
 8002858:	08002c35 	.word	0x08002c35
 800285c:	08002c35 	.word	0x08002c35
 8002860:	08002a65 	.word	0x08002a65
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002864:	4bb9      	ldr	r3, [pc, #740]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0x358>)
 8002866:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800286a:	e1e7      	b.n	8002c3c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800286c:	4bb8      	ldr	r3, [pc, #736]	@ (8002b50 <HAL_RCC_GetSysClockFreq+0x35c>)
 800286e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002872:	e1e3      	b.n	8002c3c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002874:	4bb4      	ldr	r3, [pc, #720]	@ (8002b48 <HAL_RCC_GetSysClockFreq+0x354>)
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800287c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002880:	4bb1      	ldr	r3, [pc, #708]	@ (8002b48 <HAL_RCC_GetSysClockFreq+0x354>)
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002888:	2b00      	cmp	r3, #0
 800288a:	d071      	beq.n	8002970 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800288c:	4bae      	ldr	r3, [pc, #696]	@ (8002b48 <HAL_RCC_GetSysClockFreq+0x354>)
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	099b      	lsrs	r3, r3, #6
 8002892:	2200      	movs	r2, #0
 8002894:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002898:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800289c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80028a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028a4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80028a8:	2300      	movs	r3, #0
 80028aa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80028ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80028b2:	4622      	mov	r2, r4
 80028b4:	462b      	mov	r3, r5
 80028b6:	f04f 0000 	mov.w	r0, #0
 80028ba:	f04f 0100 	mov.w	r1, #0
 80028be:	0159      	lsls	r1, r3, #5
 80028c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028c4:	0150      	lsls	r0, r2, #5
 80028c6:	4602      	mov	r2, r0
 80028c8:	460b      	mov	r3, r1
 80028ca:	4621      	mov	r1, r4
 80028cc:	1a51      	subs	r1, r2, r1
 80028ce:	6439      	str	r1, [r7, #64]	@ 0x40
 80028d0:	4629      	mov	r1, r5
 80028d2:	eb63 0301 	sbc.w	r3, r3, r1
 80028d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80028d8:	f04f 0200 	mov.w	r2, #0
 80028dc:	f04f 0300 	mov.w	r3, #0
 80028e0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80028e4:	4649      	mov	r1, r9
 80028e6:	018b      	lsls	r3, r1, #6
 80028e8:	4641      	mov	r1, r8
 80028ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80028ee:	4641      	mov	r1, r8
 80028f0:	018a      	lsls	r2, r1, #6
 80028f2:	4641      	mov	r1, r8
 80028f4:	1a51      	subs	r1, r2, r1
 80028f6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80028f8:	4649      	mov	r1, r9
 80028fa:	eb63 0301 	sbc.w	r3, r3, r1
 80028fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002900:	f04f 0200 	mov.w	r2, #0
 8002904:	f04f 0300 	mov.w	r3, #0
 8002908:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800290c:	4649      	mov	r1, r9
 800290e:	00cb      	lsls	r3, r1, #3
 8002910:	4641      	mov	r1, r8
 8002912:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002916:	4641      	mov	r1, r8
 8002918:	00ca      	lsls	r2, r1, #3
 800291a:	4610      	mov	r0, r2
 800291c:	4619      	mov	r1, r3
 800291e:	4603      	mov	r3, r0
 8002920:	4622      	mov	r2, r4
 8002922:	189b      	adds	r3, r3, r2
 8002924:	633b      	str	r3, [r7, #48]	@ 0x30
 8002926:	462b      	mov	r3, r5
 8002928:	460a      	mov	r2, r1
 800292a:	eb42 0303 	adc.w	r3, r2, r3
 800292e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002930:	f04f 0200 	mov.w	r2, #0
 8002934:	f04f 0300 	mov.w	r3, #0
 8002938:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800293c:	4629      	mov	r1, r5
 800293e:	024b      	lsls	r3, r1, #9
 8002940:	4621      	mov	r1, r4
 8002942:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002946:	4621      	mov	r1, r4
 8002948:	024a      	lsls	r2, r1, #9
 800294a:	4610      	mov	r0, r2
 800294c:	4619      	mov	r1, r3
 800294e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002952:	2200      	movs	r2, #0
 8002954:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002958:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800295c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002960:	f7fd fca6 	bl	80002b0 <__aeabi_uldivmod>
 8002964:	4602      	mov	r2, r0
 8002966:	460b      	mov	r3, r1
 8002968:	4613      	mov	r3, r2
 800296a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800296e:	e067      	b.n	8002a40 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002970:	4b75      	ldr	r3, [pc, #468]	@ (8002b48 <HAL_RCC_GetSysClockFreq+0x354>)
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	099b      	lsrs	r3, r3, #6
 8002976:	2200      	movs	r2, #0
 8002978:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800297c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002980:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002984:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002988:	67bb      	str	r3, [r7, #120]	@ 0x78
 800298a:	2300      	movs	r3, #0
 800298c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800298e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002992:	4622      	mov	r2, r4
 8002994:	462b      	mov	r3, r5
 8002996:	f04f 0000 	mov.w	r0, #0
 800299a:	f04f 0100 	mov.w	r1, #0
 800299e:	0159      	lsls	r1, r3, #5
 80029a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029a4:	0150      	lsls	r0, r2, #5
 80029a6:	4602      	mov	r2, r0
 80029a8:	460b      	mov	r3, r1
 80029aa:	4621      	mov	r1, r4
 80029ac:	1a51      	subs	r1, r2, r1
 80029ae:	62b9      	str	r1, [r7, #40]	@ 0x28
 80029b0:	4629      	mov	r1, r5
 80029b2:	eb63 0301 	sbc.w	r3, r3, r1
 80029b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80029b8:	f04f 0200 	mov.w	r2, #0
 80029bc:	f04f 0300 	mov.w	r3, #0
 80029c0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80029c4:	4649      	mov	r1, r9
 80029c6:	018b      	lsls	r3, r1, #6
 80029c8:	4641      	mov	r1, r8
 80029ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80029ce:	4641      	mov	r1, r8
 80029d0:	018a      	lsls	r2, r1, #6
 80029d2:	4641      	mov	r1, r8
 80029d4:	ebb2 0a01 	subs.w	sl, r2, r1
 80029d8:	4649      	mov	r1, r9
 80029da:	eb63 0b01 	sbc.w	fp, r3, r1
 80029de:	f04f 0200 	mov.w	r2, #0
 80029e2:	f04f 0300 	mov.w	r3, #0
 80029e6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80029ea:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80029ee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80029f2:	4692      	mov	sl, r2
 80029f4:	469b      	mov	fp, r3
 80029f6:	4623      	mov	r3, r4
 80029f8:	eb1a 0303 	adds.w	r3, sl, r3
 80029fc:	623b      	str	r3, [r7, #32]
 80029fe:	462b      	mov	r3, r5
 8002a00:	eb4b 0303 	adc.w	r3, fp, r3
 8002a04:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a06:	f04f 0200 	mov.w	r2, #0
 8002a0a:	f04f 0300 	mov.w	r3, #0
 8002a0e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002a12:	4629      	mov	r1, r5
 8002a14:	028b      	lsls	r3, r1, #10
 8002a16:	4621      	mov	r1, r4
 8002a18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a1c:	4621      	mov	r1, r4
 8002a1e:	028a      	lsls	r2, r1, #10
 8002a20:	4610      	mov	r0, r2
 8002a22:	4619      	mov	r1, r3
 8002a24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002a28:	2200      	movs	r2, #0
 8002a2a:	673b      	str	r3, [r7, #112]	@ 0x70
 8002a2c:	677a      	str	r2, [r7, #116]	@ 0x74
 8002a2e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002a32:	f7fd fc3d 	bl	80002b0 <__aeabi_uldivmod>
 8002a36:	4602      	mov	r2, r0
 8002a38:	460b      	mov	r3, r1
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002a40:	4b41      	ldr	r3, [pc, #260]	@ (8002b48 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	0c1b      	lsrs	r3, r3, #16
 8002a46:	f003 0303 	and.w	r3, r3, #3
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	005b      	lsls	r3, r3, #1
 8002a4e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002a52:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002a56:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002a5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a5e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a62:	e0eb      	b.n	8002c3c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a64:	4b38      	ldr	r3, [pc, #224]	@ (8002b48 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a70:	4b35      	ldr	r3, [pc, #212]	@ (8002b48 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d06b      	beq.n	8002b54 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a7c:	4b32      	ldr	r3, [pc, #200]	@ (8002b48 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	099b      	lsrs	r3, r3, #6
 8002a82:	2200      	movs	r2, #0
 8002a84:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002a86:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002a88:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002a8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a8e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002a90:	2300      	movs	r3, #0
 8002a92:	667b      	str	r3, [r7, #100]	@ 0x64
 8002a94:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002a98:	4622      	mov	r2, r4
 8002a9a:	462b      	mov	r3, r5
 8002a9c:	f04f 0000 	mov.w	r0, #0
 8002aa0:	f04f 0100 	mov.w	r1, #0
 8002aa4:	0159      	lsls	r1, r3, #5
 8002aa6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002aaa:	0150      	lsls	r0, r2, #5
 8002aac:	4602      	mov	r2, r0
 8002aae:	460b      	mov	r3, r1
 8002ab0:	4621      	mov	r1, r4
 8002ab2:	1a51      	subs	r1, r2, r1
 8002ab4:	61b9      	str	r1, [r7, #24]
 8002ab6:	4629      	mov	r1, r5
 8002ab8:	eb63 0301 	sbc.w	r3, r3, r1
 8002abc:	61fb      	str	r3, [r7, #28]
 8002abe:	f04f 0200 	mov.w	r2, #0
 8002ac2:	f04f 0300 	mov.w	r3, #0
 8002ac6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002aca:	4659      	mov	r1, fp
 8002acc:	018b      	lsls	r3, r1, #6
 8002ace:	4651      	mov	r1, sl
 8002ad0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002ad4:	4651      	mov	r1, sl
 8002ad6:	018a      	lsls	r2, r1, #6
 8002ad8:	4651      	mov	r1, sl
 8002ada:	ebb2 0801 	subs.w	r8, r2, r1
 8002ade:	4659      	mov	r1, fp
 8002ae0:	eb63 0901 	sbc.w	r9, r3, r1
 8002ae4:	f04f 0200 	mov.w	r2, #0
 8002ae8:	f04f 0300 	mov.w	r3, #0
 8002aec:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002af0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002af4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002af8:	4690      	mov	r8, r2
 8002afa:	4699      	mov	r9, r3
 8002afc:	4623      	mov	r3, r4
 8002afe:	eb18 0303 	adds.w	r3, r8, r3
 8002b02:	613b      	str	r3, [r7, #16]
 8002b04:	462b      	mov	r3, r5
 8002b06:	eb49 0303 	adc.w	r3, r9, r3
 8002b0a:	617b      	str	r3, [r7, #20]
 8002b0c:	f04f 0200 	mov.w	r2, #0
 8002b10:	f04f 0300 	mov.w	r3, #0
 8002b14:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002b18:	4629      	mov	r1, r5
 8002b1a:	024b      	lsls	r3, r1, #9
 8002b1c:	4621      	mov	r1, r4
 8002b1e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002b22:	4621      	mov	r1, r4
 8002b24:	024a      	lsls	r2, r1, #9
 8002b26:	4610      	mov	r0, r2
 8002b28:	4619      	mov	r1, r3
 8002b2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b2e:	2200      	movs	r2, #0
 8002b30:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002b32:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002b34:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002b38:	f7fd fbba 	bl	80002b0 <__aeabi_uldivmod>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	460b      	mov	r3, r1
 8002b40:	4613      	mov	r3, r2
 8002b42:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002b46:	e065      	b.n	8002c14 <HAL_RCC_GetSysClockFreq+0x420>
 8002b48:	40023800 	.word	0x40023800
 8002b4c:	00f42400 	.word	0x00f42400
 8002b50:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b54:	4b3d      	ldr	r3, [pc, #244]	@ (8002c4c <HAL_RCC_GetSysClockFreq+0x458>)
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	099b      	lsrs	r3, r3, #6
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	4611      	mov	r1, r2
 8002b60:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002b64:	653b      	str	r3, [r7, #80]	@ 0x50
 8002b66:	2300      	movs	r3, #0
 8002b68:	657b      	str	r3, [r7, #84]	@ 0x54
 8002b6a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002b6e:	4642      	mov	r2, r8
 8002b70:	464b      	mov	r3, r9
 8002b72:	f04f 0000 	mov.w	r0, #0
 8002b76:	f04f 0100 	mov.w	r1, #0
 8002b7a:	0159      	lsls	r1, r3, #5
 8002b7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b80:	0150      	lsls	r0, r2, #5
 8002b82:	4602      	mov	r2, r0
 8002b84:	460b      	mov	r3, r1
 8002b86:	4641      	mov	r1, r8
 8002b88:	1a51      	subs	r1, r2, r1
 8002b8a:	60b9      	str	r1, [r7, #8]
 8002b8c:	4649      	mov	r1, r9
 8002b8e:	eb63 0301 	sbc.w	r3, r3, r1
 8002b92:	60fb      	str	r3, [r7, #12]
 8002b94:	f04f 0200 	mov.w	r2, #0
 8002b98:	f04f 0300 	mov.w	r3, #0
 8002b9c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002ba0:	4659      	mov	r1, fp
 8002ba2:	018b      	lsls	r3, r1, #6
 8002ba4:	4651      	mov	r1, sl
 8002ba6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002baa:	4651      	mov	r1, sl
 8002bac:	018a      	lsls	r2, r1, #6
 8002bae:	4651      	mov	r1, sl
 8002bb0:	1a54      	subs	r4, r2, r1
 8002bb2:	4659      	mov	r1, fp
 8002bb4:	eb63 0501 	sbc.w	r5, r3, r1
 8002bb8:	f04f 0200 	mov.w	r2, #0
 8002bbc:	f04f 0300 	mov.w	r3, #0
 8002bc0:	00eb      	lsls	r3, r5, #3
 8002bc2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002bc6:	00e2      	lsls	r2, r4, #3
 8002bc8:	4614      	mov	r4, r2
 8002bca:	461d      	mov	r5, r3
 8002bcc:	4643      	mov	r3, r8
 8002bce:	18e3      	adds	r3, r4, r3
 8002bd0:	603b      	str	r3, [r7, #0]
 8002bd2:	464b      	mov	r3, r9
 8002bd4:	eb45 0303 	adc.w	r3, r5, r3
 8002bd8:	607b      	str	r3, [r7, #4]
 8002bda:	f04f 0200 	mov.w	r2, #0
 8002bde:	f04f 0300 	mov.w	r3, #0
 8002be2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002be6:	4629      	mov	r1, r5
 8002be8:	028b      	lsls	r3, r1, #10
 8002bea:	4621      	mov	r1, r4
 8002bec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002bf0:	4621      	mov	r1, r4
 8002bf2:	028a      	lsls	r2, r1, #10
 8002bf4:	4610      	mov	r0, r2
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c00:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002c02:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002c06:	f7fd fb53 	bl	80002b0 <__aeabi_uldivmod>
 8002c0a:	4602      	mov	r2, r0
 8002c0c:	460b      	mov	r3, r1
 8002c0e:	4613      	mov	r3, r2
 8002c10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002c14:	4b0d      	ldr	r3, [pc, #52]	@ (8002c4c <HAL_RCC_GetSysClockFreq+0x458>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	0f1b      	lsrs	r3, r3, #28
 8002c1a:	f003 0307 	and.w	r3, r3, #7
 8002c1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002c22:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002c26:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c2e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002c32:	e003      	b.n	8002c3c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c34:	4b06      	ldr	r3, [pc, #24]	@ (8002c50 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002c36:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002c3a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c3c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	37b8      	adds	r7, #184	@ 0xb8
 8002c44:	46bd      	mov	sp, r7
 8002c46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c4a:	bf00      	nop
 8002c4c:	40023800 	.word	0x40023800
 8002c50:	00f42400 	.word	0x00f42400

08002c54 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b086      	sub	sp, #24
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d101      	bne.n	8002c66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e28d      	b.n	8003182 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	f000 8083 	beq.w	8002d7a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002c74:	4b94      	ldr	r3, [pc, #592]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	f003 030c 	and.w	r3, r3, #12
 8002c7c:	2b04      	cmp	r3, #4
 8002c7e:	d019      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002c80:	4b91      	ldr	r3, [pc, #580]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f003 030c 	and.w	r3, r3, #12
        || \
 8002c88:	2b08      	cmp	r3, #8
 8002c8a:	d106      	bne.n	8002c9a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002c8c:	4b8e      	ldr	r3, [pc, #568]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c94:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c98:	d00c      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c9a:	4b8b      	ldr	r3, [pc, #556]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002ca2:	2b0c      	cmp	r3, #12
 8002ca4:	d112      	bne.n	8002ccc <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ca6:	4b88      	ldr	r3, [pc, #544]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002cb2:	d10b      	bne.n	8002ccc <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cb4:	4b84      	ldr	r3, [pc, #528]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d05b      	beq.n	8002d78 <HAL_RCC_OscConfig+0x124>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d157      	bne.n	8002d78 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e25a      	b.n	8003182 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cd4:	d106      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x90>
 8002cd6:	4b7c      	ldr	r3, [pc, #496]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a7b      	ldr	r2, [pc, #492]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002cdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ce0:	6013      	str	r3, [r2, #0]
 8002ce2:	e01d      	b.n	8002d20 <HAL_RCC_OscConfig+0xcc>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002cec:	d10c      	bne.n	8002d08 <HAL_RCC_OscConfig+0xb4>
 8002cee:	4b76      	ldr	r3, [pc, #472]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a75      	ldr	r2, [pc, #468]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002cf4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002cf8:	6013      	str	r3, [r2, #0]
 8002cfa:	4b73      	ldr	r3, [pc, #460]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a72      	ldr	r2, [pc, #456]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002d00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d04:	6013      	str	r3, [r2, #0]
 8002d06:	e00b      	b.n	8002d20 <HAL_RCC_OscConfig+0xcc>
 8002d08:	4b6f      	ldr	r3, [pc, #444]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a6e      	ldr	r2, [pc, #440]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002d0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d12:	6013      	str	r3, [r2, #0]
 8002d14:	4b6c      	ldr	r3, [pc, #432]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a6b      	ldr	r2, [pc, #428]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002d1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d013      	beq.n	8002d50 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d28:	f7fe fbba 	bl	80014a0 <HAL_GetTick>
 8002d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d2e:	e008      	b.n	8002d42 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d30:	f7fe fbb6 	bl	80014a0 <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	2b64      	cmp	r3, #100	@ 0x64
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e21f      	b.n	8003182 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d42:	4b61      	ldr	r3, [pc, #388]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d0f0      	beq.n	8002d30 <HAL_RCC_OscConfig+0xdc>
 8002d4e:	e014      	b.n	8002d7a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d50:	f7fe fba6 	bl	80014a0 <HAL_GetTick>
 8002d54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d56:	e008      	b.n	8002d6a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d58:	f7fe fba2 	bl	80014a0 <HAL_GetTick>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	2b64      	cmp	r3, #100	@ 0x64
 8002d64:	d901      	bls.n	8002d6a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002d66:	2303      	movs	r3, #3
 8002d68:	e20b      	b.n	8003182 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d6a:	4b57      	ldr	r3, [pc, #348]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d1f0      	bne.n	8002d58 <HAL_RCC_OscConfig+0x104>
 8002d76:	e000      	b.n	8002d7a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 0302 	and.w	r3, r3, #2
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d06f      	beq.n	8002e66 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002d86:	4b50      	ldr	r3, [pc, #320]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	f003 030c 	and.w	r3, r3, #12
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d017      	beq.n	8002dc2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002d92:	4b4d      	ldr	r3, [pc, #308]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f003 030c 	and.w	r3, r3, #12
        || \
 8002d9a:	2b08      	cmp	r3, #8
 8002d9c:	d105      	bne.n	8002daa <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002d9e:	4b4a      	ldr	r3, [pc, #296]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d00b      	beq.n	8002dc2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002daa:	4b47      	ldr	r3, [pc, #284]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002db2:	2b0c      	cmp	r3, #12
 8002db4:	d11c      	bne.n	8002df0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002db6:	4b44      	ldr	r3, [pc, #272]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d116      	bne.n	8002df0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dc2:	4b41      	ldr	r3, [pc, #260]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 0302 	and.w	r3, r3, #2
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d005      	beq.n	8002dda <HAL_RCC_OscConfig+0x186>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d001      	beq.n	8002dda <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e1d3      	b.n	8003182 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dda:	4b3b      	ldr	r3, [pc, #236]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	691b      	ldr	r3, [r3, #16]
 8002de6:	00db      	lsls	r3, r3, #3
 8002de8:	4937      	ldr	r1, [pc, #220]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002dea:	4313      	orrs	r3, r2
 8002dec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dee:	e03a      	b.n	8002e66 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d020      	beq.n	8002e3a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002df8:	4b34      	ldr	r3, [pc, #208]	@ (8002ecc <HAL_RCC_OscConfig+0x278>)
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dfe:	f7fe fb4f 	bl	80014a0 <HAL_GetTick>
 8002e02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e04:	e008      	b.n	8002e18 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e06:	f7fe fb4b 	bl	80014a0 <HAL_GetTick>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	1ad3      	subs	r3, r2, r3
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	d901      	bls.n	8002e18 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002e14:	2303      	movs	r3, #3
 8002e16:	e1b4      	b.n	8003182 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e18:	4b2b      	ldr	r3, [pc, #172]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f003 0302 	and.w	r3, r3, #2
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d0f0      	beq.n	8002e06 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e24:	4b28      	ldr	r3, [pc, #160]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	691b      	ldr	r3, [r3, #16]
 8002e30:	00db      	lsls	r3, r3, #3
 8002e32:	4925      	ldr	r1, [pc, #148]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002e34:	4313      	orrs	r3, r2
 8002e36:	600b      	str	r3, [r1, #0]
 8002e38:	e015      	b.n	8002e66 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e3a:	4b24      	ldr	r3, [pc, #144]	@ (8002ecc <HAL_RCC_OscConfig+0x278>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e40:	f7fe fb2e 	bl	80014a0 <HAL_GetTick>
 8002e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e46:	e008      	b.n	8002e5a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e48:	f7fe fb2a 	bl	80014a0 <HAL_GetTick>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d901      	bls.n	8002e5a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e193      	b.n	8003182 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e5a:	4b1b      	ldr	r3, [pc, #108]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0302 	and.w	r3, r3, #2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d1f0      	bne.n	8002e48 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 0308 	and.w	r3, r3, #8
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d036      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	695b      	ldr	r3, [r3, #20]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d016      	beq.n	8002ea8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e7a:	4b15      	ldr	r3, [pc, #84]	@ (8002ed0 <HAL_RCC_OscConfig+0x27c>)
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e80:	f7fe fb0e 	bl	80014a0 <HAL_GetTick>
 8002e84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e86:	e008      	b.n	8002e9a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e88:	f7fe fb0a 	bl	80014a0 <HAL_GetTick>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	1ad3      	subs	r3, r2, r3
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d901      	bls.n	8002e9a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002e96:	2303      	movs	r3, #3
 8002e98:	e173      	b.n	8003182 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e9a:	4b0b      	ldr	r3, [pc, #44]	@ (8002ec8 <HAL_RCC_OscConfig+0x274>)
 8002e9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e9e:	f003 0302 	and.w	r3, r3, #2
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d0f0      	beq.n	8002e88 <HAL_RCC_OscConfig+0x234>
 8002ea6:	e01b      	b.n	8002ee0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ea8:	4b09      	ldr	r3, [pc, #36]	@ (8002ed0 <HAL_RCC_OscConfig+0x27c>)
 8002eaa:	2200      	movs	r2, #0
 8002eac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eae:	f7fe faf7 	bl	80014a0 <HAL_GetTick>
 8002eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002eb4:	e00e      	b.n	8002ed4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eb6:	f7fe faf3 	bl	80014a0 <HAL_GetTick>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	1ad3      	subs	r3, r2, r3
 8002ec0:	2b02      	cmp	r3, #2
 8002ec2:	d907      	bls.n	8002ed4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002ec4:	2303      	movs	r3, #3
 8002ec6:	e15c      	b.n	8003182 <HAL_RCC_OscConfig+0x52e>
 8002ec8:	40023800 	.word	0x40023800
 8002ecc:	42470000 	.word	0x42470000
 8002ed0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ed4:	4b8a      	ldr	r3, [pc, #552]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 8002ed6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ed8:	f003 0302 	and.w	r3, r3, #2
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d1ea      	bne.n	8002eb6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0304 	and.w	r3, r3, #4
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	f000 8097 	beq.w	800301c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ef2:	4b83      	ldr	r3, [pc, #524]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 8002ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d10f      	bne.n	8002f1e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002efe:	2300      	movs	r3, #0
 8002f00:	60bb      	str	r3, [r7, #8]
 8002f02:	4b7f      	ldr	r3, [pc, #508]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 8002f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f06:	4a7e      	ldr	r2, [pc, #504]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 8002f08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f0e:	4b7c      	ldr	r3, [pc, #496]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 8002f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f16:	60bb      	str	r3, [r7, #8]
 8002f18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f1e:	4b79      	ldr	r3, [pc, #484]	@ (8003104 <HAL_RCC_OscConfig+0x4b0>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d118      	bne.n	8002f5c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f2a:	4b76      	ldr	r3, [pc, #472]	@ (8003104 <HAL_RCC_OscConfig+0x4b0>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a75      	ldr	r2, [pc, #468]	@ (8003104 <HAL_RCC_OscConfig+0x4b0>)
 8002f30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f36:	f7fe fab3 	bl	80014a0 <HAL_GetTick>
 8002f3a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f3c:	e008      	b.n	8002f50 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f3e:	f7fe faaf 	bl	80014a0 <HAL_GetTick>
 8002f42:	4602      	mov	r2, r0
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	1ad3      	subs	r3, r2, r3
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d901      	bls.n	8002f50 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002f4c:	2303      	movs	r3, #3
 8002f4e:	e118      	b.n	8003182 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f50:	4b6c      	ldr	r3, [pc, #432]	@ (8003104 <HAL_RCC_OscConfig+0x4b0>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d0f0      	beq.n	8002f3e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d106      	bne.n	8002f72 <HAL_RCC_OscConfig+0x31e>
 8002f64:	4b66      	ldr	r3, [pc, #408]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 8002f66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f68:	4a65      	ldr	r2, [pc, #404]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 8002f6a:	f043 0301 	orr.w	r3, r3, #1
 8002f6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f70:	e01c      	b.n	8002fac <HAL_RCC_OscConfig+0x358>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	2b05      	cmp	r3, #5
 8002f78:	d10c      	bne.n	8002f94 <HAL_RCC_OscConfig+0x340>
 8002f7a:	4b61      	ldr	r3, [pc, #388]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 8002f7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f7e:	4a60      	ldr	r2, [pc, #384]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 8002f80:	f043 0304 	orr.w	r3, r3, #4
 8002f84:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f86:	4b5e      	ldr	r3, [pc, #376]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 8002f88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f8a:	4a5d      	ldr	r2, [pc, #372]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 8002f8c:	f043 0301 	orr.w	r3, r3, #1
 8002f90:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f92:	e00b      	b.n	8002fac <HAL_RCC_OscConfig+0x358>
 8002f94:	4b5a      	ldr	r3, [pc, #360]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 8002f96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f98:	4a59      	ldr	r2, [pc, #356]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 8002f9a:	f023 0301 	bic.w	r3, r3, #1
 8002f9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fa0:	4b57      	ldr	r3, [pc, #348]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 8002fa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fa4:	4a56      	ldr	r2, [pc, #344]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 8002fa6:	f023 0304 	bic.w	r3, r3, #4
 8002faa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d015      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fb4:	f7fe fa74 	bl	80014a0 <HAL_GetTick>
 8002fb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fba:	e00a      	b.n	8002fd2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fbc:	f7fe fa70 	bl	80014a0 <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d901      	bls.n	8002fd2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002fce:	2303      	movs	r3, #3
 8002fd0:	e0d7      	b.n	8003182 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fd2:	4b4b      	ldr	r3, [pc, #300]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 8002fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fd6:	f003 0302 	and.w	r3, r3, #2
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d0ee      	beq.n	8002fbc <HAL_RCC_OscConfig+0x368>
 8002fde:	e014      	b.n	800300a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fe0:	f7fe fa5e 	bl	80014a0 <HAL_GetTick>
 8002fe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fe6:	e00a      	b.n	8002ffe <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fe8:	f7fe fa5a 	bl	80014a0 <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d901      	bls.n	8002ffe <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e0c1      	b.n	8003182 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ffe:	4b40      	ldr	r3, [pc, #256]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 8003000:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003002:	f003 0302 	and.w	r3, r3, #2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d1ee      	bne.n	8002fe8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800300a:	7dfb      	ldrb	r3, [r7, #23]
 800300c:	2b01      	cmp	r3, #1
 800300e:	d105      	bne.n	800301c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003010:	4b3b      	ldr	r3, [pc, #236]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 8003012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003014:	4a3a      	ldr	r2, [pc, #232]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 8003016:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800301a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	699b      	ldr	r3, [r3, #24]
 8003020:	2b00      	cmp	r3, #0
 8003022:	f000 80ad 	beq.w	8003180 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003026:	4b36      	ldr	r3, [pc, #216]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	f003 030c 	and.w	r3, r3, #12
 800302e:	2b08      	cmp	r3, #8
 8003030:	d060      	beq.n	80030f4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	699b      	ldr	r3, [r3, #24]
 8003036:	2b02      	cmp	r3, #2
 8003038:	d145      	bne.n	80030c6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800303a:	4b33      	ldr	r3, [pc, #204]	@ (8003108 <HAL_RCC_OscConfig+0x4b4>)
 800303c:	2200      	movs	r2, #0
 800303e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003040:	f7fe fa2e 	bl	80014a0 <HAL_GetTick>
 8003044:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003046:	e008      	b.n	800305a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003048:	f7fe fa2a 	bl	80014a0 <HAL_GetTick>
 800304c:	4602      	mov	r2, r0
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	2b02      	cmp	r3, #2
 8003054:	d901      	bls.n	800305a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003056:	2303      	movs	r3, #3
 8003058:	e093      	b.n	8003182 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800305a:	4b29      	ldr	r3, [pc, #164]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d1f0      	bne.n	8003048 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	69da      	ldr	r2, [r3, #28]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6a1b      	ldr	r3, [r3, #32]
 800306e:	431a      	orrs	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003074:	019b      	lsls	r3, r3, #6
 8003076:	431a      	orrs	r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800307c:	085b      	lsrs	r3, r3, #1
 800307e:	3b01      	subs	r3, #1
 8003080:	041b      	lsls	r3, r3, #16
 8003082:	431a      	orrs	r2, r3
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003088:	061b      	lsls	r3, r3, #24
 800308a:	431a      	orrs	r2, r3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003090:	071b      	lsls	r3, r3, #28
 8003092:	491b      	ldr	r1, [pc, #108]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 8003094:	4313      	orrs	r3, r2
 8003096:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003098:	4b1b      	ldr	r3, [pc, #108]	@ (8003108 <HAL_RCC_OscConfig+0x4b4>)
 800309a:	2201      	movs	r2, #1
 800309c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800309e:	f7fe f9ff 	bl	80014a0 <HAL_GetTick>
 80030a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030a4:	e008      	b.n	80030b8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030a6:	f7fe f9fb 	bl	80014a0 <HAL_GetTick>
 80030aa:	4602      	mov	r2, r0
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	1ad3      	subs	r3, r2, r3
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d901      	bls.n	80030b8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	e064      	b.n	8003182 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030b8:	4b11      	ldr	r3, [pc, #68]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d0f0      	beq.n	80030a6 <HAL_RCC_OscConfig+0x452>
 80030c4:	e05c      	b.n	8003180 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030c6:	4b10      	ldr	r3, [pc, #64]	@ (8003108 <HAL_RCC_OscConfig+0x4b4>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030cc:	f7fe f9e8 	bl	80014a0 <HAL_GetTick>
 80030d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030d2:	e008      	b.n	80030e6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030d4:	f7fe f9e4 	bl	80014a0 <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	2b02      	cmp	r3, #2
 80030e0:	d901      	bls.n	80030e6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80030e2:	2303      	movs	r3, #3
 80030e4:	e04d      	b.n	8003182 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030e6:	4b06      	ldr	r3, [pc, #24]	@ (8003100 <HAL_RCC_OscConfig+0x4ac>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d1f0      	bne.n	80030d4 <HAL_RCC_OscConfig+0x480>
 80030f2:	e045      	b.n	8003180 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	699b      	ldr	r3, [r3, #24]
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d107      	bne.n	800310c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e040      	b.n	8003182 <HAL_RCC_OscConfig+0x52e>
 8003100:	40023800 	.word	0x40023800
 8003104:	40007000 	.word	0x40007000
 8003108:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800310c:	4b1f      	ldr	r3, [pc, #124]	@ (800318c <HAL_RCC_OscConfig+0x538>)
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	699b      	ldr	r3, [r3, #24]
 8003116:	2b01      	cmp	r3, #1
 8003118:	d030      	beq.n	800317c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003124:	429a      	cmp	r2, r3
 8003126:	d129      	bne.n	800317c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003132:	429a      	cmp	r2, r3
 8003134:	d122      	bne.n	800317c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003136:	68fa      	ldr	r2, [r7, #12]
 8003138:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800313c:	4013      	ands	r3, r2
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003142:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003144:	4293      	cmp	r3, r2
 8003146:	d119      	bne.n	800317c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003152:	085b      	lsrs	r3, r3, #1
 8003154:	3b01      	subs	r3, #1
 8003156:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003158:	429a      	cmp	r2, r3
 800315a:	d10f      	bne.n	800317c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003166:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003168:	429a      	cmp	r2, r3
 800316a:	d107      	bne.n	800317c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003176:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003178:	429a      	cmp	r2, r3
 800317a:	d001      	beq.n	8003180 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	e000      	b.n	8003182 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003180:	2300      	movs	r3, #0
}
 8003182:	4618      	mov	r0, r3
 8003184:	3718      	adds	r7, #24
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	40023800 	.word	0x40023800

08003190 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d101      	bne.n	80031a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e042      	b.n	8003228 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d106      	bne.n	80031bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2200      	movs	r2, #0
 80031b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f7fd ff8c 	bl	80010d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2224      	movs	r2, #36	@ 0x24
 80031c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	68da      	ldr	r2, [r3, #12]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80031d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f000 f82b 	bl	8003230 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	691a      	ldr	r2, [r3, #16]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80031e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	695a      	ldr	r2, [r3, #20]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80031f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	68da      	ldr	r2, [r3, #12]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003208:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2220      	movs	r2, #32
 8003214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2220      	movs	r2, #32
 800321c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2200      	movs	r2, #0
 8003224:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003226:	2300      	movs	r3, #0
}
 8003228:	4618      	mov	r0, r3
 800322a:	3708      	adds	r7, #8
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}

08003230 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003230:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003234:	b0c0      	sub	sp, #256	@ 0x100
 8003236:	af00      	add	r7, sp, #0
 8003238:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800323c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	691b      	ldr	r3, [r3, #16]
 8003244:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800324c:	68d9      	ldr	r1, [r3, #12]
 800324e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	ea40 0301 	orr.w	r3, r0, r1
 8003258:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800325a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800325e:	689a      	ldr	r2, [r3, #8]
 8003260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003264:	691b      	ldr	r3, [r3, #16]
 8003266:	431a      	orrs	r2, r3
 8003268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800326c:	695b      	ldr	r3, [r3, #20]
 800326e:	431a      	orrs	r2, r3
 8003270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003274:	69db      	ldr	r3, [r3, #28]
 8003276:	4313      	orrs	r3, r2
 8003278:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800327c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003288:	f021 010c 	bic.w	r1, r1, #12
 800328c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003296:	430b      	orrs	r3, r1
 8003298:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800329a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	695b      	ldr	r3, [r3, #20]
 80032a2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80032a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032aa:	6999      	ldr	r1, [r3, #24]
 80032ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	ea40 0301 	orr.w	r3, r0, r1
 80032b6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80032b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	4b8f      	ldr	r3, [pc, #572]	@ (80034fc <UART_SetConfig+0x2cc>)
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d005      	beq.n	80032d0 <UART_SetConfig+0xa0>
 80032c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	4b8d      	ldr	r3, [pc, #564]	@ (8003500 <UART_SetConfig+0x2d0>)
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d104      	bne.n	80032da <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80032d0:	f7ff fa7c 	bl	80027cc <HAL_RCC_GetPCLK2Freq>
 80032d4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80032d8:	e003      	b.n	80032e2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80032da:	f7ff fa63 	bl	80027a4 <HAL_RCC_GetPCLK1Freq>
 80032de:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80032e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032e6:	69db      	ldr	r3, [r3, #28]
 80032e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032ec:	f040 810c 	bne.w	8003508 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80032f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032f4:	2200      	movs	r2, #0
 80032f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80032fa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80032fe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003302:	4622      	mov	r2, r4
 8003304:	462b      	mov	r3, r5
 8003306:	1891      	adds	r1, r2, r2
 8003308:	65b9      	str	r1, [r7, #88]	@ 0x58
 800330a:	415b      	adcs	r3, r3
 800330c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800330e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003312:	4621      	mov	r1, r4
 8003314:	eb12 0801 	adds.w	r8, r2, r1
 8003318:	4629      	mov	r1, r5
 800331a:	eb43 0901 	adc.w	r9, r3, r1
 800331e:	f04f 0200 	mov.w	r2, #0
 8003322:	f04f 0300 	mov.w	r3, #0
 8003326:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800332a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800332e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003332:	4690      	mov	r8, r2
 8003334:	4699      	mov	r9, r3
 8003336:	4623      	mov	r3, r4
 8003338:	eb18 0303 	adds.w	r3, r8, r3
 800333c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003340:	462b      	mov	r3, r5
 8003342:	eb49 0303 	adc.w	r3, r9, r3
 8003346:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800334a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	2200      	movs	r2, #0
 8003352:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003356:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800335a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800335e:	460b      	mov	r3, r1
 8003360:	18db      	adds	r3, r3, r3
 8003362:	653b      	str	r3, [r7, #80]	@ 0x50
 8003364:	4613      	mov	r3, r2
 8003366:	eb42 0303 	adc.w	r3, r2, r3
 800336a:	657b      	str	r3, [r7, #84]	@ 0x54
 800336c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003370:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003374:	f7fc ff9c 	bl	80002b0 <__aeabi_uldivmod>
 8003378:	4602      	mov	r2, r0
 800337a:	460b      	mov	r3, r1
 800337c:	4b61      	ldr	r3, [pc, #388]	@ (8003504 <UART_SetConfig+0x2d4>)
 800337e:	fba3 2302 	umull	r2, r3, r3, r2
 8003382:	095b      	lsrs	r3, r3, #5
 8003384:	011c      	lsls	r4, r3, #4
 8003386:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800338a:	2200      	movs	r2, #0
 800338c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003390:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003394:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003398:	4642      	mov	r2, r8
 800339a:	464b      	mov	r3, r9
 800339c:	1891      	adds	r1, r2, r2
 800339e:	64b9      	str	r1, [r7, #72]	@ 0x48
 80033a0:	415b      	adcs	r3, r3
 80033a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80033a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80033a8:	4641      	mov	r1, r8
 80033aa:	eb12 0a01 	adds.w	sl, r2, r1
 80033ae:	4649      	mov	r1, r9
 80033b0:	eb43 0b01 	adc.w	fp, r3, r1
 80033b4:	f04f 0200 	mov.w	r2, #0
 80033b8:	f04f 0300 	mov.w	r3, #0
 80033bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80033c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80033c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80033c8:	4692      	mov	sl, r2
 80033ca:	469b      	mov	fp, r3
 80033cc:	4643      	mov	r3, r8
 80033ce:	eb1a 0303 	adds.w	r3, sl, r3
 80033d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80033d6:	464b      	mov	r3, r9
 80033d8:	eb4b 0303 	adc.w	r3, fp, r3
 80033dc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80033e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80033ec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80033f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80033f4:	460b      	mov	r3, r1
 80033f6:	18db      	adds	r3, r3, r3
 80033f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80033fa:	4613      	mov	r3, r2
 80033fc:	eb42 0303 	adc.w	r3, r2, r3
 8003400:	647b      	str	r3, [r7, #68]	@ 0x44
 8003402:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003406:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800340a:	f7fc ff51 	bl	80002b0 <__aeabi_uldivmod>
 800340e:	4602      	mov	r2, r0
 8003410:	460b      	mov	r3, r1
 8003412:	4611      	mov	r1, r2
 8003414:	4b3b      	ldr	r3, [pc, #236]	@ (8003504 <UART_SetConfig+0x2d4>)
 8003416:	fba3 2301 	umull	r2, r3, r3, r1
 800341a:	095b      	lsrs	r3, r3, #5
 800341c:	2264      	movs	r2, #100	@ 0x64
 800341e:	fb02 f303 	mul.w	r3, r2, r3
 8003422:	1acb      	subs	r3, r1, r3
 8003424:	00db      	lsls	r3, r3, #3
 8003426:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800342a:	4b36      	ldr	r3, [pc, #216]	@ (8003504 <UART_SetConfig+0x2d4>)
 800342c:	fba3 2302 	umull	r2, r3, r3, r2
 8003430:	095b      	lsrs	r3, r3, #5
 8003432:	005b      	lsls	r3, r3, #1
 8003434:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003438:	441c      	add	r4, r3
 800343a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800343e:	2200      	movs	r2, #0
 8003440:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003444:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003448:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800344c:	4642      	mov	r2, r8
 800344e:	464b      	mov	r3, r9
 8003450:	1891      	adds	r1, r2, r2
 8003452:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003454:	415b      	adcs	r3, r3
 8003456:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003458:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800345c:	4641      	mov	r1, r8
 800345e:	1851      	adds	r1, r2, r1
 8003460:	6339      	str	r1, [r7, #48]	@ 0x30
 8003462:	4649      	mov	r1, r9
 8003464:	414b      	adcs	r3, r1
 8003466:	637b      	str	r3, [r7, #52]	@ 0x34
 8003468:	f04f 0200 	mov.w	r2, #0
 800346c:	f04f 0300 	mov.w	r3, #0
 8003470:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003474:	4659      	mov	r1, fp
 8003476:	00cb      	lsls	r3, r1, #3
 8003478:	4651      	mov	r1, sl
 800347a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800347e:	4651      	mov	r1, sl
 8003480:	00ca      	lsls	r2, r1, #3
 8003482:	4610      	mov	r0, r2
 8003484:	4619      	mov	r1, r3
 8003486:	4603      	mov	r3, r0
 8003488:	4642      	mov	r2, r8
 800348a:	189b      	adds	r3, r3, r2
 800348c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003490:	464b      	mov	r3, r9
 8003492:	460a      	mov	r2, r1
 8003494:	eb42 0303 	adc.w	r3, r2, r3
 8003498:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800349c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80034a8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80034ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80034b0:	460b      	mov	r3, r1
 80034b2:	18db      	adds	r3, r3, r3
 80034b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80034b6:	4613      	mov	r3, r2
 80034b8:	eb42 0303 	adc.w	r3, r2, r3
 80034bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80034be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80034c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80034c6:	f7fc fef3 	bl	80002b0 <__aeabi_uldivmod>
 80034ca:	4602      	mov	r2, r0
 80034cc:	460b      	mov	r3, r1
 80034ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003504 <UART_SetConfig+0x2d4>)
 80034d0:	fba3 1302 	umull	r1, r3, r3, r2
 80034d4:	095b      	lsrs	r3, r3, #5
 80034d6:	2164      	movs	r1, #100	@ 0x64
 80034d8:	fb01 f303 	mul.w	r3, r1, r3
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	00db      	lsls	r3, r3, #3
 80034e0:	3332      	adds	r3, #50	@ 0x32
 80034e2:	4a08      	ldr	r2, [pc, #32]	@ (8003504 <UART_SetConfig+0x2d4>)
 80034e4:	fba2 2303 	umull	r2, r3, r2, r3
 80034e8:	095b      	lsrs	r3, r3, #5
 80034ea:	f003 0207 	and.w	r2, r3, #7
 80034ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4422      	add	r2, r4
 80034f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80034f8:	e106      	b.n	8003708 <UART_SetConfig+0x4d8>
 80034fa:	bf00      	nop
 80034fc:	40011000 	.word	0x40011000
 8003500:	40011400 	.word	0x40011400
 8003504:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003508:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800350c:	2200      	movs	r2, #0
 800350e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003512:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003516:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800351a:	4642      	mov	r2, r8
 800351c:	464b      	mov	r3, r9
 800351e:	1891      	adds	r1, r2, r2
 8003520:	6239      	str	r1, [r7, #32]
 8003522:	415b      	adcs	r3, r3
 8003524:	627b      	str	r3, [r7, #36]	@ 0x24
 8003526:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800352a:	4641      	mov	r1, r8
 800352c:	1854      	adds	r4, r2, r1
 800352e:	4649      	mov	r1, r9
 8003530:	eb43 0501 	adc.w	r5, r3, r1
 8003534:	f04f 0200 	mov.w	r2, #0
 8003538:	f04f 0300 	mov.w	r3, #0
 800353c:	00eb      	lsls	r3, r5, #3
 800353e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003542:	00e2      	lsls	r2, r4, #3
 8003544:	4614      	mov	r4, r2
 8003546:	461d      	mov	r5, r3
 8003548:	4643      	mov	r3, r8
 800354a:	18e3      	adds	r3, r4, r3
 800354c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003550:	464b      	mov	r3, r9
 8003552:	eb45 0303 	adc.w	r3, r5, r3
 8003556:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800355a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	2200      	movs	r2, #0
 8003562:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003566:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800356a:	f04f 0200 	mov.w	r2, #0
 800356e:	f04f 0300 	mov.w	r3, #0
 8003572:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003576:	4629      	mov	r1, r5
 8003578:	008b      	lsls	r3, r1, #2
 800357a:	4621      	mov	r1, r4
 800357c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003580:	4621      	mov	r1, r4
 8003582:	008a      	lsls	r2, r1, #2
 8003584:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003588:	f7fc fe92 	bl	80002b0 <__aeabi_uldivmod>
 800358c:	4602      	mov	r2, r0
 800358e:	460b      	mov	r3, r1
 8003590:	4b60      	ldr	r3, [pc, #384]	@ (8003714 <UART_SetConfig+0x4e4>)
 8003592:	fba3 2302 	umull	r2, r3, r3, r2
 8003596:	095b      	lsrs	r3, r3, #5
 8003598:	011c      	lsls	r4, r3, #4
 800359a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800359e:	2200      	movs	r2, #0
 80035a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80035a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80035a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80035ac:	4642      	mov	r2, r8
 80035ae:	464b      	mov	r3, r9
 80035b0:	1891      	adds	r1, r2, r2
 80035b2:	61b9      	str	r1, [r7, #24]
 80035b4:	415b      	adcs	r3, r3
 80035b6:	61fb      	str	r3, [r7, #28]
 80035b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035bc:	4641      	mov	r1, r8
 80035be:	1851      	adds	r1, r2, r1
 80035c0:	6139      	str	r1, [r7, #16]
 80035c2:	4649      	mov	r1, r9
 80035c4:	414b      	adcs	r3, r1
 80035c6:	617b      	str	r3, [r7, #20]
 80035c8:	f04f 0200 	mov.w	r2, #0
 80035cc:	f04f 0300 	mov.w	r3, #0
 80035d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80035d4:	4659      	mov	r1, fp
 80035d6:	00cb      	lsls	r3, r1, #3
 80035d8:	4651      	mov	r1, sl
 80035da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035de:	4651      	mov	r1, sl
 80035e0:	00ca      	lsls	r2, r1, #3
 80035e2:	4610      	mov	r0, r2
 80035e4:	4619      	mov	r1, r3
 80035e6:	4603      	mov	r3, r0
 80035e8:	4642      	mov	r2, r8
 80035ea:	189b      	adds	r3, r3, r2
 80035ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80035f0:	464b      	mov	r3, r9
 80035f2:	460a      	mov	r2, r1
 80035f4:	eb42 0303 	adc.w	r3, r2, r3
 80035f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80035fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	2200      	movs	r2, #0
 8003604:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003606:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003608:	f04f 0200 	mov.w	r2, #0
 800360c:	f04f 0300 	mov.w	r3, #0
 8003610:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003614:	4649      	mov	r1, r9
 8003616:	008b      	lsls	r3, r1, #2
 8003618:	4641      	mov	r1, r8
 800361a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800361e:	4641      	mov	r1, r8
 8003620:	008a      	lsls	r2, r1, #2
 8003622:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003626:	f7fc fe43 	bl	80002b0 <__aeabi_uldivmod>
 800362a:	4602      	mov	r2, r0
 800362c:	460b      	mov	r3, r1
 800362e:	4611      	mov	r1, r2
 8003630:	4b38      	ldr	r3, [pc, #224]	@ (8003714 <UART_SetConfig+0x4e4>)
 8003632:	fba3 2301 	umull	r2, r3, r3, r1
 8003636:	095b      	lsrs	r3, r3, #5
 8003638:	2264      	movs	r2, #100	@ 0x64
 800363a:	fb02 f303 	mul.w	r3, r2, r3
 800363e:	1acb      	subs	r3, r1, r3
 8003640:	011b      	lsls	r3, r3, #4
 8003642:	3332      	adds	r3, #50	@ 0x32
 8003644:	4a33      	ldr	r2, [pc, #204]	@ (8003714 <UART_SetConfig+0x4e4>)
 8003646:	fba2 2303 	umull	r2, r3, r2, r3
 800364a:	095b      	lsrs	r3, r3, #5
 800364c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003650:	441c      	add	r4, r3
 8003652:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003656:	2200      	movs	r2, #0
 8003658:	673b      	str	r3, [r7, #112]	@ 0x70
 800365a:	677a      	str	r2, [r7, #116]	@ 0x74
 800365c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003660:	4642      	mov	r2, r8
 8003662:	464b      	mov	r3, r9
 8003664:	1891      	adds	r1, r2, r2
 8003666:	60b9      	str	r1, [r7, #8]
 8003668:	415b      	adcs	r3, r3
 800366a:	60fb      	str	r3, [r7, #12]
 800366c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003670:	4641      	mov	r1, r8
 8003672:	1851      	adds	r1, r2, r1
 8003674:	6039      	str	r1, [r7, #0]
 8003676:	4649      	mov	r1, r9
 8003678:	414b      	adcs	r3, r1
 800367a:	607b      	str	r3, [r7, #4]
 800367c:	f04f 0200 	mov.w	r2, #0
 8003680:	f04f 0300 	mov.w	r3, #0
 8003684:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003688:	4659      	mov	r1, fp
 800368a:	00cb      	lsls	r3, r1, #3
 800368c:	4651      	mov	r1, sl
 800368e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003692:	4651      	mov	r1, sl
 8003694:	00ca      	lsls	r2, r1, #3
 8003696:	4610      	mov	r0, r2
 8003698:	4619      	mov	r1, r3
 800369a:	4603      	mov	r3, r0
 800369c:	4642      	mov	r2, r8
 800369e:	189b      	adds	r3, r3, r2
 80036a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80036a2:	464b      	mov	r3, r9
 80036a4:	460a      	mov	r2, r1
 80036a6:	eb42 0303 	adc.w	r3, r2, r3
 80036aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80036ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80036b6:	667a      	str	r2, [r7, #100]	@ 0x64
 80036b8:	f04f 0200 	mov.w	r2, #0
 80036bc:	f04f 0300 	mov.w	r3, #0
 80036c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80036c4:	4649      	mov	r1, r9
 80036c6:	008b      	lsls	r3, r1, #2
 80036c8:	4641      	mov	r1, r8
 80036ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80036ce:	4641      	mov	r1, r8
 80036d0:	008a      	lsls	r2, r1, #2
 80036d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80036d6:	f7fc fdeb 	bl	80002b0 <__aeabi_uldivmod>
 80036da:	4602      	mov	r2, r0
 80036dc:	460b      	mov	r3, r1
 80036de:	4b0d      	ldr	r3, [pc, #52]	@ (8003714 <UART_SetConfig+0x4e4>)
 80036e0:	fba3 1302 	umull	r1, r3, r3, r2
 80036e4:	095b      	lsrs	r3, r3, #5
 80036e6:	2164      	movs	r1, #100	@ 0x64
 80036e8:	fb01 f303 	mul.w	r3, r1, r3
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	011b      	lsls	r3, r3, #4
 80036f0:	3332      	adds	r3, #50	@ 0x32
 80036f2:	4a08      	ldr	r2, [pc, #32]	@ (8003714 <UART_SetConfig+0x4e4>)
 80036f4:	fba2 2303 	umull	r2, r3, r2, r3
 80036f8:	095b      	lsrs	r3, r3, #5
 80036fa:	f003 020f 	and.w	r2, r3, #15
 80036fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4422      	add	r2, r4
 8003706:	609a      	str	r2, [r3, #8]
}
 8003708:	bf00      	nop
 800370a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800370e:	46bd      	mov	sp, r7
 8003710:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003714:	51eb851f 	.word	0x51eb851f

08003718 <std>:
 8003718:	2300      	movs	r3, #0
 800371a:	b510      	push	{r4, lr}
 800371c:	4604      	mov	r4, r0
 800371e:	e9c0 3300 	strd	r3, r3, [r0]
 8003722:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003726:	6083      	str	r3, [r0, #8]
 8003728:	8181      	strh	r1, [r0, #12]
 800372a:	6643      	str	r3, [r0, #100]	@ 0x64
 800372c:	81c2      	strh	r2, [r0, #14]
 800372e:	6183      	str	r3, [r0, #24]
 8003730:	4619      	mov	r1, r3
 8003732:	2208      	movs	r2, #8
 8003734:	305c      	adds	r0, #92	@ 0x5c
 8003736:	f000 f928 	bl	800398a <memset>
 800373a:	4b0d      	ldr	r3, [pc, #52]	@ (8003770 <std+0x58>)
 800373c:	6263      	str	r3, [r4, #36]	@ 0x24
 800373e:	4b0d      	ldr	r3, [pc, #52]	@ (8003774 <std+0x5c>)
 8003740:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003742:	4b0d      	ldr	r3, [pc, #52]	@ (8003778 <std+0x60>)
 8003744:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003746:	4b0d      	ldr	r3, [pc, #52]	@ (800377c <std+0x64>)
 8003748:	6323      	str	r3, [r4, #48]	@ 0x30
 800374a:	4b0d      	ldr	r3, [pc, #52]	@ (8003780 <std+0x68>)
 800374c:	6224      	str	r4, [r4, #32]
 800374e:	429c      	cmp	r4, r3
 8003750:	d006      	beq.n	8003760 <std+0x48>
 8003752:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003756:	4294      	cmp	r4, r2
 8003758:	d002      	beq.n	8003760 <std+0x48>
 800375a:	33d0      	adds	r3, #208	@ 0xd0
 800375c:	429c      	cmp	r4, r3
 800375e:	d105      	bne.n	800376c <std+0x54>
 8003760:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003764:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003768:	f000 b988 	b.w	8003a7c <__retarget_lock_init_recursive>
 800376c:	bd10      	pop	{r4, pc}
 800376e:	bf00      	nop
 8003770:	08003905 	.word	0x08003905
 8003774:	08003927 	.word	0x08003927
 8003778:	0800395f 	.word	0x0800395f
 800377c:	08003983 	.word	0x08003983
 8003780:	20000538 	.word	0x20000538

08003784 <stdio_exit_handler>:
 8003784:	4a02      	ldr	r2, [pc, #8]	@ (8003790 <stdio_exit_handler+0xc>)
 8003786:	4903      	ldr	r1, [pc, #12]	@ (8003794 <stdio_exit_handler+0x10>)
 8003788:	4803      	ldr	r0, [pc, #12]	@ (8003798 <stdio_exit_handler+0x14>)
 800378a:	f000 b869 	b.w	8003860 <_fwalk_sglue>
 800378e:	bf00      	nop
 8003790:	20000014 	.word	0x20000014
 8003794:	080045c9 	.word	0x080045c9
 8003798:	20000024 	.word	0x20000024

0800379c <cleanup_stdio>:
 800379c:	6841      	ldr	r1, [r0, #4]
 800379e:	4b0c      	ldr	r3, [pc, #48]	@ (80037d0 <cleanup_stdio+0x34>)
 80037a0:	4299      	cmp	r1, r3
 80037a2:	b510      	push	{r4, lr}
 80037a4:	4604      	mov	r4, r0
 80037a6:	d001      	beq.n	80037ac <cleanup_stdio+0x10>
 80037a8:	f000 ff0e 	bl	80045c8 <_fflush_r>
 80037ac:	68a1      	ldr	r1, [r4, #8]
 80037ae:	4b09      	ldr	r3, [pc, #36]	@ (80037d4 <cleanup_stdio+0x38>)
 80037b0:	4299      	cmp	r1, r3
 80037b2:	d002      	beq.n	80037ba <cleanup_stdio+0x1e>
 80037b4:	4620      	mov	r0, r4
 80037b6:	f000 ff07 	bl	80045c8 <_fflush_r>
 80037ba:	68e1      	ldr	r1, [r4, #12]
 80037bc:	4b06      	ldr	r3, [pc, #24]	@ (80037d8 <cleanup_stdio+0x3c>)
 80037be:	4299      	cmp	r1, r3
 80037c0:	d004      	beq.n	80037cc <cleanup_stdio+0x30>
 80037c2:	4620      	mov	r0, r4
 80037c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037c8:	f000 befe 	b.w	80045c8 <_fflush_r>
 80037cc:	bd10      	pop	{r4, pc}
 80037ce:	bf00      	nop
 80037d0:	20000538 	.word	0x20000538
 80037d4:	200005a0 	.word	0x200005a0
 80037d8:	20000608 	.word	0x20000608

080037dc <global_stdio_init.part.0>:
 80037dc:	b510      	push	{r4, lr}
 80037de:	4b0b      	ldr	r3, [pc, #44]	@ (800380c <global_stdio_init.part.0+0x30>)
 80037e0:	4c0b      	ldr	r4, [pc, #44]	@ (8003810 <global_stdio_init.part.0+0x34>)
 80037e2:	4a0c      	ldr	r2, [pc, #48]	@ (8003814 <global_stdio_init.part.0+0x38>)
 80037e4:	601a      	str	r2, [r3, #0]
 80037e6:	4620      	mov	r0, r4
 80037e8:	2200      	movs	r2, #0
 80037ea:	2104      	movs	r1, #4
 80037ec:	f7ff ff94 	bl	8003718 <std>
 80037f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80037f4:	2201      	movs	r2, #1
 80037f6:	2109      	movs	r1, #9
 80037f8:	f7ff ff8e 	bl	8003718 <std>
 80037fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003800:	2202      	movs	r2, #2
 8003802:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003806:	2112      	movs	r1, #18
 8003808:	f7ff bf86 	b.w	8003718 <std>
 800380c:	20000670 	.word	0x20000670
 8003810:	20000538 	.word	0x20000538
 8003814:	08003785 	.word	0x08003785

08003818 <__sfp_lock_acquire>:
 8003818:	4801      	ldr	r0, [pc, #4]	@ (8003820 <__sfp_lock_acquire+0x8>)
 800381a:	f000 b930 	b.w	8003a7e <__retarget_lock_acquire_recursive>
 800381e:	bf00      	nop
 8003820:	20000679 	.word	0x20000679

08003824 <__sfp_lock_release>:
 8003824:	4801      	ldr	r0, [pc, #4]	@ (800382c <__sfp_lock_release+0x8>)
 8003826:	f000 b92b 	b.w	8003a80 <__retarget_lock_release_recursive>
 800382a:	bf00      	nop
 800382c:	20000679 	.word	0x20000679

08003830 <__sinit>:
 8003830:	b510      	push	{r4, lr}
 8003832:	4604      	mov	r4, r0
 8003834:	f7ff fff0 	bl	8003818 <__sfp_lock_acquire>
 8003838:	6a23      	ldr	r3, [r4, #32]
 800383a:	b11b      	cbz	r3, 8003844 <__sinit+0x14>
 800383c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003840:	f7ff bff0 	b.w	8003824 <__sfp_lock_release>
 8003844:	4b04      	ldr	r3, [pc, #16]	@ (8003858 <__sinit+0x28>)
 8003846:	6223      	str	r3, [r4, #32]
 8003848:	4b04      	ldr	r3, [pc, #16]	@ (800385c <__sinit+0x2c>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d1f5      	bne.n	800383c <__sinit+0xc>
 8003850:	f7ff ffc4 	bl	80037dc <global_stdio_init.part.0>
 8003854:	e7f2      	b.n	800383c <__sinit+0xc>
 8003856:	bf00      	nop
 8003858:	0800379d 	.word	0x0800379d
 800385c:	20000670 	.word	0x20000670

08003860 <_fwalk_sglue>:
 8003860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003864:	4607      	mov	r7, r0
 8003866:	4688      	mov	r8, r1
 8003868:	4614      	mov	r4, r2
 800386a:	2600      	movs	r6, #0
 800386c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003870:	f1b9 0901 	subs.w	r9, r9, #1
 8003874:	d505      	bpl.n	8003882 <_fwalk_sglue+0x22>
 8003876:	6824      	ldr	r4, [r4, #0]
 8003878:	2c00      	cmp	r4, #0
 800387a:	d1f7      	bne.n	800386c <_fwalk_sglue+0xc>
 800387c:	4630      	mov	r0, r6
 800387e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003882:	89ab      	ldrh	r3, [r5, #12]
 8003884:	2b01      	cmp	r3, #1
 8003886:	d907      	bls.n	8003898 <_fwalk_sglue+0x38>
 8003888:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800388c:	3301      	adds	r3, #1
 800388e:	d003      	beq.n	8003898 <_fwalk_sglue+0x38>
 8003890:	4629      	mov	r1, r5
 8003892:	4638      	mov	r0, r7
 8003894:	47c0      	blx	r8
 8003896:	4306      	orrs	r6, r0
 8003898:	3568      	adds	r5, #104	@ 0x68
 800389a:	e7e9      	b.n	8003870 <_fwalk_sglue+0x10>

0800389c <iprintf>:
 800389c:	b40f      	push	{r0, r1, r2, r3}
 800389e:	b507      	push	{r0, r1, r2, lr}
 80038a0:	4906      	ldr	r1, [pc, #24]	@ (80038bc <iprintf+0x20>)
 80038a2:	ab04      	add	r3, sp, #16
 80038a4:	6808      	ldr	r0, [r1, #0]
 80038a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80038aa:	6881      	ldr	r1, [r0, #8]
 80038ac:	9301      	str	r3, [sp, #4]
 80038ae:	f000 fb63 	bl	8003f78 <_vfiprintf_r>
 80038b2:	b003      	add	sp, #12
 80038b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80038b8:	b004      	add	sp, #16
 80038ba:	4770      	bx	lr
 80038bc:	20000020 	.word	0x20000020

080038c0 <siprintf>:
 80038c0:	b40e      	push	{r1, r2, r3}
 80038c2:	b510      	push	{r4, lr}
 80038c4:	b09d      	sub	sp, #116	@ 0x74
 80038c6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80038c8:	9002      	str	r0, [sp, #8]
 80038ca:	9006      	str	r0, [sp, #24]
 80038cc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80038d0:	480a      	ldr	r0, [pc, #40]	@ (80038fc <siprintf+0x3c>)
 80038d2:	9107      	str	r1, [sp, #28]
 80038d4:	9104      	str	r1, [sp, #16]
 80038d6:	490a      	ldr	r1, [pc, #40]	@ (8003900 <siprintf+0x40>)
 80038d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80038dc:	9105      	str	r1, [sp, #20]
 80038de:	2400      	movs	r4, #0
 80038e0:	a902      	add	r1, sp, #8
 80038e2:	6800      	ldr	r0, [r0, #0]
 80038e4:	9301      	str	r3, [sp, #4]
 80038e6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80038e8:	f000 fa20 	bl	8003d2c <_svfiprintf_r>
 80038ec:	9b02      	ldr	r3, [sp, #8]
 80038ee:	701c      	strb	r4, [r3, #0]
 80038f0:	b01d      	add	sp, #116	@ 0x74
 80038f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038f6:	b003      	add	sp, #12
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	20000020 	.word	0x20000020
 8003900:	ffff0208 	.word	0xffff0208

08003904 <__sread>:
 8003904:	b510      	push	{r4, lr}
 8003906:	460c      	mov	r4, r1
 8003908:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800390c:	f000 f868 	bl	80039e0 <_read_r>
 8003910:	2800      	cmp	r0, #0
 8003912:	bfab      	itete	ge
 8003914:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003916:	89a3      	ldrhlt	r3, [r4, #12]
 8003918:	181b      	addge	r3, r3, r0
 800391a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800391e:	bfac      	ite	ge
 8003920:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003922:	81a3      	strhlt	r3, [r4, #12]
 8003924:	bd10      	pop	{r4, pc}

08003926 <__swrite>:
 8003926:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800392a:	461f      	mov	r7, r3
 800392c:	898b      	ldrh	r3, [r1, #12]
 800392e:	05db      	lsls	r3, r3, #23
 8003930:	4605      	mov	r5, r0
 8003932:	460c      	mov	r4, r1
 8003934:	4616      	mov	r6, r2
 8003936:	d505      	bpl.n	8003944 <__swrite+0x1e>
 8003938:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800393c:	2302      	movs	r3, #2
 800393e:	2200      	movs	r2, #0
 8003940:	f000 f83c 	bl	80039bc <_lseek_r>
 8003944:	89a3      	ldrh	r3, [r4, #12]
 8003946:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800394a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800394e:	81a3      	strh	r3, [r4, #12]
 8003950:	4632      	mov	r2, r6
 8003952:	463b      	mov	r3, r7
 8003954:	4628      	mov	r0, r5
 8003956:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800395a:	f000 b853 	b.w	8003a04 <_write_r>

0800395e <__sseek>:
 800395e:	b510      	push	{r4, lr}
 8003960:	460c      	mov	r4, r1
 8003962:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003966:	f000 f829 	bl	80039bc <_lseek_r>
 800396a:	1c43      	adds	r3, r0, #1
 800396c:	89a3      	ldrh	r3, [r4, #12]
 800396e:	bf15      	itete	ne
 8003970:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003972:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003976:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800397a:	81a3      	strheq	r3, [r4, #12]
 800397c:	bf18      	it	ne
 800397e:	81a3      	strhne	r3, [r4, #12]
 8003980:	bd10      	pop	{r4, pc}

08003982 <__sclose>:
 8003982:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003986:	f000 b809 	b.w	800399c <_close_r>

0800398a <memset>:
 800398a:	4402      	add	r2, r0
 800398c:	4603      	mov	r3, r0
 800398e:	4293      	cmp	r3, r2
 8003990:	d100      	bne.n	8003994 <memset+0xa>
 8003992:	4770      	bx	lr
 8003994:	f803 1b01 	strb.w	r1, [r3], #1
 8003998:	e7f9      	b.n	800398e <memset+0x4>
	...

0800399c <_close_r>:
 800399c:	b538      	push	{r3, r4, r5, lr}
 800399e:	4d06      	ldr	r5, [pc, #24]	@ (80039b8 <_close_r+0x1c>)
 80039a0:	2300      	movs	r3, #0
 80039a2:	4604      	mov	r4, r0
 80039a4:	4608      	mov	r0, r1
 80039a6:	602b      	str	r3, [r5, #0]
 80039a8:	f7fd fc6d 	bl	8001286 <_close>
 80039ac:	1c43      	adds	r3, r0, #1
 80039ae:	d102      	bne.n	80039b6 <_close_r+0x1a>
 80039b0:	682b      	ldr	r3, [r5, #0]
 80039b2:	b103      	cbz	r3, 80039b6 <_close_r+0x1a>
 80039b4:	6023      	str	r3, [r4, #0]
 80039b6:	bd38      	pop	{r3, r4, r5, pc}
 80039b8:	20000674 	.word	0x20000674

080039bc <_lseek_r>:
 80039bc:	b538      	push	{r3, r4, r5, lr}
 80039be:	4d07      	ldr	r5, [pc, #28]	@ (80039dc <_lseek_r+0x20>)
 80039c0:	4604      	mov	r4, r0
 80039c2:	4608      	mov	r0, r1
 80039c4:	4611      	mov	r1, r2
 80039c6:	2200      	movs	r2, #0
 80039c8:	602a      	str	r2, [r5, #0]
 80039ca:	461a      	mov	r2, r3
 80039cc:	f7fd fc82 	bl	80012d4 <_lseek>
 80039d0:	1c43      	adds	r3, r0, #1
 80039d2:	d102      	bne.n	80039da <_lseek_r+0x1e>
 80039d4:	682b      	ldr	r3, [r5, #0]
 80039d6:	b103      	cbz	r3, 80039da <_lseek_r+0x1e>
 80039d8:	6023      	str	r3, [r4, #0]
 80039da:	bd38      	pop	{r3, r4, r5, pc}
 80039dc:	20000674 	.word	0x20000674

080039e0 <_read_r>:
 80039e0:	b538      	push	{r3, r4, r5, lr}
 80039e2:	4d07      	ldr	r5, [pc, #28]	@ (8003a00 <_read_r+0x20>)
 80039e4:	4604      	mov	r4, r0
 80039e6:	4608      	mov	r0, r1
 80039e8:	4611      	mov	r1, r2
 80039ea:	2200      	movs	r2, #0
 80039ec:	602a      	str	r2, [r5, #0]
 80039ee:	461a      	mov	r2, r3
 80039f0:	f7fd fc10 	bl	8001214 <_read>
 80039f4:	1c43      	adds	r3, r0, #1
 80039f6:	d102      	bne.n	80039fe <_read_r+0x1e>
 80039f8:	682b      	ldr	r3, [r5, #0]
 80039fa:	b103      	cbz	r3, 80039fe <_read_r+0x1e>
 80039fc:	6023      	str	r3, [r4, #0]
 80039fe:	bd38      	pop	{r3, r4, r5, pc}
 8003a00:	20000674 	.word	0x20000674

08003a04 <_write_r>:
 8003a04:	b538      	push	{r3, r4, r5, lr}
 8003a06:	4d07      	ldr	r5, [pc, #28]	@ (8003a24 <_write_r+0x20>)
 8003a08:	4604      	mov	r4, r0
 8003a0a:	4608      	mov	r0, r1
 8003a0c:	4611      	mov	r1, r2
 8003a0e:	2200      	movs	r2, #0
 8003a10:	602a      	str	r2, [r5, #0]
 8003a12:	461a      	mov	r2, r3
 8003a14:	f7fd fc1b 	bl	800124e <_write>
 8003a18:	1c43      	adds	r3, r0, #1
 8003a1a:	d102      	bne.n	8003a22 <_write_r+0x1e>
 8003a1c:	682b      	ldr	r3, [r5, #0]
 8003a1e:	b103      	cbz	r3, 8003a22 <_write_r+0x1e>
 8003a20:	6023      	str	r3, [r4, #0]
 8003a22:	bd38      	pop	{r3, r4, r5, pc}
 8003a24:	20000674 	.word	0x20000674

08003a28 <__errno>:
 8003a28:	4b01      	ldr	r3, [pc, #4]	@ (8003a30 <__errno+0x8>)
 8003a2a:	6818      	ldr	r0, [r3, #0]
 8003a2c:	4770      	bx	lr
 8003a2e:	bf00      	nop
 8003a30:	20000020 	.word	0x20000020

08003a34 <__libc_init_array>:
 8003a34:	b570      	push	{r4, r5, r6, lr}
 8003a36:	4d0d      	ldr	r5, [pc, #52]	@ (8003a6c <__libc_init_array+0x38>)
 8003a38:	4c0d      	ldr	r4, [pc, #52]	@ (8003a70 <__libc_init_array+0x3c>)
 8003a3a:	1b64      	subs	r4, r4, r5
 8003a3c:	10a4      	asrs	r4, r4, #2
 8003a3e:	2600      	movs	r6, #0
 8003a40:	42a6      	cmp	r6, r4
 8003a42:	d109      	bne.n	8003a58 <__libc_init_array+0x24>
 8003a44:	4d0b      	ldr	r5, [pc, #44]	@ (8003a74 <__libc_init_array+0x40>)
 8003a46:	4c0c      	ldr	r4, [pc, #48]	@ (8003a78 <__libc_init_array+0x44>)
 8003a48:	f000 ff6c 	bl	8004924 <_init>
 8003a4c:	1b64      	subs	r4, r4, r5
 8003a4e:	10a4      	asrs	r4, r4, #2
 8003a50:	2600      	movs	r6, #0
 8003a52:	42a6      	cmp	r6, r4
 8003a54:	d105      	bne.n	8003a62 <__libc_init_array+0x2e>
 8003a56:	bd70      	pop	{r4, r5, r6, pc}
 8003a58:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a5c:	4798      	blx	r3
 8003a5e:	3601      	adds	r6, #1
 8003a60:	e7ee      	b.n	8003a40 <__libc_init_array+0xc>
 8003a62:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a66:	4798      	blx	r3
 8003a68:	3601      	adds	r6, #1
 8003a6a:	e7f2      	b.n	8003a52 <__libc_init_array+0x1e>
 8003a6c:	08005720 	.word	0x08005720
 8003a70:	08005720 	.word	0x08005720
 8003a74:	08005720 	.word	0x08005720
 8003a78:	08005724 	.word	0x08005724

08003a7c <__retarget_lock_init_recursive>:
 8003a7c:	4770      	bx	lr

08003a7e <__retarget_lock_acquire_recursive>:
 8003a7e:	4770      	bx	lr

08003a80 <__retarget_lock_release_recursive>:
 8003a80:	4770      	bx	lr
	...

08003a84 <_free_r>:
 8003a84:	b538      	push	{r3, r4, r5, lr}
 8003a86:	4605      	mov	r5, r0
 8003a88:	2900      	cmp	r1, #0
 8003a8a:	d041      	beq.n	8003b10 <_free_r+0x8c>
 8003a8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a90:	1f0c      	subs	r4, r1, #4
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	bfb8      	it	lt
 8003a96:	18e4      	addlt	r4, r4, r3
 8003a98:	f000 f8e0 	bl	8003c5c <__malloc_lock>
 8003a9c:	4a1d      	ldr	r2, [pc, #116]	@ (8003b14 <_free_r+0x90>)
 8003a9e:	6813      	ldr	r3, [r2, #0]
 8003aa0:	b933      	cbnz	r3, 8003ab0 <_free_r+0x2c>
 8003aa2:	6063      	str	r3, [r4, #4]
 8003aa4:	6014      	str	r4, [r2, #0]
 8003aa6:	4628      	mov	r0, r5
 8003aa8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003aac:	f000 b8dc 	b.w	8003c68 <__malloc_unlock>
 8003ab0:	42a3      	cmp	r3, r4
 8003ab2:	d908      	bls.n	8003ac6 <_free_r+0x42>
 8003ab4:	6820      	ldr	r0, [r4, #0]
 8003ab6:	1821      	adds	r1, r4, r0
 8003ab8:	428b      	cmp	r3, r1
 8003aba:	bf01      	itttt	eq
 8003abc:	6819      	ldreq	r1, [r3, #0]
 8003abe:	685b      	ldreq	r3, [r3, #4]
 8003ac0:	1809      	addeq	r1, r1, r0
 8003ac2:	6021      	streq	r1, [r4, #0]
 8003ac4:	e7ed      	b.n	8003aa2 <_free_r+0x1e>
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	b10b      	cbz	r3, 8003ad0 <_free_r+0x4c>
 8003acc:	42a3      	cmp	r3, r4
 8003ace:	d9fa      	bls.n	8003ac6 <_free_r+0x42>
 8003ad0:	6811      	ldr	r1, [r2, #0]
 8003ad2:	1850      	adds	r0, r2, r1
 8003ad4:	42a0      	cmp	r0, r4
 8003ad6:	d10b      	bne.n	8003af0 <_free_r+0x6c>
 8003ad8:	6820      	ldr	r0, [r4, #0]
 8003ada:	4401      	add	r1, r0
 8003adc:	1850      	adds	r0, r2, r1
 8003ade:	4283      	cmp	r3, r0
 8003ae0:	6011      	str	r1, [r2, #0]
 8003ae2:	d1e0      	bne.n	8003aa6 <_free_r+0x22>
 8003ae4:	6818      	ldr	r0, [r3, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	6053      	str	r3, [r2, #4]
 8003aea:	4408      	add	r0, r1
 8003aec:	6010      	str	r0, [r2, #0]
 8003aee:	e7da      	b.n	8003aa6 <_free_r+0x22>
 8003af0:	d902      	bls.n	8003af8 <_free_r+0x74>
 8003af2:	230c      	movs	r3, #12
 8003af4:	602b      	str	r3, [r5, #0]
 8003af6:	e7d6      	b.n	8003aa6 <_free_r+0x22>
 8003af8:	6820      	ldr	r0, [r4, #0]
 8003afa:	1821      	adds	r1, r4, r0
 8003afc:	428b      	cmp	r3, r1
 8003afe:	bf04      	itt	eq
 8003b00:	6819      	ldreq	r1, [r3, #0]
 8003b02:	685b      	ldreq	r3, [r3, #4]
 8003b04:	6063      	str	r3, [r4, #4]
 8003b06:	bf04      	itt	eq
 8003b08:	1809      	addeq	r1, r1, r0
 8003b0a:	6021      	streq	r1, [r4, #0]
 8003b0c:	6054      	str	r4, [r2, #4]
 8003b0e:	e7ca      	b.n	8003aa6 <_free_r+0x22>
 8003b10:	bd38      	pop	{r3, r4, r5, pc}
 8003b12:	bf00      	nop
 8003b14:	20000680 	.word	0x20000680

08003b18 <sbrk_aligned>:
 8003b18:	b570      	push	{r4, r5, r6, lr}
 8003b1a:	4e0f      	ldr	r6, [pc, #60]	@ (8003b58 <sbrk_aligned+0x40>)
 8003b1c:	460c      	mov	r4, r1
 8003b1e:	6831      	ldr	r1, [r6, #0]
 8003b20:	4605      	mov	r5, r0
 8003b22:	b911      	cbnz	r1, 8003b2a <sbrk_aligned+0x12>
 8003b24:	f000 fe26 	bl	8004774 <_sbrk_r>
 8003b28:	6030      	str	r0, [r6, #0]
 8003b2a:	4621      	mov	r1, r4
 8003b2c:	4628      	mov	r0, r5
 8003b2e:	f000 fe21 	bl	8004774 <_sbrk_r>
 8003b32:	1c43      	adds	r3, r0, #1
 8003b34:	d103      	bne.n	8003b3e <sbrk_aligned+0x26>
 8003b36:	f04f 34ff 	mov.w	r4, #4294967295
 8003b3a:	4620      	mov	r0, r4
 8003b3c:	bd70      	pop	{r4, r5, r6, pc}
 8003b3e:	1cc4      	adds	r4, r0, #3
 8003b40:	f024 0403 	bic.w	r4, r4, #3
 8003b44:	42a0      	cmp	r0, r4
 8003b46:	d0f8      	beq.n	8003b3a <sbrk_aligned+0x22>
 8003b48:	1a21      	subs	r1, r4, r0
 8003b4a:	4628      	mov	r0, r5
 8003b4c:	f000 fe12 	bl	8004774 <_sbrk_r>
 8003b50:	3001      	adds	r0, #1
 8003b52:	d1f2      	bne.n	8003b3a <sbrk_aligned+0x22>
 8003b54:	e7ef      	b.n	8003b36 <sbrk_aligned+0x1e>
 8003b56:	bf00      	nop
 8003b58:	2000067c 	.word	0x2000067c

08003b5c <_malloc_r>:
 8003b5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b60:	1ccd      	adds	r5, r1, #3
 8003b62:	f025 0503 	bic.w	r5, r5, #3
 8003b66:	3508      	adds	r5, #8
 8003b68:	2d0c      	cmp	r5, #12
 8003b6a:	bf38      	it	cc
 8003b6c:	250c      	movcc	r5, #12
 8003b6e:	2d00      	cmp	r5, #0
 8003b70:	4606      	mov	r6, r0
 8003b72:	db01      	blt.n	8003b78 <_malloc_r+0x1c>
 8003b74:	42a9      	cmp	r1, r5
 8003b76:	d904      	bls.n	8003b82 <_malloc_r+0x26>
 8003b78:	230c      	movs	r3, #12
 8003b7a:	6033      	str	r3, [r6, #0]
 8003b7c:	2000      	movs	r0, #0
 8003b7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003c58 <_malloc_r+0xfc>
 8003b86:	f000 f869 	bl	8003c5c <__malloc_lock>
 8003b8a:	f8d8 3000 	ldr.w	r3, [r8]
 8003b8e:	461c      	mov	r4, r3
 8003b90:	bb44      	cbnz	r4, 8003be4 <_malloc_r+0x88>
 8003b92:	4629      	mov	r1, r5
 8003b94:	4630      	mov	r0, r6
 8003b96:	f7ff ffbf 	bl	8003b18 <sbrk_aligned>
 8003b9a:	1c43      	adds	r3, r0, #1
 8003b9c:	4604      	mov	r4, r0
 8003b9e:	d158      	bne.n	8003c52 <_malloc_r+0xf6>
 8003ba0:	f8d8 4000 	ldr.w	r4, [r8]
 8003ba4:	4627      	mov	r7, r4
 8003ba6:	2f00      	cmp	r7, #0
 8003ba8:	d143      	bne.n	8003c32 <_malloc_r+0xd6>
 8003baa:	2c00      	cmp	r4, #0
 8003bac:	d04b      	beq.n	8003c46 <_malloc_r+0xea>
 8003bae:	6823      	ldr	r3, [r4, #0]
 8003bb0:	4639      	mov	r1, r7
 8003bb2:	4630      	mov	r0, r6
 8003bb4:	eb04 0903 	add.w	r9, r4, r3
 8003bb8:	f000 fddc 	bl	8004774 <_sbrk_r>
 8003bbc:	4581      	cmp	r9, r0
 8003bbe:	d142      	bne.n	8003c46 <_malloc_r+0xea>
 8003bc0:	6821      	ldr	r1, [r4, #0]
 8003bc2:	1a6d      	subs	r5, r5, r1
 8003bc4:	4629      	mov	r1, r5
 8003bc6:	4630      	mov	r0, r6
 8003bc8:	f7ff ffa6 	bl	8003b18 <sbrk_aligned>
 8003bcc:	3001      	adds	r0, #1
 8003bce:	d03a      	beq.n	8003c46 <_malloc_r+0xea>
 8003bd0:	6823      	ldr	r3, [r4, #0]
 8003bd2:	442b      	add	r3, r5
 8003bd4:	6023      	str	r3, [r4, #0]
 8003bd6:	f8d8 3000 	ldr.w	r3, [r8]
 8003bda:	685a      	ldr	r2, [r3, #4]
 8003bdc:	bb62      	cbnz	r2, 8003c38 <_malloc_r+0xdc>
 8003bde:	f8c8 7000 	str.w	r7, [r8]
 8003be2:	e00f      	b.n	8003c04 <_malloc_r+0xa8>
 8003be4:	6822      	ldr	r2, [r4, #0]
 8003be6:	1b52      	subs	r2, r2, r5
 8003be8:	d420      	bmi.n	8003c2c <_malloc_r+0xd0>
 8003bea:	2a0b      	cmp	r2, #11
 8003bec:	d917      	bls.n	8003c1e <_malloc_r+0xc2>
 8003bee:	1961      	adds	r1, r4, r5
 8003bf0:	42a3      	cmp	r3, r4
 8003bf2:	6025      	str	r5, [r4, #0]
 8003bf4:	bf18      	it	ne
 8003bf6:	6059      	strne	r1, [r3, #4]
 8003bf8:	6863      	ldr	r3, [r4, #4]
 8003bfa:	bf08      	it	eq
 8003bfc:	f8c8 1000 	streq.w	r1, [r8]
 8003c00:	5162      	str	r2, [r4, r5]
 8003c02:	604b      	str	r3, [r1, #4]
 8003c04:	4630      	mov	r0, r6
 8003c06:	f000 f82f 	bl	8003c68 <__malloc_unlock>
 8003c0a:	f104 000b 	add.w	r0, r4, #11
 8003c0e:	1d23      	adds	r3, r4, #4
 8003c10:	f020 0007 	bic.w	r0, r0, #7
 8003c14:	1ac2      	subs	r2, r0, r3
 8003c16:	bf1c      	itt	ne
 8003c18:	1a1b      	subne	r3, r3, r0
 8003c1a:	50a3      	strne	r3, [r4, r2]
 8003c1c:	e7af      	b.n	8003b7e <_malloc_r+0x22>
 8003c1e:	6862      	ldr	r2, [r4, #4]
 8003c20:	42a3      	cmp	r3, r4
 8003c22:	bf0c      	ite	eq
 8003c24:	f8c8 2000 	streq.w	r2, [r8]
 8003c28:	605a      	strne	r2, [r3, #4]
 8003c2a:	e7eb      	b.n	8003c04 <_malloc_r+0xa8>
 8003c2c:	4623      	mov	r3, r4
 8003c2e:	6864      	ldr	r4, [r4, #4]
 8003c30:	e7ae      	b.n	8003b90 <_malloc_r+0x34>
 8003c32:	463c      	mov	r4, r7
 8003c34:	687f      	ldr	r7, [r7, #4]
 8003c36:	e7b6      	b.n	8003ba6 <_malloc_r+0x4a>
 8003c38:	461a      	mov	r2, r3
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	42a3      	cmp	r3, r4
 8003c3e:	d1fb      	bne.n	8003c38 <_malloc_r+0xdc>
 8003c40:	2300      	movs	r3, #0
 8003c42:	6053      	str	r3, [r2, #4]
 8003c44:	e7de      	b.n	8003c04 <_malloc_r+0xa8>
 8003c46:	230c      	movs	r3, #12
 8003c48:	6033      	str	r3, [r6, #0]
 8003c4a:	4630      	mov	r0, r6
 8003c4c:	f000 f80c 	bl	8003c68 <__malloc_unlock>
 8003c50:	e794      	b.n	8003b7c <_malloc_r+0x20>
 8003c52:	6005      	str	r5, [r0, #0]
 8003c54:	e7d6      	b.n	8003c04 <_malloc_r+0xa8>
 8003c56:	bf00      	nop
 8003c58:	20000680 	.word	0x20000680

08003c5c <__malloc_lock>:
 8003c5c:	4801      	ldr	r0, [pc, #4]	@ (8003c64 <__malloc_lock+0x8>)
 8003c5e:	f7ff bf0e 	b.w	8003a7e <__retarget_lock_acquire_recursive>
 8003c62:	bf00      	nop
 8003c64:	20000678 	.word	0x20000678

08003c68 <__malloc_unlock>:
 8003c68:	4801      	ldr	r0, [pc, #4]	@ (8003c70 <__malloc_unlock+0x8>)
 8003c6a:	f7ff bf09 	b.w	8003a80 <__retarget_lock_release_recursive>
 8003c6e:	bf00      	nop
 8003c70:	20000678 	.word	0x20000678

08003c74 <__ssputs_r>:
 8003c74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c78:	688e      	ldr	r6, [r1, #8]
 8003c7a:	461f      	mov	r7, r3
 8003c7c:	42be      	cmp	r6, r7
 8003c7e:	680b      	ldr	r3, [r1, #0]
 8003c80:	4682      	mov	sl, r0
 8003c82:	460c      	mov	r4, r1
 8003c84:	4690      	mov	r8, r2
 8003c86:	d82d      	bhi.n	8003ce4 <__ssputs_r+0x70>
 8003c88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003c8c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003c90:	d026      	beq.n	8003ce0 <__ssputs_r+0x6c>
 8003c92:	6965      	ldr	r5, [r4, #20]
 8003c94:	6909      	ldr	r1, [r1, #16]
 8003c96:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003c9a:	eba3 0901 	sub.w	r9, r3, r1
 8003c9e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003ca2:	1c7b      	adds	r3, r7, #1
 8003ca4:	444b      	add	r3, r9
 8003ca6:	106d      	asrs	r5, r5, #1
 8003ca8:	429d      	cmp	r5, r3
 8003caa:	bf38      	it	cc
 8003cac:	461d      	movcc	r5, r3
 8003cae:	0553      	lsls	r3, r2, #21
 8003cb0:	d527      	bpl.n	8003d02 <__ssputs_r+0x8e>
 8003cb2:	4629      	mov	r1, r5
 8003cb4:	f7ff ff52 	bl	8003b5c <_malloc_r>
 8003cb8:	4606      	mov	r6, r0
 8003cba:	b360      	cbz	r0, 8003d16 <__ssputs_r+0xa2>
 8003cbc:	6921      	ldr	r1, [r4, #16]
 8003cbe:	464a      	mov	r2, r9
 8003cc0:	f000 fd68 	bl	8004794 <memcpy>
 8003cc4:	89a3      	ldrh	r3, [r4, #12]
 8003cc6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003cca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003cce:	81a3      	strh	r3, [r4, #12]
 8003cd0:	6126      	str	r6, [r4, #16]
 8003cd2:	6165      	str	r5, [r4, #20]
 8003cd4:	444e      	add	r6, r9
 8003cd6:	eba5 0509 	sub.w	r5, r5, r9
 8003cda:	6026      	str	r6, [r4, #0]
 8003cdc:	60a5      	str	r5, [r4, #8]
 8003cde:	463e      	mov	r6, r7
 8003ce0:	42be      	cmp	r6, r7
 8003ce2:	d900      	bls.n	8003ce6 <__ssputs_r+0x72>
 8003ce4:	463e      	mov	r6, r7
 8003ce6:	6820      	ldr	r0, [r4, #0]
 8003ce8:	4632      	mov	r2, r6
 8003cea:	4641      	mov	r1, r8
 8003cec:	f000 fd28 	bl	8004740 <memmove>
 8003cf0:	68a3      	ldr	r3, [r4, #8]
 8003cf2:	1b9b      	subs	r3, r3, r6
 8003cf4:	60a3      	str	r3, [r4, #8]
 8003cf6:	6823      	ldr	r3, [r4, #0]
 8003cf8:	4433      	add	r3, r6
 8003cfa:	6023      	str	r3, [r4, #0]
 8003cfc:	2000      	movs	r0, #0
 8003cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d02:	462a      	mov	r2, r5
 8003d04:	f000 fd54 	bl	80047b0 <_realloc_r>
 8003d08:	4606      	mov	r6, r0
 8003d0a:	2800      	cmp	r0, #0
 8003d0c:	d1e0      	bne.n	8003cd0 <__ssputs_r+0x5c>
 8003d0e:	6921      	ldr	r1, [r4, #16]
 8003d10:	4650      	mov	r0, sl
 8003d12:	f7ff feb7 	bl	8003a84 <_free_r>
 8003d16:	230c      	movs	r3, #12
 8003d18:	f8ca 3000 	str.w	r3, [sl]
 8003d1c:	89a3      	ldrh	r3, [r4, #12]
 8003d1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d22:	81a3      	strh	r3, [r4, #12]
 8003d24:	f04f 30ff 	mov.w	r0, #4294967295
 8003d28:	e7e9      	b.n	8003cfe <__ssputs_r+0x8a>
	...

08003d2c <_svfiprintf_r>:
 8003d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d30:	4698      	mov	r8, r3
 8003d32:	898b      	ldrh	r3, [r1, #12]
 8003d34:	061b      	lsls	r3, r3, #24
 8003d36:	b09d      	sub	sp, #116	@ 0x74
 8003d38:	4607      	mov	r7, r0
 8003d3a:	460d      	mov	r5, r1
 8003d3c:	4614      	mov	r4, r2
 8003d3e:	d510      	bpl.n	8003d62 <_svfiprintf_r+0x36>
 8003d40:	690b      	ldr	r3, [r1, #16]
 8003d42:	b973      	cbnz	r3, 8003d62 <_svfiprintf_r+0x36>
 8003d44:	2140      	movs	r1, #64	@ 0x40
 8003d46:	f7ff ff09 	bl	8003b5c <_malloc_r>
 8003d4a:	6028      	str	r0, [r5, #0]
 8003d4c:	6128      	str	r0, [r5, #16]
 8003d4e:	b930      	cbnz	r0, 8003d5e <_svfiprintf_r+0x32>
 8003d50:	230c      	movs	r3, #12
 8003d52:	603b      	str	r3, [r7, #0]
 8003d54:	f04f 30ff 	mov.w	r0, #4294967295
 8003d58:	b01d      	add	sp, #116	@ 0x74
 8003d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d5e:	2340      	movs	r3, #64	@ 0x40
 8003d60:	616b      	str	r3, [r5, #20]
 8003d62:	2300      	movs	r3, #0
 8003d64:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d66:	2320      	movs	r3, #32
 8003d68:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003d6c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003d70:	2330      	movs	r3, #48	@ 0x30
 8003d72:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003f10 <_svfiprintf_r+0x1e4>
 8003d76:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003d7a:	f04f 0901 	mov.w	r9, #1
 8003d7e:	4623      	mov	r3, r4
 8003d80:	469a      	mov	sl, r3
 8003d82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003d86:	b10a      	cbz	r2, 8003d8c <_svfiprintf_r+0x60>
 8003d88:	2a25      	cmp	r2, #37	@ 0x25
 8003d8a:	d1f9      	bne.n	8003d80 <_svfiprintf_r+0x54>
 8003d8c:	ebba 0b04 	subs.w	fp, sl, r4
 8003d90:	d00b      	beq.n	8003daa <_svfiprintf_r+0x7e>
 8003d92:	465b      	mov	r3, fp
 8003d94:	4622      	mov	r2, r4
 8003d96:	4629      	mov	r1, r5
 8003d98:	4638      	mov	r0, r7
 8003d9a:	f7ff ff6b 	bl	8003c74 <__ssputs_r>
 8003d9e:	3001      	adds	r0, #1
 8003da0:	f000 80a7 	beq.w	8003ef2 <_svfiprintf_r+0x1c6>
 8003da4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003da6:	445a      	add	r2, fp
 8003da8:	9209      	str	r2, [sp, #36]	@ 0x24
 8003daa:	f89a 3000 	ldrb.w	r3, [sl]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	f000 809f 	beq.w	8003ef2 <_svfiprintf_r+0x1c6>
 8003db4:	2300      	movs	r3, #0
 8003db6:	f04f 32ff 	mov.w	r2, #4294967295
 8003dba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003dbe:	f10a 0a01 	add.w	sl, sl, #1
 8003dc2:	9304      	str	r3, [sp, #16]
 8003dc4:	9307      	str	r3, [sp, #28]
 8003dc6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003dca:	931a      	str	r3, [sp, #104]	@ 0x68
 8003dcc:	4654      	mov	r4, sl
 8003dce:	2205      	movs	r2, #5
 8003dd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003dd4:	484e      	ldr	r0, [pc, #312]	@ (8003f10 <_svfiprintf_r+0x1e4>)
 8003dd6:	f7fc fa1b 	bl	8000210 <memchr>
 8003dda:	9a04      	ldr	r2, [sp, #16]
 8003ddc:	b9d8      	cbnz	r0, 8003e16 <_svfiprintf_r+0xea>
 8003dde:	06d0      	lsls	r0, r2, #27
 8003de0:	bf44      	itt	mi
 8003de2:	2320      	movmi	r3, #32
 8003de4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003de8:	0711      	lsls	r1, r2, #28
 8003dea:	bf44      	itt	mi
 8003dec:	232b      	movmi	r3, #43	@ 0x2b
 8003dee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003df2:	f89a 3000 	ldrb.w	r3, [sl]
 8003df6:	2b2a      	cmp	r3, #42	@ 0x2a
 8003df8:	d015      	beq.n	8003e26 <_svfiprintf_r+0xfa>
 8003dfa:	9a07      	ldr	r2, [sp, #28]
 8003dfc:	4654      	mov	r4, sl
 8003dfe:	2000      	movs	r0, #0
 8003e00:	f04f 0c0a 	mov.w	ip, #10
 8003e04:	4621      	mov	r1, r4
 8003e06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003e0a:	3b30      	subs	r3, #48	@ 0x30
 8003e0c:	2b09      	cmp	r3, #9
 8003e0e:	d94b      	bls.n	8003ea8 <_svfiprintf_r+0x17c>
 8003e10:	b1b0      	cbz	r0, 8003e40 <_svfiprintf_r+0x114>
 8003e12:	9207      	str	r2, [sp, #28]
 8003e14:	e014      	b.n	8003e40 <_svfiprintf_r+0x114>
 8003e16:	eba0 0308 	sub.w	r3, r0, r8
 8003e1a:	fa09 f303 	lsl.w	r3, r9, r3
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	9304      	str	r3, [sp, #16]
 8003e22:	46a2      	mov	sl, r4
 8003e24:	e7d2      	b.n	8003dcc <_svfiprintf_r+0xa0>
 8003e26:	9b03      	ldr	r3, [sp, #12]
 8003e28:	1d19      	adds	r1, r3, #4
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	9103      	str	r1, [sp, #12]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	bfbb      	ittet	lt
 8003e32:	425b      	neglt	r3, r3
 8003e34:	f042 0202 	orrlt.w	r2, r2, #2
 8003e38:	9307      	strge	r3, [sp, #28]
 8003e3a:	9307      	strlt	r3, [sp, #28]
 8003e3c:	bfb8      	it	lt
 8003e3e:	9204      	strlt	r2, [sp, #16]
 8003e40:	7823      	ldrb	r3, [r4, #0]
 8003e42:	2b2e      	cmp	r3, #46	@ 0x2e
 8003e44:	d10a      	bne.n	8003e5c <_svfiprintf_r+0x130>
 8003e46:	7863      	ldrb	r3, [r4, #1]
 8003e48:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e4a:	d132      	bne.n	8003eb2 <_svfiprintf_r+0x186>
 8003e4c:	9b03      	ldr	r3, [sp, #12]
 8003e4e:	1d1a      	adds	r2, r3, #4
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	9203      	str	r2, [sp, #12]
 8003e54:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003e58:	3402      	adds	r4, #2
 8003e5a:	9305      	str	r3, [sp, #20]
 8003e5c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003f20 <_svfiprintf_r+0x1f4>
 8003e60:	7821      	ldrb	r1, [r4, #0]
 8003e62:	2203      	movs	r2, #3
 8003e64:	4650      	mov	r0, sl
 8003e66:	f7fc f9d3 	bl	8000210 <memchr>
 8003e6a:	b138      	cbz	r0, 8003e7c <_svfiprintf_r+0x150>
 8003e6c:	9b04      	ldr	r3, [sp, #16]
 8003e6e:	eba0 000a 	sub.w	r0, r0, sl
 8003e72:	2240      	movs	r2, #64	@ 0x40
 8003e74:	4082      	lsls	r2, r0
 8003e76:	4313      	orrs	r3, r2
 8003e78:	3401      	adds	r4, #1
 8003e7a:	9304      	str	r3, [sp, #16]
 8003e7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e80:	4824      	ldr	r0, [pc, #144]	@ (8003f14 <_svfiprintf_r+0x1e8>)
 8003e82:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003e86:	2206      	movs	r2, #6
 8003e88:	f7fc f9c2 	bl	8000210 <memchr>
 8003e8c:	2800      	cmp	r0, #0
 8003e8e:	d036      	beq.n	8003efe <_svfiprintf_r+0x1d2>
 8003e90:	4b21      	ldr	r3, [pc, #132]	@ (8003f18 <_svfiprintf_r+0x1ec>)
 8003e92:	bb1b      	cbnz	r3, 8003edc <_svfiprintf_r+0x1b0>
 8003e94:	9b03      	ldr	r3, [sp, #12]
 8003e96:	3307      	adds	r3, #7
 8003e98:	f023 0307 	bic.w	r3, r3, #7
 8003e9c:	3308      	adds	r3, #8
 8003e9e:	9303      	str	r3, [sp, #12]
 8003ea0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ea2:	4433      	add	r3, r6
 8003ea4:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ea6:	e76a      	b.n	8003d7e <_svfiprintf_r+0x52>
 8003ea8:	fb0c 3202 	mla	r2, ip, r2, r3
 8003eac:	460c      	mov	r4, r1
 8003eae:	2001      	movs	r0, #1
 8003eb0:	e7a8      	b.n	8003e04 <_svfiprintf_r+0xd8>
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	3401      	adds	r4, #1
 8003eb6:	9305      	str	r3, [sp, #20]
 8003eb8:	4619      	mov	r1, r3
 8003eba:	f04f 0c0a 	mov.w	ip, #10
 8003ebe:	4620      	mov	r0, r4
 8003ec0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003ec4:	3a30      	subs	r2, #48	@ 0x30
 8003ec6:	2a09      	cmp	r2, #9
 8003ec8:	d903      	bls.n	8003ed2 <_svfiprintf_r+0x1a6>
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d0c6      	beq.n	8003e5c <_svfiprintf_r+0x130>
 8003ece:	9105      	str	r1, [sp, #20]
 8003ed0:	e7c4      	b.n	8003e5c <_svfiprintf_r+0x130>
 8003ed2:	fb0c 2101 	mla	r1, ip, r1, r2
 8003ed6:	4604      	mov	r4, r0
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e7f0      	b.n	8003ebe <_svfiprintf_r+0x192>
 8003edc:	ab03      	add	r3, sp, #12
 8003ede:	9300      	str	r3, [sp, #0]
 8003ee0:	462a      	mov	r2, r5
 8003ee2:	4b0e      	ldr	r3, [pc, #56]	@ (8003f1c <_svfiprintf_r+0x1f0>)
 8003ee4:	a904      	add	r1, sp, #16
 8003ee6:	4638      	mov	r0, r7
 8003ee8:	f3af 8000 	nop.w
 8003eec:	1c42      	adds	r2, r0, #1
 8003eee:	4606      	mov	r6, r0
 8003ef0:	d1d6      	bne.n	8003ea0 <_svfiprintf_r+0x174>
 8003ef2:	89ab      	ldrh	r3, [r5, #12]
 8003ef4:	065b      	lsls	r3, r3, #25
 8003ef6:	f53f af2d 	bmi.w	8003d54 <_svfiprintf_r+0x28>
 8003efa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003efc:	e72c      	b.n	8003d58 <_svfiprintf_r+0x2c>
 8003efe:	ab03      	add	r3, sp, #12
 8003f00:	9300      	str	r3, [sp, #0]
 8003f02:	462a      	mov	r2, r5
 8003f04:	4b05      	ldr	r3, [pc, #20]	@ (8003f1c <_svfiprintf_r+0x1f0>)
 8003f06:	a904      	add	r1, sp, #16
 8003f08:	4638      	mov	r0, r7
 8003f0a:	f000 f9bb 	bl	8004284 <_printf_i>
 8003f0e:	e7ed      	b.n	8003eec <_svfiprintf_r+0x1c0>
 8003f10:	080056e4 	.word	0x080056e4
 8003f14:	080056ee 	.word	0x080056ee
 8003f18:	00000000 	.word	0x00000000
 8003f1c:	08003c75 	.word	0x08003c75
 8003f20:	080056ea 	.word	0x080056ea

08003f24 <__sfputc_r>:
 8003f24:	6893      	ldr	r3, [r2, #8]
 8003f26:	3b01      	subs	r3, #1
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	b410      	push	{r4}
 8003f2c:	6093      	str	r3, [r2, #8]
 8003f2e:	da08      	bge.n	8003f42 <__sfputc_r+0x1e>
 8003f30:	6994      	ldr	r4, [r2, #24]
 8003f32:	42a3      	cmp	r3, r4
 8003f34:	db01      	blt.n	8003f3a <__sfputc_r+0x16>
 8003f36:	290a      	cmp	r1, #10
 8003f38:	d103      	bne.n	8003f42 <__sfputc_r+0x1e>
 8003f3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f3e:	f000 bb6b 	b.w	8004618 <__swbuf_r>
 8003f42:	6813      	ldr	r3, [r2, #0]
 8003f44:	1c58      	adds	r0, r3, #1
 8003f46:	6010      	str	r0, [r2, #0]
 8003f48:	7019      	strb	r1, [r3, #0]
 8003f4a:	4608      	mov	r0, r1
 8003f4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f50:	4770      	bx	lr

08003f52 <__sfputs_r>:
 8003f52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f54:	4606      	mov	r6, r0
 8003f56:	460f      	mov	r7, r1
 8003f58:	4614      	mov	r4, r2
 8003f5a:	18d5      	adds	r5, r2, r3
 8003f5c:	42ac      	cmp	r4, r5
 8003f5e:	d101      	bne.n	8003f64 <__sfputs_r+0x12>
 8003f60:	2000      	movs	r0, #0
 8003f62:	e007      	b.n	8003f74 <__sfputs_r+0x22>
 8003f64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f68:	463a      	mov	r2, r7
 8003f6a:	4630      	mov	r0, r6
 8003f6c:	f7ff ffda 	bl	8003f24 <__sfputc_r>
 8003f70:	1c43      	adds	r3, r0, #1
 8003f72:	d1f3      	bne.n	8003f5c <__sfputs_r+0xa>
 8003f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003f78 <_vfiprintf_r>:
 8003f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f7c:	460d      	mov	r5, r1
 8003f7e:	b09d      	sub	sp, #116	@ 0x74
 8003f80:	4614      	mov	r4, r2
 8003f82:	4698      	mov	r8, r3
 8003f84:	4606      	mov	r6, r0
 8003f86:	b118      	cbz	r0, 8003f90 <_vfiprintf_r+0x18>
 8003f88:	6a03      	ldr	r3, [r0, #32]
 8003f8a:	b90b      	cbnz	r3, 8003f90 <_vfiprintf_r+0x18>
 8003f8c:	f7ff fc50 	bl	8003830 <__sinit>
 8003f90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003f92:	07d9      	lsls	r1, r3, #31
 8003f94:	d405      	bmi.n	8003fa2 <_vfiprintf_r+0x2a>
 8003f96:	89ab      	ldrh	r3, [r5, #12]
 8003f98:	059a      	lsls	r2, r3, #22
 8003f9a:	d402      	bmi.n	8003fa2 <_vfiprintf_r+0x2a>
 8003f9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003f9e:	f7ff fd6e 	bl	8003a7e <__retarget_lock_acquire_recursive>
 8003fa2:	89ab      	ldrh	r3, [r5, #12]
 8003fa4:	071b      	lsls	r3, r3, #28
 8003fa6:	d501      	bpl.n	8003fac <_vfiprintf_r+0x34>
 8003fa8:	692b      	ldr	r3, [r5, #16]
 8003faa:	b99b      	cbnz	r3, 8003fd4 <_vfiprintf_r+0x5c>
 8003fac:	4629      	mov	r1, r5
 8003fae:	4630      	mov	r0, r6
 8003fb0:	f000 fb70 	bl	8004694 <__swsetup_r>
 8003fb4:	b170      	cbz	r0, 8003fd4 <_vfiprintf_r+0x5c>
 8003fb6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003fb8:	07dc      	lsls	r4, r3, #31
 8003fba:	d504      	bpl.n	8003fc6 <_vfiprintf_r+0x4e>
 8003fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8003fc0:	b01d      	add	sp, #116	@ 0x74
 8003fc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fc6:	89ab      	ldrh	r3, [r5, #12]
 8003fc8:	0598      	lsls	r0, r3, #22
 8003fca:	d4f7      	bmi.n	8003fbc <_vfiprintf_r+0x44>
 8003fcc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003fce:	f7ff fd57 	bl	8003a80 <__retarget_lock_release_recursive>
 8003fd2:	e7f3      	b.n	8003fbc <_vfiprintf_r+0x44>
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	9309      	str	r3, [sp, #36]	@ 0x24
 8003fd8:	2320      	movs	r3, #32
 8003fda:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003fde:	f8cd 800c 	str.w	r8, [sp, #12]
 8003fe2:	2330      	movs	r3, #48	@ 0x30
 8003fe4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004194 <_vfiprintf_r+0x21c>
 8003fe8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003fec:	f04f 0901 	mov.w	r9, #1
 8003ff0:	4623      	mov	r3, r4
 8003ff2:	469a      	mov	sl, r3
 8003ff4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003ff8:	b10a      	cbz	r2, 8003ffe <_vfiprintf_r+0x86>
 8003ffa:	2a25      	cmp	r2, #37	@ 0x25
 8003ffc:	d1f9      	bne.n	8003ff2 <_vfiprintf_r+0x7a>
 8003ffe:	ebba 0b04 	subs.w	fp, sl, r4
 8004002:	d00b      	beq.n	800401c <_vfiprintf_r+0xa4>
 8004004:	465b      	mov	r3, fp
 8004006:	4622      	mov	r2, r4
 8004008:	4629      	mov	r1, r5
 800400a:	4630      	mov	r0, r6
 800400c:	f7ff ffa1 	bl	8003f52 <__sfputs_r>
 8004010:	3001      	adds	r0, #1
 8004012:	f000 80a7 	beq.w	8004164 <_vfiprintf_r+0x1ec>
 8004016:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004018:	445a      	add	r2, fp
 800401a:	9209      	str	r2, [sp, #36]	@ 0x24
 800401c:	f89a 3000 	ldrb.w	r3, [sl]
 8004020:	2b00      	cmp	r3, #0
 8004022:	f000 809f 	beq.w	8004164 <_vfiprintf_r+0x1ec>
 8004026:	2300      	movs	r3, #0
 8004028:	f04f 32ff 	mov.w	r2, #4294967295
 800402c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004030:	f10a 0a01 	add.w	sl, sl, #1
 8004034:	9304      	str	r3, [sp, #16]
 8004036:	9307      	str	r3, [sp, #28]
 8004038:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800403c:	931a      	str	r3, [sp, #104]	@ 0x68
 800403e:	4654      	mov	r4, sl
 8004040:	2205      	movs	r2, #5
 8004042:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004046:	4853      	ldr	r0, [pc, #332]	@ (8004194 <_vfiprintf_r+0x21c>)
 8004048:	f7fc f8e2 	bl	8000210 <memchr>
 800404c:	9a04      	ldr	r2, [sp, #16]
 800404e:	b9d8      	cbnz	r0, 8004088 <_vfiprintf_r+0x110>
 8004050:	06d1      	lsls	r1, r2, #27
 8004052:	bf44      	itt	mi
 8004054:	2320      	movmi	r3, #32
 8004056:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800405a:	0713      	lsls	r3, r2, #28
 800405c:	bf44      	itt	mi
 800405e:	232b      	movmi	r3, #43	@ 0x2b
 8004060:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004064:	f89a 3000 	ldrb.w	r3, [sl]
 8004068:	2b2a      	cmp	r3, #42	@ 0x2a
 800406a:	d015      	beq.n	8004098 <_vfiprintf_r+0x120>
 800406c:	9a07      	ldr	r2, [sp, #28]
 800406e:	4654      	mov	r4, sl
 8004070:	2000      	movs	r0, #0
 8004072:	f04f 0c0a 	mov.w	ip, #10
 8004076:	4621      	mov	r1, r4
 8004078:	f811 3b01 	ldrb.w	r3, [r1], #1
 800407c:	3b30      	subs	r3, #48	@ 0x30
 800407e:	2b09      	cmp	r3, #9
 8004080:	d94b      	bls.n	800411a <_vfiprintf_r+0x1a2>
 8004082:	b1b0      	cbz	r0, 80040b2 <_vfiprintf_r+0x13a>
 8004084:	9207      	str	r2, [sp, #28]
 8004086:	e014      	b.n	80040b2 <_vfiprintf_r+0x13a>
 8004088:	eba0 0308 	sub.w	r3, r0, r8
 800408c:	fa09 f303 	lsl.w	r3, r9, r3
 8004090:	4313      	orrs	r3, r2
 8004092:	9304      	str	r3, [sp, #16]
 8004094:	46a2      	mov	sl, r4
 8004096:	e7d2      	b.n	800403e <_vfiprintf_r+0xc6>
 8004098:	9b03      	ldr	r3, [sp, #12]
 800409a:	1d19      	adds	r1, r3, #4
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	9103      	str	r1, [sp, #12]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	bfbb      	ittet	lt
 80040a4:	425b      	neglt	r3, r3
 80040a6:	f042 0202 	orrlt.w	r2, r2, #2
 80040aa:	9307      	strge	r3, [sp, #28]
 80040ac:	9307      	strlt	r3, [sp, #28]
 80040ae:	bfb8      	it	lt
 80040b0:	9204      	strlt	r2, [sp, #16]
 80040b2:	7823      	ldrb	r3, [r4, #0]
 80040b4:	2b2e      	cmp	r3, #46	@ 0x2e
 80040b6:	d10a      	bne.n	80040ce <_vfiprintf_r+0x156>
 80040b8:	7863      	ldrb	r3, [r4, #1]
 80040ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80040bc:	d132      	bne.n	8004124 <_vfiprintf_r+0x1ac>
 80040be:	9b03      	ldr	r3, [sp, #12]
 80040c0:	1d1a      	adds	r2, r3, #4
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	9203      	str	r2, [sp, #12]
 80040c6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80040ca:	3402      	adds	r4, #2
 80040cc:	9305      	str	r3, [sp, #20]
 80040ce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80041a4 <_vfiprintf_r+0x22c>
 80040d2:	7821      	ldrb	r1, [r4, #0]
 80040d4:	2203      	movs	r2, #3
 80040d6:	4650      	mov	r0, sl
 80040d8:	f7fc f89a 	bl	8000210 <memchr>
 80040dc:	b138      	cbz	r0, 80040ee <_vfiprintf_r+0x176>
 80040de:	9b04      	ldr	r3, [sp, #16]
 80040e0:	eba0 000a 	sub.w	r0, r0, sl
 80040e4:	2240      	movs	r2, #64	@ 0x40
 80040e6:	4082      	lsls	r2, r0
 80040e8:	4313      	orrs	r3, r2
 80040ea:	3401      	adds	r4, #1
 80040ec:	9304      	str	r3, [sp, #16]
 80040ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040f2:	4829      	ldr	r0, [pc, #164]	@ (8004198 <_vfiprintf_r+0x220>)
 80040f4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80040f8:	2206      	movs	r2, #6
 80040fa:	f7fc f889 	bl	8000210 <memchr>
 80040fe:	2800      	cmp	r0, #0
 8004100:	d03f      	beq.n	8004182 <_vfiprintf_r+0x20a>
 8004102:	4b26      	ldr	r3, [pc, #152]	@ (800419c <_vfiprintf_r+0x224>)
 8004104:	bb1b      	cbnz	r3, 800414e <_vfiprintf_r+0x1d6>
 8004106:	9b03      	ldr	r3, [sp, #12]
 8004108:	3307      	adds	r3, #7
 800410a:	f023 0307 	bic.w	r3, r3, #7
 800410e:	3308      	adds	r3, #8
 8004110:	9303      	str	r3, [sp, #12]
 8004112:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004114:	443b      	add	r3, r7
 8004116:	9309      	str	r3, [sp, #36]	@ 0x24
 8004118:	e76a      	b.n	8003ff0 <_vfiprintf_r+0x78>
 800411a:	fb0c 3202 	mla	r2, ip, r2, r3
 800411e:	460c      	mov	r4, r1
 8004120:	2001      	movs	r0, #1
 8004122:	e7a8      	b.n	8004076 <_vfiprintf_r+0xfe>
 8004124:	2300      	movs	r3, #0
 8004126:	3401      	adds	r4, #1
 8004128:	9305      	str	r3, [sp, #20]
 800412a:	4619      	mov	r1, r3
 800412c:	f04f 0c0a 	mov.w	ip, #10
 8004130:	4620      	mov	r0, r4
 8004132:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004136:	3a30      	subs	r2, #48	@ 0x30
 8004138:	2a09      	cmp	r2, #9
 800413a:	d903      	bls.n	8004144 <_vfiprintf_r+0x1cc>
 800413c:	2b00      	cmp	r3, #0
 800413e:	d0c6      	beq.n	80040ce <_vfiprintf_r+0x156>
 8004140:	9105      	str	r1, [sp, #20]
 8004142:	e7c4      	b.n	80040ce <_vfiprintf_r+0x156>
 8004144:	fb0c 2101 	mla	r1, ip, r1, r2
 8004148:	4604      	mov	r4, r0
 800414a:	2301      	movs	r3, #1
 800414c:	e7f0      	b.n	8004130 <_vfiprintf_r+0x1b8>
 800414e:	ab03      	add	r3, sp, #12
 8004150:	9300      	str	r3, [sp, #0]
 8004152:	462a      	mov	r2, r5
 8004154:	4b12      	ldr	r3, [pc, #72]	@ (80041a0 <_vfiprintf_r+0x228>)
 8004156:	a904      	add	r1, sp, #16
 8004158:	4630      	mov	r0, r6
 800415a:	f3af 8000 	nop.w
 800415e:	4607      	mov	r7, r0
 8004160:	1c78      	adds	r0, r7, #1
 8004162:	d1d6      	bne.n	8004112 <_vfiprintf_r+0x19a>
 8004164:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004166:	07d9      	lsls	r1, r3, #31
 8004168:	d405      	bmi.n	8004176 <_vfiprintf_r+0x1fe>
 800416a:	89ab      	ldrh	r3, [r5, #12]
 800416c:	059a      	lsls	r2, r3, #22
 800416e:	d402      	bmi.n	8004176 <_vfiprintf_r+0x1fe>
 8004170:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004172:	f7ff fc85 	bl	8003a80 <__retarget_lock_release_recursive>
 8004176:	89ab      	ldrh	r3, [r5, #12]
 8004178:	065b      	lsls	r3, r3, #25
 800417a:	f53f af1f 	bmi.w	8003fbc <_vfiprintf_r+0x44>
 800417e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004180:	e71e      	b.n	8003fc0 <_vfiprintf_r+0x48>
 8004182:	ab03      	add	r3, sp, #12
 8004184:	9300      	str	r3, [sp, #0]
 8004186:	462a      	mov	r2, r5
 8004188:	4b05      	ldr	r3, [pc, #20]	@ (80041a0 <_vfiprintf_r+0x228>)
 800418a:	a904      	add	r1, sp, #16
 800418c:	4630      	mov	r0, r6
 800418e:	f000 f879 	bl	8004284 <_printf_i>
 8004192:	e7e4      	b.n	800415e <_vfiprintf_r+0x1e6>
 8004194:	080056e4 	.word	0x080056e4
 8004198:	080056ee 	.word	0x080056ee
 800419c:	00000000 	.word	0x00000000
 80041a0:	08003f53 	.word	0x08003f53
 80041a4:	080056ea 	.word	0x080056ea

080041a8 <_printf_common>:
 80041a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041ac:	4616      	mov	r6, r2
 80041ae:	4698      	mov	r8, r3
 80041b0:	688a      	ldr	r2, [r1, #8]
 80041b2:	690b      	ldr	r3, [r1, #16]
 80041b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80041b8:	4293      	cmp	r3, r2
 80041ba:	bfb8      	it	lt
 80041bc:	4613      	movlt	r3, r2
 80041be:	6033      	str	r3, [r6, #0]
 80041c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80041c4:	4607      	mov	r7, r0
 80041c6:	460c      	mov	r4, r1
 80041c8:	b10a      	cbz	r2, 80041ce <_printf_common+0x26>
 80041ca:	3301      	adds	r3, #1
 80041cc:	6033      	str	r3, [r6, #0]
 80041ce:	6823      	ldr	r3, [r4, #0]
 80041d0:	0699      	lsls	r1, r3, #26
 80041d2:	bf42      	ittt	mi
 80041d4:	6833      	ldrmi	r3, [r6, #0]
 80041d6:	3302      	addmi	r3, #2
 80041d8:	6033      	strmi	r3, [r6, #0]
 80041da:	6825      	ldr	r5, [r4, #0]
 80041dc:	f015 0506 	ands.w	r5, r5, #6
 80041e0:	d106      	bne.n	80041f0 <_printf_common+0x48>
 80041e2:	f104 0a19 	add.w	sl, r4, #25
 80041e6:	68e3      	ldr	r3, [r4, #12]
 80041e8:	6832      	ldr	r2, [r6, #0]
 80041ea:	1a9b      	subs	r3, r3, r2
 80041ec:	42ab      	cmp	r3, r5
 80041ee:	dc26      	bgt.n	800423e <_printf_common+0x96>
 80041f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80041f4:	6822      	ldr	r2, [r4, #0]
 80041f6:	3b00      	subs	r3, #0
 80041f8:	bf18      	it	ne
 80041fa:	2301      	movne	r3, #1
 80041fc:	0692      	lsls	r2, r2, #26
 80041fe:	d42b      	bmi.n	8004258 <_printf_common+0xb0>
 8004200:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004204:	4641      	mov	r1, r8
 8004206:	4638      	mov	r0, r7
 8004208:	47c8      	blx	r9
 800420a:	3001      	adds	r0, #1
 800420c:	d01e      	beq.n	800424c <_printf_common+0xa4>
 800420e:	6823      	ldr	r3, [r4, #0]
 8004210:	6922      	ldr	r2, [r4, #16]
 8004212:	f003 0306 	and.w	r3, r3, #6
 8004216:	2b04      	cmp	r3, #4
 8004218:	bf02      	ittt	eq
 800421a:	68e5      	ldreq	r5, [r4, #12]
 800421c:	6833      	ldreq	r3, [r6, #0]
 800421e:	1aed      	subeq	r5, r5, r3
 8004220:	68a3      	ldr	r3, [r4, #8]
 8004222:	bf0c      	ite	eq
 8004224:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004228:	2500      	movne	r5, #0
 800422a:	4293      	cmp	r3, r2
 800422c:	bfc4      	itt	gt
 800422e:	1a9b      	subgt	r3, r3, r2
 8004230:	18ed      	addgt	r5, r5, r3
 8004232:	2600      	movs	r6, #0
 8004234:	341a      	adds	r4, #26
 8004236:	42b5      	cmp	r5, r6
 8004238:	d11a      	bne.n	8004270 <_printf_common+0xc8>
 800423a:	2000      	movs	r0, #0
 800423c:	e008      	b.n	8004250 <_printf_common+0xa8>
 800423e:	2301      	movs	r3, #1
 8004240:	4652      	mov	r2, sl
 8004242:	4641      	mov	r1, r8
 8004244:	4638      	mov	r0, r7
 8004246:	47c8      	blx	r9
 8004248:	3001      	adds	r0, #1
 800424a:	d103      	bne.n	8004254 <_printf_common+0xac>
 800424c:	f04f 30ff 	mov.w	r0, #4294967295
 8004250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004254:	3501      	adds	r5, #1
 8004256:	e7c6      	b.n	80041e6 <_printf_common+0x3e>
 8004258:	18e1      	adds	r1, r4, r3
 800425a:	1c5a      	adds	r2, r3, #1
 800425c:	2030      	movs	r0, #48	@ 0x30
 800425e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004262:	4422      	add	r2, r4
 8004264:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004268:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800426c:	3302      	adds	r3, #2
 800426e:	e7c7      	b.n	8004200 <_printf_common+0x58>
 8004270:	2301      	movs	r3, #1
 8004272:	4622      	mov	r2, r4
 8004274:	4641      	mov	r1, r8
 8004276:	4638      	mov	r0, r7
 8004278:	47c8      	blx	r9
 800427a:	3001      	adds	r0, #1
 800427c:	d0e6      	beq.n	800424c <_printf_common+0xa4>
 800427e:	3601      	adds	r6, #1
 8004280:	e7d9      	b.n	8004236 <_printf_common+0x8e>
	...

08004284 <_printf_i>:
 8004284:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004288:	7e0f      	ldrb	r7, [r1, #24]
 800428a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800428c:	2f78      	cmp	r7, #120	@ 0x78
 800428e:	4691      	mov	r9, r2
 8004290:	4680      	mov	r8, r0
 8004292:	460c      	mov	r4, r1
 8004294:	469a      	mov	sl, r3
 8004296:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800429a:	d807      	bhi.n	80042ac <_printf_i+0x28>
 800429c:	2f62      	cmp	r7, #98	@ 0x62
 800429e:	d80a      	bhi.n	80042b6 <_printf_i+0x32>
 80042a0:	2f00      	cmp	r7, #0
 80042a2:	f000 80d1 	beq.w	8004448 <_printf_i+0x1c4>
 80042a6:	2f58      	cmp	r7, #88	@ 0x58
 80042a8:	f000 80b8 	beq.w	800441c <_printf_i+0x198>
 80042ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80042b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80042b4:	e03a      	b.n	800432c <_printf_i+0xa8>
 80042b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80042ba:	2b15      	cmp	r3, #21
 80042bc:	d8f6      	bhi.n	80042ac <_printf_i+0x28>
 80042be:	a101      	add	r1, pc, #4	@ (adr r1, 80042c4 <_printf_i+0x40>)
 80042c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80042c4:	0800431d 	.word	0x0800431d
 80042c8:	08004331 	.word	0x08004331
 80042cc:	080042ad 	.word	0x080042ad
 80042d0:	080042ad 	.word	0x080042ad
 80042d4:	080042ad 	.word	0x080042ad
 80042d8:	080042ad 	.word	0x080042ad
 80042dc:	08004331 	.word	0x08004331
 80042e0:	080042ad 	.word	0x080042ad
 80042e4:	080042ad 	.word	0x080042ad
 80042e8:	080042ad 	.word	0x080042ad
 80042ec:	080042ad 	.word	0x080042ad
 80042f0:	0800442f 	.word	0x0800442f
 80042f4:	0800435b 	.word	0x0800435b
 80042f8:	080043e9 	.word	0x080043e9
 80042fc:	080042ad 	.word	0x080042ad
 8004300:	080042ad 	.word	0x080042ad
 8004304:	08004451 	.word	0x08004451
 8004308:	080042ad 	.word	0x080042ad
 800430c:	0800435b 	.word	0x0800435b
 8004310:	080042ad 	.word	0x080042ad
 8004314:	080042ad 	.word	0x080042ad
 8004318:	080043f1 	.word	0x080043f1
 800431c:	6833      	ldr	r3, [r6, #0]
 800431e:	1d1a      	adds	r2, r3, #4
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	6032      	str	r2, [r6, #0]
 8004324:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004328:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800432c:	2301      	movs	r3, #1
 800432e:	e09c      	b.n	800446a <_printf_i+0x1e6>
 8004330:	6833      	ldr	r3, [r6, #0]
 8004332:	6820      	ldr	r0, [r4, #0]
 8004334:	1d19      	adds	r1, r3, #4
 8004336:	6031      	str	r1, [r6, #0]
 8004338:	0606      	lsls	r6, r0, #24
 800433a:	d501      	bpl.n	8004340 <_printf_i+0xbc>
 800433c:	681d      	ldr	r5, [r3, #0]
 800433e:	e003      	b.n	8004348 <_printf_i+0xc4>
 8004340:	0645      	lsls	r5, r0, #25
 8004342:	d5fb      	bpl.n	800433c <_printf_i+0xb8>
 8004344:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004348:	2d00      	cmp	r5, #0
 800434a:	da03      	bge.n	8004354 <_printf_i+0xd0>
 800434c:	232d      	movs	r3, #45	@ 0x2d
 800434e:	426d      	negs	r5, r5
 8004350:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004354:	4858      	ldr	r0, [pc, #352]	@ (80044b8 <_printf_i+0x234>)
 8004356:	230a      	movs	r3, #10
 8004358:	e011      	b.n	800437e <_printf_i+0xfa>
 800435a:	6821      	ldr	r1, [r4, #0]
 800435c:	6833      	ldr	r3, [r6, #0]
 800435e:	0608      	lsls	r0, r1, #24
 8004360:	f853 5b04 	ldr.w	r5, [r3], #4
 8004364:	d402      	bmi.n	800436c <_printf_i+0xe8>
 8004366:	0649      	lsls	r1, r1, #25
 8004368:	bf48      	it	mi
 800436a:	b2ad      	uxthmi	r5, r5
 800436c:	2f6f      	cmp	r7, #111	@ 0x6f
 800436e:	4852      	ldr	r0, [pc, #328]	@ (80044b8 <_printf_i+0x234>)
 8004370:	6033      	str	r3, [r6, #0]
 8004372:	bf14      	ite	ne
 8004374:	230a      	movne	r3, #10
 8004376:	2308      	moveq	r3, #8
 8004378:	2100      	movs	r1, #0
 800437a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800437e:	6866      	ldr	r6, [r4, #4]
 8004380:	60a6      	str	r6, [r4, #8]
 8004382:	2e00      	cmp	r6, #0
 8004384:	db05      	blt.n	8004392 <_printf_i+0x10e>
 8004386:	6821      	ldr	r1, [r4, #0]
 8004388:	432e      	orrs	r6, r5
 800438a:	f021 0104 	bic.w	r1, r1, #4
 800438e:	6021      	str	r1, [r4, #0]
 8004390:	d04b      	beq.n	800442a <_printf_i+0x1a6>
 8004392:	4616      	mov	r6, r2
 8004394:	fbb5 f1f3 	udiv	r1, r5, r3
 8004398:	fb03 5711 	mls	r7, r3, r1, r5
 800439c:	5dc7      	ldrb	r7, [r0, r7]
 800439e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80043a2:	462f      	mov	r7, r5
 80043a4:	42bb      	cmp	r3, r7
 80043a6:	460d      	mov	r5, r1
 80043a8:	d9f4      	bls.n	8004394 <_printf_i+0x110>
 80043aa:	2b08      	cmp	r3, #8
 80043ac:	d10b      	bne.n	80043c6 <_printf_i+0x142>
 80043ae:	6823      	ldr	r3, [r4, #0]
 80043b0:	07df      	lsls	r7, r3, #31
 80043b2:	d508      	bpl.n	80043c6 <_printf_i+0x142>
 80043b4:	6923      	ldr	r3, [r4, #16]
 80043b6:	6861      	ldr	r1, [r4, #4]
 80043b8:	4299      	cmp	r1, r3
 80043ba:	bfde      	ittt	le
 80043bc:	2330      	movle	r3, #48	@ 0x30
 80043be:	f806 3c01 	strble.w	r3, [r6, #-1]
 80043c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80043c6:	1b92      	subs	r2, r2, r6
 80043c8:	6122      	str	r2, [r4, #16]
 80043ca:	f8cd a000 	str.w	sl, [sp]
 80043ce:	464b      	mov	r3, r9
 80043d0:	aa03      	add	r2, sp, #12
 80043d2:	4621      	mov	r1, r4
 80043d4:	4640      	mov	r0, r8
 80043d6:	f7ff fee7 	bl	80041a8 <_printf_common>
 80043da:	3001      	adds	r0, #1
 80043dc:	d14a      	bne.n	8004474 <_printf_i+0x1f0>
 80043de:	f04f 30ff 	mov.w	r0, #4294967295
 80043e2:	b004      	add	sp, #16
 80043e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043e8:	6823      	ldr	r3, [r4, #0]
 80043ea:	f043 0320 	orr.w	r3, r3, #32
 80043ee:	6023      	str	r3, [r4, #0]
 80043f0:	4832      	ldr	r0, [pc, #200]	@ (80044bc <_printf_i+0x238>)
 80043f2:	2778      	movs	r7, #120	@ 0x78
 80043f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80043f8:	6823      	ldr	r3, [r4, #0]
 80043fa:	6831      	ldr	r1, [r6, #0]
 80043fc:	061f      	lsls	r7, r3, #24
 80043fe:	f851 5b04 	ldr.w	r5, [r1], #4
 8004402:	d402      	bmi.n	800440a <_printf_i+0x186>
 8004404:	065f      	lsls	r7, r3, #25
 8004406:	bf48      	it	mi
 8004408:	b2ad      	uxthmi	r5, r5
 800440a:	6031      	str	r1, [r6, #0]
 800440c:	07d9      	lsls	r1, r3, #31
 800440e:	bf44      	itt	mi
 8004410:	f043 0320 	orrmi.w	r3, r3, #32
 8004414:	6023      	strmi	r3, [r4, #0]
 8004416:	b11d      	cbz	r5, 8004420 <_printf_i+0x19c>
 8004418:	2310      	movs	r3, #16
 800441a:	e7ad      	b.n	8004378 <_printf_i+0xf4>
 800441c:	4826      	ldr	r0, [pc, #152]	@ (80044b8 <_printf_i+0x234>)
 800441e:	e7e9      	b.n	80043f4 <_printf_i+0x170>
 8004420:	6823      	ldr	r3, [r4, #0]
 8004422:	f023 0320 	bic.w	r3, r3, #32
 8004426:	6023      	str	r3, [r4, #0]
 8004428:	e7f6      	b.n	8004418 <_printf_i+0x194>
 800442a:	4616      	mov	r6, r2
 800442c:	e7bd      	b.n	80043aa <_printf_i+0x126>
 800442e:	6833      	ldr	r3, [r6, #0]
 8004430:	6825      	ldr	r5, [r4, #0]
 8004432:	6961      	ldr	r1, [r4, #20]
 8004434:	1d18      	adds	r0, r3, #4
 8004436:	6030      	str	r0, [r6, #0]
 8004438:	062e      	lsls	r6, r5, #24
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	d501      	bpl.n	8004442 <_printf_i+0x1be>
 800443e:	6019      	str	r1, [r3, #0]
 8004440:	e002      	b.n	8004448 <_printf_i+0x1c4>
 8004442:	0668      	lsls	r0, r5, #25
 8004444:	d5fb      	bpl.n	800443e <_printf_i+0x1ba>
 8004446:	8019      	strh	r1, [r3, #0]
 8004448:	2300      	movs	r3, #0
 800444a:	6123      	str	r3, [r4, #16]
 800444c:	4616      	mov	r6, r2
 800444e:	e7bc      	b.n	80043ca <_printf_i+0x146>
 8004450:	6833      	ldr	r3, [r6, #0]
 8004452:	1d1a      	adds	r2, r3, #4
 8004454:	6032      	str	r2, [r6, #0]
 8004456:	681e      	ldr	r6, [r3, #0]
 8004458:	6862      	ldr	r2, [r4, #4]
 800445a:	2100      	movs	r1, #0
 800445c:	4630      	mov	r0, r6
 800445e:	f7fb fed7 	bl	8000210 <memchr>
 8004462:	b108      	cbz	r0, 8004468 <_printf_i+0x1e4>
 8004464:	1b80      	subs	r0, r0, r6
 8004466:	6060      	str	r0, [r4, #4]
 8004468:	6863      	ldr	r3, [r4, #4]
 800446a:	6123      	str	r3, [r4, #16]
 800446c:	2300      	movs	r3, #0
 800446e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004472:	e7aa      	b.n	80043ca <_printf_i+0x146>
 8004474:	6923      	ldr	r3, [r4, #16]
 8004476:	4632      	mov	r2, r6
 8004478:	4649      	mov	r1, r9
 800447a:	4640      	mov	r0, r8
 800447c:	47d0      	blx	sl
 800447e:	3001      	adds	r0, #1
 8004480:	d0ad      	beq.n	80043de <_printf_i+0x15a>
 8004482:	6823      	ldr	r3, [r4, #0]
 8004484:	079b      	lsls	r3, r3, #30
 8004486:	d413      	bmi.n	80044b0 <_printf_i+0x22c>
 8004488:	68e0      	ldr	r0, [r4, #12]
 800448a:	9b03      	ldr	r3, [sp, #12]
 800448c:	4298      	cmp	r0, r3
 800448e:	bfb8      	it	lt
 8004490:	4618      	movlt	r0, r3
 8004492:	e7a6      	b.n	80043e2 <_printf_i+0x15e>
 8004494:	2301      	movs	r3, #1
 8004496:	4632      	mov	r2, r6
 8004498:	4649      	mov	r1, r9
 800449a:	4640      	mov	r0, r8
 800449c:	47d0      	blx	sl
 800449e:	3001      	adds	r0, #1
 80044a0:	d09d      	beq.n	80043de <_printf_i+0x15a>
 80044a2:	3501      	adds	r5, #1
 80044a4:	68e3      	ldr	r3, [r4, #12]
 80044a6:	9903      	ldr	r1, [sp, #12]
 80044a8:	1a5b      	subs	r3, r3, r1
 80044aa:	42ab      	cmp	r3, r5
 80044ac:	dcf2      	bgt.n	8004494 <_printf_i+0x210>
 80044ae:	e7eb      	b.n	8004488 <_printf_i+0x204>
 80044b0:	2500      	movs	r5, #0
 80044b2:	f104 0619 	add.w	r6, r4, #25
 80044b6:	e7f5      	b.n	80044a4 <_printf_i+0x220>
 80044b8:	080056f5 	.word	0x080056f5
 80044bc:	08005706 	.word	0x08005706

080044c0 <__sflush_r>:
 80044c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80044c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044c8:	0716      	lsls	r6, r2, #28
 80044ca:	4605      	mov	r5, r0
 80044cc:	460c      	mov	r4, r1
 80044ce:	d454      	bmi.n	800457a <__sflush_r+0xba>
 80044d0:	684b      	ldr	r3, [r1, #4]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	dc02      	bgt.n	80044dc <__sflush_r+0x1c>
 80044d6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80044d8:	2b00      	cmp	r3, #0
 80044da:	dd48      	ble.n	800456e <__sflush_r+0xae>
 80044dc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80044de:	2e00      	cmp	r6, #0
 80044e0:	d045      	beq.n	800456e <__sflush_r+0xae>
 80044e2:	2300      	movs	r3, #0
 80044e4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80044e8:	682f      	ldr	r7, [r5, #0]
 80044ea:	6a21      	ldr	r1, [r4, #32]
 80044ec:	602b      	str	r3, [r5, #0]
 80044ee:	d030      	beq.n	8004552 <__sflush_r+0x92>
 80044f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80044f2:	89a3      	ldrh	r3, [r4, #12]
 80044f4:	0759      	lsls	r1, r3, #29
 80044f6:	d505      	bpl.n	8004504 <__sflush_r+0x44>
 80044f8:	6863      	ldr	r3, [r4, #4]
 80044fa:	1ad2      	subs	r2, r2, r3
 80044fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80044fe:	b10b      	cbz	r3, 8004504 <__sflush_r+0x44>
 8004500:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004502:	1ad2      	subs	r2, r2, r3
 8004504:	2300      	movs	r3, #0
 8004506:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004508:	6a21      	ldr	r1, [r4, #32]
 800450a:	4628      	mov	r0, r5
 800450c:	47b0      	blx	r6
 800450e:	1c43      	adds	r3, r0, #1
 8004510:	89a3      	ldrh	r3, [r4, #12]
 8004512:	d106      	bne.n	8004522 <__sflush_r+0x62>
 8004514:	6829      	ldr	r1, [r5, #0]
 8004516:	291d      	cmp	r1, #29
 8004518:	d82b      	bhi.n	8004572 <__sflush_r+0xb2>
 800451a:	4a2a      	ldr	r2, [pc, #168]	@ (80045c4 <__sflush_r+0x104>)
 800451c:	40ca      	lsrs	r2, r1
 800451e:	07d6      	lsls	r6, r2, #31
 8004520:	d527      	bpl.n	8004572 <__sflush_r+0xb2>
 8004522:	2200      	movs	r2, #0
 8004524:	6062      	str	r2, [r4, #4]
 8004526:	04d9      	lsls	r1, r3, #19
 8004528:	6922      	ldr	r2, [r4, #16]
 800452a:	6022      	str	r2, [r4, #0]
 800452c:	d504      	bpl.n	8004538 <__sflush_r+0x78>
 800452e:	1c42      	adds	r2, r0, #1
 8004530:	d101      	bne.n	8004536 <__sflush_r+0x76>
 8004532:	682b      	ldr	r3, [r5, #0]
 8004534:	b903      	cbnz	r3, 8004538 <__sflush_r+0x78>
 8004536:	6560      	str	r0, [r4, #84]	@ 0x54
 8004538:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800453a:	602f      	str	r7, [r5, #0]
 800453c:	b1b9      	cbz	r1, 800456e <__sflush_r+0xae>
 800453e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004542:	4299      	cmp	r1, r3
 8004544:	d002      	beq.n	800454c <__sflush_r+0x8c>
 8004546:	4628      	mov	r0, r5
 8004548:	f7ff fa9c 	bl	8003a84 <_free_r>
 800454c:	2300      	movs	r3, #0
 800454e:	6363      	str	r3, [r4, #52]	@ 0x34
 8004550:	e00d      	b.n	800456e <__sflush_r+0xae>
 8004552:	2301      	movs	r3, #1
 8004554:	4628      	mov	r0, r5
 8004556:	47b0      	blx	r6
 8004558:	4602      	mov	r2, r0
 800455a:	1c50      	adds	r0, r2, #1
 800455c:	d1c9      	bne.n	80044f2 <__sflush_r+0x32>
 800455e:	682b      	ldr	r3, [r5, #0]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d0c6      	beq.n	80044f2 <__sflush_r+0x32>
 8004564:	2b1d      	cmp	r3, #29
 8004566:	d001      	beq.n	800456c <__sflush_r+0xac>
 8004568:	2b16      	cmp	r3, #22
 800456a:	d11e      	bne.n	80045aa <__sflush_r+0xea>
 800456c:	602f      	str	r7, [r5, #0]
 800456e:	2000      	movs	r0, #0
 8004570:	e022      	b.n	80045b8 <__sflush_r+0xf8>
 8004572:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004576:	b21b      	sxth	r3, r3
 8004578:	e01b      	b.n	80045b2 <__sflush_r+0xf2>
 800457a:	690f      	ldr	r7, [r1, #16]
 800457c:	2f00      	cmp	r7, #0
 800457e:	d0f6      	beq.n	800456e <__sflush_r+0xae>
 8004580:	0793      	lsls	r3, r2, #30
 8004582:	680e      	ldr	r6, [r1, #0]
 8004584:	bf08      	it	eq
 8004586:	694b      	ldreq	r3, [r1, #20]
 8004588:	600f      	str	r7, [r1, #0]
 800458a:	bf18      	it	ne
 800458c:	2300      	movne	r3, #0
 800458e:	eba6 0807 	sub.w	r8, r6, r7
 8004592:	608b      	str	r3, [r1, #8]
 8004594:	f1b8 0f00 	cmp.w	r8, #0
 8004598:	dde9      	ble.n	800456e <__sflush_r+0xae>
 800459a:	6a21      	ldr	r1, [r4, #32]
 800459c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800459e:	4643      	mov	r3, r8
 80045a0:	463a      	mov	r2, r7
 80045a2:	4628      	mov	r0, r5
 80045a4:	47b0      	blx	r6
 80045a6:	2800      	cmp	r0, #0
 80045a8:	dc08      	bgt.n	80045bc <__sflush_r+0xfc>
 80045aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045b2:	81a3      	strh	r3, [r4, #12]
 80045b4:	f04f 30ff 	mov.w	r0, #4294967295
 80045b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045bc:	4407      	add	r7, r0
 80045be:	eba8 0800 	sub.w	r8, r8, r0
 80045c2:	e7e7      	b.n	8004594 <__sflush_r+0xd4>
 80045c4:	20400001 	.word	0x20400001

080045c8 <_fflush_r>:
 80045c8:	b538      	push	{r3, r4, r5, lr}
 80045ca:	690b      	ldr	r3, [r1, #16]
 80045cc:	4605      	mov	r5, r0
 80045ce:	460c      	mov	r4, r1
 80045d0:	b913      	cbnz	r3, 80045d8 <_fflush_r+0x10>
 80045d2:	2500      	movs	r5, #0
 80045d4:	4628      	mov	r0, r5
 80045d6:	bd38      	pop	{r3, r4, r5, pc}
 80045d8:	b118      	cbz	r0, 80045e2 <_fflush_r+0x1a>
 80045da:	6a03      	ldr	r3, [r0, #32]
 80045dc:	b90b      	cbnz	r3, 80045e2 <_fflush_r+0x1a>
 80045de:	f7ff f927 	bl	8003830 <__sinit>
 80045e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d0f3      	beq.n	80045d2 <_fflush_r+0xa>
 80045ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80045ec:	07d0      	lsls	r0, r2, #31
 80045ee:	d404      	bmi.n	80045fa <_fflush_r+0x32>
 80045f0:	0599      	lsls	r1, r3, #22
 80045f2:	d402      	bmi.n	80045fa <_fflush_r+0x32>
 80045f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80045f6:	f7ff fa42 	bl	8003a7e <__retarget_lock_acquire_recursive>
 80045fa:	4628      	mov	r0, r5
 80045fc:	4621      	mov	r1, r4
 80045fe:	f7ff ff5f 	bl	80044c0 <__sflush_r>
 8004602:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004604:	07da      	lsls	r2, r3, #31
 8004606:	4605      	mov	r5, r0
 8004608:	d4e4      	bmi.n	80045d4 <_fflush_r+0xc>
 800460a:	89a3      	ldrh	r3, [r4, #12]
 800460c:	059b      	lsls	r3, r3, #22
 800460e:	d4e1      	bmi.n	80045d4 <_fflush_r+0xc>
 8004610:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004612:	f7ff fa35 	bl	8003a80 <__retarget_lock_release_recursive>
 8004616:	e7dd      	b.n	80045d4 <_fflush_r+0xc>

08004618 <__swbuf_r>:
 8004618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800461a:	460e      	mov	r6, r1
 800461c:	4614      	mov	r4, r2
 800461e:	4605      	mov	r5, r0
 8004620:	b118      	cbz	r0, 800462a <__swbuf_r+0x12>
 8004622:	6a03      	ldr	r3, [r0, #32]
 8004624:	b90b      	cbnz	r3, 800462a <__swbuf_r+0x12>
 8004626:	f7ff f903 	bl	8003830 <__sinit>
 800462a:	69a3      	ldr	r3, [r4, #24]
 800462c:	60a3      	str	r3, [r4, #8]
 800462e:	89a3      	ldrh	r3, [r4, #12]
 8004630:	071a      	lsls	r2, r3, #28
 8004632:	d501      	bpl.n	8004638 <__swbuf_r+0x20>
 8004634:	6923      	ldr	r3, [r4, #16]
 8004636:	b943      	cbnz	r3, 800464a <__swbuf_r+0x32>
 8004638:	4621      	mov	r1, r4
 800463a:	4628      	mov	r0, r5
 800463c:	f000 f82a 	bl	8004694 <__swsetup_r>
 8004640:	b118      	cbz	r0, 800464a <__swbuf_r+0x32>
 8004642:	f04f 37ff 	mov.w	r7, #4294967295
 8004646:	4638      	mov	r0, r7
 8004648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800464a:	6823      	ldr	r3, [r4, #0]
 800464c:	6922      	ldr	r2, [r4, #16]
 800464e:	1a98      	subs	r0, r3, r2
 8004650:	6963      	ldr	r3, [r4, #20]
 8004652:	b2f6      	uxtb	r6, r6
 8004654:	4283      	cmp	r3, r0
 8004656:	4637      	mov	r7, r6
 8004658:	dc05      	bgt.n	8004666 <__swbuf_r+0x4e>
 800465a:	4621      	mov	r1, r4
 800465c:	4628      	mov	r0, r5
 800465e:	f7ff ffb3 	bl	80045c8 <_fflush_r>
 8004662:	2800      	cmp	r0, #0
 8004664:	d1ed      	bne.n	8004642 <__swbuf_r+0x2a>
 8004666:	68a3      	ldr	r3, [r4, #8]
 8004668:	3b01      	subs	r3, #1
 800466a:	60a3      	str	r3, [r4, #8]
 800466c:	6823      	ldr	r3, [r4, #0]
 800466e:	1c5a      	adds	r2, r3, #1
 8004670:	6022      	str	r2, [r4, #0]
 8004672:	701e      	strb	r6, [r3, #0]
 8004674:	6962      	ldr	r2, [r4, #20]
 8004676:	1c43      	adds	r3, r0, #1
 8004678:	429a      	cmp	r2, r3
 800467a:	d004      	beq.n	8004686 <__swbuf_r+0x6e>
 800467c:	89a3      	ldrh	r3, [r4, #12]
 800467e:	07db      	lsls	r3, r3, #31
 8004680:	d5e1      	bpl.n	8004646 <__swbuf_r+0x2e>
 8004682:	2e0a      	cmp	r6, #10
 8004684:	d1df      	bne.n	8004646 <__swbuf_r+0x2e>
 8004686:	4621      	mov	r1, r4
 8004688:	4628      	mov	r0, r5
 800468a:	f7ff ff9d 	bl	80045c8 <_fflush_r>
 800468e:	2800      	cmp	r0, #0
 8004690:	d0d9      	beq.n	8004646 <__swbuf_r+0x2e>
 8004692:	e7d6      	b.n	8004642 <__swbuf_r+0x2a>

08004694 <__swsetup_r>:
 8004694:	b538      	push	{r3, r4, r5, lr}
 8004696:	4b29      	ldr	r3, [pc, #164]	@ (800473c <__swsetup_r+0xa8>)
 8004698:	4605      	mov	r5, r0
 800469a:	6818      	ldr	r0, [r3, #0]
 800469c:	460c      	mov	r4, r1
 800469e:	b118      	cbz	r0, 80046a8 <__swsetup_r+0x14>
 80046a0:	6a03      	ldr	r3, [r0, #32]
 80046a2:	b90b      	cbnz	r3, 80046a8 <__swsetup_r+0x14>
 80046a4:	f7ff f8c4 	bl	8003830 <__sinit>
 80046a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046ac:	0719      	lsls	r1, r3, #28
 80046ae:	d422      	bmi.n	80046f6 <__swsetup_r+0x62>
 80046b0:	06da      	lsls	r2, r3, #27
 80046b2:	d407      	bmi.n	80046c4 <__swsetup_r+0x30>
 80046b4:	2209      	movs	r2, #9
 80046b6:	602a      	str	r2, [r5, #0]
 80046b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80046bc:	81a3      	strh	r3, [r4, #12]
 80046be:	f04f 30ff 	mov.w	r0, #4294967295
 80046c2:	e033      	b.n	800472c <__swsetup_r+0x98>
 80046c4:	0758      	lsls	r0, r3, #29
 80046c6:	d512      	bpl.n	80046ee <__swsetup_r+0x5a>
 80046c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80046ca:	b141      	cbz	r1, 80046de <__swsetup_r+0x4a>
 80046cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80046d0:	4299      	cmp	r1, r3
 80046d2:	d002      	beq.n	80046da <__swsetup_r+0x46>
 80046d4:	4628      	mov	r0, r5
 80046d6:	f7ff f9d5 	bl	8003a84 <_free_r>
 80046da:	2300      	movs	r3, #0
 80046dc:	6363      	str	r3, [r4, #52]	@ 0x34
 80046de:	89a3      	ldrh	r3, [r4, #12]
 80046e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80046e4:	81a3      	strh	r3, [r4, #12]
 80046e6:	2300      	movs	r3, #0
 80046e8:	6063      	str	r3, [r4, #4]
 80046ea:	6923      	ldr	r3, [r4, #16]
 80046ec:	6023      	str	r3, [r4, #0]
 80046ee:	89a3      	ldrh	r3, [r4, #12]
 80046f0:	f043 0308 	orr.w	r3, r3, #8
 80046f4:	81a3      	strh	r3, [r4, #12]
 80046f6:	6923      	ldr	r3, [r4, #16]
 80046f8:	b94b      	cbnz	r3, 800470e <__swsetup_r+0x7a>
 80046fa:	89a3      	ldrh	r3, [r4, #12]
 80046fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004700:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004704:	d003      	beq.n	800470e <__swsetup_r+0x7a>
 8004706:	4621      	mov	r1, r4
 8004708:	4628      	mov	r0, r5
 800470a:	f000 f8a5 	bl	8004858 <__smakebuf_r>
 800470e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004712:	f013 0201 	ands.w	r2, r3, #1
 8004716:	d00a      	beq.n	800472e <__swsetup_r+0x9a>
 8004718:	2200      	movs	r2, #0
 800471a:	60a2      	str	r2, [r4, #8]
 800471c:	6962      	ldr	r2, [r4, #20]
 800471e:	4252      	negs	r2, r2
 8004720:	61a2      	str	r2, [r4, #24]
 8004722:	6922      	ldr	r2, [r4, #16]
 8004724:	b942      	cbnz	r2, 8004738 <__swsetup_r+0xa4>
 8004726:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800472a:	d1c5      	bne.n	80046b8 <__swsetup_r+0x24>
 800472c:	bd38      	pop	{r3, r4, r5, pc}
 800472e:	0799      	lsls	r1, r3, #30
 8004730:	bf58      	it	pl
 8004732:	6962      	ldrpl	r2, [r4, #20]
 8004734:	60a2      	str	r2, [r4, #8]
 8004736:	e7f4      	b.n	8004722 <__swsetup_r+0x8e>
 8004738:	2000      	movs	r0, #0
 800473a:	e7f7      	b.n	800472c <__swsetup_r+0x98>
 800473c:	20000020 	.word	0x20000020

08004740 <memmove>:
 8004740:	4288      	cmp	r0, r1
 8004742:	b510      	push	{r4, lr}
 8004744:	eb01 0402 	add.w	r4, r1, r2
 8004748:	d902      	bls.n	8004750 <memmove+0x10>
 800474a:	4284      	cmp	r4, r0
 800474c:	4623      	mov	r3, r4
 800474e:	d807      	bhi.n	8004760 <memmove+0x20>
 8004750:	1e43      	subs	r3, r0, #1
 8004752:	42a1      	cmp	r1, r4
 8004754:	d008      	beq.n	8004768 <memmove+0x28>
 8004756:	f811 2b01 	ldrb.w	r2, [r1], #1
 800475a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800475e:	e7f8      	b.n	8004752 <memmove+0x12>
 8004760:	4402      	add	r2, r0
 8004762:	4601      	mov	r1, r0
 8004764:	428a      	cmp	r2, r1
 8004766:	d100      	bne.n	800476a <memmove+0x2a>
 8004768:	bd10      	pop	{r4, pc}
 800476a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800476e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004772:	e7f7      	b.n	8004764 <memmove+0x24>

08004774 <_sbrk_r>:
 8004774:	b538      	push	{r3, r4, r5, lr}
 8004776:	4d06      	ldr	r5, [pc, #24]	@ (8004790 <_sbrk_r+0x1c>)
 8004778:	2300      	movs	r3, #0
 800477a:	4604      	mov	r4, r0
 800477c:	4608      	mov	r0, r1
 800477e:	602b      	str	r3, [r5, #0]
 8004780:	f7fc fdb6 	bl	80012f0 <_sbrk>
 8004784:	1c43      	adds	r3, r0, #1
 8004786:	d102      	bne.n	800478e <_sbrk_r+0x1a>
 8004788:	682b      	ldr	r3, [r5, #0]
 800478a:	b103      	cbz	r3, 800478e <_sbrk_r+0x1a>
 800478c:	6023      	str	r3, [r4, #0]
 800478e:	bd38      	pop	{r3, r4, r5, pc}
 8004790:	20000674 	.word	0x20000674

08004794 <memcpy>:
 8004794:	440a      	add	r2, r1
 8004796:	4291      	cmp	r1, r2
 8004798:	f100 33ff 	add.w	r3, r0, #4294967295
 800479c:	d100      	bne.n	80047a0 <memcpy+0xc>
 800479e:	4770      	bx	lr
 80047a0:	b510      	push	{r4, lr}
 80047a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80047a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80047aa:	4291      	cmp	r1, r2
 80047ac:	d1f9      	bne.n	80047a2 <memcpy+0xe>
 80047ae:	bd10      	pop	{r4, pc}

080047b0 <_realloc_r>:
 80047b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047b4:	4607      	mov	r7, r0
 80047b6:	4614      	mov	r4, r2
 80047b8:	460d      	mov	r5, r1
 80047ba:	b921      	cbnz	r1, 80047c6 <_realloc_r+0x16>
 80047bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80047c0:	4611      	mov	r1, r2
 80047c2:	f7ff b9cb 	b.w	8003b5c <_malloc_r>
 80047c6:	b92a      	cbnz	r2, 80047d4 <_realloc_r+0x24>
 80047c8:	f7ff f95c 	bl	8003a84 <_free_r>
 80047cc:	4625      	mov	r5, r4
 80047ce:	4628      	mov	r0, r5
 80047d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047d4:	f000 f89e 	bl	8004914 <_malloc_usable_size_r>
 80047d8:	4284      	cmp	r4, r0
 80047da:	4606      	mov	r6, r0
 80047dc:	d802      	bhi.n	80047e4 <_realloc_r+0x34>
 80047de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80047e2:	d8f4      	bhi.n	80047ce <_realloc_r+0x1e>
 80047e4:	4621      	mov	r1, r4
 80047e6:	4638      	mov	r0, r7
 80047e8:	f7ff f9b8 	bl	8003b5c <_malloc_r>
 80047ec:	4680      	mov	r8, r0
 80047ee:	b908      	cbnz	r0, 80047f4 <_realloc_r+0x44>
 80047f0:	4645      	mov	r5, r8
 80047f2:	e7ec      	b.n	80047ce <_realloc_r+0x1e>
 80047f4:	42b4      	cmp	r4, r6
 80047f6:	4622      	mov	r2, r4
 80047f8:	4629      	mov	r1, r5
 80047fa:	bf28      	it	cs
 80047fc:	4632      	movcs	r2, r6
 80047fe:	f7ff ffc9 	bl	8004794 <memcpy>
 8004802:	4629      	mov	r1, r5
 8004804:	4638      	mov	r0, r7
 8004806:	f7ff f93d 	bl	8003a84 <_free_r>
 800480a:	e7f1      	b.n	80047f0 <_realloc_r+0x40>

0800480c <__swhatbuf_r>:
 800480c:	b570      	push	{r4, r5, r6, lr}
 800480e:	460c      	mov	r4, r1
 8004810:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004814:	2900      	cmp	r1, #0
 8004816:	b096      	sub	sp, #88	@ 0x58
 8004818:	4615      	mov	r5, r2
 800481a:	461e      	mov	r6, r3
 800481c:	da0d      	bge.n	800483a <__swhatbuf_r+0x2e>
 800481e:	89a3      	ldrh	r3, [r4, #12]
 8004820:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004824:	f04f 0100 	mov.w	r1, #0
 8004828:	bf14      	ite	ne
 800482a:	2340      	movne	r3, #64	@ 0x40
 800482c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004830:	2000      	movs	r0, #0
 8004832:	6031      	str	r1, [r6, #0]
 8004834:	602b      	str	r3, [r5, #0]
 8004836:	b016      	add	sp, #88	@ 0x58
 8004838:	bd70      	pop	{r4, r5, r6, pc}
 800483a:	466a      	mov	r2, sp
 800483c:	f000 f848 	bl	80048d0 <_fstat_r>
 8004840:	2800      	cmp	r0, #0
 8004842:	dbec      	blt.n	800481e <__swhatbuf_r+0x12>
 8004844:	9901      	ldr	r1, [sp, #4]
 8004846:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800484a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800484e:	4259      	negs	r1, r3
 8004850:	4159      	adcs	r1, r3
 8004852:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004856:	e7eb      	b.n	8004830 <__swhatbuf_r+0x24>

08004858 <__smakebuf_r>:
 8004858:	898b      	ldrh	r3, [r1, #12]
 800485a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800485c:	079d      	lsls	r5, r3, #30
 800485e:	4606      	mov	r6, r0
 8004860:	460c      	mov	r4, r1
 8004862:	d507      	bpl.n	8004874 <__smakebuf_r+0x1c>
 8004864:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004868:	6023      	str	r3, [r4, #0]
 800486a:	6123      	str	r3, [r4, #16]
 800486c:	2301      	movs	r3, #1
 800486e:	6163      	str	r3, [r4, #20]
 8004870:	b003      	add	sp, #12
 8004872:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004874:	ab01      	add	r3, sp, #4
 8004876:	466a      	mov	r2, sp
 8004878:	f7ff ffc8 	bl	800480c <__swhatbuf_r>
 800487c:	9f00      	ldr	r7, [sp, #0]
 800487e:	4605      	mov	r5, r0
 8004880:	4639      	mov	r1, r7
 8004882:	4630      	mov	r0, r6
 8004884:	f7ff f96a 	bl	8003b5c <_malloc_r>
 8004888:	b948      	cbnz	r0, 800489e <__smakebuf_r+0x46>
 800488a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800488e:	059a      	lsls	r2, r3, #22
 8004890:	d4ee      	bmi.n	8004870 <__smakebuf_r+0x18>
 8004892:	f023 0303 	bic.w	r3, r3, #3
 8004896:	f043 0302 	orr.w	r3, r3, #2
 800489a:	81a3      	strh	r3, [r4, #12]
 800489c:	e7e2      	b.n	8004864 <__smakebuf_r+0xc>
 800489e:	89a3      	ldrh	r3, [r4, #12]
 80048a0:	6020      	str	r0, [r4, #0]
 80048a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048a6:	81a3      	strh	r3, [r4, #12]
 80048a8:	9b01      	ldr	r3, [sp, #4]
 80048aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80048ae:	b15b      	cbz	r3, 80048c8 <__smakebuf_r+0x70>
 80048b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048b4:	4630      	mov	r0, r6
 80048b6:	f000 f81d 	bl	80048f4 <_isatty_r>
 80048ba:	b128      	cbz	r0, 80048c8 <__smakebuf_r+0x70>
 80048bc:	89a3      	ldrh	r3, [r4, #12]
 80048be:	f023 0303 	bic.w	r3, r3, #3
 80048c2:	f043 0301 	orr.w	r3, r3, #1
 80048c6:	81a3      	strh	r3, [r4, #12]
 80048c8:	89a3      	ldrh	r3, [r4, #12]
 80048ca:	431d      	orrs	r5, r3
 80048cc:	81a5      	strh	r5, [r4, #12]
 80048ce:	e7cf      	b.n	8004870 <__smakebuf_r+0x18>

080048d0 <_fstat_r>:
 80048d0:	b538      	push	{r3, r4, r5, lr}
 80048d2:	4d07      	ldr	r5, [pc, #28]	@ (80048f0 <_fstat_r+0x20>)
 80048d4:	2300      	movs	r3, #0
 80048d6:	4604      	mov	r4, r0
 80048d8:	4608      	mov	r0, r1
 80048da:	4611      	mov	r1, r2
 80048dc:	602b      	str	r3, [r5, #0]
 80048de:	f7fc fcde 	bl	800129e <_fstat>
 80048e2:	1c43      	adds	r3, r0, #1
 80048e4:	d102      	bne.n	80048ec <_fstat_r+0x1c>
 80048e6:	682b      	ldr	r3, [r5, #0]
 80048e8:	b103      	cbz	r3, 80048ec <_fstat_r+0x1c>
 80048ea:	6023      	str	r3, [r4, #0]
 80048ec:	bd38      	pop	{r3, r4, r5, pc}
 80048ee:	bf00      	nop
 80048f0:	20000674 	.word	0x20000674

080048f4 <_isatty_r>:
 80048f4:	b538      	push	{r3, r4, r5, lr}
 80048f6:	4d06      	ldr	r5, [pc, #24]	@ (8004910 <_isatty_r+0x1c>)
 80048f8:	2300      	movs	r3, #0
 80048fa:	4604      	mov	r4, r0
 80048fc:	4608      	mov	r0, r1
 80048fe:	602b      	str	r3, [r5, #0]
 8004900:	f7fc fcdd 	bl	80012be <_isatty>
 8004904:	1c43      	adds	r3, r0, #1
 8004906:	d102      	bne.n	800490e <_isatty_r+0x1a>
 8004908:	682b      	ldr	r3, [r5, #0]
 800490a:	b103      	cbz	r3, 800490e <_isatty_r+0x1a>
 800490c:	6023      	str	r3, [r4, #0]
 800490e:	bd38      	pop	{r3, r4, r5, pc}
 8004910:	20000674 	.word	0x20000674

08004914 <_malloc_usable_size_r>:
 8004914:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004918:	1f18      	subs	r0, r3, #4
 800491a:	2b00      	cmp	r3, #0
 800491c:	bfbc      	itt	lt
 800491e:	580b      	ldrlt	r3, [r1, r0]
 8004920:	18c0      	addlt	r0, r0, r3
 8004922:	4770      	bx	lr

08004924 <_init>:
 8004924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004926:	bf00      	nop
 8004928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800492a:	bc08      	pop	{r3}
 800492c:	469e      	mov	lr, r3
 800492e:	4770      	bx	lr

08004930 <_fini>:
 8004930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004932:	bf00      	nop
 8004934:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004936:	bc08      	pop	{r3}
 8004938:	469e      	mov	lr, r3
 800493a:	4770      	bx	lr
