<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sparc › include › asm › tsb.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>tsb.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _SPARC64_TSB_H</span>
<span class="cp">#define _SPARC64_TSB_H</span>

<span class="cm">/* The sparc64 TSB is similar to the powerpc hashtables.  It&#39;s a</span>
<span class="cm"> * power-of-2 sized table of TAG/PTE pairs.  The cpu precomputes</span>
<span class="cm"> * pointers into this table for 8K and 64K page sizes, and also a</span>
<span class="cm"> * comparison TAG based upon the virtual address and context which</span>
<span class="cm"> * faults.</span>
<span class="cm"> *</span>
<span class="cm"> * TLB miss trap handler software does the actual lookup via something</span>
<span class="cm"> * of the form:</span>
<span class="cm"> *</span>
<span class="cm"> * 	ldxa		[%g0] ASI_{D,I}MMU_TSB_8KB_PTR, %g1</span>
<span class="cm"> * 	ldxa		[%g0] ASI_{D,I}MMU, %g6</span>
<span class="cm"> *	sllx		%g6, 22, %g6</span>
<span class="cm"> *	srlx		%g6, 22, %g6</span>
<span class="cm"> * 	ldda		[%g1] ASI_NUCLEUS_QUAD_LDD, %g4</span>
<span class="cm"> * 	cmp		%g4, %g6</span>
<span class="cm"> * 	bne,pn	%xcc, tsb_miss_{d,i}tlb</span>
<span class="cm"> * 	 mov		FAULT_CODE_{D,I}TLB, %g3</span>
<span class="cm"> * 	stxa		%g5, [%g0] ASI_{D,I}TLB_DATA_IN</span>
<span class="cm"> * 	retry</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * Each 16-byte slot of the TSB is the 8-byte tag and then the 8-byte</span>
<span class="cm"> * PTE.  The TAG is of the same layout as the TLB TAG TARGET mmu</span>
<span class="cm"> * register which is:</span>
<span class="cm"> *</span>
<span class="cm"> * -------------------------------------------------</span>
<span class="cm"> * |  -  |  CONTEXT |  -  |    VADDR bits 63:22    |</span>
<span class="cm"> * -------------------------------------------------</span>
<span class="cm"> *  63 61 60      48 47 42 41                     0</span>
<span class="cm"> *</span>
<span class="cm"> * But actually, since we use per-mm TSB&#39;s, we zero out the CONTEXT</span>
<span class="cm"> * field.</span>
<span class="cm"> *</span>
<span class="cm"> * Like the powerpc hashtables we need to use locking in order to</span>
<span class="cm"> * synchronize while we update the entries.  PTE updates need locking</span>
<span class="cm"> * as well.</span>
<span class="cm"> *</span>
<span class="cm"> * We need to carefully choose a lock bits for the TSB entry.  We</span>
<span class="cm"> * choose to use bit 47 in the tag.  Also, since we never map anything</span>
<span class="cm"> * at page zero in context zero, we use zero as an invalid tag entry.</span>
<span class="cm"> * When the lock bit is set, this forces a tag comparison failure.</span>
<span class="cm"> */</span>

<span class="cp">#define TSB_TAG_LOCK_BIT	47</span>
<span class="cp">#define TSB_TAG_LOCK_HIGH	(1 &lt;&lt; (TSB_TAG_LOCK_BIT - 32))</span>

<span class="cp">#define TSB_TAG_INVALID_BIT	46</span>
<span class="cp">#define TSB_TAG_INVALID_HIGH	(1 &lt;&lt; (TSB_TAG_INVALID_BIT - 32))</span>

<span class="cm">/* Some cpus support physical address quad loads.  We want to use</span>
<span class="cm"> * those if possible so we don&#39;t need to hard-lock the TSB mapping</span>
<span class="cm"> * into the TLB.  We encode some instruction patching in order to</span>
<span class="cm"> * support this.</span>
<span class="cm"> *</span>
<span class="cm"> * The kernel TSB is locked into the TLB by virtue of being in the</span>
<span class="cm"> * kernel image, so we don&#39;t play these games for swapper_tsb access.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASSEMBLY__</span>
<span class="k">struct</span> <span class="n">tsb_ldquad_phys_patch_entry</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">sun4u_insn</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">sun4v_insn</span><span class="p">;</span>
<span class="p">};</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">tsb_ldquad_phys_patch_entry</span> <span class="n">__tsb_ldquad_phys_patch</span><span class="p">,</span>
	<span class="n">__tsb_ldquad_phys_patch_end</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">tsb_phys_patch_entry</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">insn</span><span class="p">;</span>
<span class="p">};</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">tsb_phys_patch_entry</span> <span class="n">__tsb_phys_patch</span><span class="p">,</span> <span class="n">__tsb_phys_patch_end</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#define TSB_LOAD_QUAD(TSB, REG)	\</span>
<span class="cp">661:	ldda		[TSB] ASI_NUCLEUS_QUAD_LDD, REG; \</span>
<span class="cp">	.section	.tsb_ldquad_phys_patch, &quot;ax&quot;; \</span>
<span class="cp">	.word		661b; \</span>
<span class="cp">	ldda		[TSB] ASI_QUAD_LDD_PHYS, REG; \</span>
<span class="cp">	ldda		[TSB] ASI_QUAD_LDD_PHYS_4V, REG; \</span>
<span class="cp">	.previous</span>

<span class="cp">#define TSB_LOAD_TAG_HIGH(TSB, REG) \</span>
<span class="cp">661:	lduwa		[TSB] ASI_N, REG; \</span>
<span class="cp">	.section	.tsb_phys_patch, &quot;ax&quot;; \</span>
<span class="cp">	.word		661b; \</span>
<span class="cp">	lduwa		[TSB] ASI_PHYS_USE_EC, REG; \</span>
<span class="cp">	.previous</span>

<span class="cp">#define TSB_LOAD_TAG(TSB, REG) \</span>
<span class="cp">661:	ldxa		[TSB] ASI_N, REG; \</span>
<span class="cp">	.section	.tsb_phys_patch, &quot;ax&quot;; \</span>
<span class="cp">	.word		661b; \</span>
<span class="cp">	ldxa		[TSB] ASI_PHYS_USE_EC, REG; \</span>
<span class="cp">	.previous</span>

<span class="cp">#define TSB_CAS_TAG_HIGH(TSB, REG1, REG2) \</span>
<span class="cp">661:	casa		[TSB] ASI_N, REG1, REG2; \</span>
<span class="cp">	.section	.tsb_phys_patch, &quot;ax&quot;; \</span>
<span class="cp">	.word		661b; \</span>
<span class="cp">	casa		[TSB] ASI_PHYS_USE_EC, REG1, REG2; \</span>
<span class="cp">	.previous</span>

<span class="cp">#define TSB_CAS_TAG(TSB, REG1, REG2) \</span>
<span class="cp">661:	casxa		[TSB] ASI_N, REG1, REG2; \</span>
<span class="cp">	.section	.tsb_phys_patch, &quot;ax&quot;; \</span>
<span class="cp">	.word		661b; \</span>
<span class="cp">	casxa		[TSB] ASI_PHYS_USE_EC, REG1, REG2; \</span>
<span class="cp">	.previous</span>

<span class="cp">#define TSB_STORE(ADDR, VAL) \</span>
<span class="cp">661:	stxa		VAL, [ADDR] ASI_N; \</span>
<span class="cp">	.section	.tsb_phys_patch, &quot;ax&quot;; \</span>
<span class="cp">	.word		661b; \</span>
<span class="cp">	stxa		VAL, [ADDR] ASI_PHYS_USE_EC; \</span>
<span class="cp">	.previous</span>

<span class="cp">#define TSB_LOCK_TAG(TSB, REG1, REG2)	\</span>
<span class="cp">99:	TSB_LOAD_TAG_HIGH(TSB, REG1);	\</span>
<span class="cp">	sethi	%hi(TSB_TAG_LOCK_HIGH), REG2;\</span>
<span class="cp">	andcc	REG1, REG2, %g0;	\</span>
<span class="cp">	bne,pn	%icc, 99b;		\</span>
<span class="cp">	 nop;				\</span>
<span class="cp">	TSB_CAS_TAG_HIGH(TSB, REG1, REG2);	\</span>
<span class="cp">	cmp	REG1, REG2;		\</span>
<span class="cp">	bne,pn	%icc, 99b;		\</span>
<span class="cp">	 nop;				\</span>

<span class="cp">#define TSB_WRITE(TSB, TTE, TAG) \</span>
<span class="cp">	add	TSB, 0x8, TSB;   \</span>
<span class="cp">	TSB_STORE(TSB, TTE);     \</span>
<span class="cp">	sub	TSB, 0x8, TSB;   \</span>
<span class="cp">	TSB_STORE(TSB, TAG);</span>

	<span class="cm">/* Do a kernel page table walk.  Leaves physical PTE pointer in</span>
<span class="cm">	 * REG1.  Jumps to FAIL_LABEL on early page table walk termination.</span>
<span class="cm">	 * VADDR will not be clobbered, but REG2 will.</span>
<span class="cm">	 */</span>
<span class="cp">#define KERN_PGTABLE_WALK(VADDR, REG1, REG2, FAIL_LABEL)	\</span>
<span class="cp">	sethi		%hi(swapper_pg_dir), REG1; \</span>
<span class="cp">	or		REG1, %lo(swapper_pg_dir), REG1; \</span>
<span class="cp">	sllx		VADDR, 64 - (PGDIR_SHIFT + PGDIR_BITS), REG2; \</span>
<span class="cp">	srlx		REG2, 64 - PAGE_SHIFT, REG2; \</span>
<span class="cp">	andn		REG2, 0x3, REG2; \</span>
<span class="cp">	lduw		[REG1 + REG2], REG1; \</span>
<span class="cp">	brz,pn		REG1, FAIL_LABEL; \</span>
<span class="cp">	 sllx		VADDR, 64 - (PMD_SHIFT + PMD_BITS), REG2; \</span>
<span class="cp">	srlx		REG2, 64 - PAGE_SHIFT, REG2; \</span>
<span class="cp">	sllx		REG1, 11, REG1; \</span>
<span class="cp">	andn		REG2, 0x3, REG2; \</span>
<span class="cp">	lduwa		[REG1 + REG2] ASI_PHYS_USE_EC, REG1; \</span>
<span class="cp">	brz,pn		REG1, FAIL_LABEL; \</span>
<span class="cp">	 sllx		VADDR, 64 - PMD_SHIFT, REG2; \</span>
<span class="cp">	srlx		REG2, 64 - PAGE_SHIFT, REG2; \</span>
<span class="cp">	sllx		REG1, 11, REG1; \</span>
<span class="cp">	andn		REG2, 0x7, REG2; \</span>
<span class="cp">	add		REG1, REG2, REG1;</span>

	<span class="cm">/* Do a user page table walk in MMU globals.  Leaves physical PTE</span>
<span class="cm">	 * pointer in REG1.  Jumps to FAIL_LABEL on early page table walk</span>
<span class="cm">	 * termination.  Physical base of page tables is in PHYS_PGD which</span>
<span class="cm">	 * will not be modified.</span>
<span class="cm">	 *</span>
<span class="cm">	 * VADDR will not be clobbered, but REG1 and REG2 will.</span>
<span class="cm">	 */</span>
<span class="cp">#define USER_PGTABLE_WALK_TL1(VADDR, PHYS_PGD, REG1, REG2, FAIL_LABEL)	\</span>
<span class="cp">	sllx		VADDR, 64 - (PGDIR_SHIFT + PGDIR_BITS), REG2; \</span>
<span class="cp">	srlx		REG2, 64 - PAGE_SHIFT, REG2; \</span>
<span class="cp">	andn		REG2, 0x3, REG2; \</span>
<span class="cp">	lduwa		[PHYS_PGD + REG2] ASI_PHYS_USE_EC, REG1; \</span>
<span class="cp">	brz,pn		REG1, FAIL_LABEL; \</span>
<span class="cp">	 sllx		VADDR, 64 - (PMD_SHIFT + PMD_BITS), REG2; \</span>
<span class="cp">	srlx		REG2, 64 - PAGE_SHIFT, REG2; \</span>
<span class="cp">	sllx		REG1, 11, REG1; \</span>
<span class="cp">	andn		REG2, 0x3, REG2; \</span>
<span class="cp">	lduwa		[REG1 + REG2] ASI_PHYS_USE_EC, REG1; \</span>
<span class="cp">	brz,pn		REG1, FAIL_LABEL; \</span>
<span class="cp">	 sllx		VADDR, 64 - PMD_SHIFT, REG2; \</span>
<span class="cp">	srlx		REG2, 64 - PAGE_SHIFT, REG2; \</span>
<span class="cp">	sllx		REG1, 11, REG1; \</span>
<span class="cp">	andn		REG2, 0x7, REG2; \</span>
<span class="cp">	add		REG1, REG2, REG1;</span>

<span class="cm">/* Lookup a OBP mapping on VADDR in the prom_trans[] table at TL&gt;0.</span>
<span class="cm"> * If no entry is found, FAIL_LABEL will be branched to.  On success</span>
<span class="cm"> * the resulting PTE value will be left in REG1.  VADDR is preserved</span>
<span class="cm"> * by this routine.</span>
<span class="cm"> */</span>
<span class="cp">#define OBP_TRANS_LOOKUP(VADDR, REG1, REG2, REG3, FAIL_LABEL) \</span>
<span class="cp">	sethi		%hi(prom_trans), REG1; \</span>
<span class="cp">	or		REG1, %lo(prom_trans), REG1; \</span>
<span class="cp">97:	ldx		[REG1 + 0x00], REG2; \</span>
<span class="cp">	brz,pn		REG2, FAIL_LABEL; \</span>
<span class="cp">	 nop; \</span>
<span class="cp">	ldx		[REG1 + 0x08], REG3; \</span>
<span class="cp">	add		REG2, REG3, REG3; \</span>
<span class="cp">	cmp		REG2, VADDR; \</span>
<span class="cp">	bgu,pt		%xcc, 98f; \</span>
<span class="cp">	 cmp		VADDR, REG3; \</span>
<span class="cp">	bgeu,pt		%xcc, 98f; \</span>
<span class="cp">	 ldx		[REG1 + 0x10], REG3; \</span>
<span class="cp">	sub		VADDR, REG2, REG2; \</span>
<span class="cp">	ba,pt		%xcc, 99f; \</span>
<span class="cp">	 add		REG3, REG2, REG1; \</span>
<span class="cp">98:	ba,pt		%xcc, 97b; \</span>
<span class="cp">	 add		REG1, (3 * 8), REG1; \</span>
<span class="cp">99:</span>

	<span class="cm">/* We use a 32K TSB for the whole kernel, this allows to</span>
<span class="cm">	 * handle about 16MB of modules and vmalloc mappings without</span>
<span class="cm">	 * incurring many hash conflicts.</span>
<span class="cm">	 */</span>
<span class="cp">#define KERNEL_TSB_SIZE_BYTES	(32 * 1024)</span>
<span class="cp">#define KERNEL_TSB_NENTRIES	\</span>
<span class="cp">	(KERNEL_TSB_SIZE_BYTES / 16)</span>
<span class="cp">#define KERNEL_TSB4M_NENTRIES	4096</span>

<span class="cp">#define KTSB_PHYS_SHIFT		15</span>

	<span class="cm">/* Do a kernel TSB lookup at tl&gt;0 on VADDR+TAG, branch to OK_LABEL</span>
<span class="cm">	 * on TSB hit.  REG1, REG2, REG3, and REG4 are used as temporaries</span>
<span class="cm">	 * and the found TTE will be left in REG1.  REG3 and REG4 must</span>
<span class="cm">	 * be an even/odd pair of registers.</span>
<span class="cm">	 *</span>
<span class="cm">	 * VADDR and TAG will be preserved and not clobbered by this macro.</span>
<span class="cm">	 */</span>
<span class="cp">#define KERN_TSB_LOOKUP_TL1(VADDR, TAG, REG1, REG2, REG3, REG4, OK_LABEL) \</span>
<span class="cp">661:	sethi		%hi(swapper_tsb), REG1;			\</span>
<span class="cp">	or		REG1, %lo(swapper_tsb), REG1; \</span>
<span class="cp">	.section	.swapper_tsb_phys_patch, &quot;ax&quot;; \</span>
<span class="cp">	.word		661b; \</span>
<span class="cp">	.previous; \</span>
<span class="cp">661:	nop; \</span>
<span class="cp">	.section	.tsb_ldquad_phys_patch, &quot;ax&quot;; \</span>
<span class="cp">	.word		661b; \</span>
<span class="cp">	sllx		REG1, KTSB_PHYS_SHIFT, REG1; \</span>
<span class="cp">	sllx		REG1, KTSB_PHYS_SHIFT, REG1; \</span>
<span class="cp">	.previous; \</span>
<span class="cp">	srlx		VADDR, PAGE_SHIFT, REG2; \</span>
<span class="cp">	and		REG2, (KERNEL_TSB_NENTRIES - 1), REG2; \</span>
<span class="cp">	sllx		REG2, 4, REG2; \</span>
<span class="cp">	add		REG1, REG2, REG2; \</span>
<span class="cp">	TSB_LOAD_QUAD(REG2, REG3); \</span>
<span class="cp">	cmp		REG3, TAG; \</span>
<span class="cp">	be,a,pt		%xcc, OK_LABEL; \</span>
<span class="cp">	 mov		REG4, REG1;</span>

<span class="cp">#ifndef CONFIG_DEBUG_PAGEALLOC</span>
	<span class="cm">/* This version uses a trick, the TAG is already (VADDR &gt;&gt; 22) so</span>
<span class="cm">	 * we can make use of that for the index computation.</span>
<span class="cm">	 */</span>
<span class="cp">#define KERN_TSB4M_LOOKUP_TL1(TAG, REG1, REG2, REG3, REG4, OK_LABEL) \</span>
<span class="cp">661:	sethi		%hi(swapper_4m_tsb), REG1;	     \</span>
<span class="cp">	or		REG1, %lo(swapper_4m_tsb), REG1; \</span>
<span class="cp">	.section	.swapper_4m_tsb_phys_patch, &quot;ax&quot;; \</span>
<span class="cp">	.word		661b; \</span>
<span class="cp">	.previous; \</span>
<span class="cp">661:	nop; \</span>
<span class="cp">	.section	.tsb_ldquad_phys_patch, &quot;ax&quot;; \</span>
<span class="cp">	.word		661b; \</span>
<span class="cp">	sllx		REG1, KTSB_PHYS_SHIFT, REG1; \</span>
<span class="cp">	sllx		REG1, KTSB_PHYS_SHIFT, REG1; \</span>
<span class="cp">	.previous; \</span>
<span class="cp">	and		TAG, (KERNEL_TSB4M_NENTRIES - 1), REG2; \</span>
<span class="cp">	sllx		REG2, 4, REG2; \</span>
<span class="cp">	add		REG1, REG2, REG2; \</span>
<span class="cp">	TSB_LOAD_QUAD(REG2, REG3); \</span>
<span class="cp">	cmp		REG3, TAG; \</span>
<span class="cp">	be,a,pt		%xcc, OK_LABEL; \</span>
<span class="cp">	 mov		REG4, REG1;</span>
<span class="cp">#endif</span>

<span class="cp">#endif </span><span class="cm">/* !(_SPARC64_TSB_H) */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
