verilog work ${DUAL_HELIX_SOC_DIR}/hardware/testbench/ddr3_tb/ddr3.v
verilog work ${CORE_DDR3_CONTROLLER_DIR}/examples/arty_a7/artix7_pll.v
verilog work ${VIVADO_PATH}/data/verilog/src/glbl.v
verilog work ${CORE_DDR3_CONTROLLER_DIR}/src_v/ddr3_dfi_seq.v
verilog work ${CORE_DDR3_CONTROLLER_DIR}/src_v/ddr3_core.v
verilog work ${DUAL_HELIX_SOC_DIR}/hardware/source/ddr3/ddr3_dfi_phy.v
verilog work ${DUAL_HELIX_SOC_DIR}/hardware/source/ddr3/ddr3_axi_pmem.v
verilog work ${CORE_DDR3_CONTROLLER_DIR}/src_v/ddr3_axi_retime.v
verilog work ${CORE_DDR3_CONTROLLER_DIR}/src_v/ddr3_axi.v