Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinix/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a3f6d336c33b482087337f5c19720255 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab_04_Sim_behav xil_defaultlib.Lab_04_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port AN [D:/Vivado Projects/Lab_04/Lab_04.srcs/sim_1/new/Lab_04_Sim.sv:32]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Vivado Projects/Lab_04/Lab_04.srcs/sources_1/new/Lab_04.sv:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Lab_02_Full_Adder
Compiling module xil_defaultlib.Ripple_Carry_Adder
Compiling module xil_defaultlib.v_chk
Compiling module xil_defaultlib.Svn_Seg_Display
Compiling module xil_defaultlib.Lab_04
Compiling module xil_defaultlib.Lab_04_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab_04_Sim_behav
