#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x13800de40 .scope module, "Computer_Test" "Computer_Test" 2 5;
 .timescale -9 -12;
v0x600002568090_0 .var "clock", 0 0;
S_0x138007640 .scope module, "alu_system1" "ALU_System" 2 20, 3 11 0, S_0x13800de40;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "RF_OutASel";
    .port_info 1 /INPUT 3 "RF_OutBSel";
    .port_info 2 /INPUT 2 "RF_FunSel";
    .port_info 3 /INPUT 4 "RF_RSel";
    .port_info 4 /INPUT 4 "RF_TSel";
    .port_info 5 /INPUT 4 "ALU_FunSel";
    .port_info 6 /INPUT 2 "ARF_OutCSel";
    .port_info 7 /INPUT 2 "ARF_OutDSel";
    .port_info 8 /INPUT 2 "ARF_FunSel";
    .port_info 9 /INPUT 4 "ARF_RegSel";
    .port_info 10 /INPUT 1 "IR_LH";
    .port_info 11 /INPUT 1 "IR_Enable";
    .port_info 12 /INPUT 2 "IR_Funsel";
    .port_info 13 /INPUT 1 "Mem_WR";
    .port_info 14 /INPUT 1 "Mem_CS";
    .port_info 15 /INPUT 2 "MuxASel";
    .port_info 16 /INPUT 2 "MuxBSel";
    .port_info 17 /INPUT 1 "MuxCSel";
    .port_info 18 /INPUT 1 "Clock";
    .port_info 19 /OUTPUT 8 "AOut";
    .port_info 20 /OUTPUT 8 "BOut";
    .port_info 21 /OUTPUT 8 "ALUOut";
    .port_info 22 /OUTPUT 4 "ALUOutFlag";
    .port_info 23 /OUTPUT 8 "ARF_COut";
    .port_info 24 /OUTPUT 8 "ARF_DOut";
    .port_info 25 /OUTPUT 8 "Address";
    .port_info 26 /OUTPUT 8 "MemoryOut";
    .port_info 27 /OUTPUT 16 "IROut";
    .port_info 28 /OUTPUT 8 "MuxAOut";
    .port_info 29 /OUTPUT 8 "MuxBOut";
    .port_info 30 /OUTPUT 8 "MuxCOut";
L_0x600003c756c0 .functor BUFZ 8, v0x600002564000_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003c75730 .functor BUFZ 8, v0x600002564090_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003c757a0 .functor BUFZ 8, L_0x600002661360, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003c75810 .functor BUFZ 4, L_0x600002662120, C4<0000>, C4<0000>, C4<0000>;
L_0x600003c75880 .functor BUFZ 8, v0x600002562f40_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003c758f0 .functor BUFZ 8, v0x600002562fd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003c75960 .functor BUFZ 8, v0x600002563c30_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003c759d0 .functor BUFZ 16, v0x600002563840_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600003c75a40 .functor BUFZ 8, v0x600002561c20_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003c75ab0 .functor BUFZ 8, v0x600002562010_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003c75b20 .functor BUFZ 8, v0x600002562250_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600002564b40_0 .net "ALUOut", 7 0, L_0x600003c757a0;  1 drivers
v0x600002564bd0_0 .net "ALUOutFlag", 3 0, L_0x600003c75810;  1 drivers
v0x600002564c60_0 .net "ALU_FunSel", 3 0, L_0x600003c75dc0;  1 drivers
v0x600002564cf0_0 .net "AOut", 7 0, L_0x600003c756c0;  1 drivers
v0x600002564d80_0 .net "ARF_COut", 7 0, L_0x600003c75880;  1 drivers
o0x1300546f0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x600002564e10_0 .net "ARF_DOut", 7 0, o0x1300546f0;  0 drivers
v0x600002564ea0_0 .net "ARF_FunSel", 1 0, L_0x600003c75f10;  1 drivers
v0x600002564f30_0 .net "ARF_OutCSel", 1 0, L_0x600003c75e30;  1 drivers
v0x600002564fc0_0 .net "ARF_OutDSel", 1 0, L_0x600003c75ea0;  1 drivers
v0x600002565050_0 .net "ARF_RegSel", 3 0, L_0x600003c75f80;  1 drivers
v0x6000025650e0_0 .net "Address", 7 0, L_0x600003c758f0;  1 drivers
v0x600002565170_0 .net "BOut", 7 0, L_0x600003c75730;  1 drivers
v0x600002565200_0 .net "Clock", 0 0, v0x600002568090_0;  1 drivers
v0x600002565290_0 .net "IROut", 15 0, L_0x600003c759d0;  1 drivers
v0x600002565320_0 .net "IR_Enable", 0 0, L_0x600003c76060;  1 drivers
v0x6000025653b0_0 .net "IR_Funsel", 1 0, L_0x600003c760d0;  1 drivers
v0x600002565440_0 .net "IR_LH", 0 0, L_0x600003c75ff0;  1 drivers
v0x6000025654d0_0 .net "Mem_CS", 0 0, L_0x600003c76220;  1 drivers
v0x600002565560_0 .net "Mem_WR", 0 0, L_0x600003c761b0;  1 drivers
v0x6000025655f0_0 .net "MemoryOut", 7 0, L_0x600003c75960;  1 drivers
v0x600002565680_0 .net "MuxAOut", 7 0, L_0x600003c75a40;  1 drivers
v0x600002565710_0 .net "MuxASel", 1 0, L_0x600003c76140;  1 drivers
v0x6000025657a0_0 .net "MuxBOut", 7 0, L_0x600003c75ab0;  1 drivers
v0x600002565830_0 .net "MuxBSel", 1 0, L_0x600003c76290;  1 drivers
v0x6000025658c0_0 .net "MuxCOut", 7 0, L_0x600003c75b20;  1 drivers
v0x600002565950_0 .net "MuxCSel", 0 0, L_0x600003c76300;  1 drivers
v0x6000025659e0_0 .net "RF_FunSel", 1 0, L_0x600003c75c70;  1 drivers
v0x600002565a70_0 .net "RF_OutASel", 2 0, L_0x600003c75b90;  1 drivers
v0x600002565b00_0 .net "RF_OutBSel", 2 0, L_0x600003c75c00;  1 drivers
v0x600002565b90_0 .net "RF_RSel", 3 0, L_0x600003c75ce0;  1 drivers
v0x600002565c20_0 .net "RF_TSel", 3 0, L_0x600003c75d50;  1 drivers
E_0x600001949710/0 .event edge, v0x600002562010_0, v0x6000025620a0_0, v0x6000025619e0_0, v0x600002562250_0;
E_0x600001949710/1 .event edge, v0x600002562130_0, v0x6000025625b0_0;
E_0x600001949710 .event/or E_0x600001949710/0, E_0x600001949710/1;
S_0x1380077b0 .scope module, "MuxA" "MUX_4bit" 3 85, 4 1 0, S_0x138007640;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 8 "input_1";
    .port_info 2 /INPUT 8 "input_2";
    .port_info 3 /INPUT 8 "input_3";
    .port_info 4 /INPUT 8 "input_4";
    .port_info 5 /OUTPUT 8 "out";
v0x6000025619e0_0 .net "input_1", 7 0, L_0x600002661360;  1 drivers
v0x600002561a70_0 .net "input_2", 7 0, v0x600002563c30_0;  1 drivers
v0x600002561b00_0 .net "input_3", 7 0, L_0x600002661400;  1 drivers
v0x600002561b90_0 .net "input_4", 7 0, v0x600002562f40_0;  1 drivers
v0x600002561c20_0 .var "out", 7 0;
v0x600002561cb0_0 .net "select", 1 0, L_0x600003c76140;  alias, 1 drivers
E_0x60000194a760/0 .event edge, v0x600002561cb0_0, v0x6000025619e0_0, v0x600002561a70_0, v0x600002561b00_0;
E_0x60000194a760/1 .event edge, v0x600002561b90_0;
E_0x60000194a760 .event/or E_0x60000194a760/0, E_0x60000194a760/1;
S_0x138017360 .scope module, "MuxB" "MUX_4bit" 3 92, 4 1 0, S_0x138007640;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 8 "input_1";
    .port_info 2 /INPUT 8 "input_2";
    .port_info 3 /INPUT 8 "input_3";
    .port_info 4 /INPUT 8 "input_4";
    .port_info 5 /OUTPUT 8 "out";
v0x600002561dd0_0 .net "input_1", 7 0, L_0x600002661360;  alias, 1 drivers
v0x600002561e60_0 .net "input_2", 7 0, v0x600002563c30_0;  alias, 1 drivers
v0x600002561ef0_0 .net "input_3", 7 0, L_0x6000026614a0;  1 drivers
v0x600002561f80_0 .net "input_4", 7 0, v0x600002562f40_0;  alias, 1 drivers
v0x600002562010_0 .var "out", 7 0;
v0x6000025620a0_0 .net "select", 1 0, L_0x600003c76290;  alias, 1 drivers
E_0x60000194b720/0 .event edge, v0x6000025620a0_0, v0x6000025619e0_0, v0x600002561a70_0, v0x600002561ef0_0;
E_0x60000194b720/1 .event edge, v0x600002561b90_0;
E_0x60000194b720 .event/or E_0x60000194b720/0, E_0x60000194b720/1;
S_0x1380174d0 .scope module, "MuxC" "MUX_2bit" 3 100, 5 1 0, S_0x138007640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 8 "input_1";
    .port_info 2 /INPUT 8 "input_2";
    .port_info 3 /OUTPUT 8 "out";
v0x600002562130_0 .net "input_1", 7 0, v0x600002564000_0;  1 drivers
v0x6000025621c0_0 .net "input_2", 7 0, v0x600002562f40_0;  alias, 1 drivers
v0x600002562250_0 .var "out", 7 0;
v0x6000025622e0_0 .net "select", 0 0, L_0x600003c76300;  alias, 1 drivers
E_0x60000194a790 .event edge, v0x6000025622e0_0, v0x600002562130_0, v0x600002561b90_0;
S_0x138007ee0 .scope module, "alu1" "ALU" 3 45, 6 1 0, S_0x138007640;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "FunSel";
    .port_info 3 /OUTPUT 8 "OutALU";
    .port_info 4 /OUTPUT 4 "OutFlag";
    .port_info 5 /INPUT 1 "RESET";
    .port_info 6 /INPUT 1 "Clock";
v0x600002562370_0 .net "A", 7 0, v0x600002562250_0;  1 drivers
v0x600002562400_0 .net "B", 7 0, v0x600002564000_0;  alias, 1 drivers
v0x600002562490_0 .var "CARRY", 0 0;
o0x130050580 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002562520_0 .net "Clock", 0 0, o0x130050580;  0 drivers
v0x6000025625b0_0 .net "FunSel", 3 0, L_0x600003c75dc0;  alias, 1 drivers
v0x600002562640_0 .var "NEGATIVE", 0 0;
v0x6000025626d0_0 .var "OVERFLOW", 0 0;
v0x600002562760_0 .net "OutALU", 7 0, L_0x600002661360;  alias, 1 drivers
v0x6000025627f0_0 .net "OutFlag", 3 0, L_0x600002662120;  1 drivers
o0x130050670 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002562880_0 .net "RESET", 0 0, o0x130050670;  0 drivers
v0x600002562910_0 .var "SET_CARRY", 0 0;
v0x6000025629a0_0 .var "SET_NEGATIVE", 0 0;
v0x600002562a30_0 .var "SET_OVERFLOW", 0 0;
v0x600002562ac0_0 .var "SET_ZERO", 0 0;
v0x600002562b50_0 .var "ZERO", 0 0;
v0x600002562be0_0 .var "result", 8 0;
E_0x600001949770 .event posedge, v0x600002562880_0;
E_0x600001949800 .event posedge, v0x600002562a30_0;
E_0x60000194b870 .event posedge, v0x600002562910_0;
E_0x60000194b8a0 .event posedge, v0x600002562ac0_0;
E_0x6000019497a0 .event posedge, v0x6000025629a0_0;
E_0x600001949830 .event edge, v0x600002562520_0, v0x6000025625b0_0, v0x600002562130_0, v0x600002562250_0;
L_0x600002662120 .concat [ 1 1 1 1], v0x6000025626d0_0, v0x600002562640_0, v0x600002562490_0, v0x600002562b50_0;
L_0x600002661360 .part v0x600002562be0_0, 0, 8;
S_0x138008050 .scope module, "arf1" "ARF" 3 66, 7 1 0, S_0x138007640;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Input";
    .port_info 1 /INPUT 2 "OASel";
    .port_info 2 /INPUT 2 "OBSel";
    .port_info 3 /INPUT 2 "FunSel";
    .port_info 4 /INPUT 4 "RSel";
    .port_info 5 /INPUT 1 "clock";
    .port_info 6 /OUTPUT 8 "OutA";
    .port_info 7 /OUTPUT 8 "OutB";
v0x600002562c70_0 .var "AR", 7 0;
v0x600002562d00_0 .net "FunSel", 1 0, L_0x600003c75f10;  alias, 1 drivers
v0x600002562d90_0 .net "Input", 7 0, v0x600002562010_0;  1 drivers
v0x600002562e20_0 .net "OASel", 1 0, L_0x600003c75e30;  alias, 1 drivers
v0x600002562eb0_0 .net "OBSel", 1 0, L_0x600003c75ea0;  alias, 1 drivers
v0x600002562f40_0 .var "OutA", 7 0;
v0x600002562fd0_0 .var "OutB", 7 0;
v0x600002563060_0 .var "PC", 7 0;
v0x6000025630f0_0 .var "PCpast", 7 0;
v0x600002563180_0 .net "RSel", 3 0, L_0x600003c75f80;  alias, 1 drivers
v0x600002563210_0 .var "SET_AR", 0 0;
v0x6000025632a0_0 .var "SET_PC", 0 0;
v0x600002563330_0 .var "SET_PCPAST", 0 0;
v0x6000025633c0_0 .var "SET_SP", 0 0;
v0x600002563450_0 .var "SP", 7 0;
v0x6000025634e0_0 .net "clock", 0 0, v0x600002568090_0;  alias, 1 drivers
E_0x600001949860/0 .event edge, v0x6000025630f0_0, v0x600002563450_0, v0x600002562c70_0, v0x600002563060_0;
E_0x600001949860/1 .event edge, v0x600002562eb0_0;
E_0x600001949860 .event/or E_0x600001949860/0, E_0x600001949860/1;
E_0x6000019498f0/0 .event edge, v0x6000025630f0_0, v0x600002563450_0, v0x600002562c70_0, v0x600002563060_0;
E_0x6000019498f0/1 .event edge, v0x600002562e20_0;
E_0x6000019498f0 .event/or E_0x6000019498f0/0, E_0x6000019498f0/1;
E_0x600001949980 .event posedge, v0x6000025632a0_0;
E_0x6000019499e0 .event posedge, v0x600002563330_0;
E_0x600001949a10 .event posedge, v0x6000025633c0_0;
E_0x600001949aa0 .event posedge, v0x600002563210_0;
E_0x600001949b00 .event edge, v0x600002562d00_0, v0x600002562eb0_0, v0x600002562e20_0, v0x600002563180_0;
S_0x138017d20 .scope module, "ir1" "IR" 3 59, 8 1 0, S_0x138007640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 2 "FunSel";
    .port_info 2 /INPUT 8 "Input";
    .port_info 3 /INPUT 1 "LH";
    .port_info 4 /OUTPUT 16 "IROut";
v0x600002563570_0 .net "E", 0 0, L_0x600003c76060;  alias, 1 drivers
v0x600002563600_0 .net "FunSel", 1 0, L_0x600003c760d0;  alias, 1 drivers
v0x600002563690_0 .net "IROut", 15 0, v0x600002563840_0;  1 drivers
v0x600002563720_0 .net "Input", 7 0, v0x600002563c30_0;  alias, 1 drivers
v0x6000025637b0_0 .net "LH", 0 0, L_0x600003c75ff0;  alias, 1 drivers
v0x600002563840_0 .var "complete_IR", 15 0;
E_0x600001949b90/0 .event edge, v0x600002563570_0, v0x600002563600_0, v0x6000025637b0_0, v0x600002561a70_0;
E_0x600001949b90/1 .event edge, v0x600002563840_0;
E_0x600001949b90 .event/or E_0x600001949b90/0, E_0x600001949b90/1;
L_0x600002661400 .part v0x600002563840_0, 0, 8;
L_0x6000026614a0 .part v0x600002563840_0, 0, 8;
S_0x138017e90 .scope module, "mem1" "Memory" 3 51, 9 1 0, S_0x138007640;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /INPUT 1 "clock";
    .port_info 5 /OUTPUT 8 "o";
v0x600002563960 .array "RAM_DATA", 255 0, 7 0;
v0x6000025639f0_0 .net "address", 7 0, v0x600002562fd0_0;  1 drivers
v0x600002563a80_0 .net "clock", 0 0, v0x600002568090_0;  alias, 1 drivers
v0x600002563b10_0 .net "cs", 0 0, L_0x600003c76220;  alias, 1 drivers
v0x600002563ba0_0 .net "data", 7 0, L_0x600002661360;  alias, 1 drivers
v0x600002563c30_0 .var "o", 7 0;
v0x600002563cc0_0 .net "wr", 0 0, L_0x600003c761b0;  alias, 1 drivers
E_0x600001949cb0 .event posedge, v0x6000025634e0_0;
v0x600002563960_0 .array/port v0x600002563960, 0;
E_0x600001949ce0/0 .event edge, v0x600002563cc0_0, v0x600002563b10_0, v0x600002562fd0_0, v0x600002563960_0;
v0x600002563960_1 .array/port v0x600002563960, 1;
v0x600002563960_2 .array/port v0x600002563960, 2;
v0x600002563960_3 .array/port v0x600002563960, 3;
v0x600002563960_4 .array/port v0x600002563960, 4;
E_0x600001949ce0/1 .event edge, v0x600002563960_1, v0x600002563960_2, v0x600002563960_3, v0x600002563960_4;
v0x600002563960_5 .array/port v0x600002563960, 5;
v0x600002563960_6 .array/port v0x600002563960, 6;
v0x600002563960_7 .array/port v0x600002563960, 7;
v0x600002563960_8 .array/port v0x600002563960, 8;
E_0x600001949ce0/2 .event edge, v0x600002563960_5, v0x600002563960_6, v0x600002563960_7, v0x600002563960_8;
v0x600002563960_9 .array/port v0x600002563960, 9;
v0x600002563960_10 .array/port v0x600002563960, 10;
v0x600002563960_11 .array/port v0x600002563960, 11;
v0x600002563960_12 .array/port v0x600002563960, 12;
E_0x600001949ce0/3 .event edge, v0x600002563960_9, v0x600002563960_10, v0x600002563960_11, v0x600002563960_12;
v0x600002563960_13 .array/port v0x600002563960, 13;
v0x600002563960_14 .array/port v0x600002563960, 14;
v0x600002563960_15 .array/port v0x600002563960, 15;
v0x600002563960_16 .array/port v0x600002563960, 16;
E_0x600001949ce0/4 .event edge, v0x600002563960_13, v0x600002563960_14, v0x600002563960_15, v0x600002563960_16;
v0x600002563960_17 .array/port v0x600002563960, 17;
v0x600002563960_18 .array/port v0x600002563960, 18;
v0x600002563960_19 .array/port v0x600002563960, 19;
v0x600002563960_20 .array/port v0x600002563960, 20;
E_0x600001949ce0/5 .event edge, v0x600002563960_17, v0x600002563960_18, v0x600002563960_19, v0x600002563960_20;
v0x600002563960_21 .array/port v0x600002563960, 21;
v0x600002563960_22 .array/port v0x600002563960, 22;
v0x600002563960_23 .array/port v0x600002563960, 23;
v0x600002563960_24 .array/port v0x600002563960, 24;
E_0x600001949ce0/6 .event edge, v0x600002563960_21, v0x600002563960_22, v0x600002563960_23, v0x600002563960_24;
v0x600002563960_25 .array/port v0x600002563960, 25;
v0x600002563960_26 .array/port v0x600002563960, 26;
v0x600002563960_27 .array/port v0x600002563960, 27;
v0x600002563960_28 .array/port v0x600002563960, 28;
E_0x600001949ce0/7 .event edge, v0x600002563960_25, v0x600002563960_26, v0x600002563960_27, v0x600002563960_28;
v0x600002563960_29 .array/port v0x600002563960, 29;
v0x600002563960_30 .array/port v0x600002563960, 30;
v0x600002563960_31 .array/port v0x600002563960, 31;
v0x600002563960_32 .array/port v0x600002563960, 32;
E_0x600001949ce0/8 .event edge, v0x600002563960_29, v0x600002563960_30, v0x600002563960_31, v0x600002563960_32;
v0x600002563960_33 .array/port v0x600002563960, 33;
v0x600002563960_34 .array/port v0x600002563960, 34;
v0x600002563960_35 .array/port v0x600002563960, 35;
v0x600002563960_36 .array/port v0x600002563960, 36;
E_0x600001949ce0/9 .event edge, v0x600002563960_33, v0x600002563960_34, v0x600002563960_35, v0x600002563960_36;
v0x600002563960_37 .array/port v0x600002563960, 37;
v0x600002563960_38 .array/port v0x600002563960, 38;
v0x600002563960_39 .array/port v0x600002563960, 39;
v0x600002563960_40 .array/port v0x600002563960, 40;
E_0x600001949ce0/10 .event edge, v0x600002563960_37, v0x600002563960_38, v0x600002563960_39, v0x600002563960_40;
v0x600002563960_41 .array/port v0x600002563960, 41;
v0x600002563960_42 .array/port v0x600002563960, 42;
v0x600002563960_43 .array/port v0x600002563960, 43;
v0x600002563960_44 .array/port v0x600002563960, 44;
E_0x600001949ce0/11 .event edge, v0x600002563960_41, v0x600002563960_42, v0x600002563960_43, v0x600002563960_44;
v0x600002563960_45 .array/port v0x600002563960, 45;
v0x600002563960_46 .array/port v0x600002563960, 46;
v0x600002563960_47 .array/port v0x600002563960, 47;
v0x600002563960_48 .array/port v0x600002563960, 48;
E_0x600001949ce0/12 .event edge, v0x600002563960_45, v0x600002563960_46, v0x600002563960_47, v0x600002563960_48;
v0x600002563960_49 .array/port v0x600002563960, 49;
v0x600002563960_50 .array/port v0x600002563960, 50;
v0x600002563960_51 .array/port v0x600002563960, 51;
v0x600002563960_52 .array/port v0x600002563960, 52;
E_0x600001949ce0/13 .event edge, v0x600002563960_49, v0x600002563960_50, v0x600002563960_51, v0x600002563960_52;
v0x600002563960_53 .array/port v0x600002563960, 53;
v0x600002563960_54 .array/port v0x600002563960, 54;
v0x600002563960_55 .array/port v0x600002563960, 55;
v0x600002563960_56 .array/port v0x600002563960, 56;
E_0x600001949ce0/14 .event edge, v0x600002563960_53, v0x600002563960_54, v0x600002563960_55, v0x600002563960_56;
v0x600002563960_57 .array/port v0x600002563960, 57;
v0x600002563960_58 .array/port v0x600002563960, 58;
v0x600002563960_59 .array/port v0x600002563960, 59;
v0x600002563960_60 .array/port v0x600002563960, 60;
E_0x600001949ce0/15 .event edge, v0x600002563960_57, v0x600002563960_58, v0x600002563960_59, v0x600002563960_60;
v0x600002563960_61 .array/port v0x600002563960, 61;
v0x600002563960_62 .array/port v0x600002563960, 62;
v0x600002563960_63 .array/port v0x600002563960, 63;
v0x600002563960_64 .array/port v0x600002563960, 64;
E_0x600001949ce0/16 .event edge, v0x600002563960_61, v0x600002563960_62, v0x600002563960_63, v0x600002563960_64;
v0x600002563960_65 .array/port v0x600002563960, 65;
v0x600002563960_66 .array/port v0x600002563960, 66;
v0x600002563960_67 .array/port v0x600002563960, 67;
v0x600002563960_68 .array/port v0x600002563960, 68;
E_0x600001949ce0/17 .event edge, v0x600002563960_65, v0x600002563960_66, v0x600002563960_67, v0x600002563960_68;
v0x600002563960_69 .array/port v0x600002563960, 69;
v0x600002563960_70 .array/port v0x600002563960, 70;
v0x600002563960_71 .array/port v0x600002563960, 71;
v0x600002563960_72 .array/port v0x600002563960, 72;
E_0x600001949ce0/18 .event edge, v0x600002563960_69, v0x600002563960_70, v0x600002563960_71, v0x600002563960_72;
v0x600002563960_73 .array/port v0x600002563960, 73;
v0x600002563960_74 .array/port v0x600002563960, 74;
v0x600002563960_75 .array/port v0x600002563960, 75;
v0x600002563960_76 .array/port v0x600002563960, 76;
E_0x600001949ce0/19 .event edge, v0x600002563960_73, v0x600002563960_74, v0x600002563960_75, v0x600002563960_76;
v0x600002563960_77 .array/port v0x600002563960, 77;
v0x600002563960_78 .array/port v0x600002563960, 78;
v0x600002563960_79 .array/port v0x600002563960, 79;
v0x600002563960_80 .array/port v0x600002563960, 80;
E_0x600001949ce0/20 .event edge, v0x600002563960_77, v0x600002563960_78, v0x600002563960_79, v0x600002563960_80;
v0x600002563960_81 .array/port v0x600002563960, 81;
v0x600002563960_82 .array/port v0x600002563960, 82;
v0x600002563960_83 .array/port v0x600002563960, 83;
v0x600002563960_84 .array/port v0x600002563960, 84;
E_0x600001949ce0/21 .event edge, v0x600002563960_81, v0x600002563960_82, v0x600002563960_83, v0x600002563960_84;
v0x600002563960_85 .array/port v0x600002563960, 85;
v0x600002563960_86 .array/port v0x600002563960, 86;
v0x600002563960_87 .array/port v0x600002563960, 87;
v0x600002563960_88 .array/port v0x600002563960, 88;
E_0x600001949ce0/22 .event edge, v0x600002563960_85, v0x600002563960_86, v0x600002563960_87, v0x600002563960_88;
v0x600002563960_89 .array/port v0x600002563960, 89;
v0x600002563960_90 .array/port v0x600002563960, 90;
v0x600002563960_91 .array/port v0x600002563960, 91;
v0x600002563960_92 .array/port v0x600002563960, 92;
E_0x600001949ce0/23 .event edge, v0x600002563960_89, v0x600002563960_90, v0x600002563960_91, v0x600002563960_92;
v0x600002563960_93 .array/port v0x600002563960, 93;
v0x600002563960_94 .array/port v0x600002563960, 94;
v0x600002563960_95 .array/port v0x600002563960, 95;
v0x600002563960_96 .array/port v0x600002563960, 96;
E_0x600001949ce0/24 .event edge, v0x600002563960_93, v0x600002563960_94, v0x600002563960_95, v0x600002563960_96;
v0x600002563960_97 .array/port v0x600002563960, 97;
v0x600002563960_98 .array/port v0x600002563960, 98;
v0x600002563960_99 .array/port v0x600002563960, 99;
v0x600002563960_100 .array/port v0x600002563960, 100;
E_0x600001949ce0/25 .event edge, v0x600002563960_97, v0x600002563960_98, v0x600002563960_99, v0x600002563960_100;
v0x600002563960_101 .array/port v0x600002563960, 101;
v0x600002563960_102 .array/port v0x600002563960, 102;
v0x600002563960_103 .array/port v0x600002563960, 103;
v0x600002563960_104 .array/port v0x600002563960, 104;
E_0x600001949ce0/26 .event edge, v0x600002563960_101, v0x600002563960_102, v0x600002563960_103, v0x600002563960_104;
v0x600002563960_105 .array/port v0x600002563960, 105;
v0x600002563960_106 .array/port v0x600002563960, 106;
v0x600002563960_107 .array/port v0x600002563960, 107;
v0x600002563960_108 .array/port v0x600002563960, 108;
E_0x600001949ce0/27 .event edge, v0x600002563960_105, v0x600002563960_106, v0x600002563960_107, v0x600002563960_108;
v0x600002563960_109 .array/port v0x600002563960, 109;
v0x600002563960_110 .array/port v0x600002563960, 110;
v0x600002563960_111 .array/port v0x600002563960, 111;
v0x600002563960_112 .array/port v0x600002563960, 112;
E_0x600001949ce0/28 .event edge, v0x600002563960_109, v0x600002563960_110, v0x600002563960_111, v0x600002563960_112;
v0x600002563960_113 .array/port v0x600002563960, 113;
v0x600002563960_114 .array/port v0x600002563960, 114;
v0x600002563960_115 .array/port v0x600002563960, 115;
v0x600002563960_116 .array/port v0x600002563960, 116;
E_0x600001949ce0/29 .event edge, v0x600002563960_113, v0x600002563960_114, v0x600002563960_115, v0x600002563960_116;
v0x600002563960_117 .array/port v0x600002563960, 117;
v0x600002563960_118 .array/port v0x600002563960, 118;
v0x600002563960_119 .array/port v0x600002563960, 119;
v0x600002563960_120 .array/port v0x600002563960, 120;
E_0x600001949ce0/30 .event edge, v0x600002563960_117, v0x600002563960_118, v0x600002563960_119, v0x600002563960_120;
v0x600002563960_121 .array/port v0x600002563960, 121;
v0x600002563960_122 .array/port v0x600002563960, 122;
v0x600002563960_123 .array/port v0x600002563960, 123;
v0x600002563960_124 .array/port v0x600002563960, 124;
E_0x600001949ce0/31 .event edge, v0x600002563960_121, v0x600002563960_122, v0x600002563960_123, v0x600002563960_124;
v0x600002563960_125 .array/port v0x600002563960, 125;
v0x600002563960_126 .array/port v0x600002563960, 126;
v0x600002563960_127 .array/port v0x600002563960, 127;
v0x600002563960_128 .array/port v0x600002563960, 128;
E_0x600001949ce0/32 .event edge, v0x600002563960_125, v0x600002563960_126, v0x600002563960_127, v0x600002563960_128;
v0x600002563960_129 .array/port v0x600002563960, 129;
v0x600002563960_130 .array/port v0x600002563960, 130;
v0x600002563960_131 .array/port v0x600002563960, 131;
v0x600002563960_132 .array/port v0x600002563960, 132;
E_0x600001949ce0/33 .event edge, v0x600002563960_129, v0x600002563960_130, v0x600002563960_131, v0x600002563960_132;
v0x600002563960_133 .array/port v0x600002563960, 133;
v0x600002563960_134 .array/port v0x600002563960, 134;
v0x600002563960_135 .array/port v0x600002563960, 135;
v0x600002563960_136 .array/port v0x600002563960, 136;
E_0x600001949ce0/34 .event edge, v0x600002563960_133, v0x600002563960_134, v0x600002563960_135, v0x600002563960_136;
v0x600002563960_137 .array/port v0x600002563960, 137;
v0x600002563960_138 .array/port v0x600002563960, 138;
v0x600002563960_139 .array/port v0x600002563960, 139;
v0x600002563960_140 .array/port v0x600002563960, 140;
E_0x600001949ce0/35 .event edge, v0x600002563960_137, v0x600002563960_138, v0x600002563960_139, v0x600002563960_140;
v0x600002563960_141 .array/port v0x600002563960, 141;
v0x600002563960_142 .array/port v0x600002563960, 142;
v0x600002563960_143 .array/port v0x600002563960, 143;
v0x600002563960_144 .array/port v0x600002563960, 144;
E_0x600001949ce0/36 .event edge, v0x600002563960_141, v0x600002563960_142, v0x600002563960_143, v0x600002563960_144;
v0x600002563960_145 .array/port v0x600002563960, 145;
v0x600002563960_146 .array/port v0x600002563960, 146;
v0x600002563960_147 .array/port v0x600002563960, 147;
v0x600002563960_148 .array/port v0x600002563960, 148;
E_0x600001949ce0/37 .event edge, v0x600002563960_145, v0x600002563960_146, v0x600002563960_147, v0x600002563960_148;
v0x600002563960_149 .array/port v0x600002563960, 149;
v0x600002563960_150 .array/port v0x600002563960, 150;
v0x600002563960_151 .array/port v0x600002563960, 151;
v0x600002563960_152 .array/port v0x600002563960, 152;
E_0x600001949ce0/38 .event edge, v0x600002563960_149, v0x600002563960_150, v0x600002563960_151, v0x600002563960_152;
v0x600002563960_153 .array/port v0x600002563960, 153;
v0x600002563960_154 .array/port v0x600002563960, 154;
v0x600002563960_155 .array/port v0x600002563960, 155;
v0x600002563960_156 .array/port v0x600002563960, 156;
E_0x600001949ce0/39 .event edge, v0x600002563960_153, v0x600002563960_154, v0x600002563960_155, v0x600002563960_156;
v0x600002563960_157 .array/port v0x600002563960, 157;
v0x600002563960_158 .array/port v0x600002563960, 158;
v0x600002563960_159 .array/port v0x600002563960, 159;
v0x600002563960_160 .array/port v0x600002563960, 160;
E_0x600001949ce0/40 .event edge, v0x600002563960_157, v0x600002563960_158, v0x600002563960_159, v0x600002563960_160;
v0x600002563960_161 .array/port v0x600002563960, 161;
v0x600002563960_162 .array/port v0x600002563960, 162;
v0x600002563960_163 .array/port v0x600002563960, 163;
v0x600002563960_164 .array/port v0x600002563960, 164;
E_0x600001949ce0/41 .event edge, v0x600002563960_161, v0x600002563960_162, v0x600002563960_163, v0x600002563960_164;
v0x600002563960_165 .array/port v0x600002563960, 165;
v0x600002563960_166 .array/port v0x600002563960, 166;
v0x600002563960_167 .array/port v0x600002563960, 167;
v0x600002563960_168 .array/port v0x600002563960, 168;
E_0x600001949ce0/42 .event edge, v0x600002563960_165, v0x600002563960_166, v0x600002563960_167, v0x600002563960_168;
v0x600002563960_169 .array/port v0x600002563960, 169;
v0x600002563960_170 .array/port v0x600002563960, 170;
v0x600002563960_171 .array/port v0x600002563960, 171;
v0x600002563960_172 .array/port v0x600002563960, 172;
E_0x600001949ce0/43 .event edge, v0x600002563960_169, v0x600002563960_170, v0x600002563960_171, v0x600002563960_172;
v0x600002563960_173 .array/port v0x600002563960, 173;
v0x600002563960_174 .array/port v0x600002563960, 174;
v0x600002563960_175 .array/port v0x600002563960, 175;
v0x600002563960_176 .array/port v0x600002563960, 176;
E_0x600001949ce0/44 .event edge, v0x600002563960_173, v0x600002563960_174, v0x600002563960_175, v0x600002563960_176;
v0x600002563960_177 .array/port v0x600002563960, 177;
v0x600002563960_178 .array/port v0x600002563960, 178;
v0x600002563960_179 .array/port v0x600002563960, 179;
v0x600002563960_180 .array/port v0x600002563960, 180;
E_0x600001949ce0/45 .event edge, v0x600002563960_177, v0x600002563960_178, v0x600002563960_179, v0x600002563960_180;
v0x600002563960_181 .array/port v0x600002563960, 181;
v0x600002563960_182 .array/port v0x600002563960, 182;
v0x600002563960_183 .array/port v0x600002563960, 183;
v0x600002563960_184 .array/port v0x600002563960, 184;
E_0x600001949ce0/46 .event edge, v0x600002563960_181, v0x600002563960_182, v0x600002563960_183, v0x600002563960_184;
v0x600002563960_185 .array/port v0x600002563960, 185;
v0x600002563960_186 .array/port v0x600002563960, 186;
v0x600002563960_187 .array/port v0x600002563960, 187;
v0x600002563960_188 .array/port v0x600002563960, 188;
E_0x600001949ce0/47 .event edge, v0x600002563960_185, v0x600002563960_186, v0x600002563960_187, v0x600002563960_188;
v0x600002563960_189 .array/port v0x600002563960, 189;
v0x600002563960_190 .array/port v0x600002563960, 190;
v0x600002563960_191 .array/port v0x600002563960, 191;
v0x600002563960_192 .array/port v0x600002563960, 192;
E_0x600001949ce0/48 .event edge, v0x600002563960_189, v0x600002563960_190, v0x600002563960_191, v0x600002563960_192;
v0x600002563960_193 .array/port v0x600002563960, 193;
v0x600002563960_194 .array/port v0x600002563960, 194;
v0x600002563960_195 .array/port v0x600002563960, 195;
v0x600002563960_196 .array/port v0x600002563960, 196;
E_0x600001949ce0/49 .event edge, v0x600002563960_193, v0x600002563960_194, v0x600002563960_195, v0x600002563960_196;
v0x600002563960_197 .array/port v0x600002563960, 197;
v0x600002563960_198 .array/port v0x600002563960, 198;
v0x600002563960_199 .array/port v0x600002563960, 199;
v0x600002563960_200 .array/port v0x600002563960, 200;
E_0x600001949ce0/50 .event edge, v0x600002563960_197, v0x600002563960_198, v0x600002563960_199, v0x600002563960_200;
v0x600002563960_201 .array/port v0x600002563960, 201;
v0x600002563960_202 .array/port v0x600002563960, 202;
v0x600002563960_203 .array/port v0x600002563960, 203;
v0x600002563960_204 .array/port v0x600002563960, 204;
E_0x600001949ce0/51 .event edge, v0x600002563960_201, v0x600002563960_202, v0x600002563960_203, v0x600002563960_204;
v0x600002563960_205 .array/port v0x600002563960, 205;
v0x600002563960_206 .array/port v0x600002563960, 206;
v0x600002563960_207 .array/port v0x600002563960, 207;
v0x600002563960_208 .array/port v0x600002563960, 208;
E_0x600001949ce0/52 .event edge, v0x600002563960_205, v0x600002563960_206, v0x600002563960_207, v0x600002563960_208;
v0x600002563960_209 .array/port v0x600002563960, 209;
v0x600002563960_210 .array/port v0x600002563960, 210;
v0x600002563960_211 .array/port v0x600002563960, 211;
v0x600002563960_212 .array/port v0x600002563960, 212;
E_0x600001949ce0/53 .event edge, v0x600002563960_209, v0x600002563960_210, v0x600002563960_211, v0x600002563960_212;
v0x600002563960_213 .array/port v0x600002563960, 213;
v0x600002563960_214 .array/port v0x600002563960, 214;
v0x600002563960_215 .array/port v0x600002563960, 215;
v0x600002563960_216 .array/port v0x600002563960, 216;
E_0x600001949ce0/54 .event edge, v0x600002563960_213, v0x600002563960_214, v0x600002563960_215, v0x600002563960_216;
v0x600002563960_217 .array/port v0x600002563960, 217;
v0x600002563960_218 .array/port v0x600002563960, 218;
v0x600002563960_219 .array/port v0x600002563960, 219;
v0x600002563960_220 .array/port v0x600002563960, 220;
E_0x600001949ce0/55 .event edge, v0x600002563960_217, v0x600002563960_218, v0x600002563960_219, v0x600002563960_220;
v0x600002563960_221 .array/port v0x600002563960, 221;
v0x600002563960_222 .array/port v0x600002563960, 222;
v0x600002563960_223 .array/port v0x600002563960, 223;
v0x600002563960_224 .array/port v0x600002563960, 224;
E_0x600001949ce0/56 .event edge, v0x600002563960_221, v0x600002563960_222, v0x600002563960_223, v0x600002563960_224;
v0x600002563960_225 .array/port v0x600002563960, 225;
v0x600002563960_226 .array/port v0x600002563960, 226;
v0x600002563960_227 .array/port v0x600002563960, 227;
v0x600002563960_228 .array/port v0x600002563960, 228;
E_0x600001949ce0/57 .event edge, v0x600002563960_225, v0x600002563960_226, v0x600002563960_227, v0x600002563960_228;
v0x600002563960_229 .array/port v0x600002563960, 229;
v0x600002563960_230 .array/port v0x600002563960, 230;
v0x600002563960_231 .array/port v0x600002563960, 231;
v0x600002563960_232 .array/port v0x600002563960, 232;
E_0x600001949ce0/58 .event edge, v0x600002563960_229, v0x600002563960_230, v0x600002563960_231, v0x600002563960_232;
v0x600002563960_233 .array/port v0x600002563960, 233;
v0x600002563960_234 .array/port v0x600002563960, 234;
v0x600002563960_235 .array/port v0x600002563960, 235;
v0x600002563960_236 .array/port v0x600002563960, 236;
E_0x600001949ce0/59 .event edge, v0x600002563960_233, v0x600002563960_234, v0x600002563960_235, v0x600002563960_236;
v0x600002563960_237 .array/port v0x600002563960, 237;
v0x600002563960_238 .array/port v0x600002563960, 238;
v0x600002563960_239 .array/port v0x600002563960, 239;
v0x600002563960_240 .array/port v0x600002563960, 240;
E_0x600001949ce0/60 .event edge, v0x600002563960_237, v0x600002563960_238, v0x600002563960_239, v0x600002563960_240;
v0x600002563960_241 .array/port v0x600002563960, 241;
v0x600002563960_242 .array/port v0x600002563960, 242;
v0x600002563960_243 .array/port v0x600002563960, 243;
v0x600002563960_244 .array/port v0x600002563960, 244;
E_0x600001949ce0/61 .event edge, v0x600002563960_241, v0x600002563960_242, v0x600002563960_243, v0x600002563960_244;
v0x600002563960_245 .array/port v0x600002563960, 245;
v0x600002563960_246 .array/port v0x600002563960, 246;
v0x600002563960_247 .array/port v0x600002563960, 247;
v0x600002563960_248 .array/port v0x600002563960, 248;
E_0x600001949ce0/62 .event edge, v0x600002563960_245, v0x600002563960_246, v0x600002563960_247, v0x600002563960_248;
v0x600002563960_249 .array/port v0x600002563960, 249;
v0x600002563960_250 .array/port v0x600002563960, 250;
v0x600002563960_251 .array/port v0x600002563960, 251;
v0x600002563960_252 .array/port v0x600002563960, 252;
E_0x600001949ce0/63 .event edge, v0x600002563960_249, v0x600002563960_250, v0x600002563960_251, v0x600002563960_252;
v0x600002563960_253 .array/port v0x600002563960, 253;
v0x600002563960_254 .array/port v0x600002563960, 254;
v0x600002563960_255 .array/port v0x600002563960, 255;
E_0x600001949ce0/64 .event edge, v0x600002563960_253, v0x600002563960_254, v0x600002563960_255;
E_0x600001949ce0 .event/or E_0x600001949ce0/0, E_0x600001949ce0/1, E_0x600001949ce0/2, E_0x600001949ce0/3, E_0x600001949ce0/4, E_0x600001949ce0/5, E_0x600001949ce0/6, E_0x600001949ce0/7, E_0x600001949ce0/8, E_0x600001949ce0/9, E_0x600001949ce0/10, E_0x600001949ce0/11, E_0x600001949ce0/12, E_0x600001949ce0/13, E_0x600001949ce0/14, E_0x600001949ce0/15, E_0x600001949ce0/16, E_0x600001949ce0/17, E_0x600001949ce0/18, E_0x600001949ce0/19, E_0x600001949ce0/20, E_0x600001949ce0/21, E_0x600001949ce0/22, E_0x600001949ce0/23, E_0x600001949ce0/24, E_0x600001949ce0/25, E_0x600001949ce0/26, E_0x600001949ce0/27, E_0x600001949ce0/28, E_0x600001949ce0/29, E_0x600001949ce0/30, E_0x600001949ce0/31, E_0x600001949ce0/32, E_0x600001949ce0/33, E_0x600001949ce0/34, E_0x600001949ce0/35, E_0x600001949ce0/36, E_0x600001949ce0/37, E_0x600001949ce0/38, E_0x600001949ce0/39, E_0x600001949ce0/40, E_0x600001949ce0/41, E_0x600001949ce0/42, E_0x600001949ce0/43, E_0x600001949ce0/44, E_0x600001949ce0/45, E_0x600001949ce0/46, E_0x600001949ce0/47, E_0x600001949ce0/48, E_0x600001949ce0/49, E_0x600001949ce0/50, E_0x600001949ce0/51, E_0x600001949ce0/52, E_0x600001949ce0/53, E_0x600001949ce0/54, E_0x600001949ce0/55, E_0x600001949ce0/56, E_0x600001949ce0/57, E_0x600001949ce0/58, E_0x600001949ce0/59, E_0x600001949ce0/60, E_0x600001949ce0/61, E_0x600001949ce0/62, E_0x600001949ce0/63, E_0x600001949ce0/64;
S_0x138024c80 .scope module, "rf1" "RF" 3 75, 10 1 0, S_0x138007640;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Input";
    .port_info 1 /INPUT 3 "O1Sel";
    .port_info 2 /INPUT 3 "O2Sel";
    .port_info 3 /INPUT 2 "FunSel";
    .port_info 4 /INPUT 4 "RSel";
    .port_info 5 /INPUT 4 "TSel";
    .port_info 6 /OUTPUT 8 "Output1";
    .port_info 7 /OUTPUT 8 "Output2";
v0x600002563d50_0 .net "FunSel", 1 0, L_0x600003c75c70;  alias, 1 drivers
v0x600002563de0_0 .net "Input", 7 0, v0x600002561c20_0;  1 drivers
v0x600002563e70_0 .net "O1Sel", 2 0, L_0x600003c75b90;  alias, 1 drivers
v0x600002563f00_0 .net "O2Sel", 2 0, L_0x600003c75c00;  alias, 1 drivers
v0x600002564000_0 .var "Output1", 7 0;
v0x600002564090_0 .var "Output2", 7 0;
v0x600002564120_0 .var "R1", 7 0;
v0x6000025641b0_0 .var "R2", 7 0;
v0x600002564240_0 .var "R3", 7 0;
v0x6000025642d0_0 .var "R4", 7 0;
v0x600002564360_0 .net "RSel", 3 0, L_0x600003c75ce0;  alias, 1 drivers
v0x6000025643f0_0 .var "SET_R1", 0 0;
v0x600002564480_0 .var "SET_R2", 0 0;
v0x600002564510_0 .var "SET_R3", 0 0;
v0x6000025645a0_0 .var "SET_R4", 0 0;
v0x600002564630_0 .var "SET_T1", 0 0;
v0x6000025646c0_0 .var "SET_T2", 0 0;
v0x600002564750_0 .var "SET_T3", 0 0;
v0x6000025647e0_0 .var "SET_T4", 0 0;
v0x600002564870_0 .var "T1", 7 0;
v0x600002564900_0 .var "T2", 7 0;
v0x600002564990_0 .var "T3", 7 0;
v0x600002564a20_0 .var "T4", 7 0;
v0x600002564ab0_0 .net "TSel", 3 0, L_0x600003c75d50;  alias, 1 drivers
E_0x600001949a70/0 .event edge, v0x600002563e70_0, v0x600002564870_0, v0x600002564900_0, v0x600002564990_0;
E_0x600001949a70/1 .event edge, v0x600002564a20_0, v0x600002564120_0, v0x6000025641b0_0, v0x600002564240_0;
E_0x600001949a70/2 .event edge, v0x6000025642d0_0, v0x600002563f00_0;
E_0x600001949a70 .event/or E_0x600001949a70/0, E_0x600001949a70/1, E_0x600001949a70/2;
E_0x600001949da0 .event posedge, v0x6000025647e0_0;
E_0x60000194b930 .event posedge, v0x600002564750_0;
E_0x60000194b960 .event posedge, v0x6000025646c0_0;
E_0x600001949e30 .event posedge, v0x600002564630_0;
E_0x600001949ef0 .event posedge, v0x6000025645a0_0;
E_0x600001949f20 .event posedge, v0x600002564510_0;
E_0x600001949e60 .event posedge, v0x600002564480_0;
E_0x600001949fb0 .event negedge, v0x6000025643f0_0;
E_0x600001948150 .event posedge, v0x6000025643f0_0;
E_0x60000194b1b0 .event edge, v0x600002563d50_0, v0x600002563f00_0, v0x600002563e70_0, v0x600002564360_0;
S_0x138024df0 .scope module, "control1" "ControlUnit" 2 42, 11 2 0, S_0x13800de40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 8 "AOut";
    .port_info 2 /INPUT 8 "BOut";
    .port_info 3 /INPUT 8 "ALUOut";
    .port_info 4 /INPUT 4 "ALUOutFlag";
    .port_info 5 /INPUT 8 "ARF_COut";
    .port_info 6 /INPUT 8 "Address";
    .port_info 7 /INPUT 8 "MemoryOut";
    .port_info 8 /INPUT 16 "IROut";
    .port_info 9 /INPUT 8 "MuxAOut";
    .port_info 10 /INPUT 8 "MuxBOut";
    .port_info 11 /INPUT 8 "MuxCOut";
    .port_info 12 /OUTPUT 3 "RF_OutASel";
    .port_info 13 /OUTPUT 3 "RF_OutBSel";
    .port_info 14 /OUTPUT 2 "RF_FunSel";
    .port_info 15 /OUTPUT 4 "RF_RSel";
    .port_info 16 /OUTPUT 4 "RF_TSel";
    .port_info 17 /OUTPUT 4 "ALU_FunSel";
    .port_info 18 /OUTPUT 2 "ARF_OutCSel";
    .port_info 19 /OUTPUT 2 "ARF_OutDSel";
    .port_info 20 /OUTPUT 2 "ARF_FunSel";
    .port_info 21 /OUTPUT 4 "ARF_RegSel";
    .port_info 22 /OUTPUT 1 "IR_LH";
    .port_info 23 /OUTPUT 1 "IR_Enable";
    .port_info 24 /OUTPUT 2 "IR_Funsel";
    .port_info 25 /OUTPUT 1 "Mem_WR";
    .port_info 26 /OUTPUT 1 "Mem_CS";
    .port_info 27 /OUTPUT 2 "MuxASel";
    .port_info 28 /OUTPUT 2 "MuxBSel";
    .port_info 29 /OUTPUT 1 "MuxCSel";
L_0x600003c75b90 .functor BUFZ 3, v0x600002567a80_0, C4<000>, C4<000>, C4<000>;
L_0x600003c75c00 .functor BUFZ 3, v0x600002567b10_0, C4<000>, C4<000>, C4<000>;
L_0x600003c75c70 .functor BUFZ 2, v0x6000025679f0_0, C4<00>, C4<00>, C4<00>;
L_0x600003c75ce0 .functor BUFZ 4, v0x600002567ba0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600003c75d50 .functor BUFZ 4, v0x600002567c30_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600003c75dc0 .functor BUFZ 4, v0x6000025672a0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600003c75e30 .functor BUFZ 2, v0x6000025673c0_0, C4<00>, C4<00>, C4<00>;
L_0x600003c75ea0 .functor BUFZ 2, v0x600002567450_0, C4<00>, C4<00>, C4<00>;
L_0x600003c75f10 .functor BUFZ 2, v0x600002567330_0, C4<00>, C4<00>, C4<00>;
L_0x600003c75f80 .functor BUFZ 4, v0x6000025674e0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600003c75ff0 .functor BUFZ 1, v0x600002567690_0, C4<0>, C4<0>, C4<0>;
L_0x600003c76060 .functor BUFZ 1, v0x600002567570_0, C4<0>, C4<0>, C4<0>;
L_0x600003c760d0 .functor BUFZ 2, v0x600002567600_0, C4<00>, C4<00>, C4<00>;
L_0x600003c761b0 .functor BUFZ 1, v0x6000025677b0_0, C4<0>, C4<0>, C4<0>;
L_0x600003c76220 .functor BUFZ 1, v0x600002567720_0, C4<0>, C4<0>, C4<0>;
L_0x600003c76140 .functor BUFZ 2, v0x600002567840_0, C4<00>, C4<00>, C4<00>;
L_0x600003c76290 .functor BUFZ 2, v0x6000025678d0_0, C4<00>, C4<00>, C4<00>;
L_0x600003c76300 .functor BUFZ 1, v0x600002567960_0, C4<0>, C4<0>, C4<0>;
v0x600002565cb0_0 .net "ADDRESS", 7 0, L_0x600002662620;  1 drivers
v0x600002565d40_0 .net "ADDRESSING_MODE", 0 0, L_0x600002662760;  1 drivers
v0x600002565dd0_0 .net "ALUOut", 7 0, L_0x600003c757a0;  alias, 1 drivers
v0x600002565e60_0 .net "ALUOutFlag", 3 0, L_0x600003c75810;  alias, 1 drivers
v0x600002565ef0_0 .net "ALU_FunSel", 3 0, L_0x600003c75dc0;  alias, 1 drivers
v0x600002565f80_0 .net "AOut", 7 0, L_0x600003c756c0;  alias, 1 drivers
v0x600002566010_0 .net "ARF_COut", 7 0, L_0x600003c75880;  alias, 1 drivers
v0x6000025660a0_0 .net "ARF_FunSel", 1 0, L_0x600003c75f10;  alias, 1 drivers
v0x600002566130_0 .net "ARF_OutCSel", 1 0, L_0x600003c75e30;  alias, 1 drivers
v0x6000025661c0_0 .net "ARF_OutDSel", 1 0, L_0x600003c75ea0;  alias, 1 drivers
v0x600002566250_0 .net "ARF_RegSel", 3 0, L_0x600003c75f80;  alias, 1 drivers
v0x6000025662e0_0 .net "Address", 7 0, L_0x600003c758f0;  alias, 1 drivers
v0x600002566370_0 .net "BOut", 7 0, L_0x600003c75730;  alias, 1 drivers
v0x600002566400_0 .net "DSTREG", 3 0, L_0x600002661540;  1 drivers
v0x600002566490_0 .net "IROut", 15 0, L_0x600003c759d0;  alias, 1 drivers
v0x600002566520_0 .net "IR_Enable", 0 0, L_0x600003c76060;  alias, 1 drivers
v0x6000025665b0_0 .net "IR_Funsel", 1 0, L_0x600003c760d0;  alias, 1 drivers
v0x600002566640_0 .net "IR_LH", 0 0, L_0x600003c75ff0;  alias, 1 drivers
v0x6000025666d0_0 .net "Mem_CS", 0 0, L_0x600003c76220;  alias, 1 drivers
v0x600002566760_0 .net "Mem_WR", 0 0, L_0x600003c761b0;  alias, 1 drivers
v0x6000025667f0_0 .net "MemoryOut", 7 0, L_0x600003c75960;  alias, 1 drivers
v0x600002566880_0 .net "MuxAOut", 7 0, L_0x600003c75a40;  alias, 1 drivers
v0x600002566910_0 .net "MuxASel", 1 0, L_0x600003c76140;  alias, 1 drivers
v0x6000025669a0_0 .net "MuxBOut", 7 0, L_0x600003c75ab0;  alias, 1 drivers
v0x600002566a30_0 .net "MuxBSel", 1 0, L_0x600003c76290;  alias, 1 drivers
v0x600002566ac0_0 .net "MuxCOut", 7 0, L_0x600003c75b20;  alias, 1 drivers
v0x600002566b50_0 .net "MuxCSel", 0 0, L_0x600003c76300;  alias, 1 drivers
v0x600002566be0_0 .net "OPCODE", 3 0, L_0x600002662800;  1 drivers
v0x600002566c70_0 .net "RF_FunSel", 1 0, L_0x600003c75c70;  alias, 1 drivers
v0x600002566d00_0 .net "RF_OutASel", 2 0, L_0x600003c75b90;  alias, 1 drivers
v0x600002566d90_0 .net "RF_OutBSel", 2 0, L_0x600003c75c00;  alias, 1 drivers
v0x600002566e20_0 .net "RF_RSel", 3 0, L_0x600003c75ce0;  alias, 1 drivers
v0x600002566eb0_0 .net "RF_TSel", 3 0, L_0x600003c75d50;  alias, 1 drivers
v0x600002566f40_0 .net "RSEL", 1 0, L_0x6000026626c0;  1 drivers
v0x600002566fd0_0 .net "SREG1", 3 0, L_0x6000026624e0;  1 drivers
v0x600002567060_0 .net "SREG2", 3 0, L_0x600002662580;  1 drivers
v0x6000025670f0_0 .var "SREGA", 3 0;
v0x600002567180_0 .var "SREGB", 3 0;
v0x600002567210_0 .net "clock", 0 0, v0x600002568090_0;  alias, 1 drivers
v0x6000025672a0_0 .var "reg_ALU_FunSel", 3 0;
v0x600002567330_0 .var "reg_ARF_FunSel", 1 0;
v0x6000025673c0_0 .var "reg_ARF_OutCSel", 1 0;
v0x600002567450_0 .var "reg_ARF_OutDSel", 1 0;
v0x6000025674e0_0 .var "reg_ARF_RegSel", 3 0;
v0x600002567570_0 .var "reg_IR_Enable", 0 0;
v0x600002567600_0 .var "reg_IR_Funsel", 1 0;
v0x600002567690_0 .var "reg_IR_LH", 0 0;
v0x600002567720_0 .var "reg_Mem_CS", 0 0;
v0x6000025677b0_0 .var "reg_Mem_WR", 0 0;
v0x600002567840_0 .var "reg_MuxASel", 1 0;
v0x6000025678d0_0 .var "reg_MuxBSel", 1 0;
v0x600002567960_0 .var "reg_MuxCSel", 0 0;
v0x6000025679f0_0 .var "reg_RF_FunSel", 1 0;
v0x600002567a80_0 .var "reg_RF_OutASel", 2 0;
v0x600002567b10_0 .var "reg_RF_OutBSel", 2 0;
v0x600002567ba0_0 .var "reg_RF_RSel", 3 0;
v0x600002567c30_0 .var "reg_RF_TSel", 3 0;
v0x600002567cc0_0 .net "seq", 0 0, L_0x6000026628a0;  1 drivers
v0x600002567d50_0 .var "seq_counter", 3 0;
v0x600002567de0_0 .var "update_DSTREG_flag", 0 0;
v0x600002567e70_0 .var "update_SREG1_flag", 0 0;
v0x600002567f00_0 .var "update_SREGA_flag", 0 0;
v0x600002568000_0 .var "update_SREGB_flag", 0 0;
E_0x60000194b1e0 .event posedge, v0x600002567e70_0;
E_0x60000194b270 .event posedge, v0x600002567de0_0;
E_0x60000194b2a0 .event posedge, v0x600002568000_0;
E_0x60000194b330 .event posedge, v0x600002567f00_0;
E_0x60000194b360 .event edge, v0x600002567d50_0;
L_0x600002661540 .part L_0x600003c759d0, 8, 4;
L_0x6000026624e0 .part L_0x600003c759d0, 4, 4;
L_0x600002662580 .part L_0x600003c759d0, 0, 4;
L_0x600002662620 .part L_0x600003c759d0, 0, 8;
L_0x6000026626c0 .part L_0x600003c759d0, 8, 2;
L_0x600002662760 .part L_0x600003c759d0, 10, 1;
L_0x600002662800 .part L_0x600003c759d0, 12, 4;
L_0x6000026628a0 .part v0x600002567d50_0, 0, 1;
    .scope S_0x138007ee0;
T_0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600002562be0_0, 0, 9;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002562b50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002562490_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002562640_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000025626d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x138007ee0;
T_1 ;
    %wait E_0x600001949830;
    %load/vec4 v0x6000025625b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.0 ;
    %load/vec4 v0x600002562370_0;
    %pad/u 9;
    %assign/vec4 v0x600002562be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025629a0_0, 0;
    %jmp T_1.16;
T_1.1 ;
    %load/vec4 v0x600002562400_0;
    %pad/u 9;
    %assign/vec4 v0x600002562be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025629a0_0, 0;
    %jmp T_1.16;
T_1.2 ;
    %load/vec4 v0x600002562370_0;
    %pad/u 9;
    %inv;
    %assign/vec4 v0x600002562be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025629a0_0, 0;
    %jmp T_1.16;
T_1.3 ;
    %load/vec4 v0x600002562400_0;
    %pad/u 9;
    %inv;
    %assign/vec4 v0x600002562be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025629a0_0, 0;
    %jmp T_1.16;
T_1.4 ;
    %load/vec4 v0x600002562370_0;
    %pad/u 9;
    %load/vec4 v0x600002562400_0;
    %pad/u 9;
    %add;
    %assign/vec4 v0x600002562be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025629a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562910_0, 0;
    %jmp T_1.16;
T_1.5 ;
    %load/vec4 v0x600002562370_0;
    %pad/u 9;
    %load/vec4 v0x600002562400_0;
    %pad/u 9;
    %sub;
    %assign/vec4 v0x600002562be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025629a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562910_0, 0;
    %jmp T_1.16;
T_1.6 ;
    %load/vec4 v0x600002562400_0;
    %load/vec4 v0x600002562370_0;
    %cmp/u;
    %jmp/0xz  T_1.17, 5;
    %load/vec4 v0x600002562370_0;
    %pad/u 9;
    %assign/vec4 v0x600002562be0_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600002562be0_0, 0;
T_1.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025629a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562910_0, 0;
    %jmp T_1.16;
T_1.7 ;
    %load/vec4 v0x600002562370_0;
    %pad/u 9;
    %load/vec4 v0x600002562400_0;
    %pad/u 9;
    %and;
    %assign/vec4 v0x600002562be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025629a0_0, 0;
    %jmp T_1.16;
T_1.8 ;
    %load/vec4 v0x600002562370_0;
    %pad/u 9;
    %load/vec4 v0x600002562400_0;
    %pad/u 9;
    %or;
    %assign/vec4 v0x600002562be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025629a0_0, 0;
    %jmp T_1.16;
T_1.9 ;
    %load/vec4 v0x600002562370_0;
    %pad/u 9;
    %load/vec4 v0x600002562400_0;
    %pad/u 9;
    %and;
    %inv;
    %assign/vec4 v0x600002562be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025629a0_0, 0;
    %jmp T_1.16;
T_1.10 ;
    %load/vec4 v0x600002562370_0;
    %pad/u 9;
    %load/vec4 v0x600002562400_0;
    %pad/u 9;
    %xor;
    %assign/vec4 v0x600002562be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025629a0_0, 0;
    %jmp T_1.16;
T_1.11 ;
    %load/vec4 v0x600002562370_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x600002562be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025629a0_0, 0;
    %load/vec4 v0x600002562370_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x600002562490_0, 0;
    %jmp T_1.16;
T_1.12 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x600002562370_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002562be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025629a0_0, 0;
    %load/vec4 v0x600002562370_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x600002562490_0, 0;
    %jmp T_1.16;
T_1.13 ;
    %load/vec4 v0x600002562370_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x600002562be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025629a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562a30_0, 0;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x600002562370_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002562370_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002562be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562ac0_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x600002562490_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002562370_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002562be0_0, 0;
    %load/vec4 v0x600002562370_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x600002562490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002562ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025629a0_0, 0;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x138007ee0;
T_2 ;
    %wait E_0x6000019497a0;
    %load/vec4 v0x600002562760_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x600002562640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025629a0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x138007ee0;
T_3 ;
    %wait E_0x60000194b8a0;
    %load/vec4 v0x600002562760_0;
    %or/r;
    %inv;
    %assign/vec4 v0x600002562b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002562ac0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x138007ee0;
T_4 ;
    %wait E_0x60000194b870;
    %load/vec4 v0x600002562be0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0x600002562490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002562910_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x138007ee0;
T_5 ;
    %wait E_0x600001949800;
    %load/vec4 v0x600002562370_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x600002562400_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002562be0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x600002562370_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025626d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025626d0_0, 0;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002562a30_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x138007ee0;
T_6 ;
    %wait E_0x600001949770;
    %vpi_call 6 149 "$display", "RESET" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002562b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002562490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002562640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025626d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600002562be0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x138017e90;
T_7 ;
    %vpi_call 9 12 "$readmemh", "RAM.mem", v0x600002563960 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x138017e90;
T_8 ;
    %wait E_0x600001949ce0;
    %load/vec4 v0x600002563cc0_0;
    %inv;
    %load/vec4 v0x600002563b10_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x6000025639f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002563960, 4;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 255, 8;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %assign/vec4 v0x600002563c30_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x138017e90;
T_9 ;
    %wait E_0x600001949cb0;
    %load/vec4 v0x600002563cc0_0;
    %load/vec4 v0x600002563b10_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x600002563ba0_0;
    %load/vec4 v0x6000025639f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002563960, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x138017d20;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002563840_0, 0, 16;
    %end;
    .thread T_10;
    .scope S_0x138017d20;
T_11 ;
    %wait E_0x600001949b90;
    %load/vec4 v0x600002563570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x600002563600_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002563840_0, 0;
T_11.2 ;
    %load/vec4 v0x600002563600_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x6000025637b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x600002563720_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600002563840_0, 4, 5;
T_11.6 ;
    %load/vec4 v0x6000025637b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.8, 4;
    %load/vec4 v0x600002563720_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600002563840_0, 4, 5;
T_11.8 ;
T_11.4 ;
    %load/vec4 v0x600002563600_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_11.10, 4;
    %load/vec4 v0x600002563840_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x600002563840_0, 0;
T_11.10 ;
    %load/vec4 v0x600002563600_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_11.12, 4;
    %load/vec4 v0x600002563840_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002563840_0, 0;
T_11.12 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x138008050;
T_12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002563060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002562c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002563450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000025630f0_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0x138008050;
T_13 ;
    %wait E_0x600001949b00;
    %load/vec4 v0x600002563180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %jmp T_13.16;
T_13.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002563330_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025633c0_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025633c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002563330_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002563210_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002563210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002563330_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002563210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025633c0_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002563210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025633c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002563330_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025632a0_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025632a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002563330_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025632a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025633c0_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025632a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025633c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002563330_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025632a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002563210_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025632a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002563210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002563330_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025632a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002563210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025633c0_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025632a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002563210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025633c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002563330_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x138008050;
T_14 ;
    %wait E_0x600001949aa0;
    %load/vec4 v0x600002562d00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002562c70_0, 0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600002562d00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x600002562d90_0;
    %store/vec4 v0x600002562c70_0, 0, 8;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x600002562d00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x600002562c70_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600002562c70_0, 0, 8;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x600002562d00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0x600002562c70_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600002562c70_0, 0, 8;
T_14.6 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002563210_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x138008050;
T_15 ;
    %wait E_0x600001949a10;
    %load/vec4 v0x600002562d00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002563450_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600002562d00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x600002562d90_0;
    %store/vec4 v0x600002563450_0, 0, 8;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x600002562d00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x600002563450_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600002563450_0, 0, 8;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x600002562d00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x600002563450_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600002563450_0, 0, 8;
T_15.6 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025633c0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x138008050;
T_16 ;
    %wait E_0x6000019499e0;
    %load/vec4 v0x600002562d00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000025630f0_0, 0, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600002562d00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x600002562d90_0;
    %store/vec4 v0x6000025630f0_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x600002562d00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x6000025630f0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x6000025630f0_0, 0, 8;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x600002562d00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_16.6, 4;
    %load/vec4 v0x6000025630f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x6000025630f0_0, 0, 8;
T_16.6 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002563330_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x138008050;
T_17 ;
    %wait E_0x600001949980;
    %load/vec4 v0x600002562d00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002563060_0, 0, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002562d00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_17.2, 4;
    %vpi_call 7 138 "$display", "PC Input = %d", v0x600002562d90_0 {0 0 0};
    %load/vec4 v0x600002562d90_0;
    %store/vec4 v0x600002563060_0, 0, 8;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x600002562d00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x600002563060_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600002563060_0, 0, 8;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x600002562d00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_17.6, 4;
    %load/vec4 v0x600002563060_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600002563060_0, 0, 8;
T_17.6 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025632a0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x138008050;
T_18 ;
    %wait E_0x6000019498f0;
    %load/vec4 v0x600002562e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v0x600002562c70_0;
    %store/vec4 v0x600002562f40_0, 0, 8;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v0x600002563450_0;
    %store/vec4 v0x600002562f40_0, 0, 8;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v0x6000025630f0_0;
    %store/vec4 v0x600002562f40_0, 0, 8;
    %jmp T_18.4;
T_18.3 ;
    %load/vec4 v0x600002563060_0;
    %store/vec4 v0x600002562f40_0, 0, 8;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x138008050;
T_19 ;
    %wait E_0x600001949860;
    %load/vec4 v0x600002562eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0x600002562c70_0;
    %store/vec4 v0x600002562fd0_0, 0, 8;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0x600002563450_0;
    %store/vec4 v0x600002562fd0_0, 0, 8;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x6000025630f0_0;
    %store/vec4 v0x600002562fd0_0, 0, 8;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x600002563060_0;
    %store/vec4 v0x600002562fd0_0, 0, 8;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x138024c80;
T_20 ;
    %wait E_0x60000194b1b0;
    %load/vec4 v0x600002564360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_20.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_20.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_20.15, 6;
    %jmp T_20.16;
T_20.0 ;
    %jmp T_20.16;
T_20.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025645a0_0, 0;
    %jmp T_20.16;
T_20.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564510_0, 0;
    %jmp T_20.16;
T_20.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025645a0_0, 0;
    %jmp T_20.16;
T_20.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564480_0, 0;
    %jmp T_20.16;
T_20.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025645a0_0, 0;
    %jmp T_20.16;
T_20.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564510_0, 0;
    %jmp T_20.16;
T_20.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025645a0_0, 0;
    %jmp T_20.16;
T_20.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025643f0_0, 0;
    %jmp T_20.16;
T_20.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025643f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025645a0_0, 0;
    %jmp T_20.16;
T_20.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025643f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564510_0, 0;
    %jmp T_20.16;
T_20.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025643f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025645a0_0, 0;
    %jmp T_20.16;
T_20.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025643f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564480_0, 0;
    %jmp T_20.16;
T_20.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025643f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025645a0_0, 0;
    %jmp T_20.16;
T_20.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025643f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564510_0, 0;
    %jmp T_20.16;
T_20.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025643f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025645a0_0, 0;
    %jmp T_20.16;
T_20.16 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x138024c80;
T_21 ;
    %wait E_0x60000194b1b0;
    %load/vec4 v0x600002564ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %jmp T_21.16;
T_21.0 ;
    %jmp T_21.16;
T_21.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025647e0_0, 0;
    %jmp T_21.16;
T_21.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564750_0, 0;
    %jmp T_21.16;
T_21.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025647e0_0, 0;
    %jmp T_21.16;
T_21.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025646c0_0, 0;
    %jmp T_21.16;
T_21.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025646c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025647e0_0, 0;
    %jmp T_21.16;
T_21.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025646c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564750_0, 0;
    %jmp T_21.16;
T_21.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025646c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025647e0_0, 0;
    %jmp T_21.16;
T_21.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564630_0, 0;
    %jmp T_21.16;
T_21.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025647e0_0, 0;
    %jmp T_21.16;
T_21.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564750_0, 0;
    %jmp T_21.16;
T_21.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025647e0_0, 0;
    %jmp T_21.16;
T_21.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025646c0_0, 0;
    %jmp T_21.16;
T_21.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025646c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025647e0_0, 0;
    %jmp T_21.16;
T_21.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025646c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564750_0, 0;
    %jmp T_21.16;
T_21.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025646c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002564750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025647e0_0, 0;
    %jmp T_21.16;
T_21.16 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x138024c80;
T_22 ;
    %wait E_0x600001948150;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002564120_0, 0, 8;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_22.2, 4;
    %load/vec4 v0x600002563de0_0;
    %store/vec4 v0x600002564120_0, 0, 8;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.4, 4;
    %load/vec4 v0x600002564120_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600002564120_0, 0, 8;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_22.6, 4;
    %load/vec4 v0x600002564120_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600002564120_0, 0, 8;
T_22.6 ;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025643f0_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x138024c80;
T_23 ;
    %wait E_0x600001949fb0;
    %vpi_call 10 170 "$display", "R1 = %h", v0x600002564120_0 {0 0 0};
    %jmp T_23;
    .thread T_23;
    .scope S_0x138024c80;
T_24 ;
    %wait E_0x600001949e60;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000025641b0_0, 0, 8;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_24.2, 4;
    %load/vec4 v0x600002563de0_0;
    %store/vec4 v0x6000025641b0_0, 0, 8;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_24.4, 4;
    %load/vec4 v0x6000025641b0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x6000025641b0_0, 0, 8;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_24.6, 4;
    %load/vec4 v0x6000025641b0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x6000025641b0_0, 0, 8;
T_24.6 ;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002564480_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x138024c80;
T_25 ;
    %wait E_0x600001949f20;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002564240_0, 0, 8;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v0x600002563de0_0;
    %store/vec4 v0x600002564240_0, 0, 8;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_25.4, 4;
    %load/vec4 v0x600002564240_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600002564240_0, 0, 8;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_25.6, 4;
    %load/vec4 v0x600002564240_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600002564240_0, 0, 8;
T_25.6 ;
T_25.5 ;
T_25.3 ;
T_25.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002564510_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x138024c80;
T_26 ;
    %wait E_0x600001949ef0;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_26.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000025642d0_0, 0, 8;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v0x600002563de0_0;
    %store/vec4 v0x6000025642d0_0, 0, 8;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_26.4, 4;
    %load/vec4 v0x6000025642d0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x6000025642d0_0, 0, 8;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_26.6, 4;
    %load/vec4 v0x6000025642d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x6000025642d0_0, 0, 8;
T_26.6 ;
T_26.5 ;
T_26.3 ;
T_26.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025645a0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x138024c80;
T_27 ;
    %wait E_0x600001949e30;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002564870_0, 0, 8;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v0x600002563de0_0;
    %store/vec4 v0x600002564870_0, 0, 8;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_27.4, 4;
    %load/vec4 v0x600002564870_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600002564870_0, 0, 8;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_27.6, 4;
    %load/vec4 v0x600002564870_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600002564870_0, 0, 8;
T_27.6 ;
T_27.5 ;
T_27.3 ;
T_27.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002564630_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x138024c80;
T_28 ;
    %wait E_0x60000194b960;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_28.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002564900_0, 0, 8;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_28.2, 4;
    %load/vec4 v0x600002563de0_0;
    %store/vec4 v0x600002564900_0, 0, 8;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_28.4, 4;
    %load/vec4 v0x600002564900_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600002564900_0, 0, 8;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_28.6, 4;
    %load/vec4 v0x600002564900_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600002564900_0, 0, 8;
T_28.6 ;
T_28.5 ;
T_28.3 ;
T_28.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025646c0_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x138024c80;
T_29 ;
    %wait E_0x60000194b930;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002564990_0, 0, 8;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.2, 4;
    %load/vec4 v0x600002563de0_0;
    %store/vec4 v0x600002564990_0, 0, 8;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_29.4, 4;
    %load/vec4 v0x600002564990_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600002564990_0, 0, 8;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.6, 4;
    %load/vec4 v0x600002564990_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600002564990_0, 0, 8;
T_29.6 ;
T_29.5 ;
T_29.3 ;
T_29.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002564750_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x138024c80;
T_30 ;
    %wait E_0x600001949da0;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_30.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002564a20_0, 0, 8;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_30.2, 4;
    %load/vec4 v0x600002563de0_0;
    %store/vec4 v0x600002564a20_0, 0, 8;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_30.4, 4;
    %load/vec4 v0x600002564a20_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600002564a20_0, 0, 8;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x600002563d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_30.6, 4;
    %load/vec4 v0x600002564a20_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600002564a20_0, 0, 8;
T_30.6 ;
T_30.5 ;
T_30.3 ;
T_30.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025647e0_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_0x138024c80;
T_31 ;
    %wait E_0x600001949a70;
    %load/vec4 v0x600002563e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %jmp T_31.8;
T_31.0 ;
    %load/vec4 v0x600002564870_0;
    %store/vec4 v0x600002564000_0, 0, 8;
    %jmp T_31.8;
T_31.1 ;
    %load/vec4 v0x600002564900_0;
    %store/vec4 v0x600002564000_0, 0, 8;
    %jmp T_31.8;
T_31.2 ;
    %load/vec4 v0x600002564990_0;
    %store/vec4 v0x600002564000_0, 0, 8;
    %jmp T_31.8;
T_31.3 ;
    %load/vec4 v0x600002564a20_0;
    %store/vec4 v0x600002564000_0, 0, 8;
    %jmp T_31.8;
T_31.4 ;
    %load/vec4 v0x600002564120_0;
    %store/vec4 v0x600002564000_0, 0, 8;
    %jmp T_31.8;
T_31.5 ;
    %load/vec4 v0x6000025641b0_0;
    %store/vec4 v0x600002564000_0, 0, 8;
    %jmp T_31.8;
T_31.6 ;
    %load/vec4 v0x600002564240_0;
    %store/vec4 v0x600002564000_0, 0, 8;
    %jmp T_31.8;
T_31.7 ;
    %load/vec4 v0x6000025642d0_0;
    %store/vec4 v0x600002564000_0, 0, 8;
    %jmp T_31.8;
T_31.8 ;
    %pop/vec4 1;
    %load/vec4 v0x600002563f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_31.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_31.16, 6;
    %jmp T_31.17;
T_31.9 ;
    %load/vec4 v0x600002564870_0;
    %store/vec4 v0x600002564090_0, 0, 8;
    %jmp T_31.17;
T_31.10 ;
    %load/vec4 v0x600002564900_0;
    %store/vec4 v0x600002564090_0, 0, 8;
    %jmp T_31.17;
T_31.11 ;
    %load/vec4 v0x600002564990_0;
    %store/vec4 v0x600002564090_0, 0, 8;
    %jmp T_31.17;
T_31.12 ;
    %load/vec4 v0x600002564a20_0;
    %store/vec4 v0x600002564090_0, 0, 8;
    %jmp T_31.17;
T_31.13 ;
    %load/vec4 v0x600002564120_0;
    %store/vec4 v0x600002564090_0, 0, 8;
    %jmp T_31.17;
T_31.14 ;
    %load/vec4 v0x6000025641b0_0;
    %store/vec4 v0x600002564090_0, 0, 8;
    %jmp T_31.17;
T_31.15 ;
    %load/vec4 v0x600002564240_0;
    %store/vec4 v0x600002564090_0, 0, 8;
    %jmp T_31.17;
T_31.16 ;
    %load/vec4 v0x6000025642d0_0;
    %store/vec4 v0x600002564090_0, 0, 8;
    %jmp T_31.17;
T_31.17 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1380077b0;
T_32 ;
    %wait E_0x60000194a760;
    %load/vec4 v0x600002561cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v0x6000025619e0_0;
    %assign/vec4 v0x600002561c20_0, 0;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v0x600002561a70_0;
    %assign/vec4 v0x600002561c20_0, 0;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0x600002561b00_0;
    %assign/vec4 v0x600002561c20_0, 0;
    %jmp T_32.4;
T_32.3 ;
    %load/vec4 v0x600002561b90_0;
    %assign/vec4 v0x600002561c20_0, 0;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x138017360;
T_33 ;
    %wait E_0x60000194b720;
    %load/vec4 v0x6000025620a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0x600002561dd0_0;
    %assign/vec4 v0x600002562010_0, 0;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0x600002561e60_0;
    %assign/vec4 v0x600002562010_0, 0;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0x600002561ef0_0;
    %assign/vec4 v0x600002562010_0, 0;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0x600002561f80_0;
    %assign/vec4 v0x600002562010_0, 0;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x1380174d0;
T_34 ;
    %wait E_0x60000194a790;
    %load/vec4 v0x6000025622e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %jmp T_34.2;
T_34.0 ;
    %load/vec4 v0x600002562130_0;
    %assign/vec4 v0x600002562250_0, 0;
    %jmp T_34.2;
T_34.1 ;
    %load/vec4 v0x6000025621c0_0;
    %assign/vec4 v0x600002562250_0, 0;
    %jmp T_34.2;
T_34.2 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x138007640;
T_35 ;
    %wait E_0x600001949710;
    %vpi_call 3 119 "$display", "MUXB.OUT = %b", v0x600002562010_0 {0 0 0};
    %vpi_call 3 120 "$display", "MuxBSel = %b", v0x600002565830_0 {0 0 0};
    %vpi_call 3 121 "$display", "OutALU = %b", v0x600002562760_0 {0 0 0};
    %vpi_call 3 128 "$display", "A = %b", v0x600002562250_0 {0 0 0};
    %vpi_call 3 129 "$display", "B = %b", v0x600002564000_0 {0 0 0};
    %vpi_call 3 130 "$display", "FunSel = %b", v0x600002564c60_0 {0 0 0};
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x138024df0;
T_36 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600002567d50_0, 0, 4;
    %end;
    .thread T_36;
    .scope S_0x138024df0;
T_37 ;
    %wait E_0x600001949cb0;
    %load/vec4 v0x600002567d50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600002567d50_0, 0;
    %vpi_call 11 101 "$display", "*******************" {0 0 0};
    %vpi_call 11 102 "$display", "SEQ = %d", v0x600002567d50_0 {0 0 0};
    %vpi_call 11 103 "$display", "Address = %h", v0x6000025662e0_0 {0 0 0};
    %vpi_call 11 104 "$display", "IRFunsel = %h", v0x6000025665b0_0 {0 0 0};
    %vpi_call 11 105 "$display", "IR_LH = %h", v0x600002566640_0 {0 0 0};
    %vpi_call 11 106 "$display", "IR_Enable = %h", v0x600002566520_0 {0 0 0};
    %vpi_call 11 107 "$display", "MemoryOut = %h", v0x6000025667f0_0 {0 0 0};
    %vpi_call 11 108 "$display", "IROut = %h", v0x600002566490_0 {0 0 0};
    %vpi_call 11 109 "$display", "ALUOut = %h", v0x600002565dd0_0 {0 0 0};
    %vpi_call 11 110 "$display", "MuxAOut = %h", v0x600002566880_0 {0 0 0};
    %vpi_call 11 111 "$display", "MuxASel = %h", v0x600002566910_0 {0 0 0};
    %vpi_call 11 112 "$display", "MuxBOut = %h", v0x6000025669a0_0 {0 0 0};
    %vpi_call 11 113 "$display", "MuxBSel = %h", v0x600002566a30_0 {0 0 0};
    %vpi_call 11 114 "$display", "MuxCOut = %h", v0x600002566ac0_0 {0 0 0};
    %vpi_call 11 115 "$display", "MuxCSel = %h", v0x600002566b50_0 {0 0 0};
    %vpi_call 11 116 "$display", "ARF_FunSel = %h", v0x6000025660a0_0 {0 0 0};
    %vpi_call 11 117 "$display", "ARF_RegSel = %h", v0x600002566250_0 {0 0 0};
    %vpi_call 11 118 "$display", "ARF_OutCSel = %h", v0x600002566130_0 {0 0 0};
    %vpi_call 11 119 "$display", "ARF_OutDSel = %h", v0x6000025661c0_0 {0 0 0};
    %vpi_call 11 120 "$display", "*******************" {0 0 0};
    %jmp T_37;
    .thread T_37;
    .scope S_0x138024df0;
T_38 ;
    %wait E_0x60000194b360;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x600002567330_0, 0, 2;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x6000025674e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002567570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025677b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002567720_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x6000025679f0_0, 0, 2;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x6000025672a0_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x600002567600_0, 0, 2;
    %load/vec4 v0x600002567060_0;
    %load/vec4 v0x600002566fd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_38.0, 8;
    %load/vec4 v0x600002566fd0_0;
    %jmp/1 T_38.1, 8;
T_38.0 ; End of true expr.
    %load/vec4 v0x600002567060_0;
    %jmp/0 T_38.1, 8;
 ; End of false expr.
    %blend;
T_38.1;
    %store/vec4 v0x6000025670f0_0, 0, 4;
    %load/vec4 v0x600002567060_0;
    %load/vec4 v0x600002566fd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_38.2, 8;
    %load/vec4 v0x600002567060_0;
    %jmp/1 T_38.3, 8;
T_38.2 ; End of true expr.
    %load/vec4 v0x600002566fd0_0;
    %jmp/0 T_38.3, 8;
 ; End of false expr.
    %blend;
T_38.3;
    %store/vec4 v0x600002567180_0, 0, 4;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_38.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002567690_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002567450_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002567600_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002567330_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000025674e0_0, 0, 4;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_38.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567690_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002567600_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002567330_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000025674e0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002567450_0, 0, 2;
    %jmp T_38.7;
T_38.6 ;
    %load/vec4 v0x600002566be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_38.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_38.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_38.20, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_38.21, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_38.22, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_38.23, 6;
    %jmp T_38.24;
T_38.8 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_38.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002568000_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000025672a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567de0_0, 0, 1;
T_38.25 ;
    %jmp T_38.24;
T_38.9 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_38.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002568000_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000025672a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567de0_0, 0, 1;
T_38.27 ;
    %jmp T_38.24;
T_38.10 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_38.29, 4;
    %load/vec4 v0x600002566fd0_0;
    %store/vec4 v0x6000025670f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567f00_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000025672a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567de0_0, 0, 1;
T_38.29 ;
    %jmp T_38.24;
T_38.11 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_38.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002568000_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000025672a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567de0_0, 0, 1;
T_38.31 ;
    %jmp T_38.24;
T_38.12 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_38.33, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002568000_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000025672a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567de0_0, 0, 1;
T_38.33 ;
    %jmp T_38.24;
T_38.13 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_38.35, 4;
    %load/vec4 v0x600002566fd0_0;
    %store/vec4 v0x6000025670f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567f00_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x6000025672a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567de0_0, 0, 1;
T_38.35 ;
    %jmp T_38.24;
T_38.14 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_38.37, 4;
    %load/vec4 v0x600002566fd0_0;
    %store/vec4 v0x6000025670f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567f00_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x6000025672a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567de0_0, 0, 1;
T_38.37 ;
    %jmp T_38.24;
T_38.15 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_38.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567e70_0, 0, 1;
    %load/vec4 v0x600002566fd0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_38.41, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002567330_0, 0, 2;
    %jmp T_38.42;
T_38.41 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000025679f0_0, 0, 2;
T_38.42 ;
T_38.39 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_38.43, 4;
    %load/vec4 v0x600002566fd0_0;
    %store/vec4 v0x6000025670f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567f00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000025672a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002567de0_0, 0, 1;
T_38.43 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_38.45, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567e70_0, 0, 1;
    %load/vec4 v0x600002566fd0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_38.47, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600002567330_0, 0, 2;
    %jmp T_38.48;
T_38.47 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000025679f0_0, 0, 2;
T_38.48 ;
T_38.45 ;
    %jmp T_38.24;
T_38.16 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_38.49, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567e70_0, 0, 1;
    %load/vec4 v0x600002566fd0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_38.51, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002567330_0, 0, 2;
    %jmp T_38.52;
T_38.51 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000025679f0_0, 0, 2;
T_38.52 ;
T_38.49 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_38.53, 4;
    %load/vec4 v0x600002566fd0_0;
    %store/vec4 v0x6000025670f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567f00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000025672a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002567de0_0, 0, 1;
T_38.53 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_38.55, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567e70_0, 0, 1;
    %load/vec4 v0x600002566fd0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_38.57, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002567330_0, 0, 2;
    %jmp T_38.58;
T_38.57 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000025679f0_0, 0, 2;
T_38.58 ;
T_38.55 ;
    %jmp T_38.24;
T_38.17 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_38.59, 4;
    %load/vec4 v0x600002565d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.61, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002567450_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6000025678d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002567330_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000025674e0_0, 0;
T_38.61 ;
T_38.59 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_38.63, 4;
    %load/vec4 v0x600002565d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.65, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_38.66, 8;
T_38.65 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_38.66, 8;
 ; End of false expr.
    %blend;
T_38.66;
    %store/vec4 v0x6000025678d0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000025674e0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002567330_0, 0, 2;
T_38.63 ;
    %jmp T_38.24;
T_38.18 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_38.67, 4;
    %load/vec4 v0x600002565e60_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.69, 8;
    %load/vec4 v0x600002565d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.71, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002567450_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6000025678d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002567330_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000025674e0_0, 0;
T_38.71 ;
    %jmp T_38.70;
T_38.69 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002567d50_0, 0;
T_38.70 ;
T_38.67 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_38.73, 4;
    %load/vec4 v0x600002565d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.75, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_38.76, 8;
T_38.75 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_38.76, 8;
 ; End of false expr.
    %blend;
T_38.76;
    %store/vec4 v0x6000025678d0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000025674e0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002567330_0, 0, 2;
T_38.73 ;
    %jmp T_38.24;
T_38.19 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_38.77, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567f00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000025672a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002567de0_0, 0, 1;
T_38.77 ;
    %jmp T_38.24;
T_38.20 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_38.79, 4;
    %load/vec4 v0x600002565d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.81, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002567450_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6000025678d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002567330_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000025674e0_0, 0;
T_38.81 ;
T_38.79 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_38.83, 4;
    %load/vec4 v0x600002565d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.85, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_38.86, 8;
T_38.85 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_38.86, 8;
 ; End of false expr.
    %blend;
T_38.86;
    %store/vec4 v0x600002567840_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000025679f0_0, 0, 2;
    %load/vec4 v0x600002566f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.87, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_38.88, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_38.89, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_38.90, 6;
    %jmp T_38.91;
T_38.87 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600002567ba0_0, 0, 4;
    %jmp T_38.91;
T_38.88 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600002567ba0_0, 0, 4;
    %jmp T_38.91;
T_38.89 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600002567ba0_0, 0, 4;
    %jmp T_38.91;
T_38.90 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600002567ba0_0, 0, 4;
    %jmp T_38.91;
T_38.91 ;
    %pop/vec4 1;
T_38.83 ;
    %jmp T_38.24;
T_38.21 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_38.92, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002567450_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6000025678d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002567330_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000025674e0_0, 0;
T_38.92 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_38.94, 4;
    %load/vec4 v0x600002566f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.96, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_38.97, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_38.98, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_38.99, 6;
    %jmp T_38.100;
T_38.96 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002567b10_0, 0, 3;
    %jmp T_38.100;
T_38.97 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600002567b10_0, 0, 3;
    %jmp T_38.100;
T_38.98 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600002567b10_0, 0, 3;
    %jmp T_38.100;
T_38.99 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600002567b10_0, 0, 3;
    %jmp T_38.100;
T_38.100 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000025672a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025677b0_0, 0, 1;
T_38.94 ;
    %jmp T_38.24;
T_38.22 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_38.101, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000025674e0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002567330_0, 0, 2;
T_38.101 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_38.103, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002567450_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002567840_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000025679f0_0, 0, 2;
    %load/vec4 v0x600002566f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.105, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_38.106, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_38.107, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_38.108, 6;
    %jmp T_38.109;
T_38.105 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600002567ba0_0, 0, 4;
    %jmp T_38.109;
T_38.106 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600002567ba0_0, 0, 4;
    %jmp T_38.109;
T_38.107 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600002567ba0_0, 0, 4;
    %jmp T_38.109;
T_38.108 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600002567ba0_0, 0, 4;
    %jmp T_38.109;
T_38.109 ;
    %pop/vec4 1;
T_38.103 ;
    %jmp T_38.24;
T_38.23 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_38.110, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002567450_0, 0;
    %load/vec4 v0x600002566f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.112, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_38.113, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_38.114, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_38.115, 6;
    %jmp T_38.116;
T_38.112 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002567b10_0, 0, 3;
    %jmp T_38.116;
T_38.113 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600002567b10_0, 0, 3;
    %jmp T_38.116;
T_38.114 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600002567b10_0, 0, 3;
    %jmp T_38.116;
T_38.115 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600002567b10_0, 0, 3;
    %jmp T_38.116;
T_38.116 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000025672a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025677b0_0, 0, 1;
T_38.110 ;
    %load/vec4 v0x600002567d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_38.117, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000025674e0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600002567330_0, 0, 2;
T_38.117 ;
    %jmp T_38.24;
T_38.24 ;
    %pop/vec4 1;
T_38.7 ;
T_38.5 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x138024df0;
T_39 ;
    %wait E_0x60000194b330;
    %load/vec4 v0x6000025670f0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_39.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %pad/s 1;
    %store/vec4 v0x600002567960_0, 0, 1;
    %load/vec4 v0x6000025670f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_39.9, 6;
    %jmp T_39.10;
T_39.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002567a80_0, 0, 3;
    %jmp T_39.10;
T_39.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600002567a80_0, 0, 3;
    %jmp T_39.10;
T_39.4 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600002567a80_0, 0, 3;
    %jmp T_39.10;
T_39.5 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600002567a80_0, 0, 3;
    %jmp T_39.10;
T_39.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000025673c0_0, 0, 2;
    %jmp T_39.10;
T_39.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000025673c0_0, 0, 2;
    %jmp T_39.10;
T_39.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000025673c0_0, 0, 2;
    %jmp T_39.10;
T_39.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000025673c0_0, 0, 2;
    %jmp T_39.10;
T_39.10 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002567f00_0, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_0x138024df0;
T_40 ;
    %wait E_0x60000194b2a0;
    %load/vec4 v0x600002567180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %jmp T_40.4;
T_40.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002567b10_0, 0, 3;
    %jmp T_40.4;
T_40.1 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600002567b10_0, 0, 3;
    %jmp T_40.4;
T_40.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600002567b10_0, 0, 3;
    %jmp T_40.4;
T_40.3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600002567b10_0, 0, 3;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002568000_0, 0;
    %jmp T_40;
    .thread T_40;
    .scope S_0x138024df0;
T_41 ;
    %wait E_0x60000194b270;
    %load/vec4 v0x600002566400_0;
    %cmpi/u 4, 0, 4;
    %jmp/0xz  T_41.0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002567840_0, 0, 2;
    %jmp T_41.1;
T_41.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000025678d0_0, 0, 2;
T_41.1 ;
    %load/vec4 v0x600002566400_0;
    %cmpi/u 4, 0, 4;
    %flag_mov 8, 5;
    %jmp/0 T_41.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_41.3, 8;
T_41.2 ; End of true expr.
    %pushi/vec4 3, 3, 2;
    %jmp/0 T_41.3, 8;
 ; End of false expr.
    %blend;
T_41.3;
    %store/vec4 v0x6000025679f0_0, 0, 2;
    %load/vec4 v0x600002566400_0;
    %cmpi/u 4, 0, 4;
    %flag_mov 8, 5;
    %jmp/0 T_41.4, 8;
    %pushi/vec4 3, 3, 2;
    %jmp/1 T_41.5, 8;
T_41.4 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_41.5, 8;
 ; End of false expr.
    %blend;
T_41.5;
    %store/vec4 v0x600002567330_0, 0, 2;
    %vpi_call 11 495 "$display", "DSTREG: %d", v0x600002566400_0 {0 0 0};
    %vpi_call 11 496 "$display", "reg_RF_FunSel: %d", v0x6000025679f0_0 {0 0 0};
    %vpi_call 11 497 "$display", "reg_ARF_FunSel: %d", v0x600002567330_0 {0 0 0};
    %load/vec4 v0x600002566400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %jmp T_41.14;
T_41.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600002567ba0_0, 0, 4;
    %jmp T_41.14;
T_41.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600002567ba0_0, 0, 4;
    %jmp T_41.14;
T_41.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600002567ba0_0, 0, 4;
    %jmp T_41.14;
T_41.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600002567ba0_0, 0, 4;
    %jmp T_41.14;
T_41.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000025674e0_0, 0, 4;
    %jmp T_41.14;
T_41.11 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000025674e0_0, 0, 4;
    %jmp T_41.14;
T_41.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000025674e0_0, 0, 4;
    %jmp T_41.14;
T_41.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000025674e0_0, 0, 4;
    %jmp T_41.14;
T_41.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002567de0_0, 0;
    %jmp T_41;
    .thread T_41;
    .scope S_0x138024df0;
T_42 ;
    %wait E_0x60000194b1e0;
    %load/vec4 v0x600002566fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %jmp T_42.8;
T_42.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600002567ba0_0, 0, 4;
    %jmp T_42.8;
T_42.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600002567ba0_0, 0, 4;
    %jmp T_42.8;
T_42.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600002567ba0_0, 0, 4;
    %jmp T_42.8;
T_42.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600002567ba0_0, 0, 4;
    %jmp T_42.8;
T_42.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000025674e0_0, 0, 4;
    %jmp T_42.8;
T_42.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000025674e0_0, 0, 4;
    %jmp T_42.8;
T_42.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000025674e0_0, 0, 4;
    %jmp T_42.8;
T_42.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000025674e0_0, 0, 4;
    %jmp T_42.8;
T_42.8 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002567e70_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x13800de40;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002568090_0, 0, 1;
    %pushi/vec4 60, 0, 32;
T_43.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_43.1, 5;
    %jmp/1 T_43.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %load/vec4 v0x600002568090_0;
    %inv;
    %store/vec4 v0x600002568090_0, 0, 1;
    %jmp T_43.0;
T_43.1 ;
    %pop/vec4 1;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_43;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "Computer_Test.v";
    "./ALU_System.v";
    "./MUX_4bit.v";
    "./MUX_2bit.v";
    "./ALU.v";
    "./ARF.v";
    "./IR.v";
    "./Memory.v";
    "./RF.v";
    "./ControlUnit.v";
