V3 30
FL /home/roby-jacob/hardware-projects/data_communication/ipcore_dir/memory.vhd 2018/11/04.10:43:02 P.20131013
FL /home/roby-jacob/hardware-projects/data_communication/test_comm.vhd 2018/11/01.10:54:07 P.20131013
AR work/UART_PARITY/FULL -1 \
      FL /home/roby-jacob/hardware-projects/data_communication/test_comm.vhd \
      EN work/UART_PARITY 1541075654
EN work/UART_TX 0 \
      FL /home/roby-jacob/hardware-projects/data_communication/test_comm.vhd
AR work/UART_TX/FULL 0 \
      FL /home/roby-jacob/hardware-projects/data_communication/test_comm.vhd \
      EN work/UART_TX 0 CP work/UART_PARITY
AR work/UART_RX/FULL -1 \
      FL /home/roby-jacob/hardware-projects/data_communication/test_comm.vhd \
      EN work/UART_RX 1541661868 CP work/UART_PARITY
EN work/UART 0 \
      FL /home/roby-jacob/hardware-projects/data_communication/test_comm.vhd
AR work/UART/FULL 0 \
      FL /home/roby-jacob/hardware-projects/data_communication/test_comm.vhd \
      EN work/UART 0 CP UART_TX CP UART_RX
EN work/test_comm 0 \
      FL /home/roby-jacob/hardware-projects/data_communication/test_comm.vhd
AR work/test_comm/Behavioral 0 \
      FL /home/roby-jacob/hardware-projects/data_communication/test_comm.vhd \
      EN work/test_comm 0 CP UART
FL /home/roby-jacob/hardware-projects/data_communication/test_receiver.vhd 2018/11/06.11:38:28 P.20131013
FL /home/roby-jacob/hardware-projects/serial-communication/UART_PARITY.vhd 2018/11/01.11:23:02 P.20131013
EN work/UART_PARITY 1541075654 \
      FL /home/roby-jacob/hardware-projects/serial-communication/UART_PARITY.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/UART_PARITY/Behavioral 1541075655 \
      FL /home/roby-jacob/hardware-projects/serial-communication/UART_PARITY.vhd \
      EN work/UART_PARITY 1541075654
FL /home/roby-jacob/hardware-projects/serial-communication/UART_RX.vhd 2018/11/01.18:10:01 P.20131013
FL /home/roby/hardware-projects/data_communication/ipcore_dir/memory.vhd 2018/11/07.23:38:30 P.20131013
EN work/memory 1541661870 \
      FL /home/roby/hardware-projects/data_communication/ipcore_dir/memory.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/memory/memory_a 1541661871 \
      FL /home/roby/hardware-projects/data_communication/ipcore_dir/memory.vhd \
      EN work/memory 1541661870
FL /home/roby/hardware-projects/data_communication/test_receiver.vhd 2018/11/08.12:54:17 P.20131013
EN work/test_receiver 1541661872 \
      FL /home/roby/hardware-projects/data_communication/test_receiver.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/test_receiver/Behavioral 1541661873 \
      FL /home/roby/hardware-projects/data_communication/test_receiver.vhd \
      EN work/test_receiver 1541661872 CP UART_RX CP memory
FL /home/roby/hardware-projects/serial-communication/UART_RX.vhd 2018/11/07.09:32:02 P.20131013
EN work/UART_RX 1541661868 \
      FL /home/roby/hardware-projects/serial-communication/UART_RX.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/UART_RX/Behavioral 1541661869 \
      FL /home/roby/hardware-projects/serial-communication/UART_RX.vhd \
      EN work/UART_RX 1541661868
