functions	,	V_43
tegra_pingroup	,	V_45
tegra_pinconf_reg	,	F_34
pupd_bit	,	V_58
drvup_bit	,	V_85
tegra_pinctrl_gpio_range	,	V_115
bank	,	V_3
dev	,	V_20
TEGRA_PINCONF_PACK	,	F_17
" %s"	,	L_1
"config %lx: %x too big for %d bit register\n"	,	L_13
tegra_function	,	V_113
pmx	,	V_2
of_property_count_strings	,	F_19
tegra_pinconf_group_dbg_show	,	F_44
ARRAY_SIZE	,	F_15
of_property_for_each_string	,	F_21
s8	,	T_2
tegra_pmx	,	V_1
lock_bit	,	V_68
drvdn_width	,	V_83
tegra_pinctrl_disable	,	F_33
GFP_KERNEL	,	V_111
device	,	V_27
TEGRA_PINCONF_PARAM_SLEW_RATE_FALLING	,	V_87
tegra_pinctrl_remove	,	F_57
"Can't alloc tegra_pmx\n"	,	L_16
device_node	,	V_21
TEGRA_PINCONF_PARAM_OPEN_DRAIN	,	V_65
seq_printf	,	F_10
of_property_read_u32	,	F_16
slwr_width	,	V_92
arg	,	V_97
ENOTSUPP	,	V_95
drv_reg	,	V_75
devm_ioremap_resource	,	F_50
seq_file	,	V_17
"Couldn't register pinctrl driver\n"	,	L_18
"could not parse property nvidia,pins\n"	,	L_6
g	,	V_46
i	,	V_29
regs	,	V_5
tegra_pinctrl_soc_data	,	V_103
mux_bit	,	V_50
"could not parse property %s\n"	,	L_4
"Can't alloc regs pointer\n"	,	L_17
"\n\t%s=%u"	,	L_14
"nvidia,function"	,	L_2
s	,	V_18
pinctrl_dev	,	V_7
tegra_pinctrl_probe	,	F_46
TEGRA_PINCONF_PARAM_ENABLE_INPUT	,	V_63
config	,	V_31
platform_device	,	V_101
"%s=%d"	,	L_15
pinctrl_utils_reserve_map	,	F_20
TEGRA_PINCONF_PARAM_IORESET	,	V_69
pupd_reg	,	V_57
dev_dbg	,	F_56
reg	,	V_4
cfg_params	,	V_38
ret	,	V_28
res	,	V_106
pupd_bank	,	V_56
pname	,	V_100
npins	,	V_16
TEGRA_PINCONF_PARAM_DRIVE_TYPE	,	V_93
pctldev	,	V_8
tri_bit	,	V_62
name	,	V_13
of_property_read_string	,	F_13
platform_get_resource	,	F_49
tegra_pinctrl_get_func_groups	,	F_30
pinctrl_map	,	V_23
tegra_pinconf_group_set	,	F_39
TEGRA_PINCONF_UNPACK_ARG	,	F_40
np_config	,	V_41
BUG_ON	,	F_48
fn	,	V_108
tegra_pinconf_get	,	F_35
dev_err	,	F_14
tri_reg	,	V_61
pinctrl_utils_dt_free_map	,	F_27
pinctrl_add_gpio_range	,	F_54
param	,	V_39
TEGRA_PINCONF_PARAM_LOCK	,	V_67
"pin_config_set op not supported\n"	,	L_11
tegra_pinctrl_desc	,	V_117
TEGRA_PINCONF_PARAM_LOW_POWER_MODE	,	V_79
num_maps	,	V_26
pinctrl_unregister	,	F_59
pinctrl_register	,	F_53
pmx_writel	,	F_3
mask	,	V_98
tegra_pinctrl_get_group_pins	,	F_8
tegra_pinconf_config_dbg_show	,	F_45
"Probed Tegra pinctrl driver\n"	,	L_19
TEGRA_PINCONF_PARAM_DRIVE_DOWN_STRENGTH	,	V_81
gn	,	V_109
ngroups	,	V_10
tegra_pinctrl_dt_subnode_to_map	,	F_12
BIT	,	F_41
einput_bit	,	V_64
tegra_pinconf_param	,	V_51
func	,	V_114
TEGRA_PINCONF_PARAM_HIGH_SPEED_MODE	,	V_73
report_err	,	V_52
ENOMEM	,	V_112
mux_bank	,	V_49
bit	,	V_53
slwf_bit	,	V_88
TEGRA_PINCONF_PARAM_DRIVE_UP_STRENGTH	,	V_84
tegra_pinconf_dbg_show	,	F_42
property	,	V_35
reserved_maps	,	V_25
val	,	V_6
strip_prefix	,	F_43
TEGRA_PINCONF_PARAM_SCHMITT	,	V_77
drv_bank	,	V_74
soc_data	,	V_104
tegra_pinctrl_enable	,	F_31
TEGRA_PINCONF_PARAM_RCV_SEL	,	V_71
pmx_readl	,	F_1
TEGRA_PINCONF_PARAM_PULL	,	V_55
ENODEV	,	V_121
schmitt_bit	,	V_78
ngpios	,	V_116
kfree	,	F_24
pins	,	V_14
TEGRA_PINCONF_PARAM_TRISTATE	,	V_59
nbanks	,	V_119
group_pins	,	V_107
tegra_pinctrl_pin_dbg_show	,	F_9
prop	,	V_36
for_each_child_of_node	,	F_26
u16	,	T_4
map	,	V_24
tegra_pinctrl_get_groups_count	,	F_5
pinctrl_utils_add_config	,	F_18
tegra_pinctrl_get_funcs_count	,	F_28
gfn	,	V_110
EINVAL	,	V_37
comma	,	V_99
TEGRA_PINCONF_UNPACK_PARAM	,	F_38
tri_bank	,	V_60
width	,	V_54
drvtype_bit	,	V_94
drvdn_bit	,	V_82
num_configs	,	V_33
soc	,	V_9
pinctrl_utils_add_map_mux	,	F_22
slwr_bit	,	V_91
"LOCK bit cannot be cleared\n"	,	L_12
pinctrl_dev_get_drvdata	,	F_6
lpmd_bit	,	V_80
PIN_MAP_TYPE_CONFIGS_GROUP	,	V_40
pdev	,	V_102
tegra_pinctrl_get_group_name	,	F_7
pin	,	V_96
u32	,	T_1
function	,	V_30
group	,	V_11
pctl	,	V_120
offset	,	V_19
"pin_config_get op not supported\n"	,	L_10
resource	,	V_105
"could not parse property nvidia,function\n"	,	L_3
PTR_ERR	,	F_52
slwf_width	,	V_89
"Config param %04x (%s) not supported on group %s\n"	,	L_9
TEGRA_PINCONF_PARAM_SLEW_RATE_RISING	,	V_90
platform_set_drvdata	,	F_55
nfunctions	,	V_42
devm_kzalloc	,	F_47
configs	,	V_32
np	,	V_22
platform_get_drvdata	,	F_58
odrain_bit	,	V_66
num_groups	,	V_44
tegra_pinctrl_dt_node_to_map	,	F_25
mux_reg	,	V_47
reserve	,	V_34
s16	,	T_3
drvup_width	,	V_86
"nvidia,pins"	,	L_5
IORESOURCE_MEM	,	V_118
dev_name	,	F_11
hsm_bit	,	V_76
readl	,	F_2
tegra_pinctrl_get_func_name	,	F_29
writel	,	F_4
groups	,	V_12
WARN_ON	,	F_32
pinctrl_utils_add_map_configs	,	F_23
rcv_sel_bit	,	V_72
tegra_pinconf_group_get	,	F_37
funcs	,	V_48
"unknown"	,	L_8
ioreset_bit	,	V_70
tegra_pinconf_set	,	F_36
num_pins	,	V_15
"Invalid config param %04x\n"	,	L_7
IS_ERR	,	F_51
