v 20140811 1
P 100 9200 400 9200 1 0 0
{
T 300 9250 5 8 1 1 0 6 1
pinnumber=10
T 300 9150 5 8 0 1 0 8 1
pinseq=1
T 450 9200 9 8 1 1 0 0 1
pinlabel=PA0
T 450 9200 5 8 0 1 0 2 1
pintype=io
}
P 100 8800 400 8800 1 0 0
{
T 300 8850 5 8 1 1 0 6 1
pinnumber=11
T 300 8750 5 8 0 1 0 8 1
pinseq=2
T 450 8800 9 8 1 1 0 0 1
pinlabel=PA1
T 450 8800 5 8 0 1 0 2 1
pintype=io
}
P 100 8400 400 8400 1 0 0
{
T 300 8450 5 8 1 1 0 6 1
pinnumber=12
T 300 8350 5 8 0 1 0 8 1
pinseq=3
T 450 8400 9 8 1 1 0 0 1
pinlabel=PA2
T 450 8400 5 8 0 1 0 2 1
pintype=io
}
P 100 8000 400 8000 1 0 0
{
T 300 8050 5 8 1 1 0 6 1
pinnumber=13
T 300 7950 5 8 0 1 0 8 1
pinseq=4
T 450 8000 9 8 1 1 0 0 1
pinlabel=PA3
T 450 8000 5 8 0 1 0 2 1
pintype=io
}
P 100 7600 400 7600 1 0 0
{
T 300 7650 5 8 1 1 0 6 1
pinnumber=14
T 300 7550 5 8 0 1 0 8 1
pinseq=5
T 450 7600 9 8 1 1 0 0 1
pinlabel=PA4
T 450 7600 5 8 0 1 0 2 1
pintype=io
}
P 100 7200 400 7200 1 0 0
{
T 300 7250 5 8 1 1 0 6 1
pinnumber=15
T 300 7150 5 8 0 1 0 8 1
pinseq=6
T 450 7200 9 8 1 1 0 0 1
pinlabel=PA5
T 450 7200 5 8 0 1 0 2 1
pintype=io
}
P 100 6800 400 6800 1 0 0
{
T 300 6850 5 8 1 1 0 6 1
pinnumber=16
T 300 6750 5 8 0 1 0 8 1
pinseq=7
T 450 6800 9 8 1 1 0 0 1
pinlabel=PA6
T 450 6800 5 8 0 1 0 2 1
pintype=io
}
P 100 6400 400 6400 1 0 0
{
T 300 6450 5 8 1 1 0 6 1
pinnumber=17
T 300 6350 5 8 0 1 0 8 1
pinseq=8
T 450 6400 9 8 1 1 0 0 1
pinlabel=PA7
T 450 6400 5 8 0 1 0 2 1
pintype=io
}
P 100 6000 400 6000 1 0 0
{
T 300 6050 5 8 1 1 0 6 1
pinnumber=29
T 300 5950 5 8 0 1 0 8 1
pinseq=9
T 450 6000 9 8 1 1 0 0 1
pinlabel=PA8
T 450 6000 5 8 0 1 0 2 1
pintype=io
}
P 100 5600 400 5600 1 0 0
{
T 300 5650 5 8 1 1 0 6 1
pinnumber=30
T 300 5550 5 8 0 1 0 8 1
pinseq=10
T 450 5600 9 8 1 1 0 0 1
pinlabel=PA9
T 450 5600 5 8 0 1 0 2 1
pintype=io
}
P 100 5200 400 5200 1 0 0
{
T 300 5250 5 8 1 1 0 6 1
pinnumber=31
T 300 5150 5 8 0 1 0 8 1
pinseq=11
T 450 5200 9 8 1 1 0 0 1
pinlabel=PA10
T 450 5200 5 8 0 1 0 2 1
pintype=io
}
P 100 4800 400 4800 1 0 0
{
T 300 4850 5 8 1 1 0 6 1
pinnumber=32
T 300 4750 5 8 0 1 0 8 1
pinseq=12
T 450 4800 9 8 1 1 0 0 1
pinlabel=PA11
T 450 4800 5 8 0 1 0 2 1
pintype=io
}
P 100 4400 400 4400 1 0 0
{
T 300 4450 5 8 1 1 0 6 1
pinnumber=33
T 300 4350 5 8 0 1 0 8 1
pinseq=13
T 450 4400 9 8 1 1 0 0 1
pinlabel=PA12
T 450 4400 5 8 0 1 0 2 1
pintype=io
}
P 100 4000 400 4000 1 0 0
{
T 300 4050 5 8 1 1 0 6 1
pinnumber=34
T 300 3950 5 8 0 1 0 8 1
pinseq=14
T 450 4000 9 8 1 1 0 0 1
pinlabel=PA13
T 450 4000 5 8 0 1 0 2 1
pintype=io
}
P 100 3600 400 3600 1 0 0
{
T 300 3650 5 8 1 1 0 6 1
pinnumber=37
T 300 3550 5 8 0 1 0 8 1
pinseq=15
T 450 3600 9 8 1 1 0 0 1
pinlabel=PA14
T 450 3600 5 8 0 1 0 2 1
pintype=io
}
P 100 3200 400 3200 1 0 0
{
T 300 3250 5 8 1 1 0 6 1
pinnumber=38
T 300 3150 5 8 0 1 0 8 1
pinseq=16
T 450 3200 9 8 1 1 0 0 1
pinlabel=PA15
T 450 3200 5 8 0 1 0 2 1
pintype=io
}
P 100 2400 400 2400 1 0 0
{
T 300 2450 5 8 1 1 0 6 1
pinnumber=5
T 300 2350 5 8 0 1 0 8 1
pinseq=17
T 450 2400 9 8 1 1 0 0 1
pinlabel=PF0
T 450 2400 5 8 0 1 0 2 1
pintype=io
}
P 100 2000 400 2000 1 0 0
{
T 300 2050 5 8 1 1 0 6 1
pinnumber=6
T 300 1950 5 8 0 1 0 8 1
pinseq=18
T 450 2000 9 8 1 1 0 0 1
pinlabel=PF1
T 450 2000 5 8 0 1 0 2 1
pintype=io
}
P 100 1200 400 1200 1 0 0
{
T 300 1250 5 8 1 1 0 6 1
pinnumber=44
T 300 1150 5 8 0 1 0 8 1
pinseq=19
T 450 1200 9 8 1 1 0 0 1
pinlabel=BOOT0
T 450 1200 5 8 0 1 0 2 1
pintype=in
}
P 100 800 300 800 1 0 0
{
T 300 850 5 8 1 1 0 6 1
pinnumber=7
T 300 750 5 8 0 1 0 8 1
pinseq=20
T 450 800 9 8 1 1 0 0 1
pinlabel=NRST
T 450 800 5 8 0 1 0 2 1
pintype=in
}
V 350 800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 6700 9200 6400 9200 1 0 0
{
T 6500 9250 5 8 1 1 0 0 1
pinnumber=18
T 6500 9150 5 8 0 1 0 2 1
pinseq=21
T 6350 9200 9 8 1 1 0 6 1
pinlabel=PB0
T 6350 9200 5 8 0 1 0 8 1
pintype=io
}
P 6700 8800 6400 8800 1 0 0
{
T 6500 8850 5 8 1 1 0 0 1
pinnumber=19
T 6500 8750 5 8 0 1 0 2 1
pinseq=22
T 6350 8800 9 8 1 1 0 6 1
pinlabel=PB1
T 6350 8800 5 8 0 1 0 8 1
pintype=io
}
P 6700 8400 6400 8400 1 0 0
{
T 6500 8450 5 8 1 1 0 0 1
pinnumber=20
T 6500 8350 5 8 0 1 0 2 1
pinseq=23
T 6350 8400 9 8 1 1 0 6 1
pinlabel=PB2
T 6350 8400 5 8 0 1 0 8 1
pintype=io
}
P 6700 8000 6400 8000 1 0 0
{
T 6500 8050 5 8 1 1 0 0 1
pinnumber=39
T 6500 7950 5 8 0 1 0 2 1
pinseq=24
T 6350 8000 9 8 1 1 0 6 1
pinlabel=PB3
T 6350 8000 5 8 0 1 0 8 1
pintype=io
}
P 6700 7600 6400 7600 1 0 0
{
T 6500 7650 5 8 1 1 0 0 1
pinnumber=40
T 6500 7550 5 8 0 1 0 2 1
pinseq=25
T 6350 7600 9 8 1 1 0 6 1
pinlabel=PB4
T 6350 7600 5 8 0 1 0 8 1
pintype=io
}
P 6700 7200 6400 7200 1 0 0
{
T 6500 7250 5 8 1 1 0 0 1
pinnumber=41
T 6500 7150 5 8 0 1 0 2 1
pinseq=26
T 6350 7200 9 8 1 1 0 6 1
pinlabel=PB5
T 6350 7200 5 8 0 1 0 8 1
pintype=io
}
P 6700 6800 6400 6800 1 0 0
{
T 6500 6850 5 8 1 1 0 0 1
pinnumber=42
T 6500 6750 5 8 0 1 0 2 1
pinseq=27
T 6350 6800 9 8 1 1 0 6 1
pinlabel=PB6
T 6350 6800 5 8 0 1 0 8 1
pintype=io
}
P 6700 6400 6400 6400 1 0 0
{
T 6500 6450 5 8 1 1 0 0 1
pinnumber=43
T 6500 6350 5 8 0 1 0 2 1
pinseq=28
T 6350 6400 9 8 1 1 0 6 1
pinlabel=PB7
T 6350 6400 5 8 0 1 0 8 1
pintype=io
}
P 6700 6000 6400 6000 1 0 0
{
T 6500 6050 5 8 1 1 0 0 1
pinnumber=45
T 6500 5950 5 8 0 1 0 2 1
pinseq=29
T 6350 6000 9 8 1 1 0 6 1
pinlabel=PB8
T 6350 6000 5 8 0 1 0 8 1
pintype=io
}
P 6700 5600 6400 5600 1 0 0
{
T 6500 5650 5 8 1 1 0 0 1
pinnumber=46
T 6500 5550 5 8 0 1 0 2 1
pinseq=30
T 6350 5600 9 8 1 1 0 6 1
pinlabel=PB9
T 6350 5600 5 8 0 1 0 8 1
pintype=io
}
P 6700 5200 6400 5200 1 0 0
{
T 6500 5250 5 8 1 1 0 0 1
pinnumber=21
T 6500 5150 5 8 0 1 0 2 1
pinseq=31
T 6350 5200 9 8 1 1 0 6 1
pinlabel=PB10
T 6350 5200 5 8 0 1 0 8 1
pintype=io
}
P 6700 4800 6400 4800 1 0 0
{
T 6500 4850 5 8 1 1 0 0 1
pinnumber=22
T 6500 4750 5 8 0 1 0 2 1
pinseq=32
T 6350 4800 9 8 1 1 0 6 1
pinlabel=PB11
T 6350 4800 5 8 0 1 0 8 1
pintype=io
}
P 6700 4400 6400 4400 1 0 0
{
T 6500 4450 5 8 1 1 0 0 1
pinnumber=25
T 6500 4350 5 8 0 1 0 2 1
pinseq=33
T 6350 4400 9 8 1 1 0 6 1
pinlabel=PB12
T 6350 4400 5 8 0 1 0 8 1
pintype=io
}
P 6700 4000 6400 4000 1 0 0
{
T 6500 4050 5 8 1 1 0 0 1
pinnumber=26
T 6500 3950 5 8 0 1 0 2 1
pinseq=34
T 6350 4000 9 8 1 1 0 6 1
pinlabel=PB13
T 6350 4000 5 8 0 1 0 8 1
pintype=io
}
P 6700 3600 6400 3600 1 0 0
{
T 6500 3650 5 8 1 1 0 0 1
pinnumber=27
T 6500 3550 5 8 0 1 0 2 1
pinseq=35
T 6350 3600 9 8 1 1 0 6 1
pinlabel=PB14
T 6350 3600 5 8 0 1 0 8 1
pintype=io
}
P 6700 3200 6400 3200 1 0 0
{
T 6500 3250 5 8 1 1 0 0 1
pinnumber=28
T 6500 3150 5 8 0 1 0 2 1
pinseq=36
T 6350 3200 9 8 1 1 0 6 1
pinlabel=PB15
T 6350 3200 5 8 0 1 0 8 1
pintype=io
}
P 6700 2400 6400 2400 1 0 0
{
T 6500 2450 5 8 1 1 0 0 1
pinnumber=2
T 6500 2350 5 8 0 1 0 2 1
pinseq=37
T 6350 2400 9 8 1 1 0 6 1
pinlabel=PC13
T 6350 2400 5 8 0 1 0 8 1
pintype=io
}
P 6700 2000 6400 2000 1 0 0
{
T 6500 2050 5 8 1 1 0 0 1
pinnumber=3
T 6500 1950 5 8 0 1 0 2 1
pinseq=38
T 6350 2000 9 8 1 1 0 6 1
pinlabel=PC14/OSC32_IN
T 6350 2000 5 8 0 1 0 8 1
pintype=io
}
P 6700 1600 6400 1600 1 0 0
{
T 6500 1650 5 8 1 1 0 0 1
pinnumber=4
T 6500 1550 5 8 0 1 0 2 1
pinseq=39
T 6350 1600 9 8 1 1 0 6 1
pinlabel=PC15/OSC32_OUT
T 6350 1600 5 8 0 1 0 8 1
pintype=io
}
P 1600 9900 1600 9600 1 0 0
{
T 1650 9700 5 8 1 1 0 0 1
pinnumber=1
T 1550 9700 5 8 0 1 0 6 1
pinseq=40
T 1600 9550 9 8 1 1 0 5 1
pinlabel=VBAT
T 1600 9400 5 8 0 1 0 5 1
pintype=pwr
}
P 2400 9900 2400 9600 1 0 0
{
T 2450 9700 5 8 1 1 0 0 1
pinnumber=9
T 2350 9700 5 8 0 1 0 6 1
pinseq=41
T 2400 9550 9 8 1 1 0 5 1
pinlabel=VDDA/VREF+
T 2400 9400 5 8 0 1 0 5 1
pintype=pwr
}
P 3200 9900 3200 9600 1 0 0
{
T 3250 9700 5 8 1 1 0 0 1
pinnumber=24
T 3150 9700 5 8 0 1 0 6 1
pinseq=42
T 3200 9550 9 8 1 1 0 5 1
pinlabel=VDD_2
T 3200 9400 5 8 0 1 0 5 1
pintype=pwr
}
P 4000 9900 4000 9600 1 0 0
{
T 4050 9700 5 8 1 1 0 0 1
pinnumber=36
T 3950 9700 5 8 0 1 0 6 1
pinseq=43
T 4000 9550 9 8 1 1 0 5 1
pinlabel=VDD_3
T 4000 9400 5 8 0 1 0 5 1
pintype=pwr
}
P 4800 9900 4800 9600 1 0 0
{
T 4850 9700 5 8 1 1 0 0 1
pinnumber=48
T 4750 9700 5 8 0 1 0 6 1
pinseq=44
T 4800 9550 9 8 1 1 0 5 1
pinlabel=VDD_1
T 4800 9400 5 8 0 1 0 5 1
pintype=pwr
}
P 2200 100 2200 400 1 0 0
{
T 2250 300 5 8 1 1 0 2 1
pinnumber=8
T 2150 300 5 8 0 1 0 8 1
pinseq=45
T 2200 450 9 8 1 1 0 3 1
pinlabel=VSSA/VREF-
T 2200 600 5 8 0 1 0 3 1
pintype=pwr
}
P 3000 100 3000 400 1 0 0
{
T 3050 300 5 8 1 1 0 2 1
pinnumber=23
T 2950 300 5 8 0 1 0 8 1
pinseq=46
T 3000 450 9 8 1 1 0 3 1
pinlabel=VSS_2
T 3000 600 5 8 0 1 0 3 1
pintype=pwr
}
P 3800 100 3800 400 1 0 0
{
T 3850 300 5 8 1 1 0 2 1
pinnumber=35
T 3750 300 5 8 0 1 0 8 1
pinseq=47
T 3800 450 9 8 1 1 0 3 1
pinlabel=VSS_33
T 3800 600 5 8 0 1 0 3 1
pintype=pwr
}
P 4600 100 4600 400 1 0 0
{
T 4650 300 5 8 1 1 0 2 1
pinnumber=47
T 4550 300 5 8 0 1 0 8 1
pinseq=48
T 4600 450 9 8 1 1 0 3 1
pinlabel=VSS_1
T 4600 600 5 8 0 1 0 3 1
pintype=pwr
}
B 400 400 6000 9200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 6400 9700 8 10 1 1 0 6 1
refdes=U?
T 3200 4900 9 10 1 0 0 0 1
STM32F303C
T 3200 5200 5 10 0 0 0 0 1
device=STM32F303C
T 3200 5400 5 10 0 0 0 0 1
footprint=LQFP48_7
T 3200 5600 5 10 0 0 0 0 1
author=Guillaume Lempereur
T 3200 5800 5 10 0 0 0 0 1
documentation=http://www.st.com/web/en/catalog/mmc/FM141/SC1169/SS1576/LN1531
T 3200 6000 5 10 0 0 0 0 1
description=STM32F303C MCU
T 3200 6200 5 10 0 0 0 0 1
numslots=0
T 3200 6400 5 10 0 0 0 0 1
dist-license=GPL
T 3200 6600 5 10 0 0 0 0 1
use-license=unlimited
T 3200 6800 5 10 0 0 0 0 1
comment=generated with tragesym
