$comment
	File created using the following command:
		vcd file ULA.msim.vcd -direction
$end
$date
	Fri Nov 30 12:18:22 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ula_vhd_vec_tst $end
$var wire 1 ! Controle_ULA [6] $end
$var wire 1 " Controle_ULA [5] $end
$var wire 1 # Controle_ULA [4] $end
$var wire 1 $ Controle_ULA [3] $end
$var wire 1 % Controle_ULA [2] $end
$var wire 1 & Controle_ULA [1] $end
$var wire 1 ' Controle_ULA [0] $end
$var wire 1 ( EntradaA [15] $end
$var wire 1 ) EntradaA [14] $end
$var wire 1 * EntradaA [13] $end
$var wire 1 + EntradaA [12] $end
$var wire 1 , EntradaA [11] $end
$var wire 1 - EntradaA [10] $end
$var wire 1 . EntradaA [9] $end
$var wire 1 / EntradaA [8] $end
$var wire 1 0 EntradaA [7] $end
$var wire 1 1 EntradaA [6] $end
$var wire 1 2 EntradaA [5] $end
$var wire 1 3 EntradaA [4] $end
$var wire 1 4 EntradaA [3] $end
$var wire 1 5 EntradaA [2] $end
$var wire 1 6 EntradaA [1] $end
$var wire 1 7 EntradaA [0] $end
$var wire 1 8 EntradaB [15] $end
$var wire 1 9 EntradaB [14] $end
$var wire 1 : EntradaB [13] $end
$var wire 1 ; EntradaB [12] $end
$var wire 1 < EntradaB [11] $end
$var wire 1 = EntradaB [10] $end
$var wire 1 > EntradaB [9] $end
$var wire 1 ? EntradaB [8] $end
$var wire 1 @ EntradaB [7] $end
$var wire 1 A EntradaB [6] $end
$var wire 1 B EntradaB [5] $end
$var wire 1 C EntradaB [4] $end
$var wire 1 D EntradaB [3] $end
$var wire 1 E EntradaB [2] $end
$var wire 1 F EntradaB [1] $end
$var wire 1 G EntradaB [0] $end
$var wire 1 H Saida_to_Dados [15] $end
$var wire 1 I Saida_to_Dados [14] $end
$var wire 1 J Saida_to_Dados [13] $end
$var wire 1 K Saida_to_Dados [12] $end
$var wire 1 L Saida_to_Dados [11] $end
$var wire 1 M Saida_to_Dados [10] $end
$var wire 1 N Saida_to_Dados [9] $end
$var wire 1 O Saida_to_Dados [8] $end
$var wire 1 P Saida_to_Dados [7] $end
$var wire 1 Q Saida_to_Dados [6] $end
$var wire 1 R Saida_to_Dados [5] $end
$var wire 1 S Saida_to_Dados [4] $end
$var wire 1 T Saida_to_Dados [3] $end
$var wire 1 U Saida_to_Dados [2] $end
$var wire 1 V Saida_to_Dados [1] $end
$var wire 1 W Saida_to_Dados [0] $end
$var wire 1 X Saida_to_Mux [15] $end
$var wire 1 Y Saida_to_Mux [14] $end
$var wire 1 Z Saida_to_Mux [13] $end
$var wire 1 [ Saida_to_Mux [12] $end
$var wire 1 \ Saida_to_Mux [11] $end
$var wire 1 ] Saida_to_Mux [10] $end
$var wire 1 ^ Saida_to_Mux [9] $end
$var wire 1 _ Saida_to_Mux [8] $end
$var wire 1 ` Saida_to_Mux [7] $end
$var wire 1 a Saida_to_Mux [6] $end
$var wire 1 b Saida_to_Mux [5] $end
$var wire 1 c Saida_to_Mux [4] $end
$var wire 1 d Saida_to_Mux [3] $end
$var wire 1 e Saida_to_Mux [2] $end
$var wire 1 f Saida_to_Mux [1] $end
$var wire 1 g Saida_to_Mux [0] $end
$var wire 1 h ZeroULA $end

$scope module i1 $end
$var wire 1 i gnd $end
$var wire 1 j vcc $end
$var wire 1 k unknown $end
$var wire 1 l devoe $end
$var wire 1 m devclrn $end
$var wire 1 n devpor $end
$var wire 1 o ww_devoe $end
$var wire 1 p ww_devclrn $end
$var wire 1 q ww_devpor $end
$var wire 1 r ww_EntradaA [15] $end
$var wire 1 s ww_EntradaA [14] $end
$var wire 1 t ww_EntradaA [13] $end
$var wire 1 u ww_EntradaA [12] $end
$var wire 1 v ww_EntradaA [11] $end
$var wire 1 w ww_EntradaA [10] $end
$var wire 1 x ww_EntradaA [9] $end
$var wire 1 y ww_EntradaA [8] $end
$var wire 1 z ww_EntradaA [7] $end
$var wire 1 { ww_EntradaA [6] $end
$var wire 1 | ww_EntradaA [5] $end
$var wire 1 } ww_EntradaA [4] $end
$var wire 1 ~ ww_EntradaA [3] $end
$var wire 1 !! ww_EntradaA [2] $end
$var wire 1 "! ww_EntradaA [1] $end
$var wire 1 #! ww_EntradaA [0] $end
$var wire 1 $! ww_EntradaB [15] $end
$var wire 1 %! ww_EntradaB [14] $end
$var wire 1 &! ww_EntradaB [13] $end
$var wire 1 '! ww_EntradaB [12] $end
$var wire 1 (! ww_EntradaB [11] $end
$var wire 1 )! ww_EntradaB [10] $end
$var wire 1 *! ww_EntradaB [9] $end
$var wire 1 +! ww_EntradaB [8] $end
$var wire 1 ,! ww_EntradaB [7] $end
$var wire 1 -! ww_EntradaB [6] $end
$var wire 1 .! ww_EntradaB [5] $end
$var wire 1 /! ww_EntradaB [4] $end
$var wire 1 0! ww_EntradaB [3] $end
$var wire 1 1! ww_EntradaB [2] $end
$var wire 1 2! ww_EntradaB [1] $end
$var wire 1 3! ww_EntradaB [0] $end
$var wire 1 4! ww_Controle_ULA [6] $end
$var wire 1 5! ww_Controle_ULA [5] $end
$var wire 1 6! ww_Controle_ULA [4] $end
$var wire 1 7! ww_Controle_ULA [3] $end
$var wire 1 8! ww_Controle_ULA [2] $end
$var wire 1 9! ww_Controle_ULA [1] $end
$var wire 1 :! ww_Controle_ULA [0] $end
$var wire 1 ;! ww_Saida_to_Dados [15] $end
$var wire 1 <! ww_Saida_to_Dados [14] $end
$var wire 1 =! ww_Saida_to_Dados [13] $end
$var wire 1 >! ww_Saida_to_Dados [12] $end
$var wire 1 ?! ww_Saida_to_Dados [11] $end
$var wire 1 @! ww_Saida_to_Dados [10] $end
$var wire 1 A! ww_Saida_to_Dados [9] $end
$var wire 1 B! ww_Saida_to_Dados [8] $end
$var wire 1 C! ww_Saida_to_Dados [7] $end
$var wire 1 D! ww_Saida_to_Dados [6] $end
$var wire 1 E! ww_Saida_to_Dados [5] $end
$var wire 1 F! ww_Saida_to_Dados [4] $end
$var wire 1 G! ww_Saida_to_Dados [3] $end
$var wire 1 H! ww_Saida_to_Dados [2] $end
$var wire 1 I! ww_Saida_to_Dados [1] $end
$var wire 1 J! ww_Saida_to_Dados [0] $end
$var wire 1 K! ww_Saida_to_Mux [15] $end
$var wire 1 L! ww_Saida_to_Mux [14] $end
$var wire 1 M! ww_Saida_to_Mux [13] $end
$var wire 1 N! ww_Saida_to_Mux [12] $end
$var wire 1 O! ww_Saida_to_Mux [11] $end
$var wire 1 P! ww_Saida_to_Mux [10] $end
$var wire 1 Q! ww_Saida_to_Mux [9] $end
$var wire 1 R! ww_Saida_to_Mux [8] $end
$var wire 1 S! ww_Saida_to_Mux [7] $end
$var wire 1 T! ww_Saida_to_Mux [6] $end
$var wire 1 U! ww_Saida_to_Mux [5] $end
$var wire 1 V! ww_Saida_to_Mux [4] $end
$var wire 1 W! ww_Saida_to_Mux [3] $end
$var wire 1 X! ww_Saida_to_Mux [2] $end
$var wire 1 Y! ww_Saida_to_Mux [1] $end
$var wire 1 Z! ww_Saida_to_Mux [0] $end
$var wire 1 [! ww_ZeroULA $end
$var wire 1 \! \Saida_to_Dados[0]~output_o\ $end
$var wire 1 ]! \Saida_to_Dados[1]~output_o\ $end
$var wire 1 ^! \Saida_to_Dados[2]~output_o\ $end
$var wire 1 _! \Saida_to_Dados[3]~output_o\ $end
$var wire 1 `! \Saida_to_Dados[4]~output_o\ $end
$var wire 1 a! \Saida_to_Dados[5]~output_o\ $end
$var wire 1 b! \Saida_to_Dados[6]~output_o\ $end
$var wire 1 c! \Saida_to_Dados[7]~output_o\ $end
$var wire 1 d! \Saida_to_Dados[8]~output_o\ $end
$var wire 1 e! \Saida_to_Dados[9]~output_o\ $end
$var wire 1 f! \Saida_to_Dados[10]~output_o\ $end
$var wire 1 g! \Saida_to_Dados[11]~output_o\ $end
$var wire 1 h! \Saida_to_Dados[12]~output_o\ $end
$var wire 1 i! \Saida_to_Dados[13]~output_o\ $end
$var wire 1 j! \Saida_to_Dados[14]~output_o\ $end
$var wire 1 k! \Saida_to_Dados[15]~output_o\ $end
$var wire 1 l! \Saida_to_Mux[0]~output_o\ $end
$var wire 1 m! \Saida_to_Mux[1]~output_o\ $end
$var wire 1 n! \Saida_to_Mux[2]~output_o\ $end
$var wire 1 o! \Saida_to_Mux[3]~output_o\ $end
$var wire 1 p! \Saida_to_Mux[4]~output_o\ $end
$var wire 1 q! \Saida_to_Mux[5]~output_o\ $end
$var wire 1 r! \Saida_to_Mux[6]~output_o\ $end
$var wire 1 s! \Saida_to_Mux[7]~output_o\ $end
$var wire 1 t! \Saida_to_Mux[8]~output_o\ $end
$var wire 1 u! \Saida_to_Mux[9]~output_o\ $end
$var wire 1 v! \Saida_to_Mux[10]~output_o\ $end
$var wire 1 w! \Saida_to_Mux[11]~output_o\ $end
$var wire 1 x! \Saida_to_Mux[12]~output_o\ $end
$var wire 1 y! \Saida_to_Mux[13]~output_o\ $end
$var wire 1 z! \Saida_to_Mux[14]~output_o\ $end
$var wire 1 {! \Saida_to_Mux[15]~output_o\ $end
$var wire 1 |! \ZeroULA~output_o\ $end
$var wire 1 }! \EntradaB[0]~input_o\ $end
$var wire 1 ~! \EntradaA[0]~input_o\ $end
$var wire 1 !" \Add0~1_sumout\ $end
$var wire 1 "" \Controle_ULA[2]~input_o\ $end
$var wire 1 #" \Controle_ULA[0]~input_o\ $end
$var wire 1 $" \Controle_ULA[1]~input_o\ $end
$var wire 1 %" \Mux15~0_combout\ $end
$var wire 1 &" \Controle_ULA[5]~input_o\ $end
$var wire 1 '" \Controle_ULA[3]~input_o\ $end
$var wire 1 (" \Controle_ULA[4]~input_o\ $end
$var wire 1 )" \Controle_ULA[6]~input_o\ $end
$var wire 1 *" \Mux8~0_combout\ $end
$var wire 1 +" \Mux15~1_combout\ $end
$var wire 1 ," \Mux13~0_combout\ $end
$var wire 1 -" \Add1~1_sumout\ $end
$var wire 1 ." \EntradaA[1]~input_o\ $end
$var wire 1 /" \Add2~1_sumout\ $end
$var wire 1 0" \Mux15~2_combout\ $end
$var wire 1 1" \Mux15~3_combout\ $end
$var wire 1 2" \Mux15~4_combout\ $end
$var wire 1 3" \EntradaB[1]~input_o\ $end
$var wire 1 4" \Add0~2\ $end
$var wire 1 5" \Add0~5_sumout\ $end
$var wire 1 6" \Add1~2\ $end
$var wire 1 7" \Add1~3\ $end
$var wire 1 8" \Add1~5_sumout\ $end
$var wire 1 9" \EntradaA[2]~input_o\ $end
$var wire 1 :" \Add2~2\ $end
$var wire 1 ;" \Add2~5_sumout\ $end
$var wire 1 <" \Mux14~0_combout\ $end
$var wire 1 =" \Mux14~1_combout\ $end
$var wire 1 >" \Mux14~2_combout\ $end
$var wire 1 ?" \EntradaB[2]~input_o\ $end
$var wire 1 @" \Add0~6\ $end
$var wire 1 A" \Add0~9_sumout\ $end
$var wire 1 B" \Add1~6\ $end
$var wire 1 C" \Add1~7\ $end
$var wire 1 D" \Add1~9_sumout\ $end
$var wire 1 E" \EntradaA[3]~input_o\ $end
$var wire 1 F" \Add2~6\ $end
$var wire 1 G" \Add2~9_sumout\ $end
$var wire 1 H" \Mux13~1_combout\ $end
$var wire 1 I" \Mux13~2_combout\ $end
$var wire 1 J" \Mux15~5_combout\ $end
$var wire 1 K" \Mux13~3_combout\ $end
$var wire 1 L" \Mux13~4_combout\ $end
$var wire 1 M" \EntradaB[3]~input_o\ $end
$var wire 1 N" \Add0~10\ $end
$var wire 1 O" \Add0~13_sumout\ $end
$var wire 1 P" \Add1~10\ $end
$var wire 1 Q" \Add1~11\ $end
$var wire 1 R" \Add1~13_sumout\ $end
$var wire 1 S" \Mux12~0_combout\ $end
$var wire 1 T" \EntradaA[4]~input_o\ $end
$var wire 1 U" \Add2~10\ $end
$var wire 1 V" \Add2~13_sumout\ $end
$var wire 1 W" \Mux12~1_combout\ $end
$var wire 1 X" \Mux12~2_combout\ $end
$var wire 1 Y" \Mux12~3_combout\ $end
$var wire 1 Z" \EntradaB[4]~input_o\ $end
$var wire 1 [" \Add0~14\ $end
$var wire 1 \" \Add0~17_sumout\ $end
$var wire 1 ]" \Add1~14\ $end
$var wire 1 ^" \Add1~15\ $end
$var wire 1 _" \Add1~17_sumout\ $end
$var wire 1 `" \Mux11~0_combout\ $end
$var wire 1 a" \EntradaA[5]~input_o\ $end
$var wire 1 b" \Add2~14\ $end
$var wire 1 c" \Add2~17_sumout\ $end
$var wire 1 d" \Mux11~1_combout\ $end
$var wire 1 e" \Mux11~2_combout\ $end
$var wire 1 f" \Mux11~3_combout\ $end
$var wire 1 g" \EntradaB[5]~input_o\ $end
$var wire 1 h" \Add0~18\ $end
$var wire 1 i" \Add0~21_sumout\ $end
$var wire 1 j" \Add1~18\ $end
$var wire 1 k" \Add1~19\ $end
$var wire 1 l" \Add1~21_sumout\ $end
$var wire 1 m" \EntradaA[6]~input_o\ $end
$var wire 1 n" \Add2~18\ $end
$var wire 1 o" \Add2~21_sumout\ $end
$var wire 1 p" \Mux10~0_combout\ $end
$var wire 1 q" \Mux10~1_combout\ $end
$var wire 1 r" \Mux10~2_combout\ $end
$var wire 1 s" \EntradaB[6]~input_o\ $end
$var wire 1 t" \Add0~22\ $end
$var wire 1 u" \Add0~25_sumout\ $end
$var wire 1 v" \Add1~22\ $end
$var wire 1 w" \Add1~23\ $end
$var wire 1 x" \Add1~25_sumout\ $end
$var wire 1 y" \EntradaA[7]~input_o\ $end
$var wire 1 z" \Add2~22\ $end
$var wire 1 {" \Add2~25_sumout\ $end
$var wire 1 |" \Mux9~0_combout\ $end
$var wire 1 }" \Mux9~1_combout\ $end
$var wire 1 ~" \Mux9~2_combout\ $end
$var wire 1 !# \EntradaB[7]~input_o\ $end
$var wire 1 "# \Add1~26\ $end
$var wire 1 ## \Add1~27\ $end
$var wire 1 $# \Add1~29_sumout\ $end
$var wire 1 %# \Mux8~1_combout\ $end
$var wire 1 &# \Add0~26\ $end
$var wire 1 '# \Add0~29_sumout\ $end
$var wire 1 (# \Mux8~2_combout\ $end
$var wire 1 )# \Mux8~3_combout\ $end
$var wire 1 *# \Mux8~4_combout\ $end
$var wire 1 +# \EntradaA[8]~input_o\ $end
$var wire 1 ,# \EntradaB[8]~input_o\ $end
$var wire 1 -# \Add1~30\ $end
$var wire 1 .# \Add1~31\ $end
$var wire 1 /# \Add1~33_sumout\ $end
$var wire 1 0# \Add0~30\ $end
$var wire 1 1# \Add0~33_sumout\ $end
$var wire 1 2# \Mux7~0_combout\ $end
$var wire 1 3# \Mux7~1_combout\ $end
$var wire 1 4# \EntradaA[9]~input_o\ $end
$var wire 1 5# \EntradaB[9]~input_o\ $end
$var wire 1 6# \Add1~34\ $end
$var wire 1 7# \Add1~35\ $end
$var wire 1 8# \Add1~37_sumout\ $end
$var wire 1 9# \Add0~34\ $end
$var wire 1 :# \Add0~37_sumout\ $end
$var wire 1 ;# \Mux6~0_combout\ $end
$var wire 1 <# \Mux6~1_combout\ $end
$var wire 1 =# \EntradaA[10]~input_o\ $end
$var wire 1 ># \EntradaB[10]~input_o\ $end
$var wire 1 ?# \Add1~38\ $end
$var wire 1 @# \Add1~39\ $end
$var wire 1 A# \Add1~41_sumout\ $end
$var wire 1 B# \Add0~38\ $end
$var wire 1 C# \Add0~41_sumout\ $end
$var wire 1 D# \Mux5~0_combout\ $end
$var wire 1 E# \Mux5~1_combout\ $end
$var wire 1 F# \EntradaA[11]~input_o\ $end
$var wire 1 G# \EntradaB[11]~input_o\ $end
$var wire 1 H# \Add1~42\ $end
$var wire 1 I# \Add1~43\ $end
$var wire 1 J# \Add1~45_sumout\ $end
$var wire 1 K# \Add0~42\ $end
$var wire 1 L# \Add0~45_sumout\ $end
$var wire 1 M# \Mux4~0_combout\ $end
$var wire 1 N# \Mux4~1_combout\ $end
$var wire 1 O# \EntradaA[12]~input_o\ $end
$var wire 1 P# \EntradaB[12]~input_o\ $end
$var wire 1 Q# \Add1~46\ $end
$var wire 1 R# \Add1~47\ $end
$var wire 1 S# \Add1~49_sumout\ $end
$var wire 1 T# \Add0~46\ $end
$var wire 1 U# \Add0~49_sumout\ $end
$var wire 1 V# \Mux3~0_combout\ $end
$var wire 1 W# \Mux3~1_combout\ $end
$var wire 1 X# \EntradaA[13]~input_o\ $end
$var wire 1 Y# \EntradaB[13]~input_o\ $end
$var wire 1 Z# \Add1~50\ $end
$var wire 1 [# \Add1~51\ $end
$var wire 1 \# \Add1~53_sumout\ $end
$var wire 1 ]# \Add0~50\ $end
$var wire 1 ^# \Add0~53_sumout\ $end
$var wire 1 _# \Mux2~0_combout\ $end
$var wire 1 `# \Mux2~1_combout\ $end
$var wire 1 a# \EntradaA[14]~input_o\ $end
$var wire 1 b# \EntradaB[14]~input_o\ $end
$var wire 1 c# \Add1~54\ $end
$var wire 1 d# \Add1~55\ $end
$var wire 1 e# \Add1~57_sumout\ $end
$var wire 1 f# \Add0~54\ $end
$var wire 1 g# \Add0~57_sumout\ $end
$var wire 1 h# \Mux1~0_combout\ $end
$var wire 1 i# \Mux1~1_combout\ $end
$var wire 1 j# \EntradaA[15]~input_o\ $end
$var wire 1 k# \EntradaB[15]~input_o\ $end
$var wire 1 l# \Add1~58\ $end
$var wire 1 m# \Add1~59\ $end
$var wire 1 n# \Add1~61_sumout\ $end
$var wire 1 o# \Add0~58\ $end
$var wire 1 p# \Add0~61_sumout\ $end
$var wire 1 q# \Mux0~0_combout\ $end
$var wire 1 r# \Mux0~1_combout\ $end
$var wire 1 s# \Equal1~0_combout\ $end
$var wire 1 t# \Equal1~1_combout\ $end
$var wire 1 u# \Equal1~2_combout\ $end
$var wire 1 v# \ZeroULA~0_combout\ $end
$var wire 1 w# \ZeroULA~1_combout\ $end
$var wire 1 x# \ZeroULA~2_combout\ $end
$var wire 1 y# \ALT_INV_ZeroULA~1_combout\ $end
$var wire 1 z# \ALT_INV_ZeroULA~0_combout\ $end
$var wire 1 {# \ALT_INV_Equal1~2_combout\ $end
$var wire 1 |# \ALT_INV_Equal1~1_combout\ $end
$var wire 1 }# \ALT_INV_Equal1~0_combout\ $end
$var wire 1 ~# \ALT_INV_Mux0~0_combout\ $end
$var wire 1 !$ \ALT_INV_Mux1~0_combout\ $end
$var wire 1 "$ \ALT_INV_Mux2~0_combout\ $end
$var wire 1 #$ \ALT_INV_Mux3~0_combout\ $end
$var wire 1 $$ \ALT_INV_Mux4~0_combout\ $end
$var wire 1 %$ \ALT_INV_Mux5~0_combout\ $end
$var wire 1 &$ \ALT_INV_Mux6~0_combout\ $end
$var wire 1 '$ \ALT_INV_Mux7~0_combout\ $end
$var wire 1 ($ \ALT_INV_Mux8~3_combout\ $end
$var wire 1 )$ \ALT_INV_Mux8~2_combout\ $end
$var wire 1 *$ \ALT_INV_Mux8~1_combout\ $end
$var wire 1 +$ \ALT_INV_Mux9~1_combout\ $end
$var wire 1 ,$ \ALT_INV_Mux9~0_combout\ $end
$var wire 1 -$ \ALT_INV_Mux10~1_combout\ $end
$var wire 1 .$ \ALT_INV_Mux10~0_combout\ $end
$var wire 1 /$ \ALT_INV_Mux11~2_combout\ $end
$var wire 1 0$ \ALT_INV_Mux11~1_combout\ $end
$var wire 1 1$ \ALT_INV_Mux11~0_combout\ $end
$var wire 1 2$ \ALT_INV_Mux12~2_combout\ $end
$var wire 1 3$ \ALT_INV_Mux12~1_combout\ $end
$var wire 1 4$ \ALT_INV_Mux12~0_combout\ $end
$var wire 1 5$ \ALT_INV_Mux13~3_combout\ $end
$var wire 1 6$ \ALT_INV_Mux15~5_combout\ $end
$var wire 1 7$ \ALT_INV_Mux13~2_combout\ $end
$var wire 1 8$ \ALT_INV_Mux13~1_combout\ $end
$var wire 1 9$ \ALT_INV_Mux14~1_combout\ $end
$var wire 1 :$ \ALT_INV_Mux14~0_combout\ $end
$var wire 1 ;$ \ALT_INV_Mux15~3_combout\ $end
$var wire 1 <$ \ALT_INV_Mux15~2_combout\ $end
$var wire 1 =$ \ALT_INV_Mux13~0_combout\ $end
$var wire 1 >$ \ALT_INV_Mux15~1_combout\ $end
$var wire 1 ?$ \ALT_INV_Mux8~0_combout\ $end
$var wire 1 @$ \ALT_INV_Mux15~0_combout\ $end
$var wire 1 A$ \ALT_INV_Add0~61_sumout\ $end
$var wire 1 B$ \ALT_INV_Add1~61_sumout\ $end
$var wire 1 C$ \ALT_INV_Add0~57_sumout\ $end
$var wire 1 D$ \ALT_INV_Add1~57_sumout\ $end
$var wire 1 E$ \ALT_INV_Add0~53_sumout\ $end
$var wire 1 F$ \ALT_INV_Add1~53_sumout\ $end
$var wire 1 G$ \ALT_INV_Add0~49_sumout\ $end
$var wire 1 H$ \ALT_INV_Add1~49_sumout\ $end
$var wire 1 I$ \ALT_INV_Add0~45_sumout\ $end
$var wire 1 J$ \ALT_INV_Add1~45_sumout\ $end
$var wire 1 K$ \ALT_INV_Add0~41_sumout\ $end
$var wire 1 L$ \ALT_INV_Add1~41_sumout\ $end
$var wire 1 M$ \ALT_INV_Add0~37_sumout\ $end
$var wire 1 N$ \ALT_INV_Add1~37_sumout\ $end
$var wire 1 O$ \ALT_INV_Add0~33_sumout\ $end
$var wire 1 P$ \ALT_INV_Add1~33_sumout\ $end
$var wire 1 Q$ \ALT_INV_Add0~29_sumout\ $end
$var wire 1 R$ \ALT_INV_Add1~29_sumout\ $end
$var wire 1 S$ \ALT_INV_Add2~25_sumout\ $end
$var wire 1 T$ \ALT_INV_Add1~25_sumout\ $end
$var wire 1 U$ \ALT_INV_Add0~25_sumout\ $end
$var wire 1 V$ \ALT_INV_Add2~21_sumout\ $end
$var wire 1 W$ \ALT_INV_Add1~21_sumout\ $end
$var wire 1 X$ \ALT_INV_Add0~21_sumout\ $end
$var wire 1 Y$ \ALT_INV_Add2~17_sumout\ $end
$var wire 1 Z$ \ALT_INV_EntradaB[15]~input_o\ $end
$var wire 1 [$ \ALT_INV_EntradaA[15]~input_o\ $end
$var wire 1 \$ \ALT_INV_EntradaB[14]~input_o\ $end
$var wire 1 ]$ \ALT_INV_EntradaA[14]~input_o\ $end
$var wire 1 ^$ \ALT_INV_EntradaB[13]~input_o\ $end
$var wire 1 _$ \ALT_INV_EntradaA[13]~input_o\ $end
$var wire 1 `$ \ALT_INV_EntradaB[12]~input_o\ $end
$var wire 1 a$ \ALT_INV_EntradaA[12]~input_o\ $end
$var wire 1 b$ \ALT_INV_EntradaB[11]~input_o\ $end
$var wire 1 c$ \ALT_INV_EntradaA[11]~input_o\ $end
$var wire 1 d$ \ALT_INV_EntradaB[10]~input_o\ $end
$var wire 1 e$ \ALT_INV_EntradaA[10]~input_o\ $end
$var wire 1 f$ \ALT_INV_EntradaB[9]~input_o\ $end
$var wire 1 g$ \ALT_INV_EntradaA[9]~input_o\ $end
$var wire 1 h$ \ALT_INV_EntradaB[8]~input_o\ $end
$var wire 1 i$ \ALT_INV_EntradaA[8]~input_o\ $end
$var wire 1 j$ \ALT_INV_EntradaB[7]~input_o\ $end
$var wire 1 k$ \ALT_INV_EntradaA[7]~input_o\ $end
$var wire 1 l$ \ALT_INV_EntradaB[6]~input_o\ $end
$var wire 1 m$ \ALT_INV_EntradaA[6]~input_o\ $end
$var wire 1 n$ \ALT_INV_EntradaB[5]~input_o\ $end
$var wire 1 o$ \ALT_INV_EntradaA[5]~input_o\ $end
$var wire 1 p$ \ALT_INV_EntradaB[4]~input_o\ $end
$var wire 1 q$ \ALT_INV_EntradaA[4]~input_o\ $end
$var wire 1 r$ \ALT_INV_EntradaB[3]~input_o\ $end
$var wire 1 s$ \ALT_INV_EntradaA[3]~input_o\ $end
$var wire 1 t$ \ALT_INV_EntradaB[2]~input_o\ $end
$var wire 1 u$ \ALT_INV_EntradaA[2]~input_o\ $end
$var wire 1 v$ \ALT_INV_EntradaB[1]~input_o\ $end
$var wire 1 w$ \ALT_INV_EntradaA[1]~input_o\ $end
$var wire 1 x$ \ALT_INV_EntradaA[0]~input_o\ $end
$var wire 1 y$ \ALT_INV_EntradaB[0]~input_o\ $end
$var wire 1 z$ \ALT_INV_Controle_ULA[6]~input_o\ $end
$var wire 1 {$ \ALT_INV_Controle_ULA[4]~input_o\ $end
$var wire 1 |$ \ALT_INV_Controle_ULA[3]~input_o\ $end
$var wire 1 }$ \ALT_INV_Controle_ULA[5]~input_o\ $end
$var wire 1 ~$ \ALT_INV_Controle_ULA[1]~input_o\ $end
$var wire 1 !% \ALT_INV_Controle_ULA[0]~input_o\ $end
$var wire 1 "% \ALT_INV_Controle_ULA[2]~input_o\ $end
$var wire 1 #% \ALT_INV_Add1~17_sumout\ $end
$var wire 1 $% \ALT_INV_Add0~17_sumout\ $end
$var wire 1 %% \ALT_INV_Add2~13_sumout\ $end
$var wire 1 &% \ALT_INV_Add1~13_sumout\ $end
$var wire 1 '% \ALT_INV_Add0~13_sumout\ $end
$var wire 1 (% \ALT_INV_Add2~9_sumout\ $end
$var wire 1 )% \ALT_INV_Add1~9_sumout\ $end
$var wire 1 *% \ALT_INV_Add0~9_sumout\ $end
$var wire 1 +% \ALT_INV_Add2~5_sumout\ $end
$var wire 1 ,% \ALT_INV_Add1~5_sumout\ $end
$var wire 1 -% \ALT_INV_Add0~5_sumout\ $end
$var wire 1 .% \ALT_INV_Add2~1_sumout\ $end
$var wire 1 /% \ALT_INV_Add1~1_sumout\ $end
$var wire 1 0% \ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1h
0i
1j
xk
1l
1m
1n
1o
1p
1q
1[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
1|!
0}!
0~!
0!"
0""
0#"
0$"
1%"
1&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
1."
1/"
00"
01"
02"
03"
04"
15"
06"
17"
18"
09"
0:"
1;"
1<"
0="
0>"
0?"
0@"
0A"
0B"
1C"
0D"
0E"
0F"
1G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
1P"
0Q"
0R"
0S"
0T"
0U"
1V"
0W"
0X"
0Y"
0Z"
0["
0\"
1]"
0^"
0_"
0`"
0a"
0b"
1c"
0d"
0e"
0f"
0g"
0h"
0i"
1j"
0k"
0l"
0m"
0n"
1o"
0p"
0q"
0r"
0s"
0t"
0u"
1v"
0w"
0x"
0y"
0z"
1{"
0|"
0}"
0~"
0!#
1"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
1-#
0.#
0/#
00#
01#
02#
03#
04#
05#
16#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
1?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
1H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
1Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
1Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
1c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
1l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
1u#
1v#
0w#
1x#
1y#
0z#
0{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
1&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
16$
17$
18$
19$
0:$
1;$
1<$
1=$
1>$
1?$
0@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
0S$
1T$
1U$
0V$
1W$
1X$
0Y$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
0w$
1x$
1y$
1z$
1{$
1|$
0}$
1~$
1!%
1"%
1#%
1$%
0%%
1&%
1'%
0(%
1)%
1*%
0+%
0,%
0-%
0.%
1/%
10%
0!
1"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
16
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
1"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
15!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
$end
#1000000
