# Written by BOOKSHELF2DEF on Tue Sep  7 03:25:51 2021
# SPORT Lab, University of Southern California, Los Angeles, CA 90089
# Developers: Ting-Ru Lin <tingruli@usc.edu> and Massoud Pedram <pedram@usc.edu>

VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN counter1_placed ;
UNITS DISTANCE MICRONS 1000 ;


PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 1360.0000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 1690.0000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 1360000 1690000 ) ;

ROW CORE_ROW_0 CoreSite 0 0 N DO 1360 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_1 CoreSite 0 160000 FS DO 1360 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_2 CoreSite 0 320000 N DO 1360 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_3 CoreSite 0 480000 FS DO 1360 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_4 CoreSite 0 640000 N DO 1360 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_5 CoreSite 0 800000 FS DO 1360 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_6 CoreSite 0 960000 N DO 1360 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_7 CoreSite 0 1120000 FS DO 1360 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_8 CoreSite 0 1280000 N DO 1360 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_9 CoreSite 0 1440000 FS DO 1360 BY 1 STEP 1000 0 
 ;

TRACKS Y 0 DO 169 STEP 10000 LAYER M1 ;
TRACKS Y 0 DO 169 STEP 10000 LAYER M2 ;
TRACKS X 0 DO 136 STEP 10000 LAYER M1 ;
TRACKS X 0 DO 136 STEP 10000 LAYER M2 ;

GCELLGRID Y 1 DO 246 STEP 10 ;
GCELLGRID X 1 DO 196 STEP 10 ;

COMPONENTS 13 ;
- en_Pad PAD + FIXED ( 90000 1570000 ) N 
 ;
- clk_Pad PAD + FIXED ( 570000 1570000 ) N 
 ;
- rst_Pad PAD + FIXED ( 1260000 820000 ) N 
 ;
- GCLK_Pad PAD + FIXED ( 0 0 ) N 
 ;
- count_Pad PAD + FIXED ( 160000 0 ) N 
 ;
- AND2T_7_n10 LSmitll_AND2T + PLACED ( 215000 535000 ) N 
 ;
- XOR2T_6_n9 LSmitll_XORT + PLACED ( 375000 715000 ) N 
 ;
- DFFT_8__FBL_n11 LSmitll_DFFT + PLACED ( 375000 535000 ) N 
 ;
- NOTT_5_n8 LSmitll_NOTT + PLACED ( 215000 715000 ) N 
 ;
- Split_9_count LSmitll_SPLITT + PLACED ( 215000 365000 ) N 
 ;
- SplitCLK_4_5 LSmitll_SPLITT + PLACED ( 375000 625000 ) N 
 ;
- SplitCLK_4_6 LSmitll_SPLITT + PLACED ( 215000 625000 ) N 
 ;
- SplitCLK_0_7 LSmitll_SPLITT + PLACED ( 295000 625000 ) S 
 ;
END COMPONENTS

PINS 0 ;
END PINS

NETS 15 ;
- net0
  ( NOTT_5_n8 q ) ( AND2T_7_n10 b )
+ ROUTED M2 ( 300000 730000 ) ( * 590000 ) ;
- net1
  ( XOR2T_6_n9 q ) ( AND2T_7_n10 a )
+ ROUTED M2 ( 460000 730000 ) ( * 570000 ) VIA12 
  NEW M1 ( 460000 570000 ) ( 230000 * ) ( * 550000 ) VIA12 ;
- net2
  ( en_Pad a ) ( XOR2T_6_n9 b )
+ ROUTED M1 ( 150000 1640000 ) ( 370000 * ) VIA12 
  NEW M2 ( 370000 1640000 ) ( * 750000 ) ( 380000 * ) ( * 730000 ) ( 390000 * ) ;
- net3
  ( AND2T_7_n10 q ) ( DFFT_8__FBL_n11 a )
+ ROUTED M2 ( 390000 550000 ) VIA12 
  NEW M1 ( 390000 550000 ) ( 300000 * ) VIA12 ;
- net4
  ( rst_Pad a ) ( NOTT_5_n8 a )
+ ROUTED M2 ( 230000 770000 ) ( * 890000 ) VIA12 
  NEW M1 ( 230000 890000 ) ( 1300000 * ) ;
- net5
  ( XOR2T_6_n9 a ) ( Split_9_count q0 )
+ ROUTED M2 ( 390000 770000 ) ( * 760000 ) VIA12 
  NEW M1 ( 390000 760000 ) ( 240000 * ) VIA12 
  NEW M2 ( 240000 760000 ) ( * 380000 ) ( 230000 * ) ;
- net6
  ( count_Pad a ) ( Split_9_count q1 )
+ ROUTED M1 ( 220000 80000 ) ( 270000 * ) VIA12 
  NEW M2 ( 270000 80000 ) ( * 230000 ) ( 260000 * ) ( * 380000 ) ( 250000 * ) ;
- net7
  ( DFFT_8__FBL_n11 q ) ( Split_9_count a )
+ ROUTED M2 ( 230000 420000 ) ( * 430000 ) VIA12 
  NEW M1 ( 230000 430000 ) ( 440000 * ) VIA12 
  NEW M2 ( 440000 430000 ) ( * 550000 ) ;
- net8
  ( SplitCLK_0_7 q0 ) ( SplitCLK_4_5 a )
+ ROUTED M2 ( 390000 680000 ) VIA12 
  NEW M1 ( 390000 680000 ) ( 330000 * ) VIA12 ;
- net9
  ( SplitCLK_0_7 q1 ) ( SplitCLK_4_6 a )
+ ROUTED M2 ( 310000 680000 ) VIA12 
  NEW M1 ( 310000 680000 ) ( 230000 * ) VIA12 ;
- net10
  ( SplitCLK_4_6 q0 ) ( AND2T_7_n10 clk )
+ ROUTED M2 ( 230000 640000 ) ( * 590000 ) ;
- net11
  ( SplitCLK_4_6 q1 ) ( NOTT_5_n8 clk )
+ ROUTED M2 ( 230000 730000 ) ( * 720000 ) VIA12 
  NEW M1 ( 230000 720000 ) ( 250000 * ) VIA12 
  NEW M2 ( 250000 720000 ) ( * 640000 ) ;
- net12
  ( SplitCLK_4_5 q0 ) ( XOR2T_6_n9 clk )
+ ROUTED M2 ( 390000 640000 ) ( * 670000 ) VIA12 
  NEW M1 ( 390000 670000 ) ( 540000 * ) VIA12 
  NEW M2 ( 540000 670000 ) ( * 770000 ) VIA12 
  NEW M1 ( 540000 770000 ) ( 460000 * ) VIA12 ;
- net13
  ( SplitCLK_4_5 q1 ) ( DFFT_8__FBL_n11 clk )
+ ROUTED M2 ( 390000 590000 ) ( * 600000 ) ( 400000 * ) ( * 640000 ) ( 410000 * ) ;
- net14
  ( GCLK_Pad a ) ( SplitCLK_0_7 a )
+ ROUTED M1 ( 60000 80000 ) ( 150000 * ) VIA12 
  NEW M2 ( 150000 80000 ) ( * 210000 ) VIA12 
  NEW M1 ( 150000 210000 ) ( 330000 * ) VIA12 
  NEW M2 ( 330000 210000 ) ( * 640000 ) ;
END NETS

END DESIGN
