
Sigmundr_integration_V0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e45c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b8  0800e62c  0800e62c  0001e62c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800e7e4  0800e7e4  0001e7e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800e7ec  0800e7ec  0001e7ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800e7f0  0800e7f0  0001e7f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000088  20000000  0800e7f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002d54  20000088  0800e87c  00020088  2**3
                  ALLOC
  8 ._user_heap_stack 00006000  20002ddc  0800e87c  00022ddc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 10 .debug_info   00025f5b  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000044ac  00000000  00000000  00046013  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001bf8  00000000  00000000  0004a4c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001a10  00000000  00000000  0004c0b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000dcaf  00000000  00000000  0004dac8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00007c13  00000000  00000000  0005b777  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0006338a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000080e4  00000000  00000000  00063408  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000088 	.word	0x20000088
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e614 	.word	0x0800e614

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000008c 	.word	0x2000008c
 800020c:	0800e614 	.word	0x0800e614

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f092 0f00 	teq	r2, #0
 800059a:	bf14      	ite	ne
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	4770      	bxeq	lr
 80005a2:	b530      	push	{r4, r5, lr}
 80005a4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b0:	e720      	b.n	80003f4 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_ul2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	e00a      	b.n	80005da <__aeabi_l2d+0x16>

080005c4 <__aeabi_l2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005d2:	d502      	bpl.n	80005da <__aeabi_l2d+0x16>
 80005d4:	4240      	negs	r0, r0
 80005d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005da:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005de:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005e6:	f43f aedc 	beq.w	80003a2 <__adddf3+0xe6>
 80005ea:	f04f 0203 	mov.w	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000602:	f1c2 0320 	rsb	r3, r2, #32
 8000606:	fa00 fc03 	lsl.w	ip, r0, r3
 800060a:	fa20 f002 	lsr.w	r0, r0, r2
 800060e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000612:	ea40 000e 	orr.w	r0, r0, lr
 8000616:	fa21 f102 	lsr.w	r1, r1, r2
 800061a:	4414      	add	r4, r2
 800061c:	e6c1      	b.n	80003a2 <__adddf3+0xe6>
 800061e:	bf00      	nop

08000620 <__aeabi_dmul>:
 8000620:	b570      	push	{r4, r5, r6, lr}
 8000622:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000626:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800062a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800062e:	bf1d      	ittte	ne
 8000630:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000634:	ea94 0f0c 	teqne	r4, ip
 8000638:	ea95 0f0c 	teqne	r5, ip
 800063c:	f000 f8de 	bleq	80007fc <__aeabi_dmul+0x1dc>
 8000640:	442c      	add	r4, r5
 8000642:	ea81 0603 	eor.w	r6, r1, r3
 8000646:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800064a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800064e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000652:	bf18      	it	ne
 8000654:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000658:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800065c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000660:	d038      	beq.n	80006d4 <__aeabi_dmul+0xb4>
 8000662:	fba0 ce02 	umull	ip, lr, r0, r2
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800066e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000672:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000676:	f04f 0600 	mov.w	r6, #0
 800067a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800067e:	f09c 0f00 	teq	ip, #0
 8000682:	bf18      	it	ne
 8000684:	f04e 0e01 	orrne.w	lr, lr, #1
 8000688:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800068c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000690:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000694:	d204      	bcs.n	80006a0 <__aeabi_dmul+0x80>
 8000696:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800069a:	416d      	adcs	r5, r5
 800069c:	eb46 0606 	adc.w	r6, r6, r6
 80006a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006b4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b8:	bf88      	it	hi
 80006ba:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006be:	d81e      	bhi.n	80006fe <__aeabi_dmul+0xde>
 80006c0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006c4:	bf08      	it	eq
 80006c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ca:	f150 0000 	adcs.w	r0, r0, #0
 80006ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d8:	ea46 0101 	orr.w	r1, r6, r1
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e8:	bfc2      	ittt	gt
 80006ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	popgt	{r4, r5, r6, pc}
 80006f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f8:	f04f 0e00 	mov.w	lr, #0
 80006fc:	3c01      	subs	r4, #1
 80006fe:	f300 80ab 	bgt.w	8000858 <__aeabi_dmul+0x238>
 8000702:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000706:	bfde      	ittt	le
 8000708:	2000      	movle	r0, #0
 800070a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd70      	pople	{r4, r5, r6, pc}
 8000710:	f1c4 0400 	rsb	r4, r4, #0
 8000714:	3c20      	subs	r4, #32
 8000716:	da35      	bge.n	8000784 <__aeabi_dmul+0x164>
 8000718:	340c      	adds	r4, #12
 800071a:	dc1b      	bgt.n	8000754 <__aeabi_dmul+0x134>
 800071c:	f104 0414 	add.w	r4, r4, #20
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f305 	lsl.w	r3, r0, r5
 8000728:	fa20 f004 	lsr.w	r0, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000738:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800073c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000740:	fa21 f604 	lsr.w	r6, r1, r4
 8000744:	eb42 0106 	adc.w	r1, r2, r6
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 040c 	rsb	r4, r4, #12
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f304 	lsl.w	r3, r0, r4
 8000760:	fa20 f005 	lsr.w	r0, r0, r5
 8000764:	fa01 f204 	lsl.w	r2, r1, r4
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	f141 0100 	adc.w	r1, r1, #0
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f1c4 0520 	rsb	r5, r4, #32
 8000788:	fa00 f205 	lsl.w	r2, r0, r5
 800078c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000790:	fa20 f304 	lsr.w	r3, r0, r4
 8000794:	fa01 f205 	lsl.w	r2, r1, r5
 8000798:	ea43 0302 	orr.w	r3, r3, r2
 800079c:	fa21 f004 	lsr.w	r0, r1, r4
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	fa21 f204 	lsr.w	r2, r1, r4
 80007a8:	ea20 0002 	bic.w	r0, r0, r2
 80007ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f094 0f00 	teq	r4, #0
 80007c0:	d10f      	bne.n	80007e2 <__aeabi_dmul+0x1c2>
 80007c2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007c6:	0040      	lsls	r0, r0, #1
 80007c8:	eb41 0101 	adc.w	r1, r1, r1
 80007cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3c01      	subeq	r4, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1a6>
 80007d6:	ea41 0106 	orr.w	r1, r1, r6
 80007da:	f095 0f00 	teq	r5, #0
 80007de:	bf18      	it	ne
 80007e0:	4770      	bxne	lr
 80007e2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007e6:	0052      	lsls	r2, r2, #1
 80007e8:	eb43 0303 	adc.w	r3, r3, r3
 80007ec:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3d01      	subeq	r5, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1c6>
 80007f6:	ea43 0306 	orr.w	r3, r3, r6
 80007fa:	4770      	bx	lr
 80007fc:	ea94 0f0c 	teq	r4, ip
 8000800:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000804:	bf18      	it	ne
 8000806:	ea95 0f0c 	teqne	r5, ip
 800080a:	d00c      	beq.n	8000826 <__aeabi_dmul+0x206>
 800080c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000810:	bf18      	it	ne
 8000812:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000816:	d1d1      	bne.n	80007bc <__aeabi_dmul+0x19c>
 8000818:	ea81 0103 	eor.w	r1, r1, r3
 800081c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000820:	f04f 0000 	mov.w	r0, #0
 8000824:	bd70      	pop	{r4, r5, r6, pc}
 8000826:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800082a:	bf06      	itte	eq
 800082c:	4610      	moveq	r0, r2
 800082e:	4619      	moveq	r1, r3
 8000830:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000834:	d019      	beq.n	800086a <__aeabi_dmul+0x24a>
 8000836:	ea94 0f0c 	teq	r4, ip
 800083a:	d102      	bne.n	8000842 <__aeabi_dmul+0x222>
 800083c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000840:	d113      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000842:	ea95 0f0c 	teq	r5, ip
 8000846:	d105      	bne.n	8000854 <__aeabi_dmul+0x234>
 8000848:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800084c:	bf1c      	itt	ne
 800084e:	4610      	movne	r0, r2
 8000850:	4619      	movne	r1, r3
 8000852:	d10a      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000854:	ea81 0103 	eor.w	r1, r1, r3
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800085c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000860:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	bd70      	pop	{r4, r5, r6, pc}
 800086a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800086e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000872:	bd70      	pop	{r4, r5, r6, pc}

08000874 <__aeabi_ddiv>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800087a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800087e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000882:	bf1d      	ittte	ne
 8000884:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000888:	ea94 0f0c 	teqne	r4, ip
 800088c:	ea95 0f0c 	teqne	r5, ip
 8000890:	f000 f8a7 	bleq	80009e2 <__aeabi_ddiv+0x16e>
 8000894:	eba4 0405 	sub.w	r4, r4, r5
 8000898:	ea81 0e03 	eor.w	lr, r1, r3
 800089c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008a4:	f000 8088 	beq.w	80009b8 <__aeabi_ddiv+0x144>
 80008a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ac:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008cc:	429d      	cmp	r5, r3
 80008ce:	bf08      	it	eq
 80008d0:	4296      	cmpeq	r6, r2
 80008d2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008d6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008da:	d202      	bcs.n	80008e2 <__aeabi_ddiv+0x6e>
 80008dc:	085b      	lsrs	r3, r3, #1
 80008de:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e2:	1ab6      	subs	r6, r6, r2
 80008e4:	eb65 0503 	sbc.w	r5, r5, r3
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008f2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 000c 	orrcs.w	r0, r0, ip
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000950:	ea55 0e06 	orrs.w	lr, r5, r6
 8000954:	d018      	beq.n	8000988 <__aeabi_ddiv+0x114>
 8000956:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800095a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800095e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000962:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000966:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800096a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800096e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000972:	d1c0      	bne.n	80008f6 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000978:	d10b      	bne.n	8000992 <__aeabi_ddiv+0x11e>
 800097a:	ea41 0100 	orr.w	r1, r1, r0
 800097e:	f04f 0000 	mov.w	r0, #0
 8000982:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000986:	e7b6      	b.n	80008f6 <__aeabi_ddiv+0x82>
 8000988:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800098c:	bf04      	itt	eq
 800098e:	4301      	orreq	r1, r0
 8000990:	2000      	moveq	r0, #0
 8000992:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000996:	bf88      	it	hi
 8000998:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800099c:	f63f aeaf 	bhi.w	80006fe <__aeabi_dmul+0xde>
 80009a0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009a4:	bf04      	itt	eq
 80009a6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ae:	f150 0000 	adcs.w	r0, r0, #0
 80009b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	pop	{r4, r5, r6, pc}
 80009b8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009bc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009c4:	bfc2      	ittt	gt
 80009c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	popgt	{r4, r5, r6, pc}
 80009d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009d4:	f04f 0e00 	mov.w	lr, #0
 80009d8:	3c01      	subs	r4, #1
 80009da:	e690      	b.n	80006fe <__aeabi_dmul+0xde>
 80009dc:	ea45 0e06 	orr.w	lr, r5, r6
 80009e0:	e68d      	b.n	80006fe <__aeabi_dmul+0xde>
 80009e2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009e6:	ea94 0f0c 	teq	r4, ip
 80009ea:	bf08      	it	eq
 80009ec:	ea95 0f0c 	teqeq	r5, ip
 80009f0:	f43f af3b 	beq.w	800086a <__aeabi_dmul+0x24a>
 80009f4:	ea94 0f0c 	teq	r4, ip
 80009f8:	d10a      	bne.n	8000a10 <__aeabi_ddiv+0x19c>
 80009fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009fe:	f47f af34 	bne.w	800086a <__aeabi_dmul+0x24a>
 8000a02:	ea95 0f0c 	teq	r5, ip
 8000a06:	f47f af25 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e72c      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a10:	ea95 0f0c 	teq	r5, ip
 8000a14:	d106      	bne.n	8000a24 <__aeabi_ddiv+0x1b0>
 8000a16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a1a:	f43f aefd 	beq.w	8000818 <__aeabi_dmul+0x1f8>
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4619      	mov	r1, r3
 8000a22:	e722      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a28:	bf18      	it	ne
 8000a2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a2e:	f47f aec5 	bne.w	80007bc <__aeabi_dmul+0x19c>
 8000a32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a36:	f47f af0d 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a3e:	f47f aeeb 	bne.w	8000818 <__aeabi_dmul+0x1f8>
 8000a42:	e712      	b.n	800086a <__aeabi_dmul+0x24a>

08000a44 <__gedf2>:
 8000a44:	f04f 3cff 	mov.w	ip, #4294967295
 8000a48:	e006      	b.n	8000a58 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__ledf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	e002      	b.n	8000a58 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__cmpdf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a68:	bf18      	it	ne
 8000a6a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a6e:	d01b      	beq.n	8000aa8 <__cmpdf2+0x54>
 8000a70:	b001      	add	sp, #4
 8000a72:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a76:	bf0c      	ite	eq
 8000a78:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a7c:	ea91 0f03 	teqne	r1, r3
 8000a80:	bf02      	ittt	eq
 8000a82:	ea90 0f02 	teqeq	r0, r2
 8000a86:	2000      	moveq	r0, #0
 8000a88:	4770      	bxeq	lr
 8000a8a:	f110 0f00 	cmn.w	r0, #0
 8000a8e:	ea91 0f03 	teq	r1, r3
 8000a92:	bf58      	it	pl
 8000a94:	4299      	cmppl	r1, r3
 8000a96:	bf08      	it	eq
 8000a98:	4290      	cmpeq	r0, r2
 8000a9a:	bf2c      	ite	cs
 8000a9c:	17d8      	asrcs	r0, r3, #31
 8000a9e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aa2:	f040 0001 	orr.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d102      	bne.n	8000ab8 <__cmpdf2+0x64>
 8000ab2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ab6:	d107      	bne.n	8000ac8 <__cmpdf2+0x74>
 8000ab8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d1d6      	bne.n	8000a70 <__cmpdf2+0x1c>
 8000ac2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ac6:	d0d3      	beq.n	8000a70 <__cmpdf2+0x1c>
 8000ac8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdrcmple>:
 8000ad0:	4684      	mov	ip, r0
 8000ad2:	4610      	mov	r0, r2
 8000ad4:	4662      	mov	r2, ip
 8000ad6:	468c      	mov	ip, r1
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4663      	mov	r3, ip
 8000adc:	e000      	b.n	8000ae0 <__aeabi_cdcmpeq>
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdcmpeq>:
 8000ae0:	b501      	push	{r0, lr}
 8000ae2:	f7ff ffb7 	bl	8000a54 <__cmpdf2>
 8000ae6:	2800      	cmp	r0, #0
 8000ae8:	bf48      	it	mi
 8000aea:	f110 0f00 	cmnmi.w	r0, #0
 8000aee:	bd01      	pop	{r0, pc}

08000af0 <__aeabi_dcmpeq>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff fff4 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000af8:	bf0c      	ite	eq
 8000afa:	2001      	moveq	r0, #1
 8000afc:	2000      	movne	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmplt>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffea 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b0c:	bf34      	ite	cc
 8000b0e:	2001      	movcc	r0, #1
 8000b10:	2000      	movcs	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmple>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffe0 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b20:	bf94      	ite	ls
 8000b22:	2001      	movls	r0, #1
 8000b24:	2000      	movhi	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpge>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffce 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b34:	bf94      	ite	ls
 8000b36:	2001      	movls	r0, #1
 8000b38:	2000      	movhi	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmpgt>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffc4 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b48:	bf34      	ite	cc
 8000b4a:	2001      	movcc	r0, #1
 8000b4c:	2000      	movcs	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpun>:
 8000b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x10>
 8000b5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b62:	d10a      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x20>
 8000b6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b72:	d102      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	f04f 0001 	mov.w	r0, #1
 8000b7e:	4770      	bx	lr

08000b80 <__aeabi_d2iz>:
 8000b80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b84:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b88:	d215      	bcs.n	8000bb6 <__aeabi_d2iz+0x36>
 8000b8a:	d511      	bpl.n	8000bb0 <__aeabi_d2iz+0x30>
 8000b8c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b90:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b94:	d912      	bls.n	8000bbc <__aeabi_d2iz+0x3c>
 8000b96:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b9a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b9e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ba2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ba6:	fa23 f002 	lsr.w	r0, r3, r2
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bba:	d105      	bne.n	8000bc8 <__aeabi_d2iz+0x48>
 8000bbc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc0:	bf08      	it	eq
 8000bc2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_d2f>:
 8000bd0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bd4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd8:	bf24      	itt	cs
 8000bda:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bde:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000be2:	d90d      	bls.n	8000c00 <__aeabi_d2f+0x30>
 8000be4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bec:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bf4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf8:	bf08      	it	eq
 8000bfa:	f020 0001 	biceq.w	r0, r0, #1
 8000bfe:	4770      	bx	lr
 8000c00:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c04:	d121      	bne.n	8000c4a <__aeabi_d2f+0x7a>
 8000c06:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c0a:	bfbc      	itt	lt
 8000c0c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c10:	4770      	bxlt	lr
 8000c12:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c16:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c1a:	f1c2 0218 	rsb	r2, r2, #24
 8000c1e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c22:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c26:	fa20 f002 	lsr.w	r0, r0, r2
 8000c2a:	bf18      	it	ne
 8000c2c:	f040 0001 	orrne.w	r0, r0, #1
 8000c30:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c34:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c38:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c3c:	ea40 000c 	orr.w	r0, r0, ip
 8000c40:	fa23 f302 	lsr.w	r3, r3, r2
 8000c44:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c48:	e7cc      	b.n	8000be4 <__aeabi_d2f+0x14>
 8000c4a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c4e:	d107      	bne.n	8000c60 <__aeabi_d2f+0x90>
 8000c50:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c54:	bf1e      	ittt	ne
 8000c56:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c5a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c5e:	4770      	bxne	lr
 8000c60:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c64:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c68:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop

08000c70 <__aeabi_ldivmod>:
 8000c70:	b97b      	cbnz	r3, 8000c92 <__aeabi_ldivmod+0x22>
 8000c72:	b972      	cbnz	r2, 8000c92 <__aeabi_ldivmod+0x22>
 8000c74:	2900      	cmp	r1, #0
 8000c76:	bfbe      	ittt	lt
 8000c78:	2000      	movlt	r0, #0
 8000c7a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c7e:	e006      	blt.n	8000c8e <__aeabi_ldivmod+0x1e>
 8000c80:	bf08      	it	eq
 8000c82:	2800      	cmpeq	r0, #0
 8000c84:	bf1c      	itt	ne
 8000c86:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c8a:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8e:	f000 b9c5 	b.w	800101c <__aeabi_idiv0>
 8000c92:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c96:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c9a:	2900      	cmp	r1, #0
 8000c9c:	db09      	blt.n	8000cb2 <__aeabi_ldivmod+0x42>
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	db1a      	blt.n	8000cd8 <__aeabi_ldivmod+0x68>
 8000ca2:	f000 f84d 	bl	8000d40 <__udivmoddi4>
 8000ca6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000caa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cae:	b004      	add	sp, #16
 8000cb0:	4770      	bx	lr
 8000cb2:	4240      	negs	r0, r0
 8000cb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	db1b      	blt.n	8000cf4 <__aeabi_ldivmod+0x84>
 8000cbc:	f000 f840 	bl	8000d40 <__udivmoddi4>
 8000cc0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc8:	b004      	add	sp, #16
 8000cca:	4240      	negs	r0, r0
 8000ccc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd0:	4252      	negs	r2, r2
 8000cd2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cd6:	4770      	bx	lr
 8000cd8:	4252      	negs	r2, r2
 8000cda:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cde:	f000 f82f 	bl	8000d40 <__udivmoddi4>
 8000ce2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cea:	b004      	add	sp, #16
 8000cec:	4240      	negs	r0, r0
 8000cee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf2:	4770      	bx	lr
 8000cf4:	4252      	negs	r2, r2
 8000cf6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cfa:	f000 f821 	bl	8000d40 <__udivmoddi4>
 8000cfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d06:	b004      	add	sp, #16
 8000d08:	4252      	negs	r2, r2
 8000d0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d0e:	4770      	bx	lr

08000d10 <__aeabi_uldivmod>:
 8000d10:	b953      	cbnz	r3, 8000d28 <__aeabi_uldivmod+0x18>
 8000d12:	b94a      	cbnz	r2, 8000d28 <__aeabi_uldivmod+0x18>
 8000d14:	2900      	cmp	r1, #0
 8000d16:	bf08      	it	eq
 8000d18:	2800      	cmpeq	r0, #0
 8000d1a:	bf1c      	itt	ne
 8000d1c:	f04f 31ff 	movne.w	r1, #4294967295
 8000d20:	f04f 30ff 	movne.w	r0, #4294967295
 8000d24:	f000 b97a 	b.w	800101c <__aeabi_idiv0>
 8000d28:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d2c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d30:	f000 f806 	bl	8000d40 <__udivmoddi4>
 8000d34:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d3c:	b004      	add	sp, #16
 8000d3e:	4770      	bx	lr

08000d40 <__udivmoddi4>:
 8000d40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d44:	468c      	mov	ip, r1
 8000d46:	460d      	mov	r5, r1
 8000d48:	4604      	mov	r4, r0
 8000d4a:	9e08      	ldr	r6, [sp, #32]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d151      	bne.n	8000df4 <__udivmoddi4+0xb4>
 8000d50:	428a      	cmp	r2, r1
 8000d52:	4617      	mov	r7, r2
 8000d54:	d96d      	bls.n	8000e32 <__udivmoddi4+0xf2>
 8000d56:	fab2 fe82 	clz	lr, r2
 8000d5a:	f1be 0f00 	cmp.w	lr, #0
 8000d5e:	d00b      	beq.n	8000d78 <__udivmoddi4+0x38>
 8000d60:	f1ce 0c20 	rsb	ip, lr, #32
 8000d64:	fa01 f50e 	lsl.w	r5, r1, lr
 8000d68:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000d6c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000d70:	ea4c 0c05 	orr.w	ip, ip, r5
 8000d74:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d78:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000d7c:	0c25      	lsrs	r5, r4, #16
 8000d7e:	fbbc f8fa 	udiv	r8, ip, sl
 8000d82:	fa1f f987 	uxth.w	r9, r7
 8000d86:	fb0a cc18 	mls	ip, sl, r8, ip
 8000d8a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d8e:	fb08 f309 	mul.w	r3, r8, r9
 8000d92:	42ab      	cmp	r3, r5
 8000d94:	d90a      	bls.n	8000dac <__udivmoddi4+0x6c>
 8000d96:	19ed      	adds	r5, r5, r7
 8000d98:	f108 32ff 	add.w	r2, r8, #4294967295
 8000d9c:	f080 8123 	bcs.w	8000fe6 <__udivmoddi4+0x2a6>
 8000da0:	42ab      	cmp	r3, r5
 8000da2:	f240 8120 	bls.w	8000fe6 <__udivmoddi4+0x2a6>
 8000da6:	f1a8 0802 	sub.w	r8, r8, #2
 8000daa:	443d      	add	r5, r7
 8000dac:	1aed      	subs	r5, r5, r3
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000db4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000db8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dbc:	fb00 f909 	mul.w	r9, r0, r9
 8000dc0:	45a1      	cmp	r9, r4
 8000dc2:	d909      	bls.n	8000dd8 <__udivmoddi4+0x98>
 8000dc4:	19e4      	adds	r4, r4, r7
 8000dc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dca:	f080 810a 	bcs.w	8000fe2 <__udivmoddi4+0x2a2>
 8000dce:	45a1      	cmp	r9, r4
 8000dd0:	f240 8107 	bls.w	8000fe2 <__udivmoddi4+0x2a2>
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	443c      	add	r4, r7
 8000dd8:	eba4 0409 	sub.w	r4, r4, r9
 8000ddc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000de0:	2100      	movs	r1, #0
 8000de2:	2e00      	cmp	r6, #0
 8000de4:	d061      	beq.n	8000eaa <__udivmoddi4+0x16a>
 8000de6:	fa24 f40e 	lsr.w	r4, r4, lr
 8000dea:	2300      	movs	r3, #0
 8000dec:	6034      	str	r4, [r6, #0]
 8000dee:	6073      	str	r3, [r6, #4]
 8000df0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xc8>
 8000df8:	2e00      	cmp	r6, #0
 8000dfa:	d054      	beq.n	8000ea6 <__udivmoddi4+0x166>
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	e886 0021 	stmia.w	r6, {r0, r5}
 8000e02:	4608      	mov	r0, r1
 8000e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e08:	fab3 f183 	clz	r1, r3
 8000e0c:	2900      	cmp	r1, #0
 8000e0e:	f040 808e 	bne.w	8000f2e <__udivmoddi4+0x1ee>
 8000e12:	42ab      	cmp	r3, r5
 8000e14:	d302      	bcc.n	8000e1c <__udivmoddi4+0xdc>
 8000e16:	4282      	cmp	r2, r0
 8000e18:	f200 80fa 	bhi.w	8001010 <__udivmoddi4+0x2d0>
 8000e1c:	1a84      	subs	r4, r0, r2
 8000e1e:	eb65 0503 	sbc.w	r5, r5, r3
 8000e22:	2001      	movs	r0, #1
 8000e24:	46ac      	mov	ip, r5
 8000e26:	2e00      	cmp	r6, #0
 8000e28:	d03f      	beq.n	8000eaa <__udivmoddi4+0x16a>
 8000e2a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	b912      	cbnz	r2, 8000e3a <__udivmoddi4+0xfa>
 8000e34:	2701      	movs	r7, #1
 8000e36:	fbb7 f7f2 	udiv	r7, r7, r2
 8000e3a:	fab7 fe87 	clz	lr, r7
 8000e3e:	f1be 0f00 	cmp.w	lr, #0
 8000e42:	d134      	bne.n	8000eae <__udivmoddi4+0x16e>
 8000e44:	1beb      	subs	r3, r5, r7
 8000e46:	0c3a      	lsrs	r2, r7, #16
 8000e48:	fa1f fc87 	uxth.w	ip, r7
 8000e4c:	2101      	movs	r1, #1
 8000e4e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000e52:	0c25      	lsrs	r5, r4, #16
 8000e54:	fb02 3318 	mls	r3, r2, r8, r3
 8000e58:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e5c:	fb0c f308 	mul.w	r3, ip, r8
 8000e60:	42ab      	cmp	r3, r5
 8000e62:	d907      	bls.n	8000e74 <__udivmoddi4+0x134>
 8000e64:	19ed      	adds	r5, r5, r7
 8000e66:	f108 30ff 	add.w	r0, r8, #4294967295
 8000e6a:	d202      	bcs.n	8000e72 <__udivmoddi4+0x132>
 8000e6c:	42ab      	cmp	r3, r5
 8000e6e:	f200 80d1 	bhi.w	8001014 <__udivmoddi4+0x2d4>
 8000e72:	4680      	mov	r8, r0
 8000e74:	1aed      	subs	r5, r5, r3
 8000e76:	b2a3      	uxth	r3, r4
 8000e78:	fbb5 f0f2 	udiv	r0, r5, r2
 8000e7c:	fb02 5510 	mls	r5, r2, r0, r5
 8000e80:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000e84:	fb0c fc00 	mul.w	ip, ip, r0
 8000e88:	45a4      	cmp	ip, r4
 8000e8a:	d907      	bls.n	8000e9c <__udivmoddi4+0x15c>
 8000e8c:	19e4      	adds	r4, r4, r7
 8000e8e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e92:	d202      	bcs.n	8000e9a <__udivmoddi4+0x15a>
 8000e94:	45a4      	cmp	ip, r4
 8000e96:	f200 80b8 	bhi.w	800100a <__udivmoddi4+0x2ca>
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	eba4 040c 	sub.w	r4, r4, ip
 8000ea0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ea4:	e79d      	b.n	8000de2 <__udivmoddi4+0xa2>
 8000ea6:	4631      	mov	r1, r6
 8000ea8:	4630      	mov	r0, r6
 8000eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eae:	f1ce 0420 	rsb	r4, lr, #32
 8000eb2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000eb6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000eba:	fa20 f804 	lsr.w	r8, r0, r4
 8000ebe:	0c3a      	lsrs	r2, r7, #16
 8000ec0:	fa25 f404 	lsr.w	r4, r5, r4
 8000ec4:	ea48 0803 	orr.w	r8, r8, r3
 8000ec8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000ecc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000ed0:	fb02 4411 	mls	r4, r2, r1, r4
 8000ed4:	fa1f fc87 	uxth.w	ip, r7
 8000ed8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000edc:	fb01 f30c 	mul.w	r3, r1, ip
 8000ee0:	42ab      	cmp	r3, r5
 8000ee2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ee6:	d909      	bls.n	8000efc <__udivmoddi4+0x1bc>
 8000ee8:	19ed      	adds	r5, r5, r7
 8000eea:	f101 30ff 	add.w	r0, r1, #4294967295
 8000eee:	f080 808a 	bcs.w	8001006 <__udivmoddi4+0x2c6>
 8000ef2:	42ab      	cmp	r3, r5
 8000ef4:	f240 8087 	bls.w	8001006 <__udivmoddi4+0x2c6>
 8000ef8:	3902      	subs	r1, #2
 8000efa:	443d      	add	r5, r7
 8000efc:	1aeb      	subs	r3, r5, r3
 8000efe:	fa1f f588 	uxth.w	r5, r8
 8000f02:	fbb3 f0f2 	udiv	r0, r3, r2
 8000f06:	fb02 3310 	mls	r3, r2, r0, r3
 8000f0a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000f0e:	fb00 f30c 	mul.w	r3, r0, ip
 8000f12:	42ab      	cmp	r3, r5
 8000f14:	d907      	bls.n	8000f26 <__udivmoddi4+0x1e6>
 8000f16:	19ed      	adds	r5, r5, r7
 8000f18:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f1c:	d26f      	bcs.n	8000ffe <__udivmoddi4+0x2be>
 8000f1e:	42ab      	cmp	r3, r5
 8000f20:	d96d      	bls.n	8000ffe <__udivmoddi4+0x2be>
 8000f22:	3802      	subs	r0, #2
 8000f24:	443d      	add	r5, r7
 8000f26:	1aeb      	subs	r3, r5, r3
 8000f28:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f2c:	e78f      	b.n	8000e4e <__udivmoddi4+0x10e>
 8000f2e:	f1c1 0720 	rsb	r7, r1, #32
 8000f32:	fa22 f807 	lsr.w	r8, r2, r7
 8000f36:	408b      	lsls	r3, r1
 8000f38:	fa05 f401 	lsl.w	r4, r5, r1
 8000f3c:	ea48 0303 	orr.w	r3, r8, r3
 8000f40:	fa20 fe07 	lsr.w	lr, r0, r7
 8000f44:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000f48:	40fd      	lsrs	r5, r7
 8000f4a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000f4e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000f52:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000f56:	fb0c 5519 	mls	r5, ip, r9, r5
 8000f5a:	fa1f f883 	uxth.w	r8, r3
 8000f5e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000f62:	fb09 f408 	mul.w	r4, r9, r8
 8000f66:	42ac      	cmp	r4, r5
 8000f68:	fa02 f201 	lsl.w	r2, r2, r1
 8000f6c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x244>
 8000f72:	18ed      	adds	r5, r5, r3
 8000f74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f78:	d243      	bcs.n	8001002 <__udivmoddi4+0x2c2>
 8000f7a:	42ac      	cmp	r4, r5
 8000f7c:	d941      	bls.n	8001002 <__udivmoddi4+0x2c2>
 8000f7e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f82:	441d      	add	r5, r3
 8000f84:	1b2d      	subs	r5, r5, r4
 8000f86:	fa1f fe8e 	uxth.w	lr, lr
 8000f8a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000f8e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000f92:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000f96:	fb00 f808 	mul.w	r8, r0, r8
 8000f9a:	45a0      	cmp	r8, r4
 8000f9c:	d907      	bls.n	8000fae <__udivmoddi4+0x26e>
 8000f9e:	18e4      	adds	r4, r4, r3
 8000fa0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000fa4:	d229      	bcs.n	8000ffa <__udivmoddi4+0x2ba>
 8000fa6:	45a0      	cmp	r8, r4
 8000fa8:	d927      	bls.n	8000ffa <__udivmoddi4+0x2ba>
 8000faa:	3802      	subs	r0, #2
 8000fac:	441c      	add	r4, r3
 8000fae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fb2:	eba4 0408 	sub.w	r4, r4, r8
 8000fb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fba:	454c      	cmp	r4, r9
 8000fbc:	46c6      	mov	lr, r8
 8000fbe:	464d      	mov	r5, r9
 8000fc0:	d315      	bcc.n	8000fee <__udivmoddi4+0x2ae>
 8000fc2:	d012      	beq.n	8000fea <__udivmoddi4+0x2aa>
 8000fc4:	b156      	cbz	r6, 8000fdc <__udivmoddi4+0x29c>
 8000fc6:	ebba 030e 	subs.w	r3, sl, lr
 8000fca:	eb64 0405 	sbc.w	r4, r4, r5
 8000fce:	fa04 f707 	lsl.w	r7, r4, r7
 8000fd2:	40cb      	lsrs	r3, r1
 8000fd4:	431f      	orrs	r7, r3
 8000fd6:	40cc      	lsrs	r4, r1
 8000fd8:	6037      	str	r7, [r6, #0]
 8000fda:	6074      	str	r4, [r6, #4]
 8000fdc:	2100      	movs	r1, #0
 8000fde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	e6f8      	b.n	8000dd8 <__udivmoddi4+0x98>
 8000fe6:	4690      	mov	r8, r2
 8000fe8:	e6e0      	b.n	8000dac <__udivmoddi4+0x6c>
 8000fea:	45c2      	cmp	sl, r8
 8000fec:	d2ea      	bcs.n	8000fc4 <__udivmoddi4+0x284>
 8000fee:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ff2:	eb69 0503 	sbc.w	r5, r9, r3
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7e4      	b.n	8000fc4 <__udivmoddi4+0x284>
 8000ffa:	4628      	mov	r0, r5
 8000ffc:	e7d7      	b.n	8000fae <__udivmoddi4+0x26e>
 8000ffe:	4640      	mov	r0, r8
 8001000:	e791      	b.n	8000f26 <__udivmoddi4+0x1e6>
 8001002:	4681      	mov	r9, r0
 8001004:	e7be      	b.n	8000f84 <__udivmoddi4+0x244>
 8001006:	4601      	mov	r1, r0
 8001008:	e778      	b.n	8000efc <__udivmoddi4+0x1bc>
 800100a:	3802      	subs	r0, #2
 800100c:	443c      	add	r4, r7
 800100e:	e745      	b.n	8000e9c <__udivmoddi4+0x15c>
 8001010:	4608      	mov	r0, r1
 8001012:	e708      	b.n	8000e26 <__udivmoddi4+0xe6>
 8001014:	f1a8 0802 	sub.w	r8, r8, #2
 8001018:	443d      	add	r5, r7
 800101a:	e72b      	b.n	8000e74 <__udivmoddi4+0x134>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001024:	4a0e      	ldr	r2, [pc, #56]	; (8001060 <HAL_Init+0x40>)
 8001026:	4b0e      	ldr	r3, [pc, #56]	; (8001060 <HAL_Init+0x40>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800102e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001030:	4a0b      	ldr	r2, [pc, #44]	; (8001060 <HAL_Init+0x40>)
 8001032:	4b0b      	ldr	r3, [pc, #44]	; (8001060 <HAL_Init+0x40>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800103a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800103c:	4a08      	ldr	r2, [pc, #32]	; (8001060 <HAL_Init+0x40>)
 800103e:	4b08      	ldr	r3, [pc, #32]	; (8001060 <HAL_Init+0x40>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001046:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001048:	2003      	movs	r0, #3
 800104a:	f000 fbe1 	bl	8001810 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800104e:	2000      	movs	r0, #0
 8001050:	f000 f808 	bl	8001064 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001054:	f00b fc78 	bl	800c948 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001058:	2300      	movs	r3, #0
}
 800105a:	4618      	mov	r0, r3
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	40023c00 	.word	0x40023c00

08001064 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800106c:	4b12      	ldr	r3, [pc, #72]	; (80010b8 <HAL_InitTick+0x54>)
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	4b12      	ldr	r3, [pc, #72]	; (80010bc <HAL_InitTick+0x58>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	4619      	mov	r1, r3
 8001076:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800107a:	fbb3 f3f1 	udiv	r3, r3, r1
 800107e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001082:	4618      	mov	r0, r3
 8001084:	f000 fc07 	bl	8001896 <HAL_SYSTICK_Config>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800108e:	2301      	movs	r3, #1
 8001090:	e00e      	b.n	80010b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2b0f      	cmp	r3, #15
 8001096:	d80a      	bhi.n	80010ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001098:	2200      	movs	r2, #0
 800109a:	6879      	ldr	r1, [r7, #4]
 800109c:	f04f 30ff 	mov.w	r0, #4294967295
 80010a0:	f000 fbc1 	bl	8001826 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010a4:	4a06      	ldr	r2, [pc, #24]	; (80010c0 <HAL_InitTick+0x5c>)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010aa:	2300      	movs	r3, #0
 80010ac:	e000      	b.n	80010b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3708      	adds	r7, #8
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	2000001c 	.word	0x2000001c
 80010bc:	20000004 	.word	0x20000004
 80010c0:	20000000 	.word	0x20000000

080010c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010c8:	4b06      	ldr	r3, [pc, #24]	; (80010e4 <HAL_IncTick+0x20>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	461a      	mov	r2, r3
 80010ce:	4b06      	ldr	r3, [pc, #24]	; (80010e8 <HAL_IncTick+0x24>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4413      	add	r3, r2
 80010d4:	4a04      	ldr	r2, [pc, #16]	; (80010e8 <HAL_IncTick+0x24>)
 80010d6:	6013      	str	r3, [r2, #0]
}
 80010d8:	bf00      	nop
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	20000004 	.word	0x20000004
 80010e8:	20000680 	.word	0x20000680

080010ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  return uwTick;
 80010f0:	4b03      	ldr	r3, [pc, #12]	; (8001100 <HAL_GetTick+0x14>)
 80010f2:	681b      	ldr	r3, [r3, #0]
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	20000680 	.word	0x20000680

08001104 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800110c:	f7ff ffee 	bl	80010ec <HAL_GetTick>
 8001110:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800111c:	d005      	beq.n	800112a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800111e:	4b09      	ldr	r3, [pc, #36]	; (8001144 <HAL_Delay+0x40>)
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	461a      	mov	r2, r3
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	4413      	add	r3, r2
 8001128:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800112a:	bf00      	nop
 800112c:	f7ff ffde 	bl	80010ec <HAL_GetTick>
 8001130:	4602      	mov	r2, r0
 8001132:	68bb      	ldr	r3, [r7, #8]
 8001134:	1ad2      	subs	r2, r2, r3
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	429a      	cmp	r2, r3
 800113a:	d3f7      	bcc.n	800112c <HAL_Delay+0x28>
  {
  }
}
 800113c:	bf00      	nop
 800113e:	3710      	adds	r7, #16
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	20000004 	.word	0x20000004

08001148 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001150:	2300      	movs	r3, #0
 8001152:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d101      	bne.n	800115e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e033      	b.n	80011c6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001162:	2b00      	cmp	r3, #0
 8001164:	d109      	bne.n	800117a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f00b fc16 	bl	800c998 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2200      	movs	r2, #0
 8001170:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2200      	movs	r2, #0
 8001176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117e:	f003 0310 	and.w	r3, r3, #16
 8001182:	2b00      	cmp	r3, #0
 8001184:	d118      	bne.n	80011b8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800118a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800118e:	f023 0302 	bic.w	r3, r3, #2
 8001192:	f043 0202 	orr.w	r2, r3, #2
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f000 f94c 	bl	8001438 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2200      	movs	r2, #0
 80011a4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011aa:	f023 0303 	bic.w	r3, r3, #3
 80011ae:	f043 0201 	orr.w	r2, r3, #1
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	641a      	str	r2, [r3, #64]	; 0x40
 80011b6:	e001      	b.n	80011bc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80011b8:	2301      	movs	r3, #1
 80011ba:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2200      	movs	r2, #0
 80011c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80011c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3710      	adds	r7, #16
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
	...

080011d0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80011d0:	b490      	push	{r4, r7}
 80011d2:	b084      	sub	sp, #16
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80011da:	2300      	movs	r3, #0
 80011dc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d101      	bne.n	80011ec <HAL_ADC_ConfigChannel+0x1c>
 80011e8:	2302      	movs	r3, #2
 80011ea:	e115      	b.n	8001418 <HAL_ADC_ConfigChannel+0x248>
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2201      	movs	r2, #1
 80011f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	2b09      	cmp	r3, #9
 80011fa:	d926      	bls.n	800124a <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	68d9      	ldr	r1, [r3, #12]
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	b29b      	uxth	r3, r3
 800120c:	4618      	mov	r0, r3
 800120e:	4603      	mov	r3, r0
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	4403      	add	r3, r0
 8001214:	3b1e      	subs	r3, #30
 8001216:	2007      	movs	r0, #7
 8001218:	fa00 f303 	lsl.w	r3, r0, r3
 800121c:	43db      	mvns	r3, r3
 800121e:	400b      	ands	r3, r1
 8001220:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	68d9      	ldr	r1, [r3, #12]
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	6898      	ldr	r0, [r3, #8]
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	b29b      	uxth	r3, r3
 8001236:	461c      	mov	r4, r3
 8001238:	4623      	mov	r3, r4
 800123a:	005b      	lsls	r3, r3, #1
 800123c:	4423      	add	r3, r4
 800123e:	3b1e      	subs	r3, #30
 8001240:	fa00 f303 	lsl.w	r3, r0, r3
 8001244:	430b      	orrs	r3, r1
 8001246:	60d3      	str	r3, [r2, #12]
 8001248:	e023      	b.n	8001292 <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	6919      	ldr	r1, [r3, #16]
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	b29b      	uxth	r3, r3
 800125a:	4618      	mov	r0, r3
 800125c:	4603      	mov	r3, r0
 800125e:	005b      	lsls	r3, r3, #1
 8001260:	4403      	add	r3, r0
 8001262:	2007      	movs	r0, #7
 8001264:	fa00 f303 	lsl.w	r3, r0, r3
 8001268:	43db      	mvns	r3, r3
 800126a:	400b      	ands	r3, r1
 800126c:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	6919      	ldr	r1, [r3, #16]
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	6898      	ldr	r0, [r3, #8]
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	b29b      	uxth	r3, r3
 8001282:	461c      	mov	r4, r3
 8001284:	4623      	mov	r3, r4
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	4423      	add	r3, r4
 800128a:	fa00 f303 	lsl.w	r3, r0, r3
 800128e:	430b      	orrs	r3, r1
 8001290:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	2b06      	cmp	r3, #6
 8001298:	d824      	bhi.n	80012e4 <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6819      	ldr	r1, [r3, #0]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	685a      	ldr	r2, [r3, #4]
 80012a8:	4613      	mov	r3, r2
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	4413      	add	r3, r2
 80012ae:	3b05      	subs	r3, #5
 80012b0:	221f      	movs	r2, #31
 80012b2:	fa02 f303 	lsl.w	r3, r2, r3
 80012b6:	43db      	mvns	r3, r3
 80012b8:	4003      	ands	r3, r0
 80012ba:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6819      	ldr	r1, [r3, #0]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	b29b      	uxth	r3, r3
 80012cc:	461c      	mov	r4, r3
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	685a      	ldr	r2, [r3, #4]
 80012d2:	4613      	mov	r3, r2
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	4413      	add	r3, r2
 80012d8:	3b05      	subs	r3, #5
 80012da:	fa04 f303 	lsl.w	r3, r4, r3
 80012de:	4303      	orrs	r3, r0
 80012e0:	634b      	str	r3, [r1, #52]	; 0x34
 80012e2:	e04c      	b.n	800137e <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	2b0c      	cmp	r3, #12
 80012ea:	d824      	bhi.n	8001336 <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6819      	ldr	r1, [r3, #0]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	685a      	ldr	r2, [r3, #4]
 80012fa:	4613      	mov	r3, r2
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	4413      	add	r3, r2
 8001300:	3b23      	subs	r3, #35	; 0x23
 8001302:	221f      	movs	r2, #31
 8001304:	fa02 f303 	lsl.w	r3, r2, r3
 8001308:	43db      	mvns	r3, r3
 800130a:	4003      	ands	r3, r0
 800130c:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6819      	ldr	r1, [r3, #0]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	b29b      	uxth	r3, r3
 800131e:	461c      	mov	r4, r3
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	685a      	ldr	r2, [r3, #4]
 8001324:	4613      	mov	r3, r2
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	4413      	add	r3, r2
 800132a:	3b23      	subs	r3, #35	; 0x23
 800132c:	fa04 f303 	lsl.w	r3, r4, r3
 8001330:	4303      	orrs	r3, r0
 8001332:	630b      	str	r3, [r1, #48]	; 0x30
 8001334:	e023      	b.n	800137e <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6819      	ldr	r1, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685a      	ldr	r2, [r3, #4]
 8001344:	4613      	mov	r3, r2
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	4413      	add	r3, r2
 800134a:	3b41      	subs	r3, #65	; 0x41
 800134c:	221f      	movs	r2, #31
 800134e:	fa02 f303 	lsl.w	r3, r2, r3
 8001352:	43db      	mvns	r3, r3
 8001354:	4003      	ands	r3, r0
 8001356:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6819      	ldr	r1, [r3, #0]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	b29b      	uxth	r3, r3
 8001368:	461c      	mov	r4, r3
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	685a      	ldr	r2, [r3, #4]
 800136e:	4613      	mov	r3, r2
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	4413      	add	r3, r2
 8001374:	3b41      	subs	r3, #65	; 0x41
 8001376:	fa04 f303 	lsl.w	r3, r4, r3
 800137a:	4303      	orrs	r3, r0
 800137c:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800137e:	4b29      	ldr	r3, [pc, #164]	; (8001424 <HAL_ADC_ConfigChannel+0x254>)
 8001380:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a28      	ldr	r2, [pc, #160]	; (8001428 <HAL_ADC_ConfigChannel+0x258>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d10f      	bne.n	80013ac <HAL_ADC_ConfigChannel+0x1dc>
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2b12      	cmp	r3, #18
 8001392:	d10b      	bne.n	80013ac <HAL_ADC_ConfigChannel+0x1dc>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a1d      	ldr	r2, [pc, #116]	; (8001428 <HAL_ADC_ConfigChannel+0x258>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d12b      	bne.n	800140e <HAL_ADC_ConfigChannel+0x23e>
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4a1c      	ldr	r2, [pc, #112]	; (800142c <HAL_ADC_ConfigChannel+0x25c>)
 80013bc:	4293      	cmp	r3, r2
 80013be:	d003      	beq.n	80013c8 <HAL_ADC_ConfigChannel+0x1f8>
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2b11      	cmp	r3, #17
 80013c6:	d122      	bne.n	800140e <HAL_ADC_ConfigChannel+0x23e>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a11      	ldr	r2, [pc, #68]	; (800142c <HAL_ADC_ConfigChannel+0x25c>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d111      	bne.n	800140e <HAL_ADC_ConfigChannel+0x23e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80013ea:	4b11      	ldr	r3, [pc, #68]	; (8001430 <HAL_ADC_ConfigChannel+0x260>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a11      	ldr	r2, [pc, #68]	; (8001434 <HAL_ADC_ConfigChannel+0x264>)
 80013f0:	fba2 2303 	umull	r2, r3, r2, r3
 80013f4:	0c9a      	lsrs	r2, r3, #18
 80013f6:	4613      	mov	r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	4413      	add	r3, r2
 80013fc:	005b      	lsls	r3, r3, #1
 80013fe:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001400:	e002      	b.n	8001408 <HAL_ADC_ConfigChannel+0x238>
      {
        counter--;
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	3b01      	subs	r3, #1
 8001406:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d1f9      	bne.n	8001402 <HAL_ADC_ConfigChannel+0x232>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2200      	movs	r2, #0
 8001412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001416:	2300      	movs	r3, #0
}
 8001418:	4618      	mov	r0, r3
 800141a:	3710      	adds	r7, #16
 800141c:	46bd      	mov	sp, r7
 800141e:	bc90      	pop	{r4, r7}
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	40012300 	.word	0x40012300
 8001428:	40012000 	.word	0x40012000
 800142c:	10000012 	.word	0x10000012
 8001430:	2000001c 	.word	0x2000001c
 8001434:	431bde83 	.word	0x431bde83

08001438 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001438:	b480      	push	{r7}
 800143a:	b085      	sub	sp, #20
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001440:	4b79      	ldr	r3, [pc, #484]	; (8001628 <ADC_Init+0x1f0>)
 8001442:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	685a      	ldr	r2, [r3, #4]
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	431a      	orrs	r2, r3
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	687a      	ldr	r2, [r7, #4]
 8001464:	6812      	ldr	r2, [r2, #0]
 8001466:	6852      	ldr	r2, [r2, #4]
 8001468:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800146c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	687a      	ldr	r2, [r7, #4]
 8001474:	6812      	ldr	r2, [r2, #0]
 8001476:	6851      	ldr	r1, [r2, #4]
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	6912      	ldr	r2, [r2, #16]
 800147c:	0212      	lsls	r2, r2, #8
 800147e:	430a      	orrs	r2, r1
 8001480:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	687a      	ldr	r2, [r7, #4]
 8001488:	6812      	ldr	r2, [r2, #0]
 800148a:	6852      	ldr	r2, [r2, #4]
 800148c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001490:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	687a      	ldr	r2, [r7, #4]
 8001498:	6812      	ldr	r2, [r2, #0]
 800149a:	6851      	ldr	r1, [r2, #4]
 800149c:	687a      	ldr	r2, [r7, #4]
 800149e:	6892      	ldr	r2, [r2, #8]
 80014a0:	430a      	orrs	r2, r1
 80014a2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	6812      	ldr	r2, [r2, #0]
 80014ac:	6892      	ldr	r2, [r2, #8]
 80014ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80014b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	6812      	ldr	r2, [r2, #0]
 80014bc:	6891      	ldr	r1, [r2, #8]
 80014be:	687a      	ldr	r2, [r7, #4]
 80014c0:	68d2      	ldr	r2, [r2, #12]
 80014c2:	430a      	orrs	r2, r1
 80014c4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014ca:	4a58      	ldr	r2, [pc, #352]	; (800162c <ADC_Init+0x1f4>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d022      	beq.n	8001516 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	6812      	ldr	r2, [r2, #0]
 80014d8:	6892      	ldr	r2, [r2, #8]
 80014da:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80014de:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	6812      	ldr	r2, [r2, #0]
 80014e8:	6891      	ldr	r1, [r2, #8]
 80014ea:	687a      	ldr	r2, [r7, #4]
 80014ec:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80014ee:	430a      	orrs	r2, r1
 80014f0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	687a      	ldr	r2, [r7, #4]
 80014f8:	6812      	ldr	r2, [r2, #0]
 80014fa:	6892      	ldr	r2, [r2, #8]
 80014fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001500:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	6812      	ldr	r2, [r2, #0]
 800150a:	6891      	ldr	r1, [r2, #8]
 800150c:	687a      	ldr	r2, [r7, #4]
 800150e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001510:	430a      	orrs	r2, r1
 8001512:	609a      	str	r2, [r3, #8]
 8001514:	e00f      	b.n	8001536 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	6812      	ldr	r2, [r2, #0]
 800151e:	6892      	ldr	r2, [r2, #8]
 8001520:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001524:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	6812      	ldr	r2, [r2, #0]
 800152e:	6892      	ldr	r2, [r2, #8]
 8001530:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001534:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	6812      	ldr	r2, [r2, #0]
 800153e:	6892      	ldr	r2, [r2, #8]
 8001540:	f022 0202 	bic.w	r2, r2, #2
 8001544:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	687a      	ldr	r2, [r7, #4]
 800154c:	6812      	ldr	r2, [r2, #0]
 800154e:	6891      	ldr	r1, [r2, #8]
 8001550:	687a      	ldr	r2, [r7, #4]
 8001552:	7e12      	ldrb	r2, [r2, #24]
 8001554:	0052      	lsls	r2, r2, #1
 8001556:	430a      	orrs	r2, r1
 8001558:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d01b      	beq.n	800159c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	687a      	ldr	r2, [r7, #4]
 800156a:	6812      	ldr	r2, [r2, #0]
 800156c:	6852      	ldr	r2, [r2, #4]
 800156e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001572:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	687a      	ldr	r2, [r7, #4]
 800157a:	6812      	ldr	r2, [r2, #0]
 800157c:	6852      	ldr	r2, [r2, #4]
 800157e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001582:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	687a      	ldr	r2, [r7, #4]
 800158a:	6812      	ldr	r2, [r2, #0]
 800158c:	6851      	ldr	r1, [r2, #4]
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001592:	3a01      	subs	r2, #1
 8001594:	0352      	lsls	r2, r2, #13
 8001596:	430a      	orrs	r2, r1
 8001598:	605a      	str	r2, [r3, #4]
 800159a:	e007      	b.n	80015ac <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	687a      	ldr	r2, [r7, #4]
 80015a2:	6812      	ldr	r2, [r2, #0]
 80015a4:	6852      	ldr	r2, [r2, #4]
 80015a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015aa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	687a      	ldr	r2, [r7, #4]
 80015b2:	6812      	ldr	r2, [r2, #0]
 80015b4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80015b6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80015ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	687a      	ldr	r2, [r7, #4]
 80015c2:	6812      	ldr	r2, [r2, #0]
 80015c4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80015c6:	687a      	ldr	r2, [r7, #4]
 80015c8:	69d2      	ldr	r2, [r2, #28]
 80015ca:	3a01      	subs	r2, #1
 80015cc:	0512      	lsls	r2, r2, #20
 80015ce:	430a      	orrs	r2, r1
 80015d0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	687a      	ldr	r2, [r7, #4]
 80015d8:	6812      	ldr	r2, [r2, #0]
 80015da:	6892      	ldr	r2, [r2, #8]
 80015dc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80015e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	687a      	ldr	r2, [r7, #4]
 80015e8:	6812      	ldr	r2, [r2, #0]
 80015ea:	6891      	ldr	r1, [r2, #8]
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 80015f2:	0252      	lsls	r2, r2, #9
 80015f4:	430a      	orrs	r2, r1
 80015f6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	687a      	ldr	r2, [r7, #4]
 80015fe:	6812      	ldr	r2, [r2, #0]
 8001600:	6892      	ldr	r2, [r2, #8]
 8001602:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001606:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	6812      	ldr	r2, [r2, #0]
 8001610:	6891      	ldr	r1, [r2, #8]
 8001612:	687a      	ldr	r2, [r7, #4]
 8001614:	6952      	ldr	r2, [r2, #20]
 8001616:	0292      	lsls	r2, r2, #10
 8001618:	430a      	orrs	r2, r1
 800161a:	609a      	str	r2, [r3, #8]
}
 800161c:	bf00      	nop
 800161e:	3714      	adds	r7, #20
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr
 8001628:	40012300 	.word	0x40012300
 800162c:	0f000001 	.word	0x0f000001

08001630 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001630:	b480      	push	{r7}
 8001632:	b085      	sub	sp, #20
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f003 0307 	and.w	r3, r3, #7
 800163e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001640:	4b0c      	ldr	r3, [pc, #48]	; (8001674 <__NVIC_SetPriorityGrouping+0x44>)
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001646:	68ba      	ldr	r2, [r7, #8]
 8001648:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800164c:	4013      	ands	r3, r2
 800164e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001658:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800165c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001660:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001662:	4a04      	ldr	r2, [pc, #16]	; (8001674 <__NVIC_SetPriorityGrouping+0x44>)
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	60d3      	str	r3, [r2, #12]
}
 8001668:	bf00      	nop
 800166a:	3714      	adds	r7, #20
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr
 8001674:	e000ed00 	.word	0xe000ed00

08001678 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800167c:	4b04      	ldr	r3, [pc, #16]	; (8001690 <__NVIC_GetPriorityGrouping+0x18>)
 800167e:	68db      	ldr	r3, [r3, #12]
 8001680:	0a1b      	lsrs	r3, r3, #8
 8001682:	f003 0307 	and.w	r3, r3, #7
}
 8001686:	4618      	mov	r0, r3
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr
 8001690:	e000ed00 	.word	0xe000ed00

08001694 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800169e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	db0b      	blt.n	80016be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016a6:	4909      	ldr	r1, [pc, #36]	; (80016cc <__NVIC_EnableIRQ+0x38>)
 80016a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ac:	095b      	lsrs	r3, r3, #5
 80016ae:	79fa      	ldrb	r2, [r7, #7]
 80016b0:	f002 021f 	and.w	r2, r2, #31
 80016b4:	2001      	movs	r0, #1
 80016b6:	fa00 f202 	lsl.w	r2, r0, r2
 80016ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016be:	bf00      	nop
 80016c0:	370c      	adds	r7, #12
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	e000e100 	.word	0xe000e100

080016d0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	4603      	mov	r3, r0
 80016d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	db10      	blt.n	8001704 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016e2:	490b      	ldr	r1, [pc, #44]	; (8001710 <__NVIC_DisableIRQ+0x40>)
 80016e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e8:	095b      	lsrs	r3, r3, #5
 80016ea:	79fa      	ldrb	r2, [r7, #7]
 80016ec:	f002 021f 	and.w	r2, r2, #31
 80016f0:	2001      	movs	r0, #1
 80016f2:	fa00 f202 	lsl.w	r2, r0, r2
 80016f6:	3320      	adds	r3, #32
 80016f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80016fc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001700:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8001704:	bf00      	nop
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr
 8001710:	e000e100 	.word	0xe000e100

08001714 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	4603      	mov	r3, r0
 800171c:	6039      	str	r1, [r7, #0]
 800171e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001720:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001724:	2b00      	cmp	r3, #0
 8001726:	db0a      	blt.n	800173e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001728:	490d      	ldr	r1, [pc, #52]	; (8001760 <__NVIC_SetPriority+0x4c>)
 800172a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172e:	683a      	ldr	r2, [r7, #0]
 8001730:	b2d2      	uxtb	r2, r2
 8001732:	0112      	lsls	r2, r2, #4
 8001734:	b2d2      	uxtb	r2, r2
 8001736:	440b      	add	r3, r1
 8001738:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800173c:	e00a      	b.n	8001754 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800173e:	4909      	ldr	r1, [pc, #36]	; (8001764 <__NVIC_SetPriority+0x50>)
 8001740:	79fb      	ldrb	r3, [r7, #7]
 8001742:	f003 030f 	and.w	r3, r3, #15
 8001746:	3b04      	subs	r3, #4
 8001748:	683a      	ldr	r2, [r7, #0]
 800174a:	b2d2      	uxtb	r2, r2
 800174c:	0112      	lsls	r2, r2, #4
 800174e:	b2d2      	uxtb	r2, r2
 8001750:	440b      	add	r3, r1
 8001752:	761a      	strb	r2, [r3, #24]
}
 8001754:	bf00      	nop
 8001756:	370c      	adds	r7, #12
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr
 8001760:	e000e100 	.word	0xe000e100
 8001764:	e000ed00 	.word	0xe000ed00

08001768 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001768:	b480      	push	{r7}
 800176a:	b089      	sub	sp, #36	; 0x24
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	f003 0307 	and.w	r3, r3, #7
 800177a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800177c:	69fb      	ldr	r3, [r7, #28]
 800177e:	f1c3 0307 	rsb	r3, r3, #7
 8001782:	2b04      	cmp	r3, #4
 8001784:	bf28      	it	cs
 8001786:	2304      	movcs	r3, #4
 8001788:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800178a:	69fb      	ldr	r3, [r7, #28]
 800178c:	3304      	adds	r3, #4
 800178e:	2b06      	cmp	r3, #6
 8001790:	d902      	bls.n	8001798 <NVIC_EncodePriority+0x30>
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	3b03      	subs	r3, #3
 8001796:	e000      	b.n	800179a <NVIC_EncodePriority+0x32>
 8001798:	2300      	movs	r3, #0
 800179a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800179c:	2201      	movs	r2, #1
 800179e:	69bb      	ldr	r3, [r7, #24]
 80017a0:	fa02 f303 	lsl.w	r3, r2, r3
 80017a4:	1e5a      	subs	r2, r3, #1
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	401a      	ands	r2, r3
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017ae:	2101      	movs	r1, #1
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	fa01 f303 	lsl.w	r3, r1, r3
 80017b6:	1e59      	subs	r1, r3, #1
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017bc:	4313      	orrs	r3, r2
         );
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3724      	adds	r7, #36	; 0x24
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
	...

080017cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	3b01      	subs	r3, #1
 80017d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017dc:	d301      	bcc.n	80017e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017de:	2301      	movs	r3, #1
 80017e0:	e00f      	b.n	8001802 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017e2:	4a0a      	ldr	r2, [pc, #40]	; (800180c <SysTick_Config+0x40>)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	3b01      	subs	r3, #1
 80017e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017ea:	210f      	movs	r1, #15
 80017ec:	f04f 30ff 	mov.w	r0, #4294967295
 80017f0:	f7ff ff90 	bl	8001714 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017f4:	4b05      	ldr	r3, [pc, #20]	; (800180c <SysTick_Config+0x40>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017fa:	4b04      	ldr	r3, [pc, #16]	; (800180c <SysTick_Config+0x40>)
 80017fc:	2207      	movs	r2, #7
 80017fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001800:	2300      	movs	r3, #0
}
 8001802:	4618      	mov	r0, r3
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	e000e010 	.word	0xe000e010

08001810 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001818:	6878      	ldr	r0, [r7, #4]
 800181a:	f7ff ff09 	bl	8001630 <__NVIC_SetPriorityGrouping>
}
 800181e:	bf00      	nop
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}

08001826 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001826:	b580      	push	{r7, lr}
 8001828:	b086      	sub	sp, #24
 800182a:	af00      	add	r7, sp, #0
 800182c:	4603      	mov	r3, r0
 800182e:	60b9      	str	r1, [r7, #8]
 8001830:	607a      	str	r2, [r7, #4]
 8001832:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001834:	2300      	movs	r3, #0
 8001836:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001838:	f7ff ff1e 	bl	8001678 <__NVIC_GetPriorityGrouping>
 800183c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800183e:	687a      	ldr	r2, [r7, #4]
 8001840:	68b9      	ldr	r1, [r7, #8]
 8001842:	6978      	ldr	r0, [r7, #20]
 8001844:	f7ff ff90 	bl	8001768 <NVIC_EncodePriority>
 8001848:	4602      	mov	r2, r0
 800184a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800184e:	4611      	mov	r1, r2
 8001850:	4618      	mov	r0, r3
 8001852:	f7ff ff5f 	bl	8001714 <__NVIC_SetPriority>
}
 8001856:	bf00      	nop
 8001858:	3718      	adds	r7, #24
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}

0800185e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800185e:	b580      	push	{r7, lr}
 8001860:	b082      	sub	sp, #8
 8001862:	af00      	add	r7, sp, #0
 8001864:	4603      	mov	r3, r0
 8001866:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001868:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff ff11 	bl	8001694 <__NVIC_EnableIRQ>
}
 8001872:	bf00      	nop
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}

0800187a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800187a:	b580      	push	{r7, lr}
 800187c:	b082      	sub	sp, #8
 800187e:	af00      	add	r7, sp, #0
 8001880:	4603      	mov	r3, r0
 8001882:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001884:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001888:	4618      	mov	r0, r3
 800188a:	f7ff ff21 	bl	80016d0 <__NVIC_DisableIRQ>
}
 800188e:	bf00      	nop
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001896:	b580      	push	{r7, lr}
 8001898:	b082      	sub	sp, #8
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f7ff ff94 	bl	80017cc <SysTick_Config>
 80018a4:	4603      	mov	r3, r0
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
	...

080018b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b086      	sub	sp, #24
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80018b8:	2300      	movs	r3, #0
 80018ba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80018bc:	f7ff fc16 	bl	80010ec <HAL_GetTick>
 80018c0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d101      	bne.n	80018cc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80018c8:	2301      	movs	r3, #1
 80018ca:	e099      	b.n	8001a00 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2200      	movs	r2, #0
 80018d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2202      	movs	r2, #2
 80018d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	687a      	ldr	r2, [r7, #4]
 80018e2:	6812      	ldr	r2, [r2, #0]
 80018e4:	6812      	ldr	r2, [r2, #0]
 80018e6:	f022 0201 	bic.w	r2, r2, #1
 80018ea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80018ec:	e00f      	b.n	800190e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80018ee:	f7ff fbfd 	bl	80010ec <HAL_GetTick>
 80018f2:	4602      	mov	r2, r0
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	1ad3      	subs	r3, r2, r3
 80018f8:	2b05      	cmp	r3, #5
 80018fa:	d908      	bls.n	800190e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2220      	movs	r2, #32
 8001900:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2203      	movs	r2, #3
 8001906:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e078      	b.n	8001a00 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f003 0301 	and.w	r3, r3, #1
 8001918:	2b00      	cmp	r3, #0
 800191a:	d1e8      	bne.n	80018ee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001924:	697a      	ldr	r2, [r7, #20]
 8001926:	4b38      	ldr	r3, [pc, #224]	; (8001a08 <HAL_DMA_Init+0x158>)
 8001928:	4013      	ands	r3, r2
 800192a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	685a      	ldr	r2, [r3, #4]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800193a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	691b      	ldr	r3, [r3, #16]
 8001940:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001946:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	699b      	ldr	r3, [r3, #24]
 800194c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001952:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6a1b      	ldr	r3, [r3, #32]
 8001958:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800195a:	697a      	ldr	r2, [r7, #20]
 800195c:	4313      	orrs	r3, r2
 800195e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001964:	2b04      	cmp	r3, #4
 8001966:	d107      	bne.n	8001978 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001970:	4313      	orrs	r3, r2
 8001972:	697a      	ldr	r2, [r7, #20]
 8001974:	4313      	orrs	r3, r2
 8001976:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	697a      	ldr	r2, [r7, #20]
 800197e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	695b      	ldr	r3, [r3, #20]
 8001986:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	f023 0307 	bic.w	r3, r3, #7
 800198e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001994:	697a      	ldr	r2, [r7, #20]
 8001996:	4313      	orrs	r3, r2
 8001998:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800199e:	2b04      	cmp	r3, #4
 80019a0:	d117      	bne.n	80019d2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a6:	697a      	ldr	r2, [r7, #20]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d00e      	beq.n	80019d2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f000 fa99 	bl	8001eec <DMA_CheckFifoParam>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d008      	beq.n	80019d2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2240      	movs	r2, #64	; 0x40
 80019c4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2201      	movs	r2, #1
 80019ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80019ce:	2301      	movs	r3, #1
 80019d0:	e016      	b.n	8001a00 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	697a      	ldr	r2, [r7, #20]
 80019d8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	f000 fa50 	bl	8001e80 <DMA_CalcBaseAndBitshift>
 80019e0:	4603      	mov	r3, r0
 80019e2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019e8:	223f      	movs	r2, #63	; 0x3f
 80019ea:	409a      	lsls	r2, r3
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2200      	movs	r2, #0
 80019f4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2201      	movs	r2, #1
 80019fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80019fe:	2300      	movs	r3, #0
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	3718      	adds	r7, #24
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	f010803f 	.word	0xf010803f

08001a0c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]
 8001a18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a22:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001a2a:	2b01      	cmp	r3, #1
 8001a2c:	d101      	bne.n	8001a32 <HAL_DMA_Start_IT+0x26>
 8001a2e:	2302      	movs	r3, #2
 8001a30:	e048      	b.n	8001ac4 <HAL_DMA_Start_IT+0xb8>
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	2201      	movs	r2, #1
 8001a36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d137      	bne.n	8001ab6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	2202      	movs	r2, #2
 8001a4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	2200      	movs	r2, #0
 8001a52:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	68b9      	ldr	r1, [r7, #8]
 8001a5a:	68f8      	ldr	r0, [r7, #12]
 8001a5c:	f000 f9e2 	bl	8001e24 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a64:	223f      	movs	r2, #63	; 0x3f
 8001a66:	409a      	lsls	r2, r3
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	68fa      	ldr	r2, [r7, #12]
 8001a72:	6812      	ldr	r2, [r2, #0]
 8001a74:	6812      	ldr	r2, [r2, #0]
 8001a76:	f042 0216 	orr.w	r2, r2, #22
 8001a7a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	68fa      	ldr	r2, [r7, #12]
 8001a82:	6812      	ldr	r2, [r2, #0]
 8001a84:	6952      	ldr	r2, [r2, #20]
 8001a86:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001a8a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d007      	beq.n	8001aa4 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	68fa      	ldr	r2, [r7, #12]
 8001a9a:	6812      	ldr	r2, [r2, #0]
 8001a9c:	6812      	ldr	r2, [r2, #0]
 8001a9e:	f042 0208 	orr.w	r2, r2, #8
 8001aa2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	68fa      	ldr	r2, [r7, #12]
 8001aaa:	6812      	ldr	r2, [r2, #0]
 8001aac:	6812      	ldr	r2, [r2, #0]
 8001aae:	f042 0201 	orr.w	r2, r2, #1
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	e005      	b.n	8001ac2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	2200      	movs	r2, #0
 8001aba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001abe:	2302      	movs	r3, #2
 8001ac0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001ac2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3718      	adds	r7, #24
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}

08001acc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	2b02      	cmp	r3, #2
 8001ade:	d004      	beq.n	8001aea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2280      	movs	r2, #128	; 0x80
 8001ae4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e00c      	b.n	8001b04 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2205      	movs	r2, #5
 8001aee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	6812      	ldr	r2, [r2, #0]
 8001afa:	6812      	ldr	r2, [r2, #0]
 8001afc:	f022 0201 	bic.w	r2, r2, #1
 8001b00:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001b02:	2300      	movs	r3, #0
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001b1c:	4b92      	ldr	r3, [pc, #584]	; (8001d68 <HAL_DMA_IRQHandler+0x258>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a92      	ldr	r2, [pc, #584]	; (8001d6c <HAL_DMA_IRQHandler+0x25c>)
 8001b22:	fba2 2303 	umull	r2, r3, r2, r3
 8001b26:	0a9b      	lsrs	r3, r3, #10
 8001b28:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b2e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b3a:	2208      	movs	r2, #8
 8001b3c:	409a      	lsls	r2, r3
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	4013      	ands	r3, r2
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d01a      	beq.n	8001b7c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 0304 	and.w	r3, r3, #4
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d013      	beq.n	8001b7c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	687a      	ldr	r2, [r7, #4]
 8001b5a:	6812      	ldr	r2, [r2, #0]
 8001b5c:	6812      	ldr	r2, [r2, #0]
 8001b5e:	f022 0204 	bic.w	r2, r2, #4
 8001b62:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b68:	2208      	movs	r2, #8
 8001b6a:	409a      	lsls	r2, r3
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b74:	f043 0201 	orr.w	r2, r3, #1
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b80:	2201      	movs	r2, #1
 8001b82:	409a      	lsls	r2, r3
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	4013      	ands	r3, r2
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d012      	beq.n	8001bb2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	695b      	ldr	r3, [r3, #20]
 8001b92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d00b      	beq.n	8001bb2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	409a      	lsls	r2, r3
 8001ba2:	693b      	ldr	r3, [r7, #16]
 8001ba4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001baa:	f043 0202 	orr.w	r2, r3, #2
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bb6:	2204      	movs	r2, #4
 8001bb8:	409a      	lsls	r2, r3
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d012      	beq.n	8001be8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 0302 	and.w	r3, r3, #2
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d00b      	beq.n	8001be8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bd4:	2204      	movs	r2, #4
 8001bd6:	409a      	lsls	r2, r3
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001be0:	f043 0204 	orr.w	r2, r3, #4
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bec:	2210      	movs	r2, #16
 8001bee:	409a      	lsls	r2, r3
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d043      	beq.n	8001c80 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 0308 	and.w	r3, r3, #8
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d03c      	beq.n	8001c80 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c0a:	2210      	movs	r2, #16
 8001c0c:	409a      	lsls	r2, r3
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d018      	beq.n	8001c52 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d108      	bne.n	8001c40 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d024      	beq.n	8001c80 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	4798      	blx	r3
 8001c3e:	e01f      	b.n	8001c80 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d01b      	beq.n	8001c80 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	4798      	blx	r3
 8001c50:	e016      	b.n	8001c80 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d107      	bne.n	8001c70 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	6812      	ldr	r2, [r2, #0]
 8001c68:	6812      	ldr	r2, [r2, #0]
 8001c6a:	f022 0208 	bic.w	r2, r2, #8
 8001c6e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d003      	beq.n	8001c80 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7c:	6878      	ldr	r0, [r7, #4]
 8001c7e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c84:	2220      	movs	r2, #32
 8001c86:	409a      	lsls	r2, r3
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	f000 808e 	beq.w	8001dae <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0310 	and.w	r3, r3, #16
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	f000 8086 	beq.w	8001dae <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ca6:	2220      	movs	r2, #32
 8001ca8:	409a      	lsls	r2, r3
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	2b05      	cmp	r3, #5
 8001cb8:	d136      	bne.n	8001d28 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	6812      	ldr	r2, [r2, #0]
 8001cc2:	6812      	ldr	r2, [r2, #0]
 8001cc4:	f022 0216 	bic.w	r2, r2, #22
 8001cc8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	6812      	ldr	r2, [r2, #0]
 8001cd2:	6952      	ldr	r2, [r2, #20]
 8001cd4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001cd8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d103      	bne.n	8001cea <HAL_DMA_IRQHandler+0x1da>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d007      	beq.n	8001cfa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	6812      	ldr	r2, [r2, #0]
 8001cf2:	6812      	ldr	r2, [r2, #0]
 8001cf4:	f022 0208 	bic.w	r2, r2, #8
 8001cf8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cfe:	223f      	movs	r2, #63	; 0x3f
 8001d00:	409a      	lsls	r2, r3
 8001d02:	693b      	ldr	r3, [r7, #16]
 8001d04:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2201      	movs	r2, #1
 8001d12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d07d      	beq.n	8001e1a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	4798      	blx	r3
        }
        return;
 8001d26:	e078      	b.n	8001e1a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d01c      	beq.n	8001d70 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d108      	bne.n	8001d56 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d030      	beq.n	8001dae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	4798      	blx	r3
 8001d54:	e02b      	b.n	8001dae <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d027      	beq.n	8001dae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	4798      	blx	r3
 8001d66:	e022      	b.n	8001dae <HAL_DMA_IRQHandler+0x29e>
 8001d68:	2000001c 	.word	0x2000001c
 8001d6c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d10f      	bne.n	8001d9e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	687a      	ldr	r2, [r7, #4]
 8001d84:	6812      	ldr	r2, [r2, #0]
 8001d86:	6812      	ldr	r2, [r2, #0]
 8001d88:	f022 0210 	bic.w	r2, r2, #16
 8001d8c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2200      	movs	r2, #0
 8001d92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2201      	movs	r2, #1
 8001d9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d003      	beq.n	8001dae <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d032      	beq.n	8001e1c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d022      	beq.n	8001e08 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2205      	movs	r2, #5
 8001dc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	6812      	ldr	r2, [r2, #0]
 8001dd2:	6812      	ldr	r2, [r2, #0]
 8001dd4:	f022 0201 	bic.w	r2, r2, #1
 8001dd8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001dda:	68bb      	ldr	r3, [r7, #8]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	60bb      	str	r3, [r7, #8]
 8001de0:	697a      	ldr	r2, [r7, #20]
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d807      	bhi.n	8001df6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0301 	and.w	r3, r3, #1
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d1f2      	bne.n	8001dda <HAL_DMA_IRQHandler+0x2ca>
 8001df4:	e000      	b.n	8001df8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001df6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2201      	movs	r2, #1
 8001e04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d005      	beq.n	8001e1c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	4798      	blx	r3
 8001e18:	e000      	b.n	8001e1c <HAL_DMA_IRQHandler+0x30c>
        return;
 8001e1a:	bf00      	nop
    }
  }
}
 8001e1c:	3718      	adds	r7, #24
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop

08001e24 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b085      	sub	sp, #20
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	60f8      	str	r0, [r7, #12]
 8001e2c:	60b9      	str	r1, [r7, #8]
 8001e2e:	607a      	str	r2, [r7, #4]
 8001e30:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	68fa      	ldr	r2, [r7, #12]
 8001e38:	6812      	ldr	r2, [r2, #0]
 8001e3a:	6812      	ldr	r2, [r2, #0]
 8001e3c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001e40:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	683a      	ldr	r2, [r7, #0]
 8001e48:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	2b40      	cmp	r3, #64	; 0x40
 8001e50:	d108      	bne.n	8001e64 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	68ba      	ldr	r2, [r7, #8]
 8001e60:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001e62:	e007      	b.n	8001e74 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	68ba      	ldr	r2, [r7, #8]
 8001e6a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	687a      	ldr	r2, [r7, #4]
 8001e72:	60da      	str	r2, [r3, #12]
}
 8001e74:	bf00      	nop
 8001e76:	3714      	adds	r7, #20
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b085      	sub	sp, #20
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	3b10      	subs	r3, #16
 8001e90:	4a14      	ldr	r2, [pc, #80]	; (8001ee4 <DMA_CalcBaseAndBitshift+0x64>)
 8001e92:	fba2 2303 	umull	r2, r3, r2, r3
 8001e96:	091b      	lsrs	r3, r3, #4
 8001e98:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001e9a:	4a13      	ldr	r2, [pc, #76]	; (8001ee8 <DMA_CalcBaseAndBitshift+0x68>)
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	4413      	add	r3, r2
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2b03      	cmp	r3, #3
 8001eac:	d909      	bls.n	8001ec2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001eb6:	f023 0303 	bic.w	r3, r3, #3
 8001eba:	1d1a      	adds	r2, r3, #4
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	659a      	str	r2, [r3, #88]	; 0x58
 8001ec0:	e007      	b.n	8001ed2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001eca:	f023 0303 	bic.w	r3, r3, #3
 8001ece:	687a      	ldr	r2, [r7, #4]
 8001ed0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3714      	adds	r7, #20
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	aaaaaaab 	.word	0xaaaaaaab
 8001ee8:	0800e694 	.word	0x0800e694

08001eec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b085      	sub	sp, #20
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001efc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	699b      	ldr	r3, [r3, #24]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d11f      	bne.n	8001f46 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	2b03      	cmp	r3, #3
 8001f0a:	d855      	bhi.n	8001fb8 <DMA_CheckFifoParam+0xcc>
 8001f0c:	a201      	add	r2, pc, #4	; (adr r2, 8001f14 <DMA_CheckFifoParam+0x28>)
 8001f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f12:	bf00      	nop
 8001f14:	08001f25 	.word	0x08001f25
 8001f18:	08001f37 	.word	0x08001f37
 8001f1c:	08001f25 	.word	0x08001f25
 8001f20:	08001fb9 	.word	0x08001fb9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d045      	beq.n	8001fbc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f34:	e042      	b.n	8001fbc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f3a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001f3e:	d13f      	bne.n	8001fc0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f44:	e03c      	b.n	8001fc0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	699b      	ldr	r3, [r3, #24]
 8001f4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f4e:	d121      	bne.n	8001f94 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	2b03      	cmp	r3, #3
 8001f54:	d836      	bhi.n	8001fc4 <DMA_CheckFifoParam+0xd8>
 8001f56:	a201      	add	r2, pc, #4	; (adr r2, 8001f5c <DMA_CheckFifoParam+0x70>)
 8001f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f5c:	08001f6d 	.word	0x08001f6d
 8001f60:	08001f73 	.word	0x08001f73
 8001f64:	08001f6d 	.word	0x08001f6d
 8001f68:	08001f85 	.word	0x08001f85
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	73fb      	strb	r3, [r7, #15]
      break;
 8001f70:	e02f      	b.n	8001fd2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f76:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d024      	beq.n	8001fc8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f82:	e021      	b.n	8001fc8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f88:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001f8c:	d11e      	bne.n	8001fcc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001f92:	e01b      	b.n	8001fcc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	2b02      	cmp	r3, #2
 8001f98:	d902      	bls.n	8001fa0 <DMA_CheckFifoParam+0xb4>
 8001f9a:	2b03      	cmp	r3, #3
 8001f9c:	d003      	beq.n	8001fa6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001f9e:	e018      	b.n	8001fd2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	73fb      	strb	r3, [r7, #15]
      break;
 8001fa4:	e015      	b.n	8001fd2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001faa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d00e      	beq.n	8001fd0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	73fb      	strb	r3, [r7, #15]
      break;
 8001fb6:	e00b      	b.n	8001fd0 <DMA_CheckFifoParam+0xe4>
      break;
 8001fb8:	bf00      	nop
 8001fba:	e00a      	b.n	8001fd2 <DMA_CheckFifoParam+0xe6>
      break;
 8001fbc:	bf00      	nop
 8001fbe:	e008      	b.n	8001fd2 <DMA_CheckFifoParam+0xe6>
      break;
 8001fc0:	bf00      	nop
 8001fc2:	e006      	b.n	8001fd2 <DMA_CheckFifoParam+0xe6>
      break;
 8001fc4:	bf00      	nop
 8001fc6:	e004      	b.n	8001fd2 <DMA_CheckFifoParam+0xe6>
      break;
 8001fc8:	bf00      	nop
 8001fca:	e002      	b.n	8001fd2 <DMA_CheckFifoParam+0xe6>
      break;   
 8001fcc:	bf00      	nop
 8001fce:	e000      	b.n	8001fd2 <DMA_CheckFifoParam+0xe6>
      break;
 8001fd0:	bf00      	nop
    }
  } 
  
  return status; 
 8001fd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3714      	adds	r7, #20
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr

08001fe0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b089      	sub	sp, #36	; 0x24
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
 8001fe8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001fea:	2300      	movs	r3, #0
 8001fec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	61fb      	str	r3, [r7, #28]
 8001ffa:	e165      	b.n	80022c8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	fa02 f303 	lsl.w	r3, r2, r3
 8002004:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	4013      	ands	r3, r2
 800200e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002010:	693a      	ldr	r2, [r7, #16]
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	429a      	cmp	r2, r3
 8002016:	f040 8154 	bne.w	80022c2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	2b02      	cmp	r3, #2
 8002020:	d003      	beq.n	800202a <HAL_GPIO_Init+0x4a>
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	2b12      	cmp	r3, #18
 8002028:	d123      	bne.n	8002072 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800202a:	69fb      	ldr	r3, [r7, #28]
 800202c:	08da      	lsrs	r2, r3, #3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	3208      	adds	r2, #8
 8002032:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002036:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002038:	69fb      	ldr	r3, [r7, #28]
 800203a:	f003 0307 	and.w	r3, r3, #7
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	220f      	movs	r2, #15
 8002042:	fa02 f303 	lsl.w	r3, r2, r3
 8002046:	43db      	mvns	r3, r3
 8002048:	69ba      	ldr	r2, [r7, #24]
 800204a:	4013      	ands	r3, r2
 800204c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	691a      	ldr	r2, [r3, #16]
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	f003 0307 	and.w	r3, r3, #7
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	fa02 f303 	lsl.w	r3, r2, r3
 800205e:	69ba      	ldr	r2, [r7, #24]
 8002060:	4313      	orrs	r3, r2
 8002062:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	08da      	lsrs	r2, r3, #3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	3208      	adds	r2, #8
 800206c:	69b9      	ldr	r1, [r7, #24]
 800206e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	005b      	lsls	r3, r3, #1
 800207c:	2203      	movs	r2, #3
 800207e:	fa02 f303 	lsl.w	r3, r2, r3
 8002082:	43db      	mvns	r3, r3
 8002084:	69ba      	ldr	r2, [r7, #24]
 8002086:	4013      	ands	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f003 0203 	and.w	r2, r3, #3
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	fa02 f303 	lsl.w	r3, r2, r3
 800209a:	69ba      	ldr	r2, [r7, #24]
 800209c:	4313      	orrs	r3, r2
 800209e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	69ba      	ldr	r2, [r7, #24]
 80020a4:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d00b      	beq.n	80020c6 <HAL_GPIO_Init+0xe6>
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d007      	beq.n	80020c6 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020ba:	2b11      	cmp	r3, #17
 80020bc:	d003      	beq.n	80020c6 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	2b12      	cmp	r3, #18
 80020c4:	d130      	bne.n	8002128 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020cc:	69fb      	ldr	r3, [r7, #28]
 80020ce:	005b      	lsls	r3, r3, #1
 80020d0:	2203      	movs	r2, #3
 80020d2:	fa02 f303 	lsl.w	r3, r2, r3
 80020d6:	43db      	mvns	r3, r3
 80020d8:	69ba      	ldr	r2, [r7, #24]
 80020da:	4013      	ands	r3, r2
 80020dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	68da      	ldr	r2, [r3, #12]
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	69ba      	ldr	r2, [r7, #24]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	69ba      	ldr	r2, [r7, #24]
 80020f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020fc:	2201      	movs	r2, #1
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	fa02 f303 	lsl.w	r3, r2, r3
 8002104:	43db      	mvns	r3, r3
 8002106:	69ba      	ldr	r2, [r7, #24]
 8002108:	4013      	ands	r3, r2
 800210a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	091b      	lsrs	r3, r3, #4
 8002112:	f003 0201 	and.w	r2, r3, #1
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	fa02 f303 	lsl.w	r3, r2, r3
 800211c:	69ba      	ldr	r2, [r7, #24]
 800211e:	4313      	orrs	r3, r2
 8002120:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	69ba      	ldr	r2, [r7, #24]
 8002126:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	005b      	lsls	r3, r3, #1
 8002132:	2203      	movs	r2, #3
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	43db      	mvns	r3, r3
 800213a:	69ba      	ldr	r2, [r7, #24]
 800213c:	4013      	ands	r3, r2
 800213e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	689a      	ldr	r2, [r3, #8]
 8002144:	69fb      	ldr	r3, [r7, #28]
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	fa02 f303 	lsl.w	r3, r2, r3
 800214c:	69ba      	ldr	r2, [r7, #24]
 800214e:	4313      	orrs	r3, r2
 8002150:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	69ba      	ldr	r2, [r7, #24]
 8002156:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002160:	2b00      	cmp	r3, #0
 8002162:	f000 80ae 	beq.w	80022c2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002166:	2300      	movs	r3, #0
 8002168:	60fb      	str	r3, [r7, #12]
 800216a:	4a5c      	ldr	r2, [pc, #368]	; (80022dc <HAL_GPIO_Init+0x2fc>)
 800216c:	4b5b      	ldr	r3, [pc, #364]	; (80022dc <HAL_GPIO_Init+0x2fc>)
 800216e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002170:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002174:	6453      	str	r3, [r2, #68]	; 0x44
 8002176:	4b59      	ldr	r3, [pc, #356]	; (80022dc <HAL_GPIO_Init+0x2fc>)
 8002178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800217a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800217e:	60fb      	str	r3, [r7, #12]
 8002180:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002182:	4a57      	ldr	r2, [pc, #348]	; (80022e0 <HAL_GPIO_Init+0x300>)
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	089b      	lsrs	r3, r3, #2
 8002188:	3302      	adds	r3, #2
 800218a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800218e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	f003 0303 	and.w	r3, r3, #3
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	220f      	movs	r2, #15
 800219a:	fa02 f303 	lsl.w	r3, r2, r3
 800219e:	43db      	mvns	r3, r3
 80021a0:	69ba      	ldr	r2, [r7, #24]
 80021a2:	4013      	ands	r3, r2
 80021a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4a4e      	ldr	r2, [pc, #312]	; (80022e4 <HAL_GPIO_Init+0x304>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d025      	beq.n	80021fa <HAL_GPIO_Init+0x21a>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4a4d      	ldr	r2, [pc, #308]	; (80022e8 <HAL_GPIO_Init+0x308>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d01f      	beq.n	80021f6 <HAL_GPIO_Init+0x216>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4a4c      	ldr	r2, [pc, #304]	; (80022ec <HAL_GPIO_Init+0x30c>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d019      	beq.n	80021f2 <HAL_GPIO_Init+0x212>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4a4b      	ldr	r2, [pc, #300]	; (80022f0 <HAL_GPIO_Init+0x310>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d013      	beq.n	80021ee <HAL_GPIO_Init+0x20e>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4a4a      	ldr	r2, [pc, #296]	; (80022f4 <HAL_GPIO_Init+0x314>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d00d      	beq.n	80021ea <HAL_GPIO_Init+0x20a>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4a49      	ldr	r2, [pc, #292]	; (80022f8 <HAL_GPIO_Init+0x318>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d007      	beq.n	80021e6 <HAL_GPIO_Init+0x206>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a48      	ldr	r2, [pc, #288]	; (80022fc <HAL_GPIO_Init+0x31c>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d101      	bne.n	80021e2 <HAL_GPIO_Init+0x202>
 80021de:	2306      	movs	r3, #6
 80021e0:	e00c      	b.n	80021fc <HAL_GPIO_Init+0x21c>
 80021e2:	2307      	movs	r3, #7
 80021e4:	e00a      	b.n	80021fc <HAL_GPIO_Init+0x21c>
 80021e6:	2305      	movs	r3, #5
 80021e8:	e008      	b.n	80021fc <HAL_GPIO_Init+0x21c>
 80021ea:	2304      	movs	r3, #4
 80021ec:	e006      	b.n	80021fc <HAL_GPIO_Init+0x21c>
 80021ee:	2303      	movs	r3, #3
 80021f0:	e004      	b.n	80021fc <HAL_GPIO_Init+0x21c>
 80021f2:	2302      	movs	r3, #2
 80021f4:	e002      	b.n	80021fc <HAL_GPIO_Init+0x21c>
 80021f6:	2301      	movs	r3, #1
 80021f8:	e000      	b.n	80021fc <HAL_GPIO_Init+0x21c>
 80021fa:	2300      	movs	r3, #0
 80021fc:	69fa      	ldr	r2, [r7, #28]
 80021fe:	f002 0203 	and.w	r2, r2, #3
 8002202:	0092      	lsls	r2, r2, #2
 8002204:	4093      	lsls	r3, r2
 8002206:	69ba      	ldr	r2, [r7, #24]
 8002208:	4313      	orrs	r3, r2
 800220a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800220c:	4934      	ldr	r1, [pc, #208]	; (80022e0 <HAL_GPIO_Init+0x300>)
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	089b      	lsrs	r3, r3, #2
 8002212:	3302      	adds	r3, #2
 8002214:	69ba      	ldr	r2, [r7, #24]
 8002216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800221a:	4b39      	ldr	r3, [pc, #228]	; (8002300 <HAL_GPIO_Init+0x320>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	43db      	mvns	r3, r3
 8002224:	69ba      	ldr	r2, [r7, #24]
 8002226:	4013      	ands	r3, r2
 8002228:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002232:	2b00      	cmp	r3, #0
 8002234:	d003      	beq.n	800223e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002236:	69ba      	ldr	r2, [r7, #24]
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	4313      	orrs	r3, r2
 800223c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800223e:	4a30      	ldr	r2, [pc, #192]	; (8002300 <HAL_GPIO_Init+0x320>)
 8002240:	69bb      	ldr	r3, [r7, #24]
 8002242:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002244:	4b2e      	ldr	r3, [pc, #184]	; (8002300 <HAL_GPIO_Init+0x320>)
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	43db      	mvns	r3, r3
 800224e:	69ba      	ldr	r2, [r7, #24]
 8002250:	4013      	ands	r3, r2
 8002252:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d003      	beq.n	8002268 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002260:	69ba      	ldr	r2, [r7, #24]
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	4313      	orrs	r3, r2
 8002266:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002268:	4a25      	ldr	r2, [pc, #148]	; (8002300 <HAL_GPIO_Init+0x320>)
 800226a:	69bb      	ldr	r3, [r7, #24]
 800226c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800226e:	4b24      	ldr	r3, [pc, #144]	; (8002300 <HAL_GPIO_Init+0x320>)
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	43db      	mvns	r3, r3
 8002278:	69ba      	ldr	r2, [r7, #24]
 800227a:	4013      	ands	r3, r2
 800227c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002286:	2b00      	cmp	r3, #0
 8002288:	d003      	beq.n	8002292 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800228a:	69ba      	ldr	r2, [r7, #24]
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	4313      	orrs	r3, r2
 8002290:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002292:	4a1b      	ldr	r2, [pc, #108]	; (8002300 <HAL_GPIO_Init+0x320>)
 8002294:	69bb      	ldr	r3, [r7, #24]
 8002296:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002298:	4b19      	ldr	r3, [pc, #100]	; (8002300 <HAL_GPIO_Init+0x320>)
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	43db      	mvns	r3, r3
 80022a2:	69ba      	ldr	r2, [r7, #24]
 80022a4:	4013      	ands	r3, r2
 80022a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d003      	beq.n	80022bc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022bc:	4a10      	ldr	r2, [pc, #64]	; (8002300 <HAL_GPIO_Init+0x320>)
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	3301      	adds	r3, #1
 80022c6:	61fb      	str	r3, [r7, #28]
 80022c8:	69fb      	ldr	r3, [r7, #28]
 80022ca:	2b0f      	cmp	r3, #15
 80022cc:	f67f ae96 	bls.w	8001ffc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80022d0:	bf00      	nop
 80022d2:	3724      	adds	r7, #36	; 0x24
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr
 80022dc:	40023800 	.word	0x40023800
 80022e0:	40013800 	.word	0x40013800
 80022e4:	40020000 	.word	0x40020000
 80022e8:	40020400 	.word	0x40020400
 80022ec:	40020800 	.word	0x40020800
 80022f0:	40020c00 	.word	0x40020c00
 80022f4:	40021000 	.word	0x40021000
 80022f8:	40021400 	.word	0x40021400
 80022fc:	40021800 	.word	0x40021800
 8002300:	40013c00 	.word	0x40013c00

08002304 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	460b      	mov	r3, r1
 800230e:	807b      	strh	r3, [r7, #2]
 8002310:	4613      	mov	r3, r2
 8002312:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002314:	787b      	ldrb	r3, [r7, #1]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d003      	beq.n	8002322 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800231a:	887a      	ldrh	r2, [r7, #2]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002320:	e003      	b.n	800232a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002322:	887b      	ldrh	r3, [r7, #2]
 8002324:	041a      	lsls	r2, r3, #16
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	619a      	str	r2, [r3, #24]
}
 800232a:	bf00      	nop
 800232c:	370c      	adds	r7, #12
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
	...

08002338 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	4603      	mov	r3, r0
 8002340:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002342:	4b08      	ldr	r3, [pc, #32]	; (8002364 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002344:	695a      	ldr	r2, [r3, #20]
 8002346:	88fb      	ldrh	r3, [r7, #6]
 8002348:	4013      	ands	r3, r2
 800234a:	2b00      	cmp	r3, #0
 800234c:	d006      	beq.n	800235c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800234e:	4a05      	ldr	r2, [pc, #20]	; (8002364 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002350:	88fb      	ldrh	r3, [r7, #6]
 8002352:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002354:	88fb      	ldrh	r3, [r7, #6]
 8002356:	4618      	mov	r0, r3
 8002358:	f000 f806 	bl	8002368 <HAL_GPIO_EXTI_Callback>
  }
}
 800235c:	bf00      	nop
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	40013c00 	.word	0x40013c00

08002368 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	4603      	mov	r3, r0
 8002370:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002372:	bf00      	nop
 8002374:	370c      	adds	r7, #12
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
	...

08002380 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002380:	b590      	push	{r4, r7, lr}
 8002382:	b085      	sub	sp, #20
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d101      	bne.n	8002392 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e10f      	b.n	80025b2 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b00      	cmp	r3, #0
 800239c:	d106      	bne.n	80023ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2200      	movs	r2, #0
 80023a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f00a fbd2 	bl	800cb50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2224      	movs	r2, #36	; 0x24
 80023b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	6812      	ldr	r2, [r2, #0]
 80023bc:	6812      	ldr	r2, [r2, #0]
 80023be:	f022 0201 	bic.w	r2, r2, #1
 80023c2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80023c4:	f000 f9f2 	bl	80027ac <HAL_RCC_GetPCLK1Freq>
 80023c8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	4a7b      	ldr	r2, [pc, #492]	; (80025bc <HAL_I2C_Init+0x23c>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d807      	bhi.n	80023e4 <HAL_I2C_Init+0x64>
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	4a7a      	ldr	r2, [pc, #488]	; (80025c0 <HAL_I2C_Init+0x240>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	bf94      	ite	ls
 80023dc:	2301      	movls	r3, #1
 80023de:	2300      	movhi	r3, #0
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	e006      	b.n	80023f2 <HAL_I2C_Init+0x72>
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	4a77      	ldr	r2, [pc, #476]	; (80025c4 <HAL_I2C_Init+0x244>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	bf94      	ite	ls
 80023ec:	2301      	movls	r3, #1
 80023ee:	2300      	movhi	r3, #0
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e0db      	b.n	80025b2 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	4a72      	ldr	r2, [pc, #456]	; (80025c8 <HAL_I2C_Init+0x248>)
 80023fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002402:	0c9b      	lsrs	r3, r3, #18
 8002404:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	6812      	ldr	r2, [r2, #0]
 800240e:	6852      	ldr	r2, [r2, #4]
 8002410:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 8002414:	68ba      	ldr	r2, [r7, #8]
 8002416:	430a      	orrs	r2, r1
 8002418:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	6a1b      	ldr	r3, [r3, #32]
 8002424:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	4863      	ldr	r0, [pc, #396]	; (80025bc <HAL_I2C_Init+0x23c>)
 800242e:	4283      	cmp	r3, r0
 8002430:	d802      	bhi.n	8002438 <HAL_I2C_Init+0xb8>
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	3301      	adds	r3, #1
 8002436:	e009      	b.n	800244c <HAL_I2C_Init+0xcc>
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800243e:	fb00 f303 	mul.w	r3, r0, r3
 8002442:	4862      	ldr	r0, [pc, #392]	; (80025cc <HAL_I2C_Init+0x24c>)
 8002444:	fba0 0303 	umull	r0, r3, r0, r3
 8002448:	099b      	lsrs	r3, r3, #6
 800244a:	3301      	adds	r3, #1
 800244c:	430b      	orrs	r3, r1
 800244e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6818      	ldr	r0, [r3, #0]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	69db      	ldr	r3, [r3, #28]
 800245a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800245e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	4955      	ldr	r1, [pc, #340]	; (80025bc <HAL_I2C_Init+0x23c>)
 8002468:	428b      	cmp	r3, r1
 800246a:	d80d      	bhi.n	8002488 <HAL_I2C_Init+0x108>
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	1e59      	subs	r1, r3, #1
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	005b      	lsls	r3, r3, #1
 8002476:	fbb1 f3f3 	udiv	r3, r1, r3
 800247a:	3301      	adds	r3, #1
 800247c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002480:	2b04      	cmp	r3, #4
 8002482:	bf38      	it	cc
 8002484:	2304      	movcc	r3, #4
 8002486:	e04f      	b.n	8002528 <HAL_I2C_Init+0x1a8>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d111      	bne.n	80024b4 <HAL_I2C_Init+0x134>
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	1e5c      	subs	r4, r3, #1
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6859      	ldr	r1, [r3, #4]
 8002498:	460b      	mov	r3, r1
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	440b      	add	r3, r1
 800249e:	fbb4 f3f3 	udiv	r3, r4, r3
 80024a2:	3301      	adds	r3, #1
 80024a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	bf0c      	ite	eq
 80024ac:	2301      	moveq	r3, #1
 80024ae:	2300      	movne	r3, #0
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	e012      	b.n	80024da <HAL_I2C_Init+0x15a>
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	1e5c      	subs	r4, r3, #1
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6859      	ldr	r1, [r3, #4]
 80024bc:	460b      	mov	r3, r1
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	440b      	add	r3, r1
 80024c2:	0099      	lsls	r1, r3, #2
 80024c4:	440b      	add	r3, r1
 80024c6:	fbb4 f3f3 	udiv	r3, r4, r3
 80024ca:	3301      	adds	r3, #1
 80024cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	bf0c      	ite	eq
 80024d4:	2301      	moveq	r3, #1
 80024d6:	2300      	movne	r3, #0
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <HAL_I2C_Init+0x162>
 80024de:	2301      	movs	r3, #1
 80024e0:	e022      	b.n	8002528 <HAL_I2C_Init+0x1a8>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d10e      	bne.n	8002508 <HAL_I2C_Init+0x188>
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	1e5c      	subs	r4, r3, #1
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6859      	ldr	r1, [r3, #4]
 80024f2:	460b      	mov	r3, r1
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	440b      	add	r3, r1
 80024f8:	fbb4 f3f3 	udiv	r3, r4, r3
 80024fc:	3301      	adds	r3, #1
 80024fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002502:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002506:	e00f      	b.n	8002528 <HAL_I2C_Init+0x1a8>
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	1e5c      	subs	r4, r3, #1
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6859      	ldr	r1, [r3, #4]
 8002510:	460b      	mov	r3, r1
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	440b      	add	r3, r1
 8002516:	0099      	lsls	r1, r3, #2
 8002518:	440b      	add	r3, r1
 800251a:	fbb4 f3f3 	udiv	r3, r4, r3
 800251e:	3301      	adds	r3, #1
 8002520:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002524:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002528:	4313      	orrs	r3, r2
 800252a:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	6812      	ldr	r2, [r2, #0]
 8002534:	6812      	ldr	r2, [r2, #0]
 8002536:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	69d0      	ldr	r0, [r2, #28]
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	6a12      	ldr	r2, [r2, #32]
 8002542:	4302      	orrs	r2, r0
 8002544:	430a      	orrs	r2, r1
 8002546:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002556:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800255a:	6879      	ldr	r1, [r7, #4]
 800255c:	6908      	ldr	r0, [r1, #16]
 800255e:	6879      	ldr	r1, [r7, #4]
 8002560:	68c9      	ldr	r1, [r1, #12]
 8002562:	4301      	orrs	r1, r0
 8002564:	430b      	orrs	r3, r1
 8002566:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	6812      	ldr	r2, [r2, #0]
 8002570:	68d2      	ldr	r2, [r2, #12]
 8002572:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	6950      	ldr	r0, [r2, #20]
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	6992      	ldr	r2, [r2, #24]
 800257e:	4302      	orrs	r2, r0
 8002580:	430a      	orrs	r2, r1
 8002582:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	687a      	ldr	r2, [r7, #4]
 800258a:	6812      	ldr	r2, [r2, #0]
 800258c:	6812      	ldr	r2, [r2, #0]
 800258e:	f042 0201 	orr.w	r2, r2, #1
 8002592:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2220      	movs	r2, #32
 800259e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80025b0:	2300      	movs	r3, #0
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3714      	adds	r7, #20
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd90      	pop	{r4, r7, pc}
 80025ba:	bf00      	nop
 80025bc:	000186a0 	.word	0x000186a0
 80025c0:	001e847f 	.word	0x001e847f
 80025c4:	003d08ff 	.word	0x003d08ff
 80025c8:	431bde83 	.word	0x431bde83
 80025cc:	10624dd3 	.word	0x10624dd3

080025d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d101      	bne.n	80025e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e0ca      	b.n	800277a <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80025e4:	4b67      	ldr	r3, [pc, #412]	; (8002784 <HAL_RCC_ClockConfig+0x1b4>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 020f 	and.w	r2, r3, #15
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d20c      	bcs.n	800260c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025f2:	4b64      	ldr	r3, [pc, #400]	; (8002784 <HAL_RCC_ClockConfig+0x1b4>)
 80025f4:	683a      	ldr	r2, [r7, #0]
 80025f6:	b2d2      	uxtb	r2, r2
 80025f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025fa:	4b62      	ldr	r3, [pc, #392]	; (8002784 <HAL_RCC_ClockConfig+0x1b4>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 020f 	and.w	r2, r3, #15
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	429a      	cmp	r2, r3
 8002606:	d001      	beq.n	800260c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	e0b6      	b.n	800277a <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 0302 	and.w	r3, r3, #2
 8002614:	2b00      	cmp	r3, #0
 8002616:	d020      	beq.n	800265a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 0304 	and.w	r3, r3, #4
 8002620:	2b00      	cmp	r3, #0
 8002622:	d005      	beq.n	8002630 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002624:	4a58      	ldr	r2, [pc, #352]	; (8002788 <HAL_RCC_ClockConfig+0x1b8>)
 8002626:	4b58      	ldr	r3, [pc, #352]	; (8002788 <HAL_RCC_ClockConfig+0x1b8>)
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800262e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 0308 	and.w	r3, r3, #8
 8002638:	2b00      	cmp	r3, #0
 800263a:	d005      	beq.n	8002648 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800263c:	4a52      	ldr	r2, [pc, #328]	; (8002788 <HAL_RCC_ClockConfig+0x1b8>)
 800263e:	4b52      	ldr	r3, [pc, #328]	; (8002788 <HAL_RCC_ClockConfig+0x1b8>)
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002646:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002648:	494f      	ldr	r1, [pc, #316]	; (8002788 <HAL_RCC_ClockConfig+0x1b8>)
 800264a:	4b4f      	ldr	r3, [pc, #316]	; (8002788 <HAL_RCC_ClockConfig+0x1b8>)
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	4313      	orrs	r3, r2
 8002658:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0301 	and.w	r3, r3, #1
 8002662:	2b00      	cmp	r3, #0
 8002664:	d044      	beq.n	80026f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	2b01      	cmp	r3, #1
 800266c:	d107      	bne.n	800267e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800266e:	4b46      	ldr	r3, [pc, #280]	; (8002788 <HAL_RCC_ClockConfig+0x1b8>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002676:	2b00      	cmp	r3, #0
 8002678:	d119      	bne.n	80026ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e07d      	b.n	800277a <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	2b02      	cmp	r3, #2
 8002684:	d003      	beq.n	800268e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800268a:	2b03      	cmp	r3, #3
 800268c:	d107      	bne.n	800269e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800268e:	4b3e      	ldr	r3, [pc, #248]	; (8002788 <HAL_RCC_ClockConfig+0x1b8>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002696:	2b00      	cmp	r3, #0
 8002698:	d109      	bne.n	80026ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e06d      	b.n	800277a <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800269e:	4b3a      	ldr	r3, [pc, #232]	; (8002788 <HAL_RCC_ClockConfig+0x1b8>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0302 	and.w	r3, r3, #2
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d101      	bne.n	80026ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e065      	b.n	800277a <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026ae:	4936      	ldr	r1, [pc, #216]	; (8002788 <HAL_RCC_ClockConfig+0x1b8>)
 80026b0:	4b35      	ldr	r3, [pc, #212]	; (8002788 <HAL_RCC_ClockConfig+0x1b8>)
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	f023 0203 	bic.w	r2, r3, #3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	4313      	orrs	r3, r2
 80026be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026c0:	f7fe fd14 	bl	80010ec <HAL_GetTick>
 80026c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026c6:	e00a      	b.n	80026de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026c8:	f7fe fd10 	bl	80010ec <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d901      	bls.n	80026de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	e04d      	b.n	800277a <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026de:	4b2a      	ldr	r3, [pc, #168]	; (8002788 <HAL_RCC_ClockConfig+0x1b8>)
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	f003 020c 	and.w	r2, r3, #12
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d1eb      	bne.n	80026c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80026f0:	4b24      	ldr	r3, [pc, #144]	; (8002784 <HAL_RCC_ClockConfig+0x1b4>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f003 020f 	and.w	r2, r3, #15
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	429a      	cmp	r2, r3
 80026fc:	d90c      	bls.n	8002718 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026fe:	4b21      	ldr	r3, [pc, #132]	; (8002784 <HAL_RCC_ClockConfig+0x1b4>)
 8002700:	683a      	ldr	r2, [r7, #0]
 8002702:	b2d2      	uxtb	r2, r2
 8002704:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002706:	4b1f      	ldr	r3, [pc, #124]	; (8002784 <HAL_RCC_ClockConfig+0x1b4>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 020f 	and.w	r2, r3, #15
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	429a      	cmp	r2, r3
 8002712:	d001      	beq.n	8002718 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	e030      	b.n	800277a <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 0304 	and.w	r3, r3, #4
 8002720:	2b00      	cmp	r3, #0
 8002722:	d008      	beq.n	8002736 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002724:	4918      	ldr	r1, [pc, #96]	; (8002788 <HAL_RCC_ClockConfig+0x1b8>)
 8002726:	4b18      	ldr	r3, [pc, #96]	; (8002788 <HAL_RCC_ClockConfig+0x1b8>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	4313      	orrs	r3, r2
 8002734:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0308 	and.w	r3, r3, #8
 800273e:	2b00      	cmp	r3, #0
 8002740:	d009      	beq.n	8002756 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002742:	4911      	ldr	r1, [pc, #68]	; (8002788 <HAL_RCC_ClockConfig+0x1b8>)
 8002744:	4b10      	ldr	r3, [pc, #64]	; (8002788 <HAL_RCC_ClockConfig+0x1b8>)
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	691b      	ldr	r3, [r3, #16]
 8002750:	00db      	lsls	r3, r3, #3
 8002752:	4313      	orrs	r3, r2
 8002754:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002756:	f000 fb7b 	bl	8002e50 <HAL_RCC_GetSysClockFreq>
 800275a:	4601      	mov	r1, r0
 800275c:	4b0a      	ldr	r3, [pc, #40]	; (8002788 <HAL_RCC_ClockConfig+0x1b8>)
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	091b      	lsrs	r3, r3, #4
 8002762:	f003 030f 	and.w	r3, r3, #15
 8002766:	4a09      	ldr	r2, [pc, #36]	; (800278c <HAL_RCC_ClockConfig+0x1bc>)
 8002768:	5cd3      	ldrb	r3, [r2, r3]
 800276a:	fa21 f303 	lsr.w	r3, r1, r3
 800276e:	4a08      	ldr	r2, [pc, #32]	; (8002790 <HAL_RCC_ClockConfig+0x1c0>)
 8002770:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8002772:	2000      	movs	r0, #0
 8002774:	f7fe fc76 	bl	8001064 <HAL_InitTick>

  return HAL_OK;
 8002778:	2300      	movs	r3, #0
}
 800277a:	4618      	mov	r0, r3
 800277c:	3710      	adds	r7, #16
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	40023c00 	.word	0x40023c00
 8002788:	40023800 	.word	0x40023800
 800278c:	0800e730 	.word	0x0800e730
 8002790:	2000001c 	.word	0x2000001c

08002794 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002798:	4b03      	ldr	r3, [pc, #12]	; (80027a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800279a:	681b      	ldr	r3, [r3, #0]
}
 800279c:	4618      	mov	r0, r3
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	2000001c 	.word	0x2000001c

080027ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80027b0:	f7ff fff0 	bl	8002794 <HAL_RCC_GetHCLKFreq>
 80027b4:	4601      	mov	r1, r0
 80027b6:	4b05      	ldr	r3, [pc, #20]	; (80027cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	0a9b      	lsrs	r3, r3, #10
 80027bc:	f003 0307 	and.w	r3, r3, #7
 80027c0:	4a03      	ldr	r2, [pc, #12]	; (80027d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027c2:	5cd3      	ldrb	r3, [r2, r3]
 80027c4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	40023800 	.word	0x40023800
 80027d0:	0800e740 	.word	0x0800e740

080027d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80027d8:	f7ff ffdc 	bl	8002794 <HAL_RCC_GetHCLKFreq>
 80027dc:	4601      	mov	r1, r0
 80027de:	4b05      	ldr	r3, [pc, #20]	; (80027f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	0b5b      	lsrs	r3, r3, #13
 80027e4:	f003 0307 	and.w	r3, r3, #7
 80027e8:	4a03      	ldr	r2, [pc, #12]	; (80027f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027ea:	5cd3      	ldrb	r3, [r2, r3]
 80027ec:	fa21 f303 	lsr.w	r3, r1, r3
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	40023800 	.word	0x40023800
 80027f8:	0800e740 	.word	0x0800e740

080027fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b08c      	sub	sp, #48	; 0x30
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002804:	2300      	movs	r3, #0
 8002806:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8002808:	2300      	movs	r3, #0
 800280a:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 800280c:	2300      	movs	r3, #0
 800280e:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8002810:	2300      	movs	r3, #0
 8002812:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8002814:	2300      	movs	r3, #0
 8002816:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8002818:	2300      	movs	r3, #0
 800281a:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 800281c:	2300      	movs	r3, #0
 800281e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8002820:	2300      	movs	r3, #0
 8002822:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8002824:	2300      	movs	r3, #0
 8002826:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 0301 	and.w	r3, r3, #1
 8002830:	2b00      	cmp	r3, #0
 8002832:	d010      	beq.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8002834:	496f      	ldr	r1, [pc, #444]	; (80029f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002836:	4b6f      	ldr	r3, [pc, #444]	; (80029f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002838:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800283c:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002844:	4313      	orrs	r3, r2
 8002846:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8002852:	2301      	movs	r3, #1
 8002854:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	2b00      	cmp	r3, #0
 8002860:	d010      	beq.n	8002884 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8002862:	4964      	ldr	r1, [pc, #400]	; (80029f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002864:	4b63      	ldr	r3, [pc, #396]	; (80029f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002866:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800286a:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002872:	4313      	orrs	r3, r2
 8002874:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800287c:	2b00      	cmp	r3, #0
 800287e:	d101      	bne.n	8002884 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8002880:	2301      	movs	r3, #1
 8002882:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 0304 	and.w	r3, r3, #4
 800288c:	2b00      	cmp	r3, #0
 800288e:	d017      	beq.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002890:	4958      	ldr	r1, [pc, #352]	; (80029f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002892:	4b58      	ldr	r3, [pc, #352]	; (80029f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002894:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002898:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a0:	4313      	orrs	r3, r2
 80028a2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80028ae:	d101      	bne.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80028b0:	2301      	movs	r3, #1
 80028b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d101      	bne.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80028bc:	2301      	movs	r3, #1
 80028be:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0308 	and.w	r3, r3, #8
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d017      	beq.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80028cc:	4949      	ldr	r1, [pc, #292]	; (80029f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028ce:	4b49      	ldr	r3, [pc, #292]	; (80029f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80028d4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028dc:	4313      	orrs	r3, r2
 80028de:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028ea:	d101      	bne.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80028ec:	2301      	movs	r3, #1
 80028ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d101      	bne.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 80028f8:	2301      	movs	r3, #1
 80028fa:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f003 0320 	and.w	r3, r3, #32
 8002904:	2b00      	cmp	r3, #0
 8002906:	f000 808a 	beq.w	8002a1e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800290a:	2300      	movs	r3, #0
 800290c:	60bb      	str	r3, [r7, #8]
 800290e:	4a39      	ldr	r2, [pc, #228]	; (80029f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002910:	4b38      	ldr	r3, [pc, #224]	; (80029f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002914:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002918:	6413      	str	r3, [r2, #64]	; 0x40
 800291a:	4b36      	ldr	r3, [pc, #216]	; (80029f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800291c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002922:	60bb      	str	r3, [r7, #8]
 8002924:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002926:	4a34      	ldr	r2, [pc, #208]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002928:	4b33      	ldr	r3, [pc, #204]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002930:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002932:	f7fe fbdb 	bl	80010ec <HAL_GetTick>
 8002936:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002938:	e008      	b.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800293a:	f7fe fbd7 	bl	80010ec <HAL_GetTick>
 800293e:	4602      	mov	r2, r0
 8002940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	2b02      	cmp	r3, #2
 8002946:	d901      	bls.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8002948:	2303      	movs	r3, #3
 800294a:	e278      	b.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800294c:	4b2a      	ldr	r3, [pc, #168]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002954:	2b00      	cmp	r3, #0
 8002956:	d0f0      	beq.n	800293a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002958:	4b26      	ldr	r3, [pc, #152]	; (80029f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800295a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800295c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002960:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002962:	6a3b      	ldr	r3, [r7, #32]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d02f      	beq.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296c:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8002970:	6a3b      	ldr	r3, [r7, #32]
 8002972:	429a      	cmp	r2, r3
 8002974:	d028      	beq.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002976:	4b1f      	ldr	r3, [pc, #124]	; (80029f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002978:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800297a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800297e:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002980:	4b1e      	ldr	r3, [pc, #120]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002982:	2201      	movs	r2, #1
 8002984:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002986:	4b1d      	ldr	r3, [pc, #116]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002988:	2200      	movs	r2, #0
 800298a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800298c:	4a19      	ldr	r2, [pc, #100]	; (80029f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800298e:	6a3b      	ldr	r3, [r7, #32]
 8002990:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002992:	4b18      	ldr	r3, [pc, #96]	; (80029f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002994:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002996:	f003 0301 	and.w	r3, r3, #1
 800299a:	2b01      	cmp	r3, #1
 800299c:	d114      	bne.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800299e:	f7fe fba5 	bl	80010ec <HAL_GetTick>
 80029a2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029a4:	e00a      	b.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029a6:	f7fe fba1 	bl	80010ec <HAL_GetTick>
 80029aa:	4602      	mov	r2, r0
 80029ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d901      	bls.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e240      	b.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029bc:	4b0d      	ldr	r3, [pc, #52]	; (80029f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80029be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029c0:	f003 0302 	and.w	r3, r3, #2
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d0ee      	beq.n	80029a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80029d4:	d114      	bne.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80029d6:	4907      	ldr	r1, [pc, #28]	; (80029f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80029d8:	4b06      	ldr	r3, [pc, #24]	; (80029f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80029e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029ec:	4313      	orrs	r3, r2
 80029ee:	608b      	str	r3, [r1, #8]
 80029f0:	e00c      	b.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x210>
 80029f2:	bf00      	nop
 80029f4:	40023800 	.word	0x40023800
 80029f8:	40007000 	.word	0x40007000
 80029fc:	42470e40 	.word	0x42470e40
 8002a00:	4a4a      	ldr	r2, [pc, #296]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a02:	4b4a      	ldr	r3, [pc, #296]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002a0a:	6093      	str	r3, [r2, #8]
 8002a0c:	4947      	ldr	r1, [pc, #284]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a0e:	4b47      	ldr	r3, [pc, #284]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a10:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0310 	and.w	r3, r3, #16
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d004      	beq.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002a2a:	4a41      	ldr	r2, [pc, #260]	; (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002a32:	6013      	str	r3, [r2, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d00a      	beq.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8002a40:	493a      	ldr	r1, [pc, #232]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a42:	4b3a      	ldr	r3, [pc, #232]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a48:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a50:	4313      	orrs	r3, r2
 8002a52:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d00a      	beq.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002a62:	4932      	ldr	r1, [pc, #200]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a64:	4b31      	ldr	r3, [pc, #196]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a6a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a72:	4313      	orrs	r3, r2
 8002a74:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d011      	beq.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002a84:	4929      	ldr	r1, [pc, #164]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a86:	4b29      	ldr	r3, [pc, #164]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a8c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a94:	4313      	orrs	r3, r2
 8002a96:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002aa2:	d101      	bne.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d00a      	beq.n	8002aca <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8002ab4:	491d      	ldr	r1, [pc, #116]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002ab6:	4b1d      	ldr	r3, [pc, #116]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002ab8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002abc:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d011      	beq.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8002ad6:	4915      	ldr	r1, [pc, #84]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002ad8:	4b14      	ldr	r3, [pc, #80]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002ada:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ade:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002af0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002af4:	d101      	bne.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8002af6:	2301      	movs	r3, #1
 8002af8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002afa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d005      	beq.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b08:	f040 80ff 	bne.w	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002b0c:	4b09      	ldr	r3, [pc, #36]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002b12:	f7fe faeb 	bl	80010ec <HAL_GetTick>
 8002b16:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002b18:	e00e      	b.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002b1a:	f7fe fae7 	bl	80010ec <HAL_GetTick>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d907      	bls.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e188      	b.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002b2c:	40023800 	.word	0x40023800
 8002b30:	424711e0 	.word	0x424711e0
 8002b34:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002b38:	4b7e      	ldr	r3, [pc, #504]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d1ea      	bne.n	8002b1a <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0301 	and.w	r3, r3, #1
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d003      	beq.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d009      	beq.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d028      	beq.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d124      	bne.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002b6c:	4b71      	ldr	r3, [pc, #452]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b72:	0c1b      	lsrs	r3, r3, #16
 8002b74:	f003 0303 	and.w	r3, r3, #3
 8002b78:	3301      	adds	r3, #1
 8002b7a:	005b      	lsls	r3, r3, #1
 8002b7c:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002b7e:	4b6d      	ldr	r3, [pc, #436]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b80:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b84:	0e1b      	lsrs	r3, r3, #24
 8002b86:	f003 030f 	and.w	r3, r3, #15
 8002b8a:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8002b8c:	4969      	ldr	r1, [pc, #420]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685a      	ldr	r2, [r3, #4]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	019b      	lsls	r3, r3, #6
 8002b98:	431a      	orrs	r2, r3
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	085b      	lsrs	r3, r3, #1
 8002b9e:	3b01      	subs	r3, #1
 8002ba0:	041b      	lsls	r3, r3, #16
 8002ba2:	431a      	orrs	r2, r3
 8002ba4:	69bb      	ldr	r3, [r7, #24]
 8002ba6:	061b      	lsls	r3, r3, #24
 8002ba8:	431a      	orrs	r2, r3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	695b      	ldr	r3, [r3, #20]
 8002bae:	071b      	lsls	r3, r3, #28
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0304 	and.w	r3, r3, #4
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d004      	beq.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002bca:	d00a      	beq.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d035      	beq.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bdc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002be0:	d130      	bne.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002be2:	4b54      	ldr	r3, [pc, #336]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002be4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002be8:	0c1b      	lsrs	r3, r3, #16
 8002bea:	f003 0303 	and.w	r3, r3, #3
 8002bee:	3301      	adds	r3, #1
 8002bf0:	005b      	lsls	r3, r3, #1
 8002bf2:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002bf4:	4b4f      	ldr	r3, [pc, #316]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002bf6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002bfa:	0f1b      	lsrs	r3, r3, #28
 8002bfc:	f003 0307 	and.w	r3, r3, #7
 8002c00:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8002c02:	494c      	ldr	r1, [pc, #304]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	685a      	ldr	r2, [r3, #4]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	019b      	lsls	r3, r3, #6
 8002c0e:	431a      	orrs	r2, r3
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	085b      	lsrs	r3, r3, #1
 8002c14:	3b01      	subs	r3, #1
 8002c16:	041b      	lsls	r3, r3, #16
 8002c18:	431a      	orrs	r2, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	691b      	ldr	r3, [r3, #16]
 8002c1e:	061b      	lsls	r3, r3, #24
 8002c20:	431a      	orrs	r2, r3
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	071b      	lsls	r3, r3, #28
 8002c26:	4313      	orrs	r3, r2
 8002c28:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002c2c:	4941      	ldr	r1, [pc, #260]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c2e:	4b41      	ldr	r3, [pc, #260]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c34:	f023 021f 	bic.w	r2, r3, #31
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c3c:	3b01      	subs	r3, #1
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d029      	beq.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c54:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c58:	d124      	bne.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002c5a:	4b36      	ldr	r3, [pc, #216]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c60:	0c1b      	lsrs	r3, r3, #16
 8002c62:	f003 0303 	and.w	r3, r3, #3
 8002c66:	3301      	adds	r3, #1
 8002c68:	005b      	lsls	r3, r3, #1
 8002c6a:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002c6c:	4b31      	ldr	r3, [pc, #196]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c72:	0f1b      	lsrs	r3, r3, #28
 8002c74:	f003 0307 	and.w	r3, r3, #7
 8002c78:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8002c7a:	492e      	ldr	r1, [pc, #184]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685a      	ldr	r2, [r3, #4]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	019b      	lsls	r3, r3, #6
 8002c86:	431a      	orrs	r2, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	085b      	lsrs	r3, r3, #1
 8002c8e:	3b01      	subs	r3, #1
 8002c90:	041b      	lsls	r3, r3, #16
 8002c92:	431a      	orrs	r2, r3
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	061b      	lsls	r3, r3, #24
 8002c98:	431a      	orrs	r2, r3
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	071b      	lsls	r3, r3, #28
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d016      	beq.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002cb0:	4920      	ldr	r1, [pc, #128]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685a      	ldr	r2, [r3, #4]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	019b      	lsls	r3, r3, #6
 8002cbc:	431a      	orrs	r2, r3
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	68db      	ldr	r3, [r3, #12]
 8002cc2:	085b      	lsrs	r3, r3, #1
 8002cc4:	3b01      	subs	r3, #1
 8002cc6:	041b      	lsls	r3, r3, #16
 8002cc8:	431a      	orrs	r2, r3
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	691b      	ldr	r3, [r3, #16]
 8002cce:	061b      	lsls	r3, r3, #24
 8002cd0:	431a      	orrs	r2, r3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	695b      	ldr	r3, [r3, #20]
 8002cd6:	071b      	lsls	r3, r3, #28
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002cde:	4b16      	ldr	r3, [pc, #88]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002ce4:	f7fe fa02 	bl	80010ec <HAL_GetTick>
 8002ce8:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002cea:	e008      	b.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002cec:	f7fe f9fe 	bl	80010ec <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e09f      	b.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002cfe:	4b0d      	ldr	r3, [pc, #52]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d0f0      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8002d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	f040 8095 	bne.w	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002d12:	4b0a      	ldr	r3, [pc, #40]	; (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002d18:	f7fe f9e8 	bl	80010ec <HAL_GetTick>
 8002d1c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002d1e:	e00f      	b.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002d20:	f7fe f9e4 	bl	80010ec <HAL_GetTick>
 8002d24:	4602      	mov	r2, r0
 8002d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d908      	bls.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e085      	b.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002d32:	bf00      	nop
 8002d34:	40023800 	.word	0x40023800
 8002d38:	42470068 	.word	0x42470068
 8002d3c:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002d40:	4b41      	ldr	r3, [pc, #260]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d48:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d4c:	d0e8      	beq.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0304 	and.w	r3, r3, #4
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d003      	beq.n	8002d62 <HAL_RCCEx_PeriphCLKConfig+0x566>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d009      	beq.n	8002d76 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d02b      	beq.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d127      	bne.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8002d76:	4b34      	ldr	r3, [pc, #208]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d7c:	0c1b      	lsrs	r3, r3, #16
 8002d7e:	f003 0303 	and.w	r3, r3, #3
 8002d82:	3301      	adds	r3, #1
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8002d88:	492f      	ldr	r1, [pc, #188]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	699a      	ldr	r2, [r3, #24]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	69db      	ldr	r3, [r3, #28]
 8002d92:	019b      	lsls	r3, r3, #6
 8002d94:	431a      	orrs	r2, r3
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	085b      	lsrs	r3, r3, #1
 8002d9a:	3b01      	subs	r3, #1
 8002d9c:	041b      	lsls	r3, r3, #16
 8002d9e:	431a      	orrs	r2, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da4:	061b      	lsls	r3, r3, #24
 8002da6:	4313      	orrs	r3, r2
 8002da8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002dac:	4926      	ldr	r1, [pc, #152]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002dae:	4b26      	ldr	r3, [pc, #152]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002db0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002db4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dbc:	3b01      	subs	r3, #1
 8002dbe:	021b      	lsls	r3, r3, #8
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d01d      	beq.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x612>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dd6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002dda:	d118      	bne.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002ddc:	4b1a      	ldr	r3, [pc, #104]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002de2:	0e1b      	lsrs	r3, r3, #24
 8002de4:	f003 030f 	and.w	r3, r3, #15
 8002de8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8002dea:	4917      	ldr	r1, [pc, #92]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	699a      	ldr	r2, [r3, #24]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	69db      	ldr	r3, [r3, #28]
 8002df4:	019b      	lsls	r3, r3, #6
 8002df6:	431a      	orrs	r2, r3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6a1b      	ldr	r3, [r3, #32]
 8002dfc:	085b      	lsrs	r3, r3, #1
 8002dfe:	3b01      	subs	r3, #1
 8002e00:	041b      	lsls	r3, r3, #16
 8002e02:	431a      	orrs	r2, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	061b      	lsls	r3, r3, #24
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002e0e:	4b0f      	ldr	r3, [pc, #60]	; (8002e4c <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8002e10:	2201      	movs	r2, #1
 8002e12:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002e14:	f7fe f96a 	bl	80010ec <HAL_GetTick>
 8002e18:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002e1a:	e008      	b.n	8002e2e <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002e1c:	f7fe f966 	bl	80010ec <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d901      	bls.n	8002e2e <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e007      	b.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002e2e:	4b06      	ldr	r3, [pc, #24]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e36:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e3a:	d1ef      	bne.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3730      	adds	r7, #48	; 0x30
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	40023800 	.word	0x40023800
 8002e4c:	42470070 	.word	0x42470070

08002e50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e54:	b091      	sub	sp, #68	; 0x44
 8002e56:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t pllvco = 0U;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllp = 0U;
 8002e60:	2300      	movs	r3, #0
 8002e62:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t pllr = 0U;
 8002e64:	2300      	movs	r3, #0
 8002e66:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e6c:	4b9e      	ldr	r3, [pc, #632]	; (80030e8 <HAL_RCC_GetSysClockFreq+0x298>)
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	f003 030c 	and.w	r3, r3, #12
 8002e74:	2b0c      	cmp	r3, #12
 8002e76:	f200 812d 	bhi.w	80030d4 <HAL_RCC_GetSysClockFreq+0x284>
 8002e7a:	a201      	add	r2, pc, #4	; (adr r2, 8002e80 <HAL_RCC_GetSysClockFreq+0x30>)
 8002e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e80:	08002eb5 	.word	0x08002eb5
 8002e84:	080030d5 	.word	0x080030d5
 8002e88:	080030d5 	.word	0x080030d5
 8002e8c:	080030d5 	.word	0x080030d5
 8002e90:	08002ebb 	.word	0x08002ebb
 8002e94:	080030d5 	.word	0x080030d5
 8002e98:	080030d5 	.word	0x080030d5
 8002e9c:	080030d5 	.word	0x080030d5
 8002ea0:	08002ec1 	.word	0x08002ec1
 8002ea4:	080030d5 	.word	0x080030d5
 8002ea8:	080030d5 	.word	0x080030d5
 8002eac:	080030d5 	.word	0x080030d5
 8002eb0:	08002fd7 	.word	0x08002fd7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002eb4:	4b8d      	ldr	r3, [pc, #564]	; (80030ec <HAL_RCC_GetSysClockFreq+0x29c>)
 8002eb6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002eb8:	e10f      	b.n	80030da <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002eba:	4b8d      	ldr	r3, [pc, #564]	; (80030f0 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002ebc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002ebe:	e10c      	b.n	80030da <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ec0:	4b89      	ldr	r3, [pc, #548]	; (80030e8 <HAL_RCC_GetSysClockFreq+0x298>)
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ec8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002eca:	4b87      	ldr	r3, [pc, #540]	; (80030e8 <HAL_RCC_GetSysClockFreq+0x298>)
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d023      	beq.n	8002f1e <HAL_RCC_GetSysClockFreq+0xce>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ed6:	4b84      	ldr	r3, [pc, #528]	; (80030e8 <HAL_RCC_GetSysClockFreq+0x298>)
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	099b      	lsrs	r3, r3, #6
 8002edc:	f04f 0400 	mov.w	r4, #0
 8002ee0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002ee4:	f04f 0200 	mov.w	r2, #0
 8002ee8:	ea03 0301 	and.w	r3, r3, r1
 8002eec:	ea04 0402 	and.w	r4, r4, r2
 8002ef0:	4a7f      	ldr	r2, [pc, #508]	; (80030f0 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002ef2:	fb02 f104 	mul.w	r1, r2, r4
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	fb02 f203 	mul.w	r2, r2, r3
 8002efc:	440a      	add	r2, r1
 8002efe:	497c      	ldr	r1, [pc, #496]	; (80030f0 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002f00:	fba3 0101 	umull	r0, r1, r3, r1
 8002f04:	1853      	adds	r3, r2, r1
 8002f06:	4619      	mov	r1, r3
 8002f08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f0a:	f04f 0400 	mov.w	r4, #0
 8002f0e:	461a      	mov	r2, r3
 8002f10:	4623      	mov	r3, r4
 8002f12:	f7fd fefd 	bl	8000d10 <__aeabi_uldivmod>
 8002f16:	4603      	mov	r3, r0
 8002f18:	460c      	mov	r4, r1
 8002f1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f1c:	e04d      	b.n	8002fba <HAL_RCC_GetSysClockFreq+0x16a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f1e:	4b72      	ldr	r3, [pc, #456]	; (80030e8 <HAL_RCC_GetSysClockFreq+0x298>)
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	099b      	lsrs	r3, r3, #6
 8002f24:	f04f 0400 	mov.w	r4, #0
 8002f28:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002f2c:	f04f 0200 	mov.w	r2, #0
 8002f30:	ea01 0103 	and.w	r1, r1, r3
 8002f34:	ea02 0204 	and.w	r2, r2, r4
 8002f38:	460b      	mov	r3, r1
 8002f3a:	4614      	mov	r4, r2
 8002f3c:	0160      	lsls	r0, r4, #5
 8002f3e:	6278      	str	r0, [r7, #36]	; 0x24
 8002f40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002f42:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8002f46:	6278      	str	r0, [r7, #36]	; 0x24
 8002f48:	015b      	lsls	r3, r3, #5
 8002f4a:	623b      	str	r3, [r7, #32]
 8002f4c:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8002f50:	1a5b      	subs	r3, r3, r1
 8002f52:	eb64 0402 	sbc.w	r4, r4, r2
 8002f56:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8002f5a:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8002f5e:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8002f62:	ebb8 0803 	subs.w	r8, r8, r3
 8002f66:	eb69 0904 	sbc.w	r9, r9, r4
 8002f6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f6e:	61fb      	str	r3, [r7, #28]
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f76:	61fb      	str	r3, [r7, #28]
 8002f78:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8002f7c:	61bb      	str	r3, [r7, #24]
 8002f7e:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8002f82:	eb18 0801 	adds.w	r8, r8, r1
 8002f86:	eb49 0902 	adc.w	r9, r9, r2
 8002f8a:	ea4f 2389 	mov.w	r3, r9, lsl #10
 8002f8e:	617b      	str	r3, [r7, #20]
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	ea43 5398 	orr.w	r3, r3, r8, lsr #22
 8002f96:	617b      	str	r3, [r7, #20]
 8002f98:	ea4f 2388 	mov.w	r3, r8, lsl #10
 8002f9c:	613b      	str	r3, [r7, #16]
 8002f9e:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002fa2:	4640      	mov	r0, r8
 8002fa4:	4649      	mov	r1, r9
 8002fa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fa8:	f04f 0400 	mov.w	r4, #0
 8002fac:	461a      	mov	r2, r3
 8002fae:	4623      	mov	r3, r4
 8002fb0:	f7fd feae 	bl	8000d10 <__aeabi_uldivmod>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	460c      	mov	r4, r1
 8002fb8:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002fba:	4b4b      	ldr	r3, [pc, #300]	; (80030e8 <HAL_RCC_GetSysClockFreq+0x298>)
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	0c1b      	lsrs	r3, r3, #16
 8002fc0:	f003 0303 	and.w	r3, r3, #3
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	005b      	lsls	r3, r3, #1
 8002fc8:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002fca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fce:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fd2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002fd4:	e081      	b.n	80030da <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002fd6:	4b44      	ldr	r3, [pc, #272]	; (80030e8 <HAL_RCC_GetSysClockFreq+0x298>)
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002fde:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002fe0:	4b41      	ldr	r3, [pc, #260]	; (80030e8 <HAL_RCC_GetSysClockFreq+0x298>)
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d023      	beq.n	8003034 <HAL_RCC_GetSysClockFreq+0x1e4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fec:	4b3e      	ldr	r3, [pc, #248]	; (80030e8 <HAL_RCC_GetSysClockFreq+0x298>)
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	099b      	lsrs	r3, r3, #6
 8002ff2:	f04f 0400 	mov.w	r4, #0
 8002ff6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002ffa:	f04f 0200 	mov.w	r2, #0
 8002ffe:	ea03 0301 	and.w	r3, r3, r1
 8003002:	ea04 0402 	and.w	r4, r4, r2
 8003006:	4a3a      	ldr	r2, [pc, #232]	; (80030f0 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003008:	fb02 f104 	mul.w	r1, r2, r4
 800300c:	2200      	movs	r2, #0
 800300e:	fb02 f203 	mul.w	r2, r2, r3
 8003012:	440a      	add	r2, r1
 8003014:	4936      	ldr	r1, [pc, #216]	; (80030f0 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003016:	fba3 0101 	umull	r0, r1, r3, r1
 800301a:	1853      	adds	r3, r2, r1
 800301c:	4619      	mov	r1, r3
 800301e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003020:	f04f 0400 	mov.w	r4, #0
 8003024:	461a      	mov	r2, r3
 8003026:	4623      	mov	r3, r4
 8003028:	f7fd fe72 	bl	8000d10 <__aeabi_uldivmod>
 800302c:	4603      	mov	r3, r0
 800302e:	460c      	mov	r4, r1
 8003030:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003032:	e043      	b.n	80030bc <HAL_RCC_GetSysClockFreq+0x26c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003034:	4b2c      	ldr	r3, [pc, #176]	; (80030e8 <HAL_RCC_GetSysClockFreq+0x298>)
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	099b      	lsrs	r3, r3, #6
 800303a:	f04f 0400 	mov.w	r4, #0
 800303e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003042:	f04f 0200 	mov.w	r2, #0
 8003046:	ea01 0103 	and.w	r1, r1, r3
 800304a:	ea02 0204 	and.w	r2, r2, r4
 800304e:	460b      	mov	r3, r1
 8003050:	4614      	mov	r4, r2
 8003052:	0160      	lsls	r0, r4, #5
 8003054:	60f8      	str	r0, [r7, #12]
 8003056:	68f8      	ldr	r0, [r7, #12]
 8003058:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 800305c:	60f8      	str	r0, [r7, #12]
 800305e:	015b      	lsls	r3, r3, #5
 8003060:	60bb      	str	r3, [r7, #8]
 8003062:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003066:	1a5b      	subs	r3, r3, r1
 8003068:	eb64 0402 	sbc.w	r4, r4, r2
 800306c:	01a6      	lsls	r6, r4, #6
 800306e:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8003072:	019d      	lsls	r5, r3, #6
 8003074:	1aed      	subs	r5, r5, r3
 8003076:	eb66 0604 	sbc.w	r6, r6, r4
 800307a:	00f3      	lsls	r3, r6, #3
 800307c:	607b      	str	r3, [r7, #4]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8003084:	607b      	str	r3, [r7, #4]
 8003086:	00eb      	lsls	r3, r5, #3
 8003088:	603b      	str	r3, [r7, #0]
 800308a:	e897 0060 	ldmia.w	r7, {r5, r6}
 800308e:	186d      	adds	r5, r5, r1
 8003090:	eb46 0602 	adc.w	r6, r6, r2
 8003094:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8003098:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 800309c:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 80030a0:	4655      	mov	r5, sl
 80030a2:	465e      	mov	r6, fp
 80030a4:	4628      	mov	r0, r5
 80030a6:	4631      	mov	r1, r6
 80030a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030aa:	f04f 0400 	mov.w	r4, #0
 80030ae:	461a      	mov	r2, r3
 80030b0:	4623      	mov	r3, r4
 80030b2:	f7fd fe2d 	bl	8000d10 <__aeabi_uldivmod>
 80030b6:	4603      	mov	r3, r0
 80030b8:	460c      	mov	r4, r1
 80030ba:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80030bc:	4b0a      	ldr	r3, [pc, #40]	; (80030e8 <HAL_RCC_GetSysClockFreq+0x298>)
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	0f1b      	lsrs	r3, r3, #28
 80030c2:	f003 0307 	and.w	r3, r3, #7
 80030c6:	62fb      	str	r3, [r7, #44]	; 0x2c

      sysclockfreq = pllvco/pllr;
 80030c8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80030ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80030d0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80030d2:	e002      	b.n	80030da <HAL_RCC_GetSysClockFreq+0x28a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80030d4:	4b05      	ldr	r3, [pc, #20]	; (80030ec <HAL_RCC_GetSysClockFreq+0x29c>)
 80030d6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80030d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80030dc:	4618      	mov	r0, r3
 80030de:	3744      	adds	r7, #68	; 0x44
 80030e0:	46bd      	mov	sp, r7
 80030e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030e6:	bf00      	nop
 80030e8:	40023800 	.word	0x40023800
 80030ec:	00f42400 	.word	0x00f42400
 80030f0:	017d7840 	.word	0x017d7840

080030f4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b086      	sub	sp, #24
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80030fc:	2300      	movs	r3, #0
 80030fe:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0301 	and.w	r3, r3, #1
 8003108:	2b00      	cmp	r3, #0
 800310a:	f000 8083 	beq.w	8003214 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800310e:	4b95      	ldr	r3, [pc, #596]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f003 030c 	and.w	r3, r3, #12
 8003116:	2b04      	cmp	r3, #4
 8003118:	d019      	beq.n	800314e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800311a:	4b92      	ldr	r3, [pc, #584]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003122:	2b08      	cmp	r3, #8
 8003124:	d106      	bne.n	8003134 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003126:	4b8f      	ldr	r3, [pc, #572]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800312e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003132:	d00c      	beq.n	800314e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003134:	4b8b      	ldr	r3, [pc, #556]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800313c:	2b0c      	cmp	r3, #12
 800313e:	d112      	bne.n	8003166 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003140:	4b88      	ldr	r3, [pc, #544]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003148:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800314c:	d10b      	bne.n	8003166 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800314e:	4b85      	ldr	r3, [pc, #532]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d05b      	beq.n	8003212 <HAL_RCC_OscConfig+0x11e>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d157      	bne.n	8003212 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e216      	b.n	8003594 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800316e:	d106      	bne.n	800317e <HAL_RCC_OscConfig+0x8a>
 8003170:	4a7c      	ldr	r2, [pc, #496]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003172:	4b7c      	ldr	r3, [pc, #496]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800317a:	6013      	str	r3, [r2, #0]
 800317c:	e01d      	b.n	80031ba <HAL_RCC_OscConfig+0xc6>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003186:	d10c      	bne.n	80031a2 <HAL_RCC_OscConfig+0xae>
 8003188:	4a76      	ldr	r2, [pc, #472]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 800318a:	4b76      	ldr	r3, [pc, #472]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003192:	6013      	str	r3, [r2, #0]
 8003194:	4a73      	ldr	r2, [pc, #460]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003196:	4b73      	ldr	r3, [pc, #460]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800319e:	6013      	str	r3, [r2, #0]
 80031a0:	e00b      	b.n	80031ba <HAL_RCC_OscConfig+0xc6>
 80031a2:	4a70      	ldr	r2, [pc, #448]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80031a4:	4b6f      	ldr	r3, [pc, #444]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031ac:	6013      	str	r3, [r2, #0]
 80031ae:	4a6d      	ldr	r2, [pc, #436]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80031b0:	4b6c      	ldr	r3, [pc, #432]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031b8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d013      	beq.n	80031ea <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c2:	f7fd ff93 	bl	80010ec <HAL_GetTick>
 80031c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031c8:	e008      	b.n	80031dc <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031ca:	f7fd ff8f 	bl	80010ec <HAL_GetTick>
 80031ce:	4602      	mov	r2, r0
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	2b64      	cmp	r3, #100	; 0x64
 80031d6:	d901      	bls.n	80031dc <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80031d8:	2303      	movs	r3, #3
 80031da:	e1db      	b.n	8003594 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031dc:	4b61      	ldr	r3, [pc, #388]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d0f0      	beq.n	80031ca <HAL_RCC_OscConfig+0xd6>
 80031e8:	e014      	b.n	8003214 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ea:	f7fd ff7f 	bl	80010ec <HAL_GetTick>
 80031ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031f0:	e008      	b.n	8003204 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031f2:	f7fd ff7b 	bl	80010ec <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	2b64      	cmp	r3, #100	; 0x64
 80031fe:	d901      	bls.n	8003204 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	e1c7      	b.n	8003594 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003204:	4b57      	ldr	r3, [pc, #348]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d1f0      	bne.n	80031f2 <HAL_RCC_OscConfig+0xfe>
 8003210:	e000      	b.n	8003214 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003212:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 0302 	and.w	r3, r3, #2
 800321c:	2b00      	cmp	r3, #0
 800321e:	d06f      	beq.n	8003300 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003220:	4b50      	ldr	r3, [pc, #320]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	f003 030c 	and.w	r3, r3, #12
 8003228:	2b00      	cmp	r3, #0
 800322a:	d017      	beq.n	800325c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800322c:	4b4d      	ldr	r3, [pc, #308]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003234:	2b08      	cmp	r3, #8
 8003236:	d105      	bne.n	8003244 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003238:	4b4a      	ldr	r3, [pc, #296]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003240:	2b00      	cmp	r3, #0
 8003242:	d00b      	beq.n	800325c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003244:	4b47      	ldr	r3, [pc, #284]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800324c:	2b0c      	cmp	r3, #12
 800324e:	d11c      	bne.n	800328a <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003250:	4b44      	ldr	r3, [pc, #272]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003258:	2b00      	cmp	r3, #0
 800325a:	d116      	bne.n	800328a <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800325c:	4b41      	ldr	r3, [pc, #260]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 0302 	and.w	r3, r3, #2
 8003264:	2b00      	cmp	r3, #0
 8003266:	d005      	beq.n	8003274 <HAL_RCC_OscConfig+0x180>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	2b01      	cmp	r3, #1
 800326e:	d001      	beq.n	8003274 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	e18f      	b.n	8003594 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003274:	493b      	ldr	r1, [pc, #236]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003276:	4b3b      	ldr	r3, [pc, #236]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	691b      	ldr	r3, [r3, #16]
 8003282:	00db      	lsls	r3, r3, #3
 8003284:	4313      	orrs	r3, r2
 8003286:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003288:	e03a      	b.n	8003300 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	68db      	ldr	r3, [r3, #12]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d020      	beq.n	80032d4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003292:	4b35      	ldr	r3, [pc, #212]	; (8003368 <HAL_RCC_OscConfig+0x274>)
 8003294:	2201      	movs	r2, #1
 8003296:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003298:	f7fd ff28 	bl	80010ec <HAL_GetTick>
 800329c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800329e:	e008      	b.n	80032b2 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032a0:	f7fd ff24 	bl	80010ec <HAL_GetTick>
 80032a4:	4602      	mov	r2, r0
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d901      	bls.n	80032b2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80032ae:	2303      	movs	r3, #3
 80032b0:	e170      	b.n	8003594 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032b2:	4b2c      	ldr	r3, [pc, #176]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0302 	and.w	r3, r3, #2
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d0f0      	beq.n	80032a0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032be:	4929      	ldr	r1, [pc, #164]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80032c0:	4b28      	ldr	r3, [pc, #160]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	691b      	ldr	r3, [r3, #16]
 80032cc:	00db      	lsls	r3, r3, #3
 80032ce:	4313      	orrs	r3, r2
 80032d0:	600b      	str	r3, [r1, #0]
 80032d2:	e015      	b.n	8003300 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032d4:	4b24      	ldr	r3, [pc, #144]	; (8003368 <HAL_RCC_OscConfig+0x274>)
 80032d6:	2200      	movs	r2, #0
 80032d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032da:	f7fd ff07 	bl	80010ec <HAL_GetTick>
 80032de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032e0:	e008      	b.n	80032f4 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032e2:	f7fd ff03 	bl	80010ec <HAL_GetTick>
 80032e6:	4602      	mov	r2, r0
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d901      	bls.n	80032f4 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80032f0:	2303      	movs	r3, #3
 80032f2:	e14f      	b.n	8003594 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032f4:	4b1b      	ldr	r3, [pc, #108]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0302 	and.w	r3, r3, #2
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d1f0      	bne.n	80032e2 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 0308 	and.w	r3, r3, #8
 8003308:	2b00      	cmp	r3, #0
 800330a:	d037      	beq.n	800337c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	695b      	ldr	r3, [r3, #20]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d016      	beq.n	8003342 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003314:	4b15      	ldr	r3, [pc, #84]	; (800336c <HAL_RCC_OscConfig+0x278>)
 8003316:	2201      	movs	r2, #1
 8003318:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800331a:	f7fd fee7 	bl	80010ec <HAL_GetTick>
 800331e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003320:	e008      	b.n	8003334 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003322:	f7fd fee3 	bl	80010ec <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d901      	bls.n	8003334 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e12f      	b.n	8003594 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003334:	4b0b      	ldr	r3, [pc, #44]	; (8003364 <HAL_RCC_OscConfig+0x270>)
 8003336:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003338:	f003 0302 	and.w	r3, r3, #2
 800333c:	2b00      	cmp	r3, #0
 800333e:	d0f0      	beq.n	8003322 <HAL_RCC_OscConfig+0x22e>
 8003340:	e01c      	b.n	800337c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003342:	4b0a      	ldr	r3, [pc, #40]	; (800336c <HAL_RCC_OscConfig+0x278>)
 8003344:	2200      	movs	r2, #0
 8003346:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003348:	f7fd fed0 	bl	80010ec <HAL_GetTick>
 800334c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800334e:	e00f      	b.n	8003370 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003350:	f7fd fecc 	bl	80010ec <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	2b02      	cmp	r3, #2
 800335c:	d908      	bls.n	8003370 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e118      	b.n	8003594 <HAL_RCC_OscConfig+0x4a0>
 8003362:	bf00      	nop
 8003364:	40023800 	.word	0x40023800
 8003368:	42470000 	.word	0x42470000
 800336c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003370:	4b8a      	ldr	r3, [pc, #552]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 8003372:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003374:	f003 0302 	and.w	r3, r3, #2
 8003378:	2b00      	cmp	r3, #0
 800337a:	d1e9      	bne.n	8003350 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 0304 	and.w	r3, r3, #4
 8003384:	2b00      	cmp	r3, #0
 8003386:	f000 8097 	beq.w	80034b8 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800338a:	2300      	movs	r3, #0
 800338c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800338e:	4b83      	ldr	r3, [pc, #524]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 8003390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003392:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d10f      	bne.n	80033ba <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800339a:	2300      	movs	r3, #0
 800339c:	60fb      	str	r3, [r7, #12]
 800339e:	4a7f      	ldr	r2, [pc, #508]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 80033a0:	4b7e      	ldr	r3, [pc, #504]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 80033a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033a8:	6413      	str	r3, [r2, #64]	; 0x40
 80033aa:	4b7c      	ldr	r3, [pc, #496]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 80033ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033b2:	60fb      	str	r3, [r7, #12]
 80033b4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80033b6:	2301      	movs	r3, #1
 80033b8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033ba:	4b79      	ldr	r3, [pc, #484]	; (80035a0 <HAL_RCC_OscConfig+0x4ac>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d118      	bne.n	80033f8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033c6:	4a76      	ldr	r2, [pc, #472]	; (80035a0 <HAL_RCC_OscConfig+0x4ac>)
 80033c8:	4b75      	ldr	r3, [pc, #468]	; (80035a0 <HAL_RCC_OscConfig+0x4ac>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033d2:	f7fd fe8b 	bl	80010ec <HAL_GetTick>
 80033d6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033d8:	e008      	b.n	80033ec <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033da:	f7fd fe87 	bl	80010ec <HAL_GetTick>
 80033de:	4602      	mov	r2, r0
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	1ad3      	subs	r3, r2, r3
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	d901      	bls.n	80033ec <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80033e8:	2303      	movs	r3, #3
 80033ea:	e0d3      	b.n	8003594 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033ec:	4b6c      	ldr	r3, [pc, #432]	; (80035a0 <HAL_RCC_OscConfig+0x4ac>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d0f0      	beq.n	80033da <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d106      	bne.n	800340e <HAL_RCC_OscConfig+0x31a>
 8003400:	4a66      	ldr	r2, [pc, #408]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 8003402:	4b66      	ldr	r3, [pc, #408]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 8003404:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003406:	f043 0301 	orr.w	r3, r3, #1
 800340a:	6713      	str	r3, [r2, #112]	; 0x70
 800340c:	e01c      	b.n	8003448 <HAL_RCC_OscConfig+0x354>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	2b05      	cmp	r3, #5
 8003414:	d10c      	bne.n	8003430 <HAL_RCC_OscConfig+0x33c>
 8003416:	4a61      	ldr	r2, [pc, #388]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 8003418:	4b60      	ldr	r3, [pc, #384]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 800341a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800341c:	f043 0304 	orr.w	r3, r3, #4
 8003420:	6713      	str	r3, [r2, #112]	; 0x70
 8003422:	4a5e      	ldr	r2, [pc, #376]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 8003424:	4b5d      	ldr	r3, [pc, #372]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 8003426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003428:	f043 0301 	orr.w	r3, r3, #1
 800342c:	6713      	str	r3, [r2, #112]	; 0x70
 800342e:	e00b      	b.n	8003448 <HAL_RCC_OscConfig+0x354>
 8003430:	4a5a      	ldr	r2, [pc, #360]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 8003432:	4b5a      	ldr	r3, [pc, #360]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 8003434:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003436:	f023 0301 	bic.w	r3, r3, #1
 800343a:	6713      	str	r3, [r2, #112]	; 0x70
 800343c:	4a57      	ldr	r2, [pc, #348]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 800343e:	4b57      	ldr	r3, [pc, #348]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 8003440:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003442:	f023 0304 	bic.w	r3, r3, #4
 8003446:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d015      	beq.n	800347c <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003450:	f7fd fe4c 	bl	80010ec <HAL_GetTick>
 8003454:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003456:	e00a      	b.n	800346e <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003458:	f7fd fe48 	bl	80010ec <HAL_GetTick>
 800345c:	4602      	mov	r2, r0
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	f241 3288 	movw	r2, #5000	; 0x1388
 8003466:	4293      	cmp	r3, r2
 8003468:	d901      	bls.n	800346e <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 800346a:	2303      	movs	r3, #3
 800346c:	e092      	b.n	8003594 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800346e:	4b4b      	ldr	r3, [pc, #300]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 8003470:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003472:	f003 0302 	and.w	r3, r3, #2
 8003476:	2b00      	cmp	r3, #0
 8003478:	d0ee      	beq.n	8003458 <HAL_RCC_OscConfig+0x364>
 800347a:	e014      	b.n	80034a6 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800347c:	f7fd fe36 	bl	80010ec <HAL_GetTick>
 8003480:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003482:	e00a      	b.n	800349a <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003484:	f7fd fe32 	bl	80010ec <HAL_GetTick>
 8003488:	4602      	mov	r2, r0
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003492:	4293      	cmp	r3, r2
 8003494:	d901      	bls.n	800349a <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8003496:	2303      	movs	r3, #3
 8003498:	e07c      	b.n	8003594 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800349a:	4b40      	ldr	r3, [pc, #256]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 800349c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800349e:	f003 0302 	and.w	r3, r3, #2
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d1ee      	bne.n	8003484 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034a6:	7dfb      	ldrb	r3, [r7, #23]
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d105      	bne.n	80034b8 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034ac:	4a3b      	ldr	r2, [pc, #236]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 80034ae:	4b3b      	ldr	r3, [pc, #236]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 80034b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034b6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	699b      	ldr	r3, [r3, #24]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d068      	beq.n	8003592 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80034c0:	4b36      	ldr	r3, [pc, #216]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	f003 030c 	and.w	r3, r3, #12
 80034c8:	2b08      	cmp	r3, #8
 80034ca:	d060      	beq.n	800358e <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	699b      	ldr	r3, [r3, #24]
 80034d0:	2b02      	cmp	r3, #2
 80034d2:	d145      	bne.n	8003560 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034d4:	4b33      	ldr	r3, [pc, #204]	; (80035a4 <HAL_RCC_OscConfig+0x4b0>)
 80034d6:	2200      	movs	r2, #0
 80034d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034da:	f7fd fe07 	bl	80010ec <HAL_GetTick>
 80034de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034e0:	e008      	b.n	80034f4 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034e2:	f7fd fe03 	bl	80010ec <HAL_GetTick>
 80034e6:	4602      	mov	r2, r0
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d901      	bls.n	80034f4 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 80034f0:	2303      	movs	r3, #3
 80034f2:	e04f      	b.n	8003594 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034f4:	4b29      	ldr	r3, [pc, #164]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d1f0      	bne.n	80034e2 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003500:	4926      	ldr	r1, [pc, #152]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	69da      	ldr	r2, [r3, #28]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6a1b      	ldr	r3, [r3, #32]
 800350a:	431a      	orrs	r2, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003510:	019b      	lsls	r3, r3, #6
 8003512:	431a      	orrs	r2, r3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003518:	085b      	lsrs	r3, r3, #1
 800351a:	3b01      	subs	r3, #1
 800351c:	041b      	lsls	r3, r3, #16
 800351e:	431a      	orrs	r2, r3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003524:	061b      	lsls	r3, r3, #24
 8003526:	431a      	orrs	r2, r3
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800352c:	071b      	lsls	r3, r3, #28
 800352e:	4313      	orrs	r3, r2
 8003530:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003532:	4b1c      	ldr	r3, [pc, #112]	; (80035a4 <HAL_RCC_OscConfig+0x4b0>)
 8003534:	2201      	movs	r2, #1
 8003536:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003538:	f7fd fdd8 	bl	80010ec <HAL_GetTick>
 800353c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800353e:	e008      	b.n	8003552 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003540:	f7fd fdd4 	bl	80010ec <HAL_GetTick>
 8003544:	4602      	mov	r2, r0
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	2b02      	cmp	r3, #2
 800354c:	d901      	bls.n	8003552 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	e020      	b.n	8003594 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003552:	4b12      	ldr	r3, [pc, #72]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d0f0      	beq.n	8003540 <HAL_RCC_OscConfig+0x44c>
 800355e:	e018      	b.n	8003592 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003560:	4b10      	ldr	r3, [pc, #64]	; (80035a4 <HAL_RCC_OscConfig+0x4b0>)
 8003562:	2200      	movs	r2, #0
 8003564:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003566:	f7fd fdc1 	bl	80010ec <HAL_GetTick>
 800356a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800356c:	e008      	b.n	8003580 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800356e:	f7fd fdbd 	bl	80010ec <HAL_GetTick>
 8003572:	4602      	mov	r2, r0
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	2b02      	cmp	r3, #2
 800357a:	d901      	bls.n	8003580 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 800357c:	2303      	movs	r3, #3
 800357e:	e009      	b.n	8003594 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003580:	4b06      	ldr	r3, [pc, #24]	; (800359c <HAL_RCC_OscConfig+0x4a8>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003588:	2b00      	cmp	r3, #0
 800358a:	d1f0      	bne.n	800356e <HAL_RCC_OscConfig+0x47a>
 800358c:	e001      	b.n	8003592 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e000      	b.n	8003594 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8003592:	2300      	movs	r3, #0
}
 8003594:	4618      	mov	r0, r3
 8003596:	3718      	adds	r7, #24
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}
 800359c:	40023800 	.word	0x40023800
 80035a0:	40007000 	.word	0x40007000
 80035a4:	42470060 	.word	0x42470060

080035a8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d101      	bne.n	80035ba <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e083      	b.n	80036c2 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	7f5b      	ldrb	r3, [r3, #29]
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d105      	bne.n	80035d0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f009 fb08 	bl	800cbe0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2202      	movs	r2, #2
 80035d4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	22ca      	movs	r2, #202	; 0xca
 80035dc:	625a      	str	r2, [r3, #36]	; 0x24
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	2253      	movs	r2, #83	; 0x53
 80035e4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f000 faa8 	bl	8003b3c <RTC_EnterInitMode>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d008      	beq.n	8003604 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	22ff      	movs	r2, #255	; 0xff
 80035f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2204      	movs	r2, #4
 80035fe:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e05e      	b.n	80036c2 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003612:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003616:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	6812      	ldr	r2, [r2, #0]
 8003620:	6891      	ldr	r1, [r2, #8]
 8003622:	687a      	ldr	r2, [r7, #4]
 8003624:	6850      	ldr	r0, [r2, #4]
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	6912      	ldr	r2, [r2, #16]
 800362a:	4310      	orrs	r0, r2
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	6952      	ldr	r2, [r2, #20]
 8003630:	4302      	orrs	r2, r0
 8003632:	430a      	orrs	r2, r1
 8003634:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	687a      	ldr	r2, [r7, #4]
 800363c:	68d2      	ldr	r2, [r2, #12]
 800363e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	687a      	ldr	r2, [r7, #4]
 8003646:	6812      	ldr	r2, [r2, #0]
 8003648:	6911      	ldr	r1, [r2, #16]
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	6892      	ldr	r2, [r2, #8]
 800364e:	0412      	lsls	r2, r2, #16
 8003650:	430a      	orrs	r2, r1
 8003652:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	6812      	ldr	r2, [r2, #0]
 800365c:	68d2      	ldr	r2, [r2, #12]
 800365e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003662:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f003 0320 	and.w	r3, r3, #32
 800366e:	2b00      	cmp	r3, #0
 8003670:	d10e      	bne.n	8003690 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f000 fa3a 	bl	8003aec <HAL_RTC_WaitForSynchro>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d008      	beq.n	8003690 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	22ff      	movs	r2, #255	; 0xff
 8003684:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2204      	movs	r2, #4
 800368a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	e018      	b.n	80036c2 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	6812      	ldr	r2, [r2, #0]
 8003698:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800369a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800369e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	687a      	ldr	r2, [r7, #4]
 80036a6:	6812      	ldr	r2, [r2, #0]
 80036a8:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	6992      	ldr	r2, [r2, #24]
 80036ae:	430a      	orrs	r2, r1
 80036b0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	22ff      	movs	r2, #255	; 0xff
 80036b8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2201      	movs	r2, #1
 80036be:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80036c0:	2300      	movs	r3, #0
  }
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3708      	adds	r7, #8
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}

080036ca <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80036ca:	b590      	push	{r4, r7, lr}
 80036cc:	b087      	sub	sp, #28
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	60f8      	str	r0, [r7, #12]
 80036d2:	60b9      	str	r1, [r7, #8]
 80036d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80036d6:	2300      	movs	r3, #0
 80036d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	7f1b      	ldrb	r3, [r3, #28]
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d101      	bne.n	80036e6 <HAL_RTC_SetTime+0x1c>
 80036e2:	2302      	movs	r3, #2
 80036e4:	e0aa      	b.n	800383c <HAL_RTC_SetTime+0x172>
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2201      	movs	r2, #1
 80036ea:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2202      	movs	r2, #2
 80036f0:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d126      	bne.n	8003746 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003702:	2b00      	cmp	r3, #0
 8003704:	d102      	bne.n	800370c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	2200      	movs	r2, #0
 800370a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	781b      	ldrb	r3, [r3, #0]
 8003710:	4618      	mov	r0, r3
 8003712:	f000 fa3f 	bl	8003b94 <RTC_ByteToBcd2>
 8003716:	4603      	mov	r3, r0
 8003718:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	785b      	ldrb	r3, [r3, #1]
 800371e:	4618      	mov	r0, r3
 8003720:	f000 fa38 	bl	8003b94 <RTC_ByteToBcd2>
 8003724:	4603      	mov	r3, r0
 8003726:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003728:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	789b      	ldrb	r3, [r3, #2]
 800372e:	4618      	mov	r0, r3
 8003730:	f000 fa30 	bl	8003b94 <RTC_ByteToBcd2>
 8003734:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003736:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	78db      	ldrb	r3, [r3, #3]
 800373e:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003740:	4313      	orrs	r3, r2
 8003742:	617b      	str	r3, [r7, #20]
 8003744:	e018      	b.n	8003778 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003750:	2b00      	cmp	r3, #0
 8003752:	d102      	bne.n	800375a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	2200      	movs	r2, #0
 8003758:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	781b      	ldrb	r3, [r3, #0]
 800375e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	785b      	ldrb	r3, [r3, #1]
 8003764:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003766:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8003768:	68ba      	ldr	r2, [r7, #8]
 800376a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800376c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	78db      	ldrb	r3, [r3, #3]
 8003772:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003774:	4313      	orrs	r3, r2
 8003776:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	22ca      	movs	r2, #202	; 0xca
 800377e:	625a      	str	r2, [r3, #36]	; 0x24
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2253      	movs	r2, #83	; 0x53
 8003786:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003788:	68f8      	ldr	r0, [r7, #12]
 800378a:	f000 f9d7 	bl	8003b3c <RTC_EnterInitMode>
 800378e:	4603      	mov	r3, r0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00b      	beq.n	80037ac <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	22ff      	movs	r2, #255	; 0xff
 800379a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2204      	movs	r2, #4
 80037a0:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2200      	movs	r2, #0
 80037a6:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e047      	b.n	800383c <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80037b6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80037ba:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	68fa      	ldr	r2, [r7, #12]
 80037c2:	6812      	ldr	r2, [r2, #0]
 80037c4:	6892      	ldr	r2, [r2, #8]
 80037c6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80037ca:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68fa      	ldr	r2, [r7, #12]
 80037d2:	6812      	ldr	r2, [r2, #0]
 80037d4:	6891      	ldr	r1, [r2, #8]
 80037d6:	68ba      	ldr	r2, [r7, #8]
 80037d8:	68d0      	ldr	r0, [r2, #12]
 80037da:	68ba      	ldr	r2, [r7, #8]
 80037dc:	6912      	ldr	r2, [r2, #16]
 80037de:	4302      	orrs	r2, r0
 80037e0:	430a      	orrs	r2, r1
 80037e2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	68fa      	ldr	r2, [r7, #12]
 80037ea:	6812      	ldr	r2, [r2, #0]
 80037ec:	68d2      	ldr	r2, [r2, #12]
 80037ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037f2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f003 0320 	and.w	r3, r3, #32
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d111      	bne.n	8003826 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003802:	68f8      	ldr	r0, [r7, #12]
 8003804:	f000 f972 	bl	8003aec <HAL_RTC_WaitForSynchro>
 8003808:	4603      	mov	r3, r0
 800380a:	2b00      	cmp	r3, #0
 800380c:	d00b      	beq.n	8003826 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	22ff      	movs	r2, #255	; 0xff
 8003814:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2204      	movs	r2, #4
 800381a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2200      	movs	r2, #0
 8003820:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e00a      	b.n	800383c <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	22ff      	movs	r2, #255	; 0xff
 800382c:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2201      	movs	r2, #1
 8003832:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2200      	movs	r2, #0
 8003838:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800383a:	2300      	movs	r3, #0
  }
}
 800383c:	4618      	mov	r0, r3
 800383e:	371c      	adds	r7, #28
 8003840:	46bd      	mov	sp, r7
 8003842:	bd90      	pop	{r4, r7, pc}

08003844 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b086      	sub	sp, #24
 8003848:	af00      	add	r7, sp, #0
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003850:	2300      	movs	r3, #0
 8003852:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	691b      	ldr	r3, [r3, #16]
 8003864:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003876:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800387a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	0c1b      	lsrs	r3, r3, #16
 8003880:	b2db      	uxtb	r3, r3
 8003882:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003886:	b2da      	uxtb	r2, r3
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	0a1b      	lsrs	r3, r3, #8
 8003890:	b2db      	uxtb	r3, r3
 8003892:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003896:	b2da      	uxtb	r2, r3
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038a4:	b2da      	uxtb	r2, r3
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	0c1b      	lsrs	r3, r3, #16
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038b4:	b2da      	uxtb	r2, r3
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d11a      	bne.n	80038f6 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	4618      	mov	r0, r3
 80038c6:	f000 f983 	bl	8003bd0 <RTC_Bcd2ToByte>
 80038ca:	4603      	mov	r3, r0
 80038cc:	461a      	mov	r2, r3
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	785b      	ldrb	r3, [r3, #1]
 80038d6:	4618      	mov	r0, r3
 80038d8:	f000 f97a 	bl	8003bd0 <RTC_Bcd2ToByte>
 80038dc:	4603      	mov	r3, r0
 80038de:	461a      	mov	r2, r3
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	789b      	ldrb	r3, [r3, #2]
 80038e8:	4618      	mov	r0, r3
 80038ea:	f000 f971 	bl	8003bd0 <RTC_Bcd2ToByte>
 80038ee:	4603      	mov	r3, r0
 80038f0:	461a      	mov	r2, r3
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80038f6:	2300      	movs	r3, #0
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3718      	adds	r7, #24
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}

08003900 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003900:	b590      	push	{r4, r7, lr}
 8003902:	b087      	sub	sp, #28
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800390c:	2300      	movs	r3, #0
 800390e:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	7f1b      	ldrb	r3, [r3, #28]
 8003914:	2b01      	cmp	r3, #1
 8003916:	d101      	bne.n	800391c <HAL_RTC_SetDate+0x1c>
 8003918:	2302      	movs	r3, #2
 800391a:	e094      	b.n	8003a46 <HAL_RTC_SetDate+0x146>
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2201      	movs	r2, #1
 8003920:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2202      	movs	r2, #2
 8003926:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d10e      	bne.n	800394c <HAL_RTC_SetDate+0x4c>
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	785b      	ldrb	r3, [r3, #1]
 8003932:	f003 0310 	and.w	r3, r3, #16
 8003936:	2b00      	cmp	r3, #0
 8003938:	d008      	beq.n	800394c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	785b      	ldrb	r3, [r3, #1]
 800393e:	f023 0310 	bic.w	r3, r3, #16
 8003942:	b2db      	uxtb	r3, r3
 8003944:	330a      	adds	r3, #10
 8003946:	b2da      	uxtb	r2, r3
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d11c      	bne.n	800398c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	78db      	ldrb	r3, [r3, #3]
 8003956:	4618      	mov	r0, r3
 8003958:	f000 f91c 	bl	8003b94 <RTC_ByteToBcd2>
 800395c:	4603      	mov	r3, r0
 800395e:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	785b      	ldrb	r3, [r3, #1]
 8003964:	4618      	mov	r0, r3
 8003966:	f000 f915 	bl	8003b94 <RTC_ByteToBcd2>
 800396a:	4603      	mov	r3, r0
 800396c:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800396e:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	789b      	ldrb	r3, [r3, #2]
 8003974:	4618      	mov	r0, r3
 8003976:	f000 f90d 	bl	8003b94 <RTC_ByteToBcd2>
 800397a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800397c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	781b      	ldrb	r3, [r3, #0]
 8003984:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003986:	4313      	orrs	r3, r2
 8003988:	617b      	str	r3, [r7, #20]
 800398a:	e00e      	b.n	80039aa <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	78db      	ldrb	r3, [r3, #3]
 8003990:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	785b      	ldrb	r3, [r3, #1]
 8003996:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003998:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800399a:	68ba      	ldr	r2, [r7, #8]
 800399c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800399e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	781b      	ldrb	r3, [r3, #0]
 80039a4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80039a6:	4313      	orrs	r3, r2
 80039a8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	22ca      	movs	r2, #202	; 0xca
 80039b0:	625a      	str	r2, [r3, #36]	; 0x24
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2253      	movs	r2, #83	; 0x53
 80039b8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80039ba:	68f8      	ldr	r0, [r7, #12]
 80039bc:	f000 f8be 	bl	8003b3c <RTC_EnterInitMode>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d00b      	beq.n	80039de <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	22ff      	movs	r2, #255	; 0xff
 80039cc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2204      	movs	r2, #4
 80039d2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2200      	movs	r2, #0
 80039d8:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e033      	b.n	8003a46 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80039e8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80039ec:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	68fa      	ldr	r2, [r7, #12]
 80039f4:	6812      	ldr	r2, [r2, #0]
 80039f6:	68d2      	ldr	r2, [r2, #12]
 80039f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039fc:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	f003 0320 	and.w	r3, r3, #32
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d111      	bne.n	8003a30 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003a0c:	68f8      	ldr	r0, [r7, #12]
 8003a0e:	f000 f86d 	bl	8003aec <HAL_RTC_WaitForSynchro>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d00b      	beq.n	8003a30 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	22ff      	movs	r2, #255	; 0xff
 8003a1e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2204      	movs	r2, #4
 8003a24:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e00a      	b.n	8003a46 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	22ff      	movs	r2, #255	; 0xff
 8003a36:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2200      	movs	r2, #0
 8003a42:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8003a44:	2300      	movs	r3, #0
  }
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	371c      	adds	r7, #28
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd90      	pop	{r4, r7, pc}

08003a4e <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003a4e:	b580      	push	{r7, lr}
 8003a50:	b086      	sub	sp, #24
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	60f8      	str	r0, [r7, #12]
 8003a56:	60b9      	str	r1, [r7, #8]
 8003a58:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003a68:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003a6c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	0c1b      	lsrs	r3, r3, #16
 8003a72:	b2da      	uxtb	r2, r3
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	0a1b      	lsrs	r3, r3, #8
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	f003 031f 	and.w	r3, r3, #31
 8003a82:	b2da      	uxtb	r2, r3
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a90:	b2da      	uxtb	r2, r3
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	0b5b      	lsrs	r3, r3, #13
 8003a9a:	b2db      	uxtb	r3, r3
 8003a9c:	f003 0307 	and.w	r3, r3, #7
 8003aa0:	b2da      	uxtb	r2, r3
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d11a      	bne.n	8003ae2 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	78db      	ldrb	r3, [r3, #3]
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f000 f88d 	bl	8003bd0 <RTC_Bcd2ToByte>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	461a      	mov	r2, r3
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	785b      	ldrb	r3, [r3, #1]
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f000 f884 	bl	8003bd0 <RTC_Bcd2ToByte>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	461a      	mov	r2, r3
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	789b      	ldrb	r3, [r3, #2]
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f000 f87b 	bl	8003bd0 <RTC_Bcd2ToByte>
 8003ada:	4603      	mov	r3, r0
 8003adc:	461a      	mov	r2, r3
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003ae2:	2300      	movs	r3, #0
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3718      	adds	r7, #24
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}

08003aec <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b084      	sub	sp, #16
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003af4:	2300      	movs	r3, #0
 8003af6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	6812      	ldr	r2, [r2, #0]
 8003b00:	68d2      	ldr	r2, [r2, #12]
 8003b02:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003b06:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003b08:	f7fd faf0 	bl	80010ec <HAL_GetTick>
 8003b0c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003b0e:	e009      	b.n	8003b24 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003b10:	f7fd faec 	bl	80010ec <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b1e:	d901      	bls.n	8003b24 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003b20:	2303      	movs	r3, #3
 8003b22:	e007      	b.n	8003b34 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	f003 0320 	and.w	r3, r3, #32
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d0ee      	beq.n	8003b10 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003b32:	2300      	movs	r3, #0
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3710      	adds	r7, #16
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b084      	sub	sp, #16
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b44:	2300      	movs	r3, #0
 8003b46:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d119      	bne.n	8003b8a <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f04f 32ff 	mov.w	r2, #4294967295
 8003b5e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003b60:	f7fd fac4 	bl	80010ec <HAL_GetTick>
 8003b64:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003b66:	e009      	b.n	8003b7c <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003b68:	f7fd fac0 	bl	80010ec <HAL_GetTick>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b76:	d901      	bls.n	8003b7c <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8003b78:	2303      	movs	r3, #3
 8003b7a:	e007      	b.n	8003b8c <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d0ee      	beq.n	8003b68 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8003b8a:	2300      	movs	r3, #0
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	3710      	adds	r7, #16
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}

08003b94 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b085      	sub	sp, #20
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8003ba2:	e005      	b.n	8003bb0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8003baa:	79fb      	ldrb	r3, [r7, #7]
 8003bac:	3b0a      	subs	r3, #10
 8003bae:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8003bb0:	79fb      	ldrb	r3, [r7, #7]
 8003bb2:	2b09      	cmp	r3, #9
 8003bb4:	d8f6      	bhi.n	8003ba4 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	011b      	lsls	r3, r3, #4
 8003bbc:	b2da      	uxtb	r2, r3
 8003bbe:	79fb      	ldrb	r3, [r7, #7]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	b2db      	uxtb	r3, r3
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3714      	adds	r7, #20
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bce:	4770      	bx	lr

08003bd0 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b085      	sub	sp, #20
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003bde:	79fb      	ldrb	r3, [r7, #7]
 8003be0:	091b      	lsrs	r3, r3, #4
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	461a      	mov	r2, r3
 8003be6:	4613      	mov	r3, r2
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	4413      	add	r3, r2
 8003bec:	005b      	lsls	r3, r3, #1
 8003bee:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8003bf0:	79fb      	ldrb	r3, [r7, #7]
 8003bf2:	f003 030f 	and.w	r3, r3, #15
 8003bf6:	b2da      	uxtb	r2, r3
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	4413      	add	r3, r2
 8003bfe:	b2db      	uxtb	r3, r3
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3714      	adds	r7, #20
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr

08003c0c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b082      	sub	sp, #8
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d101      	bne.n	8003c1e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e01d      	b.n	8003c5a <HAL_SD_Init+0x4e>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d105      	bne.n	8003c36 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f008 ffeb 	bl	800cc0c <HAL_SD_MspInit>
#endif
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2203      	movs	r2, #3
 8003c3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  HAL_SD_InitCard(hsd);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f000 f810 	bl	8003c64 <HAL_SD_InitCard>

  /* Initialize the error code */
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2200      	movs	r2, #0
 8003c48:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	631a      	str	r2, [r3, #48]	; 0x30
                                                                                     
  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003c58:	2300      	movs	r3, #0
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3708      	adds	r7, #8
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
	...

08003c64 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card 
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003c64:	b5b0      	push	{r4, r5, r7, lr}
 8003c66:	b08e      	sub	sp, #56	; 0x38
 8003c68:	af04      	add	r7, sp, #16
 8003c6a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	627b      	str	r3, [r7, #36]	; 0x24
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8003c70:	2300      	movs	r3, #0
 8003c72:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8003c74:	2300      	movs	r3, #0
 8003c76:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003c80:	2300      	movs	r3, #0
 8003c82:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8003c84:	2376      	movs	r3, #118	; 0x76
 8003c86:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681d      	ldr	r5, [r3, #0]
 8003c8c:	466c      	mov	r4, sp
 8003c8e:	f107 0318 	add.w	r3, r7, #24
 8003c92:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003c96:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003c9a:	f107 030c 	add.w	r3, r7, #12
 8003c9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ca0:	4628      	mov	r0, r5
 8003ca2:	f002 ff6f 	bl	8006b84 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd); 
 8003ca6:	4b1c      	ldr	r3, [pc, #112]	; (8003d18 <HAL_SD_InitCard+0xb4>)
 8003ca8:	2200      	movs	r2, #0
 8003caa:	601a      	str	r2, [r3, #0]
  
  /* Set Power State to ON */
  SDIO_PowerState_ON(hsd->Instance);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f002 ffb0 	bl	8006c16 <SDIO_PowerState_ON>
  
  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8003cb6:	4b18      	ldr	r3, [pc, #96]	; (8003d18 <HAL_SD_InitCard+0xb4>)
 8003cb8:	2201      	movs	r2, #1
 8003cba:	601a      	str	r2, [r3, #0]
  
  /* Required power up waiting time before starting the SD initialization 
  sequence */
  HAL_Delay(2U);
 8003cbc:	2002      	movs	r0, #2
 8003cbe:	f7fd fa21 	bl	8001104 <HAL_Delay>
  
  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f000 ffea 	bl	8004c9c <SD_PowerON>
 8003cc8:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d00b      	beq.n	8003ce8 <HAL_SD_InitCard+0x84>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cde:	431a      	orrs	r2, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e013      	b.n	8003d10 <HAL_SD_InitCard+0xac>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f000 ff0e 	bl	8004b0a <SD_InitCard>
 8003cee:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d00b      	beq.n	8003d0e <HAL_SD_InitCard+0xaa>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d04:	431a      	orrs	r2, r3
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e000      	b.n	8003d10 <HAL_SD_InitCard+0xac>
  }

  return HAL_OK;
 8003d0e:	2300      	movs	r3, #0
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3728      	adds	r7, #40	; 0x28
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bdb0      	pop	{r4, r5, r7, pc}
 8003d18:	422580a0 	.word	0x422580a0

08003d1c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd Block Address from where data is to be read  
  * @param  NumberOfBlocks Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b08c      	sub	sp, #48	; 0x30
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	60f8      	str	r0, [r7, #12]
 8003d24:	60b9      	str	r1, [r7, #8]
 8003d26:	607a      	str	r2, [r7, #4]
 8003d28:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d107      	bne.n	8003d44 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d38:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e0ab      	b.n	8003e9c <HAL_SD_ReadBlocks_DMA+0x180>
  }
  
  if(hsd->State == HAL_SD_STATE_READY)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	f040 80a4 	bne.w	8003e9a <HAL_SD_ReadBlocks_DMA+0x17e>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2200      	movs	r2, #0
 8003d56:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	441a      	add	r2, r3
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d62:	429a      	cmp	r2, r3
 8003d64:	d907      	bls.n	8003d76 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d6a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e092      	b.n	8003e9c <HAL_SD_ReadBlocks_DMA+0x180>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2203      	movs	r2, #3
 8003d7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2200      	movs	r2, #0
 8003d84:	62da      	str	r2, [r3, #44]	; 0x2c
    
#ifdef SDIO_STA_STBITERR
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	68fa      	ldr	r2, [r7, #12]
 8003d8c:	6812      	ldr	r2, [r2, #0]
 8003d8e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003d90:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8003d94:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
    
    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d9a:	4a42      	ldr	r2, [pc, #264]	; (8003ea4 <HAL_SD_ReadBlocks_DMA+0x188>)
 8003d9c:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003da2:	4a41      	ldr	r2, [pc, #260]	; (8003ea8 <HAL_SD_ReadBlocks_DMA+0x18c>)
 8003da4:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003daa:	2200      	movs	r2, #0
 8003dac:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	3380      	adds	r3, #128	; 0x80
 8003db8:	4619      	mov	r1, r3
 8003dba:	68ba      	ldr	r2, [r7, #8]
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	025b      	lsls	r3, r3, #9
 8003dc0:	089b      	lsrs	r3, r3, #2
 8003dc2:	f7fd fe23 	bl	8001a0c <HAL_DMA_Start_IT>
    
    /* Enable SD DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8003dc6:	4b39      	ldr	r3, [pc, #228]	; (8003eac <HAL_SD_ReadBlocks_DMA+0x190>)
 8003dc8:	2201      	movs	r2, #1
 8003dca:	601a      	str	r2, [r3, #0]
    
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d002      	beq.n	8003dda <HAL_SD_ReadBlocks_DMA+0xbe>
    {
      BlockAdd *= 512U;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	025b      	lsls	r3, r3, #9
 8003dd8:	607b      	str	r3, [r7, #4]
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */ 
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003dda:	f04f 33ff 	mov.w	r3, #4294967295
 8003dde:	617b      	str	r3, [r7, #20]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	025b      	lsls	r3, r3, #9
 8003de4:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003de6:	2390      	movs	r3, #144	; 0x90
 8003de8:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8003dea:	2302      	movs	r3, #2
 8003dec:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003dee:	2300      	movs	r3, #0
 8003df0:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8003df2:	2301      	movs	r3, #1
 8003df4:	62bb      	str	r3, [r7, #40]	; 0x28
    SDIO_ConfigData(hsd->Instance, &config);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f107 0214 	add.w	r2, r7, #20
 8003dfe:	4611      	mov	r1, r2
 8003e00:	4618      	mov	r0, r3
 8003e02:	f002 ff70 	bl	8006ce6 <SDIO_ConfigData>

    /* Set Block Size for Card */ 
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f002 ff95 	bl	8006d3e <SDMMC_CmdBlockLength>
 8003e14:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003e16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d010      	beq.n	8003e3e <HAL_SD_ReadBlocks_DMA+0x122>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003e24:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e2c:	431a      	orrs	r2, r3
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2201      	movs	r2, #1
 8003e36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e02e      	b.n	8003e9c <HAL_SD_ReadBlocks_DMA+0x180>
    }
        
    /* Read Blocks in DMA mode */
    if(NumberOfBlocks > 1U)
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d90a      	bls.n	8003e5a <HAL_SD_ReadBlocks_DMA+0x13e>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2282      	movs	r2, #130	; 0x82
 8003e48:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Multi Block command */ 
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, BlockAdd);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	6879      	ldr	r1, [r7, #4]
 8003e50:	4618      	mov	r0, r3
 8003e52:	f002 ffbc 	bl	8006dce <SDMMC_CmdReadMultiBlock>
 8003e56:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003e58:	e009      	b.n	8003e6e <HAL_SD_ReadBlocks_DMA+0x152>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2281      	movs	r2, #129	; 0x81
 8003e5e:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Single Block command */ 
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, BlockAdd);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	6879      	ldr	r1, [r7, #4]
 8003e66:	4618      	mov	r0, r3
 8003e68:	f002 ff8d 	bl	8006d86 <SDMMC_CmdReadSingleBlock>
 8003e6c:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d010      	beq.n	8003e96 <HAL_SD_ReadBlocks_DMA+0x17a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003e7c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e84:	431a      	orrs	r2, r3
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	e002      	b.n	8003e9c <HAL_SD_ReadBlocks_DMA+0x180>
    }

    return HAL_OK;
 8003e96:	2300      	movs	r3, #0
 8003e98:	e000      	b.n	8003e9c <HAL_SD_ReadBlocks_DMA+0x180>
  }
  else
  {
    return HAL_BUSY;
 8003e9a:	2302      	movs	r3, #2
  }
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3730      	adds	r7, #48	; 0x30
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}
 8003ea4:	0800491b 	.word	0x0800491b
 8003ea8:	08004989 	.word	0x08004989
 8003eac:	4225858c 	.word	0x4225858c

08003eb0 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd Block Address where data will be written  
  * @param  NumberOfBlocks Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b08c      	sub	sp, #48	; 0x30
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	60f8      	str	r0, [r7, #12]
 8003eb8:	60b9      	str	r1, [r7, #8]
 8003eba:	607a      	str	r2, [r7, #4]
 8003ebc:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d107      	bne.n	8003ed8 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ecc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e0ab      	b.n	8004030 <HAL_SD_WriteBlocks_DMA+0x180>
  }
  
  if(hsd->State == HAL_SD_STATE_READY)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	f040 80a4 	bne.w	800402e <HAL_SD_WriteBlocks_DMA+0x17e>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003eec:	687a      	ldr	r2, [r7, #4]
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	441a      	add	r2, r3
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d907      	bls.n	8003f0a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003efe:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e092      	b.n	8004030 <HAL_SD_WriteBlocks_DMA+0x180>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2203      	movs	r2, #3
 8003f0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	2200      	movs	r2, #0
 8003f18:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Enable SD Error interrupts */  
#ifdef SDIO_STA_STBITERR
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));    
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));    
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	68fa      	ldr	r2, [r7, #12]
 8003f20:	6812      	ldr	r2, [r2, #0]
 8003f22:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003f24:	f042 021a 	orr.w	r2, r2, #26
 8003f28:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
    
    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f2e:	4a42      	ldr	r2, [pc, #264]	; (8004038 <HAL_SD_WriteBlocks_DMA+0x188>)
 8003f30:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f36:	4a41      	ldr	r2, [pc, #260]	; (800403c <HAL_SD_WriteBlocks_DMA+0x18c>)
 8003f38:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f3e:	2200      	movs	r2, #0
 8003f40:	651a      	str	r2, [r3, #80]	; 0x50
    
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d002      	beq.n	8003f50 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      BlockAdd *= 512U;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	025b      	lsls	r3, r3, #9
 8003f4e:	607b      	str	r3, [r7, #4]
    }
    
    /* Set Block Size for Card */ 
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f002 fef0 	bl	8006d3e <SDMMC_CmdBlockLength>
 8003f5e:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003f60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d010      	beq.n	8003f88 <HAL_SD_WriteBlocks_DMA+0xd8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003f6e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f76:	431a      	orrs	r2, r3
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2201      	movs	r2, #1
 8003f80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e053      	b.n	8004030 <HAL_SD_WriteBlocks_DMA+0x180>
    }
    
    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d90a      	bls.n	8003fa4 <HAL_SD_WriteBlocks_DMA+0xf4>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	22a0      	movs	r2, #160	; 0xa0
 8003f92:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Multi Block command */ 
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, BlockAdd);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	6879      	ldr	r1, [r7, #4]
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f002 ff5f 	bl	8006e5e <SDMMC_CmdWriteMultiBlock>
 8003fa0:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003fa2:	e009      	b.n	8003fb8 <HAL_SD_WriteBlocks_DMA+0x108>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2290      	movs	r2, #144	; 0x90
 8003fa8:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	6879      	ldr	r1, [r7, #4]
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f002 ff30 	bl	8006e16 <SDMMC_CmdWriteSingleBlock>
 8003fb6:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d010      	beq.n	8003fe0 <HAL_SD_WriteBlocks_DMA+0x130>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003fc6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003fcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fce:	431a      	orrs	r2, r3
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e027      	b.n	8004030 <HAL_SD_WriteBlocks_DMA+0x180>
    }
    
    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8003fe0:	4b17      	ldr	r3, [pc, #92]	; (8004040 <HAL_SD_WriteBlocks_DMA+0x190>)
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8003fea:	68b9      	ldr	r1, [r7, #8]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	3380      	adds	r3, #128	; 0x80
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	025b      	lsls	r3, r3, #9
 8003ff8:	089b      	lsrs	r3, r3, #2
 8003ffa:	f7fd fd07 	bl	8001a0c <HAL_DMA_Start_IT>
    
    /* Configure the SD DPSM (Data Path State Machine) */ 
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8004002:	617b      	str	r3, [r7, #20]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	025b      	lsls	r3, r3, #9
 8004008:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800400a:	2390      	movs	r3, #144	; 0x90
 800400c:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800400e:	2300      	movs	r3, #0
 8004010:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004012:	2300      	movs	r3, #0
 8004014:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8004016:	2301      	movs	r3, #1
 8004018:	62bb      	str	r3, [r7, #40]	; 0x28
    SDIO_ConfigData(hsd->Instance, &config);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f107 0214 	add.w	r2, r7, #20
 8004022:	4611      	mov	r1, r2
 8004024:	4618      	mov	r0, r3
 8004026:	f002 fe5e 	bl	8006ce6 <SDIO_ConfigData>
    
    return HAL_OK;
 800402a:	2300      	movs	r3, #0
 800402c:	e000      	b.n	8004030 <HAL_SD_WriteBlocks_DMA+0x180>
  }
  else
  {
    return HAL_BUSY;
 800402e:	2302      	movs	r3, #2
  }
}
 8004030:	4618      	mov	r0, r3
 8004032:	3730      	adds	r7, #48	; 0x30
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}
 8004038:	080048f1 	.word	0x080048f1
 800403c:	08004989 	.word	0x08004989
 8004040:	4225858c 	.word	0x4225858c

08004044 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800404c:	2300      	movs	r3, #0
 800404e:	60fb      	str	r3, [r7, #12]
  
  /* Check for SDIO interrupt flags */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DATAEND) != RESET)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004056:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800405a:	2b00      	cmp	r3, #0
 800405c:	f000 808b 	beq.w	8004176 <HAL_SD_IRQHandler+0x132>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND); 
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004068:	639a      	str	r2, [r3, #56]	; 0x38
    
#ifdef SDIO_STA_STBITERR
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	687a      	ldr	r2, [r7, #4]
 8004070:	6812      	ldr	r2, [r2, #0]
 8004072:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004074:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8004078:	63da      	str	r2, [r3, #60]	; 0x3c
                             SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);
#endif
    
    if((hsd->Context & SD_CONTEXT_IT) != RESET)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800407e:	f003 0308 	and.w	r3, r3, #8
 8004082:	2b00      	cmp	r3, #0
 8004084:	d03a      	beq.n	80040fc <HAL_SD_IRQHandler+0xb8>
    {
      if(((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800408a:	f003 0302 	and.w	r3, r3, #2
 800408e:	2b00      	cmp	r3, #0
 8004090:	d105      	bne.n	800409e <HAL_SD_IRQHandler+0x5a>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004096:	f003 0320 	and.w	r3, r3, #32
 800409a:	2b00      	cmp	r3, #0
 800409c:	d011      	beq.n	80040c2 <HAL_SD_IRQHandler+0x7e>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4618      	mov	r0, r3
 80040a4:	f002 ff00 	bl	8006ea8 <SDMMC_CmdStopTransfer>
 80040a8:	60f8      	str	r0, [r7, #12]
        if(errorstate != HAL_SD_ERROR_NONE)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d008      	beq.n	80040c2 <HAL_SD_IRQHandler+0x7e>
        {
          hsd->ErrorCode |= errorstate;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	431a      	orrs	r2, r3
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	f000 f915 	bl	80042ec <HAL_SD_ErrorCallback>
#endif
        }
      }
      
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80040ca:	639a      	str	r2, [r3, #56]	; 0x38
      
      hsd->State = HAL_SD_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d8:	f003 0301 	and.w	r3, r3, #1
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d105      	bne.n	80040ec <HAL_SD_IRQHandler+0xa8>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040e4:	f003 0302 	and.w	r3, r3, #2
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d003      	beq.n	80040f4 <HAL_SD_IRQHandler+0xb0>
      {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f007 f85d 	bl	800b1ac <HAL_SD_RxCpltCallback>
      hsd->State = HAL_SD_STATE_READY;
      HAL_SD_ErrorCallback(hsd);
    }
  }
#endif
}
 80040f2:	e0f3      	b.n	80042dc <HAL_SD_IRQHandler+0x298>
        HAL_SD_TxCpltCallback(hsd);
 80040f4:	6878      	ldr	r0, [r7, #4]
 80040f6:	f007 f84f 	bl	800b198 <HAL_SD_TxCpltCallback>
}
 80040fa:	e0ef      	b.n	80042dc <HAL_SD_IRQHandler+0x298>
    else if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004100:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004104:	2b00      	cmp	r3, #0
 8004106:	f000 80e9 	beq.w	80042dc <HAL_SD_IRQHandler+0x298>
      if((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800410e:	f003 0320 	and.w	r3, r3, #32
 8004112:	2b00      	cmp	r3, #0
 8004114:	d011      	beq.n	800413a <HAL_SD_IRQHandler+0xf6>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4618      	mov	r0, r3
 800411c:	f002 fec4 	bl	8006ea8 <SDMMC_CmdStopTransfer>
 8004120:	60f8      	str	r0, [r7, #12]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d008      	beq.n	800413a <HAL_SD_IRQHandler+0xf6>
          hsd->ErrorCode |= errorstate;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	431a      	orrs	r2, r3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8004134:	6878      	ldr	r0, [r7, #4]
 8004136:	f000 f8d9 	bl	80042ec <HAL_SD_ErrorCallback>
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) == RESET) && ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == RESET))
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800413e:	f003 0301 	and.w	r3, r3, #1
 8004142:	2b00      	cmp	r3, #0
 8004144:	f040 80ca 	bne.w	80042dc <HAL_SD_IRQHandler+0x298>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800414c:	f003 0302 	and.w	r3, r3, #2
 8004150:	2b00      	cmp	r3, #0
 8004152:	f040 80c3 	bne.w	80042dc <HAL_SD_IRQHandler+0x298>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	687a      	ldr	r2, [r7, #4]
 800415c:	6812      	ldr	r2, [r2, #0]
 800415e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004160:	f022 0208 	bic.w	r2, r2, #8
 8004164:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2201      	movs	r2, #1
 800416a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f007 f812 	bl	800b198 <HAL_SD_TxCpltCallback>
}
 8004174:	e0b2      	b.n	80042dc <HAL_SD_IRQHandler+0x298>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_TXFIFOHE) != RESET)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800417c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004180:	2b00      	cmp	r3, #0
 8004182:	d008      	beq.n	8004196 <HAL_SD_IRQHandler+0x152>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_TXFIFOHE);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800418c:	639a      	str	r2, [r3, #56]	; 0x38
    SD_Write_IT(hsd);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f000 ffe0 	bl	8005154 <SD_Write_IT>
}
 8004194:	e0a2      	b.n	80042dc <HAL_SD_IRQHandler+0x298>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_RXFIFOHF) != RESET)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800419c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d008      	beq.n	80041b6 <HAL_SD_IRQHandler+0x172>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXFIFOHF);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80041ac:	639a      	str	r2, [r3, #56]	; 0x38
    SD_Read_IT(hsd);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 ffa8 	bl	8005104 <SD_Read_IT>
}
 80041b4:	e092      	b.n	80042dc <HAL_SD_IRQHandler+0x298>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_TXUNDERR) != RESET)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041bc:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	f000 808b 	beq.w	80042dc <HAL_SD_IRQHandler+0x298>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DCRCFAIL) != RESET)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041cc:	f003 0302 	and.w	r3, r3, #2
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d005      	beq.n	80041e0 <HAL_SD_IRQHandler+0x19c>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL; 
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041d8:	f043 0202 	orr.w	r2, r3, #2
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DTIMEOUT) != RESET)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041e6:	f003 0308 	and.w	r3, r3, #8
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d005      	beq.n	80041fa <HAL_SD_IRQHandler+0x1b6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT; 
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041f2:	f043 0208 	orr.w	r2, r3, #8
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_RXOVERR) != RESET)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004200:	f003 0320 	and.w	r3, r3, #32
 8004204:	2b00      	cmp	r3, #0
 8004206:	d005      	beq.n	8004214 <HAL_SD_IRQHandler+0x1d0>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN; 
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800420c:	f043 0220 	orr.w	r2, r3, #32
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_TXUNDERR) != RESET)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800421a:	f003 0310 	and.w	r3, r3, #16
 800421e:	2b00      	cmp	r3, #0
 8004220:	d005      	beq.n	800422e <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN; 
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004226:	f043 0210 	orr.w	r2, r3, #16
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004236:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	6812      	ldr	r2, [r2, #0]
 8004240:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004242:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8004246:	63da      	str	r2, [r3, #60]	; 0x3c
    if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800424c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004250:	2b00      	cmp	r3, #0
 8004252:	d036      	beq.n	80042c2 <HAL_SD_IRQHandler+0x27e>
      if(hsd->hdmatx != NULL)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004258:	2b00      	cmp	r3, #0
 800425a:	d011      	beq.n	8004280 <HAL_SD_IRQHandler+0x23c>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004260:	4a20      	ldr	r2, [pc, #128]	; (80042e4 <HAL_SD_IRQHandler+0x2a0>)
 8004262:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004268:	4618      	mov	r0, r3
 800426a:	f7fd fc2f 	bl	8001acc <HAL_DMA_Abort_IT>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d033      	beq.n	80042dc <HAL_SD_IRQHandler+0x298>
          SD_DMATxAbort(hsd->hdmatx);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004278:	4618      	mov	r0, r3
 800427a:	f000 fbca 	bl	8004a12 <SD_DMATxAbort>
}
 800427e:	e02d      	b.n	80042dc <HAL_SD_IRQHandler+0x298>
      else if(hsd->hdmarx != NULL)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004284:	2b00      	cmp	r3, #0
 8004286:	d011      	beq.n	80042ac <HAL_SD_IRQHandler+0x268>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800428c:	4a16      	ldr	r2, [pc, #88]	; (80042e8 <HAL_SD_IRQHandler+0x2a4>)
 800428e:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004294:	4618      	mov	r0, r3
 8004296:	f7fd fc19 	bl	8001acc <HAL_DMA_Abort_IT>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d01d      	beq.n	80042dc <HAL_SD_IRQHandler+0x298>
          SD_DMARxAbort(hsd->hdmarx);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042a4:	4618      	mov	r0, r3
 80042a6:	f000 fbf2 	bl	8004a8e <SD_DMARxAbort>
}
 80042aa:	e017      	b.n	80042dc <HAL_SD_IRQHandler+0x298>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2200      	movs	r2, #0
 80042b0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2201      	movs	r2, #1
 80042b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_AbortCallback(hsd);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f006 ff62 	bl	800b184 <HAL_SD_AbortCallback>
}
 80042c0:	e00c      	b.n	80042dc <HAL_SD_IRQHandler+0x298>
    else if((hsd->Context & SD_CONTEXT_IT) != RESET)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042c6:	f003 0308 	and.w	r3, r3, #8
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d006      	beq.n	80042dc <HAL_SD_IRQHandler+0x298>
      hsd->State = HAL_SD_STATE_READY;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2201      	movs	r2, #1
 80042d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      HAL_SD_ErrorCallback(hsd);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f000 f808 	bl	80042ec <HAL_SD_ErrorCallback>
}
 80042dc:	bf00      	nop
 80042de:	3710      	adds	r7, #16
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}
 80042e4:	08004a13 	.word	0x08004a13
 80042e8:	08004a8f 	.word	0x08004a8f

080042ec <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b083      	sub	sp, #12
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);
 
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */ 
}
 80042f4:	bf00      	nop
 80042f6:	370c      	adds	r7, #12
 80042f8:	46bd      	mov	sp, r7
 80042fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fe:	4770      	bx	lr

08004300 <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004300:	b490      	push	{r4, r7}
 8004302:	b084      	sub	sp, #16
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 800430a:	2300      	movs	r3, #0
 800430c:	60fb      	str	r3, [r7, #12]
  
  /* Byte 0 */
  tmp = (hsd->CSD[0U] & 0xFF000000U) >> 24U;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004312:	0e1b      	lsrs	r3, r3, #24
 8004314:	60fb      	str	r3, [r7, #12]
  pCSD->CSDStruct      = (uint8_t)((tmp & 0xC0U) >> 6U);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	099b      	lsrs	r3, r3, #6
 800431a:	b2db      	uxtb	r3, r3
 800431c:	f003 0303 	and.w	r3, r3, #3
 8004320:	b2da      	uxtb	r2, r3
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	701a      	strb	r2, [r3, #0]
  pCSD->SysSpecVersion = (uint8_t)((tmp & 0x3CU) >> 2U);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	089b      	lsrs	r3, r3, #2
 800432a:	b2db      	uxtb	r3, r3
 800432c:	f003 030f 	and.w	r3, r3, #15
 8004330:	b2da      	uxtb	r2, r3
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	705a      	strb	r2, [r3, #1]
  pCSD->Reserved1      = tmp & 0x03U;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	b2db      	uxtb	r3, r3
 800433a:	f003 0303 	and.w	r3, r3, #3
 800433e:	b2da      	uxtb	r2, r3
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	709a      	strb	r2, [r3, #2]
  
  /* Byte 1 */
  tmp = (hsd->CSD[0U] & 0x00FF0000U) >> 16U;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004348:	0c1b      	lsrs	r3, r3, #16
 800434a:	b2db      	uxtb	r3, r3
 800434c:	60fb      	str	r3, [r7, #12]
  pCSD->TAAC = (uint8_t)tmp;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	b2da      	uxtb	r2, r3
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	70da      	strb	r2, [r3, #3]
  
  /* Byte 2 */
  tmp = (hsd->CSD[0U] & 0x0000FF00U) >> 8U;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800435a:	0a1b      	lsrs	r3, r3, #8
 800435c:	b2db      	uxtb	r3, r3
 800435e:	60fb      	str	r3, [r7, #12]
  pCSD->NSAC = (uint8_t)tmp;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	b2da      	uxtb	r2, r3
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	711a      	strb	r2, [r3, #4]
  
  /* Byte 3 */
  tmp = hsd->CSD[0U] & 0x000000FFU;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800436c:	b2db      	uxtb	r3, r3
 800436e:	60fb      	str	r3, [r7, #12]
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	b2da      	uxtb	r2, r3
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	715a      	strb	r2, [r3, #5]
  
  /* Byte 4 */
  tmp = (hsd->CSD[1U] & 0xFF000000U) >> 24U;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800437c:	0e1b      	lsrs	r3, r3, #24
 800437e:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses = (uint16_t)(tmp << 4U);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	b29b      	uxth	r3, r3
 8004384:	011b      	lsls	r3, r3, #4
 8004386:	b29a      	uxth	r2, r3
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	80da      	strh	r2, [r3, #6]
  
  /* Byte 5 */
  tmp = (hsd->CSD[1U] & 0x00FF0000U) >> 16U;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004390:	0c1b      	lsrs	r3, r3, #16
 8004392:	b2db      	uxtb	r3, r3
 8004394:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	88db      	ldrh	r3, [r3, #6]
 800439a:	b29a      	uxth	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	091b      	lsrs	r3, r3, #4
 80043a0:	b29b      	uxth	r3, r3
 80043a2:	f003 030f 	and.w	r3, r3, #15
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	4313      	orrs	r3, r2
 80043aa:	b29a      	uxth	r2, r3
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	80da      	strh	r2, [r3, #6]
  pCSD->RdBlockLen       = (uint8_t)(tmp & 0x0FU);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	f003 030f 	and.w	r3, r3, #15
 80043b8:	b2da      	uxtb	r2, r3
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	721a      	strb	r2, [r3, #8]
  
  /* Byte 6 */
  tmp = (hsd->CSD[1U] & 0x0000FF00U) >> 8U;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80043c2:	0a1b      	lsrs	r3, r3, #8
 80043c4:	b2db      	uxtb	r3, r3
 80043c6:	60fb      	str	r3, [r7, #12]
  pCSD->PartBlockRead   = (uint8_t)((tmp & 0x80U) >> 7U);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	09db      	lsrs	r3, r3, #7
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	f003 0301 	and.w	r3, r3, #1
 80043d2:	b2da      	uxtb	r2, r3
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	725a      	strb	r2, [r3, #9]
  pCSD->WrBlockMisalign = (uint8_t)((tmp & 0x40U) >> 6U);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	099b      	lsrs	r3, r3, #6
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	b2da      	uxtb	r2, r3
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	729a      	strb	r2, [r3, #10]
  pCSD->RdBlockMisalign = (uint8_t)((tmp & 0x20U) >> 5U);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	095b      	lsrs	r3, r3, #5
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	f003 0301 	and.w	r3, r3, #1
 80043f2:	b2da      	uxtb	r2, r3
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	72da      	strb	r2, [r3, #11]
  pCSD->DSRImpl         = (uint8_t)((tmp & 0x10U) >> 4U);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	091b      	lsrs	r3, r3, #4
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	f003 0301 	and.w	r3, r3, #1
 8004402:	b2da      	uxtb	r2, r3
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	731a      	strb	r2, [r3, #12]
  pCSD->Reserved2       = 0U; /*!< Reserved */
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	2200      	movs	r2, #0
 800440c:	735a      	strb	r2, [r3, #13]
       
  if(hsd->SdCard.CardType == CARD_SDSC)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004412:	2b00      	cmp	r3, #0
 8004414:	f040 8086 	bne.w	8004524 <HAL_SD_GetCardCSD+0x224>
  {
    pCSD->DeviceSize = (tmp & 0x03U) << 10U;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	029b      	lsls	r3, r3, #10
 800441c:	f403 6240 	and.w	r2, r3, #3072	; 0xc00
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	611a      	str	r2, [r3, #16]
    
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004428:	b2db      	uxtb	r3, r3
 800442a:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp) << 2U;
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	691a      	ldr	r2, [r3, #16]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	431a      	orrs	r2, r3
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800443e:	0e1b      	lsrs	r3, r3, #24
 8004440:	b2db      	uxtb	r3, r3
 8004442:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp & 0xC0U) >> 6U;
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	691a      	ldr	r2, [r3, #16]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	099b      	lsrs	r3, r3, #6
 800444c:	f003 0303 	and.w	r3, r3, #3
 8004450:	431a      	orrs	r2, r3
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	611a      	str	r2, [r3, #16]
    
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	08db      	lsrs	r3, r3, #3
 800445a:	b2db      	uxtb	r3, r3
 800445c:	f003 0307 	and.w	r3, r3, #7
 8004460:	b2da      	uxtb	r2, r3
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	751a      	strb	r2, [r3, #20]
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07U);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	b2db      	uxtb	r3, r3
 800446a:	f003 0307 	and.w	r3, r3, #7
 800446e:	b2da      	uxtb	r2, r3
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	755a      	strb	r2, [r3, #21]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004478:	0c1b      	lsrs	r3, r3, #16
 800447a:	b2db      	uxtb	r3, r3
 800447c:	60fb      	str	r3, [r7, #12]
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	095b      	lsrs	r3, r3, #5
 8004482:	b2db      	uxtb	r3, r3
 8004484:	f003 0307 	and.w	r3, r3, #7
 8004488:	b2da      	uxtb	r2, r3
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	759a      	strb	r2, [r3, #22]
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	089b      	lsrs	r3, r3, #2
 8004492:	b2db      	uxtb	r3, r3
 8004494:	f003 0307 	and.w	r3, r3, #7
 8004498:	b2da      	uxtb	r2, r3
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	75da      	strb	r2, [r3, #23]
    pCSD->DeviceSizeMul      = (tmp & 0x03U) << 1U;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	005b      	lsls	r3, r3, #1
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	f003 0306 	and.w	r3, r3, #6
 80044aa:	b2da      	uxtb	r2, r3
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	761a      	strb	r2, [r3, #24]
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80044b4:	0a1b      	lsrs	r3, r3, #8
 80044b6:	b2db      	uxtb	r3, r3
 80044b8:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSizeMul |= (tmp & 0x80U) >> 7U;
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	7e1b      	ldrb	r3, [r3, #24]
 80044be:	b2da      	uxtb	r2, r3
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	09db      	lsrs	r3, r3, #7
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	f003 0301 	and.w	r3, r3, #1
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	4313      	orrs	r3, r2
 80044ce:	b2da      	uxtb	r2, r3
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	761a      	strb	r2, [r3, #24]
    
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	691b      	ldr	r3, [r3, #16]
 80044d8:	1c5a      	adds	r2, r3, #1
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1U << (pCSD->DeviceSizeMul + 2U));
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	7e1b      	ldrb	r3, [r3, #24]
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	3302      	adds	r3, #2
 80044e6:	2201      	movs	r2, #1
 80044e8:	409a      	lsls	r2, r3
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044ee:	fb02 f203 	mul.w	r2, r2, r3
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 1U << (pCSD->RdBlockLen);
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	7a1b      	ldrb	r3, [r3, #8]
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	461a      	mov	r2, r3
 80044fe:	2301      	movs	r3, #1
 8004500:	fa03 f202 	lsl.w	r2, r3, r2
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004510:	0a52      	lsrs	r2, r2, #9
 8004512:	fb02 f203 	mul.w	r2, r2, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004520:	661a      	str	r2, [r3, #96]	; 0x60
 8004522:	e051      	b.n	80045c8 <HAL_SD_GetCardCSD+0x2c8>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004528:	2b01      	cmp	r3, #1
 800452a:	d13c      	bne.n	80045a6 <HAL_SD_GetCardCSD+0x2a6>
  {
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004530:	b2db      	uxtb	r3, r3
 8004532:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize = (tmp & 0x3FU) << 16U;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	041b      	lsls	r3, r3, #16
 8004538:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004544:	0e1b      	lsrs	r3, r3, #24
 8004546:	b2db      	uxtb	r3, r3
 8004548:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp << 8U);
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	691a      	ldr	r2, [r3, #16]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	021b      	lsls	r3, r3, #8
 8004552:	431a      	orrs	r2, r3
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	611a      	str	r2, [r3, #16]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800455c:	0c1b      	lsrs	r3, r3, #16
 800455e:	b2db      	uxtb	r3, r3
 8004560:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp);
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	691a      	ldr	r2, [r3, #16]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	431a      	orrs	r2, r3
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	611a      	str	r2, [r3, #16]
    
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004572:	0a1b      	lsrs	r3, r3, #8
 8004574:	b2db      	uxtb	r3, r3
 8004576:	60fb      	str	r3, [r7, #12]
    
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr = (((uint64_t)pCSD->DeviceSize + 1U) * 1024U);
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	691b      	ldr	r3, [r3, #16]
 800457c:	f04f 0400 	mov.w	r4, #0
 8004580:	3301      	adds	r3, #1
 8004582:	f144 0400 	adc.w	r4, r4, #0
 8004586:	029a      	lsls	r2, r3, #10
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	655a      	str	r2, [r3, #84]	; 0x54
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f44f 7200 	mov.w	r2, #512	; 0x200
 800459a:	659a      	str	r2, [r3, #88]	; 0x58
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	661a      	str	r2, [r3, #96]	; 0x60
 80045a4:	e010      	b.n	80045c8 <HAL_SD_GetCardCSD+0x2c8>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);   
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80045ae:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045b4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2201      	movs	r2, #1
 80045c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e0c1      	b.n	800474c <HAL_SD_GetCardCSD+0x44c>
  }
  
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	099b      	lsrs	r3, r3, #6
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	f003 0301 	and.w	r3, r3, #1
 80045d2:	b2da      	uxtb	r2, r3
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	765a      	strb	r2, [r3, #25]
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	005b      	lsls	r3, r3, #1
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80045e4:	b2da      	uxtb	r2, r3
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	769a      	strb	r2, [r3, #26]
  
  /* Byte 11 */
  tmp = (uint8_t)(hsd->CSD[2U] & 0x000000FFU);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	60fb      	str	r3, [r7, #12]
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	7e9b      	ldrb	r3, [r3, #26]
 80045f6:	b2da      	uxtb	r2, r3
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	09db      	lsrs	r3, r3, #7
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	f003 0301 	and.w	r3, r3, #1
 8004602:	b2db      	uxtb	r3, r3
 8004604:	4313      	orrs	r3, r2
 8004606:	b2da      	uxtb	r2, r3
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	769a      	strb	r2, [r3, #26]
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	b2db      	uxtb	r3, r3
 8004610:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004614:	b2da      	uxtb	r2, r3
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	76da      	strb	r2, [r3, #27]
  
  /* Byte 12 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0xFF000000U) >> 24U);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800461e:	0e1b      	lsrs	r3, r3, #24
 8004620:	b2db      	uxtb	r3, r3
 8004622:	60fb      	str	r3, [r7, #12]
  pCSD->WrProtectGrEnable = (tmp & 0x80U) >> 7U;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	09db      	lsrs	r3, r3, #7
 8004628:	b2db      	uxtb	r3, r3
 800462a:	f003 0301 	and.w	r3, r3, #1
 800462e:	b2da      	uxtb	r2, r3
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	771a      	strb	r2, [r3, #28]
  pCSD->ManDeflECC        = (tmp & 0x60U) >> 5U;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	095b      	lsrs	r3, r3, #5
 8004638:	b2db      	uxtb	r3, r3
 800463a:	f003 0303 	and.w	r3, r3, #3
 800463e:	b2da      	uxtb	r2, r3
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	775a      	strb	r2, [r3, #29]
  pCSD->WrSpeedFact       = (tmp & 0x1CU) >> 2U;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	089b      	lsrs	r3, r3, #2
 8004648:	b2db      	uxtb	r3, r3
 800464a:	f003 0307 	and.w	r3, r3, #7
 800464e:	b2da      	uxtb	r2, r3
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	779a      	strb	r2, [r3, #30]
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	b2db      	uxtb	r3, r3
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	b2db      	uxtb	r3, r3
 800465c:	f003 030c 	and.w	r3, r3, #12
 8004660:	b2da      	uxtb	r2, r3
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	77da      	strb	r2, [r3, #31]
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x00FF0000U) >> 16U);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800466a:	0c1b      	lsrs	r3, r3, #16
 800466c:	b2db      	uxtb	r3, r3
 800466e:	60fb      	str	r3, [r7, #12]
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	7fdb      	ldrb	r3, [r3, #31]
 8004674:	b2da      	uxtb	r2, r3
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	099b      	lsrs	r3, r3, #6
 800467a:	b2db      	uxtb	r3, r3
 800467c:	f003 0303 	and.w	r3, r3, #3
 8004680:	b2db      	uxtb	r3, r3
 8004682:	4313      	orrs	r3, r2
 8004684:	b2da      	uxtb	r2, r3
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	77da      	strb	r2, [r3, #31]
  pCSD->WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	095b      	lsrs	r3, r3, #5
 800468e:	b2db      	uxtb	r3, r3
 8004690:	f003 0301 	and.w	r3, r3, #1
 8004694:	b2da      	uxtb	r2, r3
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	f883 2020 	strb.w	r2, [r3, #32]
  pCSD->Reserved3           = 0U;
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	2200      	movs	r2, #0
 80046a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	b2db      	uxtb	r3, r3
 80046a8:	f003 0301 	and.w	r3, r3, #1
 80046ac:	b2da      	uxtb	r2, r3
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  
  /* Byte 14 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x0000FF00U) >> 8U);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046b8:	0a1b      	lsrs	r3, r3, #8
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	60fb      	str	r3, [r7, #12]
  pCSD->FileFormatGrouop = (tmp & 0x80U) >> 7U;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	09db      	lsrs	r3, r3, #7
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	f003 0301 	and.w	r3, r3, #1
 80046c8:	b2da      	uxtb	r2, r3
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  pCSD->CopyFlag         = (tmp & 0x40U) >> 6U;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	099b      	lsrs	r3, r3, #6
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	f003 0301 	and.w	r3, r3, #1
 80046da:	b2da      	uxtb	r2, r3
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  pCSD->PermWrProtect    = (tmp & 0x20U) >> 5U;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	095b      	lsrs	r3, r3, #5
 80046e6:	b2db      	uxtb	r3, r3
 80046e8:	f003 0301 	and.w	r3, r3, #1
 80046ec:	b2da      	uxtb	r2, r3
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  pCSD->TempWrProtect    = (tmp & 0x10U) >> 4U;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	091b      	lsrs	r3, r3, #4
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	f003 0301 	and.w	r3, r3, #1
 80046fe:	b2da      	uxtb	r2, r3
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  pCSD->FileFormat       = (tmp & 0x0CU) >> 2U;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	089b      	lsrs	r3, r3, #2
 800470a:	b2db      	uxtb	r3, r3
 800470c:	f003 0303 	and.w	r3, r3, #3
 8004710:	b2da      	uxtb	r2, r3
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  pCSD->ECC              = (tmp & 0x03U);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	b2db      	uxtb	r3, r3
 800471c:	f003 0303 	and.w	r3, r3, #3
 8004720:	b2da      	uxtb	r2, r3
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  
  /* Byte 15 */
  tmp = (uint8_t)(hsd->CSD[3U] & 0x000000FFU);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800472c:	b2db      	uxtb	r3, r3
 800472e:	60fb      	str	r3, [r7, #12]
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	085b      	lsrs	r3, r3, #1
 8004734:	b2db      	uxtb	r3, r3
 8004736:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800473a:	b2da      	uxtb	r2, r3
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  pCSD->Reserved4 = 1U;
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	2201      	movs	r2, #1
 8004746:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  
  return HAL_OK;
 800474a:	2300      	movs	r3, #0
}
 800474c:	4618      	mov	r0, r3
 800474e:	3710      	adds	r7, #16
 8004750:	46bd      	mov	sp, r7
 8004752:	bc90      	pop	{r4, r7}
 8004754:	4770      	bx	lr

08004756 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo Pointer to the HAL_SD_CardInfoTypeDef structure that 
  *         will contain the SD card status information 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004756:	b480      	push	{r7}
 8004758:	b083      	sub	sp, #12
 800475a:	af00      	add	r7, sp, #0
 800475c:	6078      	str	r0, [r7, #4]
 800475e:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	61da      	str	r2, [r3, #28]
  
  return HAL_OK;
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	370c      	adds	r7, #12
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr

080047ae <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80047ae:	b5b0      	push	{r4, r5, r7, lr}
 80047b0:	b08e      	sub	sp, #56	; 0x38
 80047b2:	af04      	add	r7, sp, #16
 80047b4:	6078      	str	r0, [r7, #4]
 80047b6:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80047b8:	2300      	movs	r3, #0
 80047ba:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));
  
  /* Chnage Satte */
  hsd->State = HAL_SD_STATE_BUSY;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2203      	movs	r2, #3
 80047c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047c8:	2b03      	cmp	r3, #3
 80047ca:	d02e      	beq.n	800482a <HAL_SD_ConfigWideBusOperation+0x7c>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047d2:	d106      	bne.n	80047e2 <HAL_SD_ConfigWideBusOperation+0x34>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	639a      	str	r2, [r3, #56]	; 0x38
 80047e0:	e029      	b.n	8004836 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047e8:	d10a      	bne.n	8004800 <HAL_SD_ConfigWideBusOperation+0x52>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f000 fb28 	bl	8004e40 <SD_WideBus_Enable>
 80047f0:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f8:	431a      	orrs	r2, r3
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	639a      	str	r2, [r3, #56]	; 0x38
 80047fe:	e01a      	b.n	8004836 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d10a      	bne.n	800481c <HAL_SD_ConfigWideBusOperation+0x6e>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f000 fb67 	bl	8004eda <SD_WideBus_Disable>
 800480c:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004814:	431a      	orrs	r2, r3
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	639a      	str	r2, [r3, #56]	; 0x38
 800481a:	e00c      	b.n	8004836 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004820:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	639a      	str	r2, [r3, #56]	; 0x38
 8004828:	e005      	b.n	8004836 <HAL_SD_ConfigWideBusOperation+0x88>
    }
  }  
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800482e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800483a:	2b00      	cmp	r3, #0
 800483c:	d00a      	beq.n	8004854 <HAL_SD_ConfigWideBusOperation+0xa6>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004846:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e024      	b.n	800489e <HAL_SD_ConfigWideBusOperation+0xf0>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	68db      	ldr	r3, [r3, #12]
 8004864:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	695b      	ldr	r3, [r3, #20]
 800486e:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	623b      	str	r3, [r7, #32]
    SDIO_Init(hsd->Instance, Init);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681d      	ldr	r5, [r3, #0]
 800487a:	466c      	mov	r4, sp
 800487c:	f107 0318 	add.w	r3, r7, #24
 8004880:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004884:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004888:	f107 030c 	add.w	r3, r7, #12
 800488c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800488e:	4628      	mov	r0, r5
 8004890:	f002 f978 	bl	8006b84 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 800489c:	2300      	movs	r3, #0
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3728      	adds	r7, #40	; 0x28
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bdb0      	pop	{r4, r5, r7, pc}

080048a6 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80048a6:	b580      	push	{r7, lr}
 80048a8:	b086      	sub	sp, #24
 80048aa:	af00      	add	r7, sp, #0
 80048ac:	6078      	str	r0, [r7, #4]
  HAL_SD_CardStateTypeDef cardstate =  HAL_SD_CARD_TRANSFER;
 80048ae:	2304      	movs	r3, #4
 80048b0:	75fb      	strb	r3, [r7, #23]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80048b2:	2300      	movs	r3, #0
 80048b4:	613b      	str	r3, [r7, #16]
  uint32_t resp1 = 0;
 80048b6:	2300      	movs	r3, #0
 80048b8:	60fb      	str	r3, [r7, #12]
  
  errorstate = SD_SendStatus(hsd, &resp1);
 80048ba:	f107 030c 	add.w	r3, r7, #12
 80048be:	4619      	mov	r1, r3
 80048c0:	6878      	ldr	r0, [r7, #4]
 80048c2:	f000 fa93 	bl	8004dec <SD_SendStatus>
 80048c6:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_OK)
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d005      	beq.n	80048da <HAL_SD_GetCardState+0x34>
  {
    hsd->ErrorCode |= errorstate;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	431a      	orrs	r2, r3
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = (HAL_SD_CardStateTypeDef)((resp1 >> 9U) & 0x0FU);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	0a5b      	lsrs	r3, r3, #9
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	f003 030f 	and.w	r3, r3, #15
 80048e4:	75fb      	strb	r3, [r7, #23]
  
  return cardstate;
 80048e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3718      	adds	r7, #24
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}

080048f0 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)     
{
 80048f0:	b480      	push	{r7}
 80048f2:	b085      	sub	sp, #20
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048fc:	60fb      	str	r3, [r7, #12]
  
  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	68fa      	ldr	r2, [r7, #12]
 8004904:	6812      	ldr	r2, [r2, #0]
 8004906:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004908:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800490c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800490e:	bf00      	nop
 8004910:	3714      	adds	r7, #20
 8004912:	46bd      	mov	sp, r7
 8004914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004918:	4770      	bx	lr

0800491a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)  
{
 800491a:	b580      	push	{r7, lr}
 800491c:	b084      	sub	sp, #16
 800491e:	af00      	add	r7, sp, #0
 8004920:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004926:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004928:	2300      	movs	r3, #0
 800492a:	60bb      	str	r3, [r7, #8]
  
  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004930:	2b82      	cmp	r3, #130	; 0x82
 8004932:	d111      	bne.n	8004958 <SD_DMAReceiveCplt+0x3e>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4618      	mov	r0, r3
 800493a:	f002 fab5 	bl	8006ea8 <SDMMC_CmdStopTransfer>
 800493e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d008      	beq.n	8004958 <SD_DMAReceiveCplt+0x3e>
    {
      hsd->ErrorCode |= errorstate;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	431a      	orrs	r2, r3
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8004952:	68f8      	ldr	r0, [r7, #12]
 8004954:	f7ff fcca 	bl	80042ec <HAL_SD_ErrorCallback>
    }
  }
  
  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	68fa      	ldr	r2, [r7, #12]
 800495e:	6812      	ldr	r2, [r2, #0]
 8004960:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004962:	f022 0208 	bic.w	r2, r2, #8
 8004966:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004970:	639a      	str	r2, [r3, #56]	; 0x38
  
  hsd->State = HAL_SD_STATE_READY;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2201      	movs	r2, #1
 8004976:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800497a:	68f8      	ldr	r0, [r7, #12]
 800497c:	f006 fc16 	bl	800b1ac <HAL_SD_RxCpltCallback>
#endif
}
 8004980:	bf00      	nop
 8004982:	3710      	adds	r7, #16
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}

08004988 <SD_DMAError>:
  * @brief  DMA SD communication error callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b084      	sub	sp, #16
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004994:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;
  
  if((hsd->hdmarx->ErrorCode == HAL_DMA_ERROR_TE) || (hsd->hdmatx->ErrorCode == HAL_DMA_ERROR_TE))
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800499a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800499c:	2b01      	cmp	r3, #1
 800499e:	d004      	beq.n	80049aa <SD_DMAError+0x22>
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d12c      	bne.n	8004a04 <SD_DMAError+0x7c>
  {
    /* Clear All flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80049b2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable All interrupts */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	68fa      	ldr	r2, [r7, #12]
 80049ba:	6812      	ldr	r2, [r2, #0]
 80049bc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80049be:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 80049c2:	63da      	str	r2, [r3, #60]	; 0x3c
      SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);
    
    hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	639a      	str	r2, [r3, #56]	; 0x38
    CardState = HAL_SD_GetCardState(hsd);
 80049d0:	68f8      	ldr	r0, [r7, #12]
 80049d2:	f7ff ff68 	bl	80048a6 <HAL_SD_GetCardState>
 80049d6:	4603      	mov	r3, r0
 80049d8:	72fb      	strb	r3, [r7, #11]
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80049da:	7afb      	ldrb	r3, [r7, #11]
 80049dc:	2b06      	cmp	r3, #6
 80049de:	d002      	beq.n	80049e6 <SD_DMAError+0x5e>
 80049e0:	7afb      	ldrb	r3, [r7, #11]
 80049e2:	2b05      	cmp	r3, #5
 80049e4:	d10a      	bne.n	80049fc <SD_DMAError+0x74>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4618      	mov	r0, r3
 80049ec:	f002 fa5c 	bl	8006ea8 <SDMMC_CmdStopTransfer>
 80049f0:	4602      	mov	r2, r0
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049f6:	431a      	orrs	r2, r3
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    hsd->State= HAL_SD_STATE_READY;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2201      	movs	r2, #1
 8004a00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
  HAL_SD_ErrorCallback(hsd);
 8004a04:	68f8      	ldr	r0, [r7, #12]
 8004a06:	f7ff fc71 	bl	80042ec <HAL_SD_ErrorCallback>
#endif
}
 8004a0a:	bf00      	nop
 8004a0c:	3710      	adds	r7, #16
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}

08004a12 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)   
{
 8004a12:	b580      	push	{r7, lr}
 8004a14:	b084      	sub	sp, #16
 8004a16:	af00      	add	r7, sp, #0
 8004a18:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a1e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;
  
  if(hsd->hdmatx != NULL)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d002      	beq.n	8004a2e <SD_DMATxAbort+0x1c>
  {
    hsd->hdmatx = NULL;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	641a      	str	r2, [r3, #64]	; 0x40
  }
  
  /* All DMA channels are aborted */
  if(hsd->hdmarx == NULL)
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d127      	bne.n	8004a86 <SD_DMATxAbort+0x74>
  {
    CardState = HAL_SD_GetCardState(hsd);
 8004a36:	68f8      	ldr	r0, [r7, #12]
 8004a38:	f7ff ff35 	bl	80048a6 <HAL_SD_GetCardState>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	72fb      	strb	r3, [r7, #11]
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2200      	movs	r2, #0
 8004a44:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2201      	movs	r2, #1
 8004a4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004a4e:	7afb      	ldrb	r3, [r7, #11]
 8004a50:	2b06      	cmp	r3, #6
 8004a52:	d002      	beq.n	8004a5a <SD_DMATxAbort+0x48>
 8004a54:	7afb      	ldrb	r3, [r7, #11]
 8004a56:	2b05      	cmp	r3, #5
 8004a58:	d115      	bne.n	8004a86 <SD_DMATxAbort+0x74>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f002 fa22 	bl	8006ea8 <SDMMC_CmdStopTransfer>
 8004a64:	4602      	mov	r2, r0
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a6a:	431a      	orrs	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	639a      	str	r2, [r3, #56]	; 0x38
      
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d003      	beq.n	8004a80 <SD_DMATxAbort+0x6e>
      {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
        hsd->AbortCpltCallback(hsd);
#else
        HAL_SD_AbortCallback(hsd);
 8004a78:	68f8      	ldr	r0, [r7, #12]
 8004a7a:	f006 fb83 	bl	800b184 <HAL_SD_AbortCallback>
        HAL_SD_ErrorCallback(hsd);
#endif
      }
    }
  }
}
 8004a7e:	e002      	b.n	8004a86 <SD_DMATxAbort+0x74>
        HAL_SD_ErrorCallback(hsd);
 8004a80:	68f8      	ldr	r0, [r7, #12]
 8004a82:	f7ff fc33 	bl	80042ec <HAL_SD_ErrorCallback>
}
 8004a86:	bf00      	nop
 8004a88:	3710      	adds	r7, #16
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}

08004a8e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)   
{
 8004a8e:	b580      	push	{r7, lr}
 8004a90:	b084      	sub	sp, #16
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a9a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;
  
  if(hsd->hdmarx != NULL)
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d002      	beq.n	8004aaa <SD_DMARxAbort+0x1c>
  {
    hsd->hdmarx = NULL;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* All DMA channels are aborted */
  if(hsd->hdmatx == NULL)
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d127      	bne.n	8004b02 <SD_DMARxAbort+0x74>
  {
    CardState = HAL_SD_GetCardState(hsd);
 8004ab2:	68f8      	ldr	r0, [r7, #12]
 8004ab4:	f7ff fef7 	bl	80048a6 <HAL_SD_GetCardState>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	72fb      	strb	r3, [r7, #11]
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004aca:	7afb      	ldrb	r3, [r7, #11]
 8004acc:	2b06      	cmp	r3, #6
 8004ace:	d002      	beq.n	8004ad6 <SD_DMARxAbort+0x48>
 8004ad0:	7afb      	ldrb	r3, [r7, #11]
 8004ad2:	2b05      	cmp	r3, #5
 8004ad4:	d115      	bne.n	8004b02 <SD_DMARxAbort+0x74>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4618      	mov	r0, r3
 8004adc:	f002 f9e4 	bl	8006ea8 <SDMMC_CmdStopTransfer>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ae6:	431a      	orrs	r2, r3
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	639a      	str	r2, [r3, #56]	; 0x38
      
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d003      	beq.n	8004afc <SD_DMARxAbort+0x6e>
      {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
        hsd->AbortCpltCallback(hsd);
#else
        HAL_SD_AbortCallback(hsd);
 8004af4:	68f8      	ldr	r0, [r7, #12]
 8004af6:	f006 fb45 	bl	800b184 <HAL_SD_AbortCallback>
        HAL_SD_ErrorCallback(hsd);
#endif
      }
    }
  }
}
 8004afa:	e002      	b.n	8004b02 <SD_DMARxAbort+0x74>
        HAL_SD_ErrorCallback(hsd);
 8004afc:	68f8      	ldr	r0, [r7, #12]
 8004afe:	f7ff fbf5 	bl	80042ec <HAL_SD_ErrorCallback>
}
 8004b02:	bf00      	nop
 8004b04:	3710      	adds	r7, #16
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}

08004b0a <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004b0a:	b5b0      	push	{r4, r5, r7, lr}
 8004b0c:	b094      	sub	sp, #80	; 0x50
 8004b0e:	af04      	add	r7, sp, #16
 8004b10:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004b12:	2300      	movs	r3, #0
 8004b14:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t sd_rca = 1U;
 8004b16:	2301      	movs	r3, #1
 8004b18:	81fb      	strh	r3, [r7, #14]
  
  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f002 f887 	bl	8006c32 <SDIO_GetPowerState>
 8004b24:	4603      	mov	r3, r0
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d102      	bne.n	8004b30 <SD_InitCard+0x26>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004b2a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004b2e:	e0b1      	b.n	8004c94 <SD_InitCard+0x18a>
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b34:	2b03      	cmp	r3, #3
 8004b36:	d02f      	beq.n	8004b98 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f002 facd 	bl	80070dc <SDMMC_CmdSendCID>
 8004b42:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004b44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d001      	beq.n	8004b4e <SD_InitCard+0x44>
    {
      return errorstate;
 8004b4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b4c:	e0a2      	b.n	8004c94 <SD_InitCard+0x18a>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2100      	movs	r1, #0
 8004b54:	4618      	mov	r0, r3
 8004b56:	f002 f8b1 	bl	8006cbc <SDIO_GetResponse>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2104      	movs	r1, #4
 8004b66:	4618      	mov	r0, r3
 8004b68:	f002 f8a8 	bl	8006cbc <SDIO_GetResponse>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	2108      	movs	r1, #8
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f002 f89f 	bl	8006cbc <SDIO_GetResponse>
 8004b7e:	4602      	mov	r2, r0
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	210c      	movs	r1, #12
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f002 f896 	bl	8006cbc <SDIO_GetResponse>
 8004b90:	4602      	mov	r2, r0
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b9c:	2b03      	cmp	r3, #3
 8004b9e:	d00d      	beq.n	8004bbc <SD_InitCard+0xb2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f107 020e 	add.w	r2, r7, #14
 8004ba8:	4611      	mov	r1, r2
 8004baa:	4618      	mov	r0, r3
 8004bac:	f002 fad7 	bl	800715e <SDMMC_CmdSetRelAdd>
 8004bb0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004bb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d001      	beq.n	8004bbc <SD_InitCard+0xb2>
    {
      return errorstate;
 8004bb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bba:	e06b      	b.n	8004c94 <SD_InitCard+0x18a>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bc0:	2b03      	cmp	r3, #3
 8004bc2:	d036      	beq.n	8004c32 <SD_InitCard+0x128>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8004bc4:	89fb      	ldrh	r3, [r7, #14]
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bd4:	041b      	lsls	r3, r3, #16
 8004bd6:	4619      	mov	r1, r3
 8004bd8:	4610      	mov	r0, r2
 8004bda:	f002 fa9f 	bl	800711c <SDMMC_CmdSendCSD>
 8004bde:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004be0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d001      	beq.n	8004bea <SD_InitCard+0xe0>
    {
      return errorstate;
 8004be6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004be8:	e054      	b.n	8004c94 <SD_InitCard+0x18a>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	2100      	movs	r1, #0
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f002 f863 	bl	8006cbc <SDIO_GetResponse>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	2104      	movs	r1, #4
 8004c02:	4618      	mov	r0, r3
 8004c04:	f002 f85a 	bl	8006cbc <SDIO_GetResponse>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	2108      	movs	r1, #8
 8004c14:	4618      	mov	r0, r3
 8004c16:	f002 f851 	bl	8006cbc <SDIO_GetResponse>
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	210c      	movs	r1, #12
 8004c26:	4618      	mov	r0, r3
 8004c28:	f002 f848 	bl	8006cbc <SDIO_GetResponse>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }
  
  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	2104      	movs	r1, #4
 8004c38:	4618      	mov	r0, r3
 8004c3a:	f002 f83f 	bl	8006cbc <SDIO_GetResponse>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	0d1a      	lsrs	r2, r3, #20
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Get CSD parameters */
  HAL_SD_GetCardCSD(hsd, &CSD);
 8004c46:	f107 0310 	add.w	r3, r7, #16
 8004c4a:	4619      	mov	r1, r3
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f7ff fb57 	bl	8004300 <HAL_SD_GetCardCSD>

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6819      	ldr	r1, [r3, #0]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c5a:	041b      	lsls	r3, r3, #16
 8004c5c:	f04f 0400 	mov.w	r4, #0
 8004c60:	461a      	mov	r2, r3
 8004c62:	4623      	mov	r3, r4
 8004c64:	4608      	mov	r0, r1
 8004c66:	f002 f943 	bl	8006ef0 <SDMMC_CmdSelDesel>
 8004c6a:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8004c6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d001      	beq.n	8004c76 <SD_InitCard+0x16c>
  {
    return errorstate;
 8004c72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c74:	e00e      	b.n	8004c94 <SD_InitCard+0x18a>
  }

  /* Configure SDIO peripheral interface */     
  SDIO_Init(hsd->Instance, hsd->Init);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681d      	ldr	r5, [r3, #0]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	466c      	mov	r4, sp
 8004c7e:	f103 0210 	add.w	r2, r3, #16
 8004c82:	ca07      	ldmia	r2, {r0, r1, r2}
 8004c84:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004c88:	3304      	adds	r3, #4
 8004c8a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004c8c:	4628      	mov	r0, r5
 8004c8e:	f001 ff79 	bl	8006b84 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8004c92:	2300      	movs	r3, #0
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	3740      	adds	r7, #64	; 0x40
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bdb0      	pop	{r4, r5, r7, pc}

08004c9c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b086      	sub	sp, #24
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	617b      	str	r3, [r7, #20]
 8004cac:	2300      	movs	r3, #0
 8004cae:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	60fb      	str	r3, [r7, #12]
  
  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f002 f93e 	bl	8006f3a <SDMMC_CmdGoIdleState>
 8004cbe:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d001      	beq.n	8004cca <SD_PowerON+0x2e>
  {
    return errorstate;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	e08c      	b.n	8004de4 <SD_PowerON+0x148>
  }
  
  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f002 f953 	bl	8006f7a <SDMMC_CmdOperCond>
 8004cd4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d03d      	beq.n	8004d58 <SD_PowerON+0xbc>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	649a      	str	r2, [r3, #72]	; 0x48
      
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 8004ce2:	e032      	b.n	8004d4a <SD_PowerON+0xae>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	1c5a      	adds	r2, r3, #1
 8004ce8:	60ba      	str	r2, [r7, #8]
 8004cea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d102      	bne.n	8004cf8 <SD_PowerON+0x5c>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004cf2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004cf6:	e075      	b.n	8004de4 <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	2100      	movs	r1, #0
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f002 f95c 	bl	8006fbc <SDMMC_CmdAppCommand>
 8004d04:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d002      	beq.n	8004d12 <SD_PowerON+0x76>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004d0c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004d10:	e068      	b.n	8004de4 <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	2100      	movs	r1, #0
 8004d18:	4618      	mov	r0, r3
 8004d1a:	f002 f973 	bl	8007004 <SDMMC_CmdAppOperCommand>
 8004d1e:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d002      	beq.n	8004d2c <SD_PowerON+0x90>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004d26:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004d2a:	e05b      	b.n	8004de4 <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	2100      	movs	r1, #0
 8004d32:	4618      	mov	r0, r3
 8004d34:	f001 ffc2 	bl	8006cbc <SDIO_GetResponse>
 8004d38:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	0fdb      	lsrs	r3, r3, #31
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d101      	bne.n	8004d46 <SD_PowerON+0xaa>
 8004d42:	2301      	movs	r3, #1
 8004d44:	e000      	b.n	8004d48 <SD_PowerON+0xac>
 8004d46:	2300      	movs	r3, #0
 8004d48:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0U)
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d0c9      	beq.n	8004ce4 <SD_PowerON+0x48>
    }
    /* Card type is SDSC */
    hsd->SdCard.CardType = CARD_SDSC;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2200      	movs	r2, #0
 8004d54:	645a      	str	r2, [r3, #68]	; 0x44
 8004d56:	e044      	b.n	8004de2 <SD_PowerON+0x146>
  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	649a      	str	r2, [r3, #72]	; 0x48
        
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 8004d5e:	e031      	b.n	8004dc4 <SD_PowerON+0x128>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	1c5a      	adds	r2, r3, #1
 8004d64:	60ba      	str	r2, [r7, #8]
 8004d66:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d102      	bne.n	8004d74 <SD_PowerON+0xd8>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004d6e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004d72:	e037      	b.n	8004de4 <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	2100      	movs	r1, #0
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f002 f91e 	bl	8006fbc <SDMMC_CmdAppCommand>
 8004d80:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d001      	beq.n	8004d8c <SD_PowerON+0xf0>
      {
        return errorstate;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	e02b      	b.n	8004de4 <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004d94:	4618      	mov	r0, r3
 8004d96:	f002 f935 	bl	8007004 <SDMMC_CmdAppOperCommand>
 8004d9a:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d001      	beq.n	8004da6 <SD_PowerON+0x10a>
      {
        return errorstate;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	e01e      	b.n	8004de4 <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	2100      	movs	r1, #0
 8004dac:	4618      	mov	r0, r3
 8004dae:	f001 ff85 	bl	8006cbc <SDIO_GetResponse>
 8004db2:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	0fdb      	lsrs	r3, r3, #31
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d101      	bne.n	8004dc0 <SD_PowerON+0x124>
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e000      	b.n	8004dc2 <SD_PowerON+0x126>
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0U)
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d0ca      	beq.n	8004d60 <SD_PowerON+0xc4>
    }
    
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d003      	beq.n	8004ddc <SD_PowerON+0x140>
    {
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	645a      	str	r2, [r3, #68]	; 0x44
 8004dda:	e002      	b.n	8004de2 <SD_PowerON+0x146>
    }
    else
    {
      hsd->SdCard.CardType = CARD_SDSC;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2200      	movs	r2, #0
 8004de0:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }
  
  return HAL_SD_ERROR_NONE;
 8004de2:	2300      	movs	r3, #0
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3718      	adds	r7, #24
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}

08004dec <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card 
  *         status (Card Status register)  
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b084      	sub	sp, #16
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
 8004df4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004df6:	2300      	movs	r3, #0
 8004df8:	60fb      	str	r3, [r7, #12]
  
  if(pCardStatus == NULL)
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d102      	bne.n	8004e06 <SD_SendStatus+0x1a>
  {
    return HAL_SD_ERROR_PARAM;
 8004e00:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004e04:	e018      	b.n	8004e38 <SD_SendStatus+0x4c>
  }
  
  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681a      	ldr	r2, [r3, #0]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e0e:	041b      	lsls	r3, r3, #16
 8004e10:	4619      	mov	r1, r3
 8004e12:	4610      	mov	r0, r2
 8004e14:	f002 f9c6 	bl	80071a4 <SDMMC_CmdSendStatus>
 8004e18:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_OK)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d001      	beq.n	8004e24 <SD_SendStatus+0x38>
  {
    return errorstate;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	e009      	b.n	8004e38 <SD_SendStatus+0x4c>
  }
  
  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	2100      	movs	r1, #0
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f001 ff46 	bl	8006cbc <SDIO_GetResponse>
 8004e30:	4602      	mov	r2, r0
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	601a      	str	r2, [r3, #0]
  
  return HAL_SD_ERROR_NONE;
 8004e36:	2300      	movs	r3, #0
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3710      	adds	r7, #16
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b086      	sub	sp, #24
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004e48:	2300      	movs	r3, #0
 8004e4a:	60fb      	str	r3, [r7, #12]
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004e50:	2300      	movs	r3, #0
 8004e52:	617b      	str	r3, [r7, #20]
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	2100      	movs	r1, #0
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f001 ff2e 	bl	8006cbc <SDIO_GetResponse>
 8004e60:	4603      	mov	r3, r0
 8004e62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e66:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004e6a:	d102      	bne.n	8004e72 <SD_WideBus_Enable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004e6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004e70:	e02f      	b.n	8004ed2 <SD_WideBus_Enable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004e72:	f107 030c 	add.w	r3, r7, #12
 8004e76:	4619      	mov	r1, r3
 8004e78:	6878      	ldr	r0, [r7, #4]
 8004e7a:	f000 f87b 	bl	8004f74 <SD_FindSCR>
 8004e7e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d001      	beq.n	8004e8a <SD_WideBus_Enable+0x4a>
  {
    return errorstate;
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	e023      	b.n	8004ed2 <SD_WideBus_Enable+0x92>
  }
  
  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d01c      	beq.n	8004ece <SD_WideBus_Enable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681a      	ldr	r2, [r3, #0]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e9c:	041b      	lsls	r3, r3, #16
 8004e9e:	4619      	mov	r1, r3
 8004ea0:	4610      	mov	r0, r2
 8004ea2:	f002 f88b 	bl	8006fbc <SDMMC_CmdAppCommand>
 8004ea6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d001      	beq.n	8004eb2 <SD_WideBus_Enable+0x72>
    {
      return errorstate;
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	e00f      	b.n	8004ed2 <SD_WideBus_Enable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	2102      	movs	r1, #2
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f002 f8c8 	bl	800704e <SDMMC_CmdBusWidth>
 8004ebe:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d001      	beq.n	8004eca <SD_WideBus_Enable+0x8a>
    {
      return errorstate;
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	e003      	b.n	8004ed2 <SD_WideBus_Enable+0x92>
    }

    return HAL_SD_ERROR_NONE;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	e001      	b.n	8004ed2 <SD_WideBus_Enable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004ece:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3718      	adds	r7, #24
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}

08004eda <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8004eda:	b580      	push	{r7, lr}
 8004edc:	b086      	sub	sp, #24
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	60fb      	str	r3, [r7, #12]
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004eea:	2300      	movs	r3, #0
 8004eec:	617b      	str	r3, [r7, #20]
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	2100      	movs	r1, #0
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	f001 fee1 	bl	8006cbc <SDIO_GetResponse>
 8004efa:	4603      	mov	r3, r0
 8004efc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f00:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004f04:	d102      	bne.n	8004f0c <SD_WideBus_Disable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004f06:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004f0a:	e02f      	b.n	8004f6c <SD_WideBus_Disable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004f0c:	f107 030c 	add.w	r3, r7, #12
 8004f10:	4619      	mov	r1, r3
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f000 f82e 	bl	8004f74 <SD_FindSCR>
 8004f18:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d001      	beq.n	8004f24 <SD_WideBus_Disable+0x4a>
  {
    return errorstate;
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	e023      	b.n	8004f6c <SD_WideBus_Disable+0x92>
  }
  
  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d01c      	beq.n	8004f68 <SD_WideBus_Disable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f36:	041b      	lsls	r3, r3, #16
 8004f38:	4619      	mov	r1, r3
 8004f3a:	4610      	mov	r0, r2
 8004f3c:	f002 f83e 	bl	8006fbc <SDMMC_CmdAppCommand>
 8004f40:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d001      	beq.n	8004f4c <SD_WideBus_Disable+0x72>
    {
      return errorstate;
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	e00f      	b.n	8004f6c <SD_WideBus_Disable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	2100      	movs	r1, #0
 8004f52:	4618      	mov	r0, r3
 8004f54:	f002 f87b 	bl	800704e <SDMMC_CmdBusWidth>
 8004f58:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d001      	beq.n	8004f64 <SD_WideBus_Disable+0x8a>
    {
      return errorstate;
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	e003      	b.n	8004f6c <SD_WideBus_Disable+0x92>
    }
    
    return HAL_SD_ERROR_NONE;
 8004f64:	2300      	movs	r3, #0
 8004f66:	e001      	b.n	8004f6c <SD_WideBus_Disable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004f68:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	3718      	adds	r7, #24
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd80      	pop	{r7, pc}

08004f74 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value  
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8004f74:	b590      	push	{r4, r7, lr}
 8004f76:	b08f      	sub	sp, #60	; 0x3c
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 8004f82:	f7fc f8b3 	bl	80010ec <HAL_GetTick>
 8004f86:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t index = 0U;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	60fb      	str	r3, [r7, #12]
 8004f90:	2300      	movs	r3, #0
 8004f92:	613b      	str	r3, [r7, #16]
  
  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	2108      	movs	r1, #8
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f001 fecf 	bl	8006d3e <SDMMC_CmdBlockLength>
 8004fa0:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8004fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d001      	beq.n	8004fac <SD_FindSCR+0x38>
  {
    return errorstate;
 8004fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004faa:	e0a7      	b.n	80050fc <SD_FindSCR+0x188>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fb4:	041b      	lsls	r3, r3, #16
 8004fb6:	4619      	mov	r1, r3
 8004fb8:	4610      	mov	r0, r2
 8004fba:	f001 ffff 	bl	8006fbc <SDMMC_CmdAppCommand>
 8004fbe:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8004fc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d001      	beq.n	8004fca <SD_FindSCR+0x56>
  {
    return errorstate;
 8004fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fc8:	e098      	b.n	80050fc <SD_FindSCR+0x188>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004fca:	f04f 33ff 	mov.w	r3, #4294967295
 8004fce:	617b      	str	r3, [r7, #20]
  config.DataLength    = 8U;
 8004fd0:	2308      	movs	r3, #8
 8004fd2:	61bb      	str	r3, [r7, #24]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8004fd4:	2330      	movs	r3, #48	; 0x30
 8004fd6:	61fb      	str	r3, [r7, #28]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004fd8:	2302      	movs	r3, #2
 8004fda:	623b      	str	r3, [r7, #32]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004fdc:	2300      	movs	r3, #0
 8004fde:	627b      	str	r3, [r7, #36]	; 0x24
  config.DPSM          = SDIO_DPSM_ENABLE;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	62bb      	str	r3, [r7, #40]	; 0x28
  SDIO_ConfigData(hsd->Instance, &config);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f107 0214 	add.w	r2, r7, #20
 8004fec:	4611      	mov	r1, r2
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f001 fe79 	bl	8006ce6 <SDIO_ConfigData>
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f002 f84c 	bl	8007096 <SDMMC_CmdSendSCR>
 8004ffe:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8005000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005002:	2b00      	cmp	r3, #0
 8005004:	d022      	beq.n	800504c <SD_FindSCR+0xd8>
  {
    return errorstate;
 8005006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005008:	e078      	b.n	80050fc <SD_FindSCR+0x188>
  }
  
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005010:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005014:	2b00      	cmp	r3, #0
 8005016:	d00e      	beq.n	8005036 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8005018:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	f107 020c 	add.w	r2, r7, #12
 8005020:	18d4      	adds	r4, r2, r3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4618      	mov	r0, r3
 8005028:	f001 fdd7 	bl	8006bda <SDIO_ReadFIFO>
 800502c:	4603      	mov	r3, r0
 800502e:	6023      	str	r3, [r4, #0]
      index++;
 8005030:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005032:	3301      	adds	r3, #1
 8005034:	637b      	str	r3, [r7, #52]	; 0x34
    }
    
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8005036:	f7fc f859 	bl	80010ec <HAL_GetTick>
 800503a:	4602      	mov	r2, r0
 800503c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800503e:	1ad3      	subs	r3, r2, r3
 8005040:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005044:	d102      	bne.n	800504c <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8005046:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800504a:	e057      	b.n	80050fc <SD_FindSCR+0x188>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005052:	f240 432a 	movw	r3, #1066	; 0x42a
 8005056:	4013      	ands	r3, r2
 8005058:	2b00      	cmp	r3, #0
 800505a:	d0d6      	beq.n	800500a <SD_FindSCR+0x96>
    }
  }
  
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005062:	f003 0308 	and.w	r3, r3, #8
 8005066:	2b00      	cmp	r3, #0
 8005068:	d005      	beq.n	8005076 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	2208      	movs	r2, #8
 8005070:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8005072:	2308      	movs	r3, #8
 8005074:	e042      	b.n	80050fc <SD_FindSCR+0x188>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800507c:	f003 0302 	and.w	r3, r3, #2
 8005080:	2b00      	cmp	r3, #0
 8005082:	d005      	beq.n	8005090 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	2202      	movs	r2, #2
 800508a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800508c:	2302      	movs	r3, #2
 800508e:	e035      	b.n	80050fc <SD_FindSCR+0x188>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005096:	f003 0320 	and.w	r3, r3, #32
 800509a:	2b00      	cmp	r3, #0
 800509c:	d005      	beq.n	80050aa <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	2220      	movs	r2, #32
 80050a4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_RX_OVERRUN;
 80050a6:	2320      	movs	r3, #32
 80050a8:	e028      	b.n	80050fc <SD_FindSCR+0x188>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80050b2:	639a      	str	r2, [r3, #56]	; 0x38
    
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	3304      	adds	r3, #4
 80050b8:	68fa      	ldr	r2, [r7, #12]
 80050ba:	0611      	lsls	r1, r2, #24
 80050bc:	68fa      	ldr	r2, [r7, #12]
 80050be:	0212      	lsls	r2, r2, #8
 80050c0:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
 80050c4:	4311      	orrs	r1, r2
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	0a12      	lsrs	r2, r2, #8
 80050ca:	f402 427f 	and.w	r2, r2, #65280	; 0xff00
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 80050ce:	4311      	orrs	r1, r2
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 80050d0:	68fa      	ldr	r2, [r7, #12]
 80050d2:	0e12      	lsrs	r2, r2, #24
 80050d4:	430a      	orrs	r2, r1
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 80050d6:	601a      	str	r2, [r3, #0]
    
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	061a      	lsls	r2, r3, #24
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	021b      	lsls	r3, r3, #8
 80050e0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80050e4:	431a      	orrs	r2, r3
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	0a1b      	lsrs	r3, r3, #8
 80050ea:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 80050ee:	431a      	orrs	r2, r3
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	0e1b      	lsrs	r3, r3, #24
 80050f4:	431a      	orrs	r2, r3
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	601a      	str	r2, [r3, #0]
  }

  return HAL_SD_ERROR_NONE;
 80050fa:	2300      	movs	r3, #0
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	373c      	adds	r7, #60	; 0x3c
 8005100:	46bd      	mov	sp, r7
 8005102:	bd90      	pop	{r4, r7, pc}

08005104 <SD_Read_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval HAL status
  */
static HAL_StatusTypeDef SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8005104:	b590      	push	{r4, r7, lr}
 8005106:	b085      	sub	sp, #20
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800510c:	2300      	movs	r3, #0
 800510e:	60fb      	str	r3, [r7, #12]
  uint32_t* tmp;

  tmp = (uint32_t*)hsd->pRxBuffPtr;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005114:	60bb      	str	r3, [r7, #8]
  
  /* Read data from SDIO Rx FIFO */
  for(count = 0U; count < 8U; count++)
 8005116:	2300      	movs	r3, #0
 8005118:	60fb      	str	r3, [r7, #12]
 800511a:	e00d      	b.n	8005138 <SD_Read_IT+0x34>
  {
    *(tmp + count) = SDIO_ReadFIFO(hsd->Instance);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	009b      	lsls	r3, r3, #2
 8005120:	68ba      	ldr	r2, [r7, #8]
 8005122:	18d4      	adds	r4, r2, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4618      	mov	r0, r3
 800512a:	f001 fd56 	bl	8006bda <SDIO_ReadFIFO>
 800512e:	4603      	mov	r3, r0
 8005130:	6023      	str	r3, [r4, #0]
  for(count = 0U; count < 8U; count++)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	3301      	adds	r3, #1
 8005136:	60fb      	str	r3, [r7, #12]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2b07      	cmp	r3, #7
 800513c:	d9ee      	bls.n	800511c <SD_Read_IT+0x18>
  }
  
  hsd->pRxBuffPtr += 8U;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005142:	f103 0220 	add.w	r2, r3, #32
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	629a      	str	r2, [r3, #40]	; 0x28
  
  return HAL_OK;
 800514a:	2300      	movs	r3, #0
}
 800514c:	4618      	mov	r0, r3
 800514e:	3714      	adds	r7, #20
 8005150:	46bd      	mov	sp, r7
 8005152:	bd90      	pop	{r4, r7, pc}

08005154 <SD_Write_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval HAL status
  */
static HAL_StatusTypeDef SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b084      	sub	sp, #16
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800515c:	2300      	movs	r3, #0
 800515e:	60fb      	str	r3, [r7, #12]
  uint32_t* tmp;
  
  tmp = (uint32_t*)hsd->pTxBuffPtr;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6a1b      	ldr	r3, [r3, #32]
 8005164:	60bb      	str	r3, [r7, #8]
  
  /* Write data to SDIO Tx FIFO */
  for(count = 0U; count < 8U; count++)
 8005166:	2300      	movs	r3, #0
 8005168:	60fb      	str	r3, [r7, #12]
 800516a:	e00b      	b.n	8005184 <SD_Write_IT+0x30>
  {
    SDIO_WriteFIFO(hsd->Instance, (tmp + count));
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6818      	ldr	r0, [r3, #0]
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	009b      	lsls	r3, r3, #2
 8005174:	68ba      	ldr	r2, [r7, #8]
 8005176:	4413      	add	r3, r2
 8005178:	4619      	mov	r1, r3
 800517a:	f001 fd3b 	bl	8006bf4 <SDIO_WriteFIFO>
  for(count = 0U; count < 8U; count++)
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	3301      	adds	r3, #1
 8005182:	60fb      	str	r3, [r7, #12]
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2b07      	cmp	r3, #7
 8005188:	d9f0      	bls.n	800516c <SD_Write_IT+0x18>
  }
  
  hsd->pTxBuffPtr += 8U;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6a1b      	ldr	r3, [r3, #32]
 800518e:	f103 0220 	add.w	r2, r3, #32
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	621a      	str	r2, [r3, #32]
  
  return HAL_OK;
 8005196:	2300      	movs	r3, #0
}
 8005198:	4618      	mov	r0, r3
 800519a:	3710      	adds	r7, #16
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b082      	sub	sp, #8
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d101      	bne.n	80051b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e055      	b.n	800525e <HAL_SPI_Init+0xbe>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2200      	movs	r2, #0
 80051b6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d106      	bne.n	80051d2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80051cc:	6878      	ldr	r0, [r7, #4]
 80051ce:	f007 fe0d 	bl	800cdec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2202      	movs	r2, #2
 80051d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	6812      	ldr	r2, [r2, #0]
 80051e2:	6812      	ldr	r2, [r2, #0]
 80051e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051e8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	687a      	ldr	r2, [r7, #4]
 80051f0:	6851      	ldr	r1, [r2, #4]
 80051f2:	687a      	ldr	r2, [r7, #4]
 80051f4:	6892      	ldr	r2, [r2, #8]
 80051f6:	4311      	orrs	r1, r2
 80051f8:	687a      	ldr	r2, [r7, #4]
 80051fa:	68d2      	ldr	r2, [r2, #12]
 80051fc:	4311      	orrs	r1, r2
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	6912      	ldr	r2, [r2, #16]
 8005202:	4311      	orrs	r1, r2
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	6952      	ldr	r2, [r2, #20]
 8005208:	4311      	orrs	r1, r2
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	6992      	ldr	r2, [r2, #24]
 800520e:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8005212:	4311      	orrs	r1, r2
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	69d2      	ldr	r2, [r2, #28]
 8005218:	4311      	orrs	r1, r2
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	6a12      	ldr	r2, [r2, #32]
 800521e:	4311      	orrs	r1, r2
 8005220:	687a      	ldr	r2, [r7, #4]
 8005222:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005224:	430a      	orrs	r2, r1
 8005226:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	687a      	ldr	r2, [r7, #4]
 800522e:	6992      	ldr	r2, [r2, #24]
 8005230:	0c12      	lsrs	r2, r2, #16
 8005232:	f002 0104 	and.w	r1, r2, #4
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800523a:	430a      	orrs	r2, r1
 800523c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	687a      	ldr	r2, [r7, #4]
 8005244:	6812      	ldr	r2, [r2, #0]
 8005246:	69d2      	ldr	r2, [r2, #28]
 8005248:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800524c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2201      	movs	r2, #1
 8005258:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800525c:	2300      	movs	r3, #0
}
 800525e:	4618      	mov	r0, r3
 8005260:	3708      	adds	r7, #8
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}

08005266 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005266:	b580      	push	{r7, lr}
 8005268:	b088      	sub	sp, #32
 800526a:	af00      	add	r7, sp, #0
 800526c:	60f8      	str	r0, [r7, #12]
 800526e:	60b9      	str	r1, [r7, #8]
 8005270:	603b      	str	r3, [r7, #0]
 8005272:	4613      	mov	r3, r2
 8005274:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005276:	2300      	movs	r3, #0
 8005278:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005280:	2b01      	cmp	r3, #1
 8005282:	d101      	bne.n	8005288 <HAL_SPI_Transmit+0x22>
 8005284:	2302      	movs	r3, #2
 8005286:	e11c      	b.n	80054c2 <HAL_SPI_Transmit+0x25c>
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2201      	movs	r2, #1
 800528c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005290:	f7fb ff2c 	bl	80010ec <HAL_GetTick>
 8005294:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005296:	88fb      	ldrh	r3, [r7, #6]
 8005298:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d002      	beq.n	80052ac <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80052a6:	2302      	movs	r3, #2
 80052a8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80052aa:	e101      	b.n	80054b0 <HAL_SPI_Transmit+0x24a>
  }

  if ((pData == NULL) || (Size == 0U))
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d002      	beq.n	80052b8 <HAL_SPI_Transmit+0x52>
 80052b2:	88fb      	ldrh	r3, [r7, #6]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d102      	bne.n	80052be <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	77fb      	strb	r3, [r7, #31]
    goto error;
 80052bc:	e0f8      	b.n	80054b0 <HAL_SPI_Transmit+0x24a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2203      	movs	r2, #3
 80052c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2200      	movs	r2, #0
 80052ca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	68ba      	ldr	r2, [r7, #8]
 80052d0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	88fa      	ldrh	r2, [r7, #6]
 80052d6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	88fa      	ldrh	r2, [r7, #6]
 80052dc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2200      	movs	r2, #0
 80052e2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2200      	movs	r2, #0
 80052e8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2200      	movs	r2, #0
 80052ee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2200      	movs	r2, #0
 80052f4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2200      	movs	r2, #0
 80052fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005304:	d107      	bne.n	8005316 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	68fa      	ldr	r2, [r7, #12]
 800530c:	6812      	ldr	r2, [r2, #0]
 800530e:	6812      	ldr	r2, [r2, #0]
 8005310:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005314:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005320:	2b40      	cmp	r3, #64	; 0x40
 8005322:	d007      	beq.n	8005334 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	68fa      	ldr	r2, [r7, #12]
 800532a:	6812      	ldr	r2, [r2, #0]
 800532c:	6812      	ldr	r2, [r2, #0]
 800532e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005332:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800533c:	d14b      	bne.n	80053d6 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d002      	beq.n	800534c <HAL_SPI_Transmit+0xe6>
 8005346:	8afb      	ldrh	r3, [r7, #22]
 8005348:	2b01      	cmp	r3, #1
 800534a:	d13e      	bne.n	80053ca <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	68fa      	ldr	r2, [r7, #12]
 8005352:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005354:	8812      	ldrh	r2, [r2, #0]
 8005356:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800535c:	1c9a      	adds	r2, r3, #2
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005366:	b29b      	uxth	r3, r3
 8005368:	3b01      	subs	r3, #1
 800536a:	b29a      	uxth	r2, r3
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005370:	e02b      	b.n	80053ca <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	f003 0302 	and.w	r3, r3, #2
 800537c:	2b02      	cmp	r3, #2
 800537e:	d112      	bne.n	80053a6 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68fa      	ldr	r2, [r7, #12]
 8005386:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005388:	8812      	ldrh	r2, [r2, #0]
 800538a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005390:	1c9a      	adds	r2, r3, #2
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800539a:	b29b      	uxth	r3, r3
 800539c:	3b01      	subs	r3, #1
 800539e:	b29a      	uxth	r2, r3
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	86da      	strh	r2, [r3, #54]	; 0x36
 80053a4:	e011      	b.n	80053ca <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053a6:	f7fb fea1 	bl	80010ec <HAL_GetTick>
 80053aa:	4602      	mov	r2, r0
 80053ac:	69bb      	ldr	r3, [r7, #24]
 80053ae:	1ad2      	subs	r2, r2, r3
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d303      	bcc.n	80053be <HAL_SPI_Transmit+0x158>
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053bc:	d102      	bne.n	80053c4 <HAL_SPI_Transmit+0x15e>
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d102      	bne.n	80053ca <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80053c4:	2303      	movs	r3, #3
 80053c6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80053c8:	e072      	b.n	80054b0 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053ce:	b29b      	uxth	r3, r3
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d1ce      	bne.n	8005372 <HAL_SPI_Transmit+0x10c>
 80053d4:	e04c      	b.n	8005470 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d002      	beq.n	80053e4 <HAL_SPI_Transmit+0x17e>
 80053de:	8afb      	ldrh	r3, [r7, #22]
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d140      	bne.n	8005466 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	330c      	adds	r3, #12
 80053ea:	68fa      	ldr	r2, [r7, #12]
 80053ec:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80053ee:	7812      	ldrb	r2, [r2, #0]
 80053f0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053f6:	1c5a      	adds	r2, r3, #1
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005400:	b29b      	uxth	r3, r3
 8005402:	3b01      	subs	r3, #1
 8005404:	b29a      	uxth	r2, r3
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800540a:	e02c      	b.n	8005466 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	f003 0302 	and.w	r3, r3, #2
 8005416:	2b02      	cmp	r3, #2
 8005418:	d113      	bne.n	8005442 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	330c      	adds	r3, #12
 8005420:	68fa      	ldr	r2, [r7, #12]
 8005422:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005424:	7812      	ldrb	r2, [r2, #0]
 8005426:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800542c:	1c5a      	adds	r2, r3, #1
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005436:	b29b      	uxth	r3, r3
 8005438:	3b01      	subs	r3, #1
 800543a:	b29a      	uxth	r2, r3
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	86da      	strh	r2, [r3, #54]	; 0x36
 8005440:	e011      	b.n	8005466 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005442:	f7fb fe53 	bl	80010ec <HAL_GetTick>
 8005446:	4602      	mov	r2, r0
 8005448:	69bb      	ldr	r3, [r7, #24]
 800544a:	1ad2      	subs	r2, r2, r3
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	429a      	cmp	r2, r3
 8005450:	d303      	bcc.n	800545a <HAL_SPI_Transmit+0x1f4>
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005458:	d102      	bne.n	8005460 <HAL_SPI_Transmit+0x1fa>
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d102      	bne.n	8005466 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8005460:	2303      	movs	r3, #3
 8005462:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005464:	e024      	b.n	80054b0 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800546a:	b29b      	uxth	r3, r3
 800546c:	2b00      	cmp	r3, #0
 800546e:	d1cd      	bne.n	800540c <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005470:	69ba      	ldr	r2, [r7, #24]
 8005472:	6839      	ldr	r1, [r7, #0]
 8005474:	68f8      	ldr	r0, [r7, #12]
 8005476:	f000 fd85 	bl	8005f84 <SPI_EndRxTxTransaction>
 800547a:	4603      	mov	r3, r0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d002      	beq.n	8005486 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2220      	movs	r2, #32
 8005484:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d10a      	bne.n	80054a4 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800548e:	2300      	movs	r3, #0
 8005490:	613b      	str	r3, [r7, #16]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	613b      	str	r3, [r7, #16]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	689b      	ldr	r3, [r3, #8]
 80054a0:	613b      	str	r3, [r7, #16]
 80054a2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d001      	beq.n	80054b0 <HAL_SPI_Transmit+0x24a>
  {
    errorcode = HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2200      	movs	r2, #0
 80054bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80054c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3720      	adds	r7, #32
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}

080054ca <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054ca:	b580      	push	{r7, lr}
 80054cc:	b088      	sub	sp, #32
 80054ce:	af02      	add	r7, sp, #8
 80054d0:	60f8      	str	r0, [r7, #12]
 80054d2:	60b9      	str	r1, [r7, #8]
 80054d4:	603b      	str	r3, [r7, #0]
 80054d6:	4613      	mov	r3, r2
 80054d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80054da:	2300      	movs	r3, #0
 80054dc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054e6:	d112      	bne.n	800550e <HAL_SPI_Receive+0x44>
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d10e      	bne.n	800550e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2204      	movs	r2, #4
 80054f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80054f8:	88fa      	ldrh	r2, [r7, #6]
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	9300      	str	r3, [sp, #0]
 80054fe:	4613      	mov	r3, r2
 8005500:	68ba      	ldr	r2, [r7, #8]
 8005502:	68b9      	ldr	r1, [r7, #8]
 8005504:	68f8      	ldr	r0, [r7, #12]
 8005506:	f000 f8e6 	bl	80056d6 <HAL_SPI_TransmitReceive>
 800550a:	4603      	mov	r3, r0
 800550c:	e0df      	b.n	80056ce <HAL_SPI_Receive+0x204>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005514:	2b01      	cmp	r3, #1
 8005516:	d101      	bne.n	800551c <HAL_SPI_Receive+0x52>
 8005518:	2302      	movs	r3, #2
 800551a:	e0d8      	b.n	80056ce <HAL_SPI_Receive+0x204>
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005524:	f7fb fde2 	bl	80010ec <HAL_GetTick>
 8005528:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005530:	b2db      	uxtb	r3, r3
 8005532:	2b01      	cmp	r3, #1
 8005534:	d002      	beq.n	800553c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005536:	2302      	movs	r3, #2
 8005538:	75fb      	strb	r3, [r7, #23]
    goto error;
 800553a:	e0bf      	b.n	80056bc <HAL_SPI_Receive+0x1f2>
  }

  if ((pData == NULL) || (Size == 0U))
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d002      	beq.n	8005548 <HAL_SPI_Receive+0x7e>
 8005542:	88fb      	ldrh	r3, [r7, #6]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d102      	bne.n	800554e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800554c:	e0b6      	b.n	80056bc <HAL_SPI_Receive+0x1f2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2204      	movs	r2, #4
 8005552:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2200      	movs	r2, #0
 800555a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	68ba      	ldr	r2, [r7, #8]
 8005560:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	88fa      	ldrh	r2, [r7, #6]
 8005566:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	88fa      	ldrh	r2, [r7, #6]
 800556c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2200      	movs	r2, #0
 8005572:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2200      	movs	r2, #0
 8005578:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	2200      	movs	r2, #0
 800557e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2200      	movs	r2, #0
 8005584:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2200      	movs	r2, #0
 800558a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005594:	d107      	bne.n	80055a6 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	68fa      	ldr	r2, [r7, #12]
 800559c:	6812      	ldr	r2, [r2, #0]
 800559e:	6812      	ldr	r2, [r2, #0]
 80055a0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80055a4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055b0:	2b40      	cmp	r3, #64	; 0x40
 80055b2:	d007      	beq.n	80055c4 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	68fa      	ldr	r2, [r7, #12]
 80055ba:	6812      	ldr	r2, [r2, #0]
 80055bc:	6812      	ldr	r2, [r2, #0]
 80055be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055c2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	68db      	ldr	r3, [r3, #12]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d161      	bne.n	8005690 <HAL_SPI_Receive+0x1c6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80055cc:	e02d      	b.n	800562a <HAL_SPI_Receive+0x160>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	f003 0301 	and.w	r3, r3, #1
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d114      	bne.n	8005606 <HAL_SPI_Receive+0x13c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055e0:	68fa      	ldr	r2, [r7, #12]
 80055e2:	6812      	ldr	r2, [r2, #0]
 80055e4:	320c      	adds	r2, #12
 80055e6:	7812      	ldrb	r2, [r2, #0]
 80055e8:	b2d2      	uxtb	r2, r2
 80055ea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055f0:	1c5a      	adds	r2, r3, #1
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055fa:	b29b      	uxth	r3, r3
 80055fc:	3b01      	subs	r3, #1
 80055fe:	b29a      	uxth	r2, r3
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005604:	e011      	b.n	800562a <HAL_SPI_Receive+0x160>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005606:	f7fb fd71 	bl	80010ec <HAL_GetTick>
 800560a:	4602      	mov	r2, r0
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	1ad2      	subs	r2, r2, r3
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	429a      	cmp	r2, r3
 8005614:	d303      	bcc.n	800561e <HAL_SPI_Receive+0x154>
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800561c:	d102      	bne.n	8005624 <HAL_SPI_Receive+0x15a>
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d102      	bne.n	800562a <HAL_SPI_Receive+0x160>
        {
          errorcode = HAL_TIMEOUT;
 8005624:	2303      	movs	r3, #3
 8005626:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005628:	e048      	b.n	80056bc <HAL_SPI_Receive+0x1f2>
    while (hspi->RxXferCount > 0U)
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800562e:	b29b      	uxth	r3, r3
 8005630:	2b00      	cmp	r3, #0
 8005632:	d1cc      	bne.n	80055ce <HAL_SPI_Receive+0x104>
 8005634:	e031      	b.n	800569a <HAL_SPI_Receive+0x1d0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	f003 0301 	and.w	r3, r3, #1
 8005640:	2b01      	cmp	r3, #1
 8005642:	d113      	bne.n	800566c <HAL_SPI_Receive+0x1a2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005648:	68fa      	ldr	r2, [r7, #12]
 800564a:	6812      	ldr	r2, [r2, #0]
 800564c:	68d2      	ldr	r2, [r2, #12]
 800564e:	b292      	uxth	r2, r2
 8005650:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005656:	1c9a      	adds	r2, r3, #2
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005660:	b29b      	uxth	r3, r3
 8005662:	3b01      	subs	r3, #1
 8005664:	b29a      	uxth	r2, r3
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	87da      	strh	r2, [r3, #62]	; 0x3e
 800566a:	e011      	b.n	8005690 <HAL_SPI_Receive+0x1c6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800566c:	f7fb fd3e 	bl	80010ec <HAL_GetTick>
 8005670:	4602      	mov	r2, r0
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	1ad2      	subs	r2, r2, r3
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	429a      	cmp	r2, r3
 800567a:	d303      	bcc.n	8005684 <HAL_SPI_Receive+0x1ba>
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005682:	d102      	bne.n	800568a <HAL_SPI_Receive+0x1c0>
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d102      	bne.n	8005690 <HAL_SPI_Receive+0x1c6>
        {
          errorcode = HAL_TIMEOUT;
 800568a:	2303      	movs	r3, #3
 800568c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800568e:	e015      	b.n	80056bc <HAL_SPI_Receive+0x1f2>
    while (hspi->RxXferCount > 0U)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005694:	b29b      	uxth	r3, r3
 8005696:	2b00      	cmp	r3, #0
 8005698:	d1cd      	bne.n	8005636 <HAL_SPI_Receive+0x16c>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800569a:	693a      	ldr	r2, [r7, #16]
 800569c:	6839      	ldr	r1, [r7, #0]
 800569e:	68f8      	ldr	r0, [r7, #12]
 80056a0:	f000 fc0a 	bl	8005eb8 <SPI_EndRxTransaction>
 80056a4:	4603      	mov	r3, r0
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d002      	beq.n	80056b0 <HAL_SPI_Receive+0x1e6>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2220      	movs	r2, #32
 80056ae:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d001      	beq.n	80056bc <HAL_SPI_Receive+0x1f2>
  {
    errorcode = HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	2200      	movs	r2, #0
 80056c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80056cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3718      	adds	r7, #24
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}

080056d6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80056d6:	b580      	push	{r7, lr}
 80056d8:	b08c      	sub	sp, #48	; 0x30
 80056da:	af00      	add	r7, sp, #0
 80056dc:	60f8      	str	r0, [r7, #12]
 80056de:	60b9      	str	r1, [r7, #8]
 80056e0:	607a      	str	r2, [r7, #4]
 80056e2:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80056e4:	2301      	movs	r3, #1
 80056e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80056e8:	2300      	movs	r3, #0
 80056ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80056f4:	2b01      	cmp	r3, #1
 80056f6:	d101      	bne.n	80056fc <HAL_SPI_TransmitReceive+0x26>
 80056f8:	2302      	movs	r3, #2
 80056fa:	e188      	b.n	8005a0e <HAL_SPI_TransmitReceive+0x338>
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005704:	f7fb fcf2 	bl	80010ec <HAL_GetTick>
 8005708:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005710:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800571a:	887b      	ldrh	r3, [r7, #2]
 800571c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800571e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005722:	2b01      	cmp	r3, #1
 8005724:	d00f      	beq.n	8005746 <HAL_SPI_TransmitReceive+0x70>
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800572c:	d107      	bne.n	800573e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d103      	bne.n	800573e <HAL_SPI_TransmitReceive+0x68>
 8005736:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800573a:	2b04      	cmp	r3, #4
 800573c:	d003      	beq.n	8005746 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800573e:	2302      	movs	r3, #2
 8005740:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005744:	e159      	b.n	80059fa <HAL_SPI_TransmitReceive+0x324>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d005      	beq.n	8005758 <HAL_SPI_TransmitReceive+0x82>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d002      	beq.n	8005758 <HAL_SPI_TransmitReceive+0x82>
 8005752:	887b      	ldrh	r3, [r7, #2]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d103      	bne.n	8005760 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800575e:	e14c      	b.n	80059fa <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005766:	b2db      	uxtb	r3, r3
 8005768:	2b04      	cmp	r3, #4
 800576a:	d003      	beq.n	8005774 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2205      	movs	r2, #5
 8005770:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2200      	movs	r2, #0
 8005778:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	687a      	ldr	r2, [r7, #4]
 800577e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	887a      	ldrh	r2, [r7, #2]
 8005784:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	887a      	ldrh	r2, [r7, #2]
 800578a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	68ba      	ldr	r2, [r7, #8]
 8005790:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	887a      	ldrh	r2, [r7, #2]
 8005796:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	887a      	ldrh	r2, [r7, #2]
 800579c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2200      	movs	r2, #0
 80057a2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2200      	movs	r2, #0
 80057a8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057b4:	2b40      	cmp	r3, #64	; 0x40
 80057b6:	d007      	beq.n	80057c8 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	68fa      	ldr	r2, [r7, #12]
 80057be:	6812      	ldr	r2, [r2, #0]
 80057c0:	6812      	ldr	r2, [r2, #0]
 80057c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057c6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	68db      	ldr	r3, [r3, #12]
 80057cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057d0:	d178      	bne.n	80058c4 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d002      	beq.n	80057e0 <HAL_SPI_TransmitReceive+0x10a>
 80057da:	8b7b      	ldrh	r3, [r7, #26]
 80057dc:	2b01      	cmp	r3, #1
 80057de:	d166      	bne.n	80058ae <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	68fa      	ldr	r2, [r7, #12]
 80057e6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80057e8:	8812      	ldrh	r2, [r2, #0]
 80057ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057f0:	1c9a      	adds	r2, r3, #2
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057fa:	b29b      	uxth	r3, r3
 80057fc:	3b01      	subs	r3, #1
 80057fe:	b29a      	uxth	r2, r3
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005804:	e053      	b.n	80058ae <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	f003 0302 	and.w	r3, r3, #2
 8005810:	2b02      	cmp	r3, #2
 8005812:	d11b      	bne.n	800584c <HAL_SPI_TransmitReceive+0x176>
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005818:	b29b      	uxth	r3, r3
 800581a:	2b00      	cmp	r3, #0
 800581c:	d016      	beq.n	800584c <HAL_SPI_TransmitReceive+0x176>
 800581e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005820:	2b01      	cmp	r3, #1
 8005822:	d113      	bne.n	800584c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	68fa      	ldr	r2, [r7, #12]
 800582a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800582c:	8812      	ldrh	r2, [r2, #0]
 800582e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005834:	1c9a      	adds	r2, r3, #2
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800583e:	b29b      	uxth	r3, r3
 8005840:	3b01      	subs	r3, #1
 8005842:	b29a      	uxth	r2, r3
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005848:	2300      	movs	r3, #0
 800584a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	f003 0301 	and.w	r3, r3, #1
 8005856:	2b01      	cmp	r3, #1
 8005858:	d119      	bne.n	800588e <HAL_SPI_TransmitReceive+0x1b8>
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800585e:	b29b      	uxth	r3, r3
 8005860:	2b00      	cmp	r3, #0
 8005862:	d014      	beq.n	800588e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005868:	68fa      	ldr	r2, [r7, #12]
 800586a:	6812      	ldr	r2, [r2, #0]
 800586c:	68d2      	ldr	r2, [r2, #12]
 800586e:	b292      	uxth	r2, r2
 8005870:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005876:	1c9a      	adds	r2, r3, #2
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005880:	b29b      	uxth	r3, r3
 8005882:	3b01      	subs	r3, #1
 8005884:	b29a      	uxth	r2, r3
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800588a:	2301      	movs	r3, #1
 800588c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800588e:	f7fb fc2d 	bl	80010ec <HAL_GetTick>
 8005892:	4602      	mov	r2, r0
 8005894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005896:	1ad2      	subs	r2, r2, r3
 8005898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800589a:	429a      	cmp	r2, r3
 800589c:	d307      	bcc.n	80058ae <HAL_SPI_TransmitReceive+0x1d8>
 800589e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058a4:	d003      	beq.n	80058ae <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80058a6:	2303      	movs	r3, #3
 80058a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80058ac:	e0a5      	b.n	80059fa <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058b2:	b29b      	uxth	r3, r3
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d1a6      	bne.n	8005806 <HAL_SPI_TransmitReceive+0x130>
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058bc:	b29b      	uxth	r3, r3
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d1a1      	bne.n	8005806 <HAL_SPI_TransmitReceive+0x130>
 80058c2:	e07c      	b.n	80059be <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d002      	beq.n	80058d2 <HAL_SPI_TransmitReceive+0x1fc>
 80058cc:	8b7b      	ldrh	r3, [r7, #26]
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	d16b      	bne.n	80059aa <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	330c      	adds	r3, #12
 80058d8:	68fa      	ldr	r2, [r7, #12]
 80058da:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80058dc:	7812      	ldrb	r2, [r2, #0]
 80058de:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058e4:	1c5a      	adds	r2, r3, #1
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058ee:	b29b      	uxth	r3, r3
 80058f0:	3b01      	subs	r3, #1
 80058f2:	b29a      	uxth	r2, r3
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058f8:	e057      	b.n	80059aa <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	689b      	ldr	r3, [r3, #8]
 8005900:	f003 0302 	and.w	r3, r3, #2
 8005904:	2b02      	cmp	r3, #2
 8005906:	d11c      	bne.n	8005942 <HAL_SPI_TransmitReceive+0x26c>
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800590c:	b29b      	uxth	r3, r3
 800590e:	2b00      	cmp	r3, #0
 8005910:	d017      	beq.n	8005942 <HAL_SPI_TransmitReceive+0x26c>
 8005912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005914:	2b01      	cmp	r3, #1
 8005916:	d114      	bne.n	8005942 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	330c      	adds	r3, #12
 800591e:	68fa      	ldr	r2, [r7, #12]
 8005920:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005922:	7812      	ldrb	r2, [r2, #0]
 8005924:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800592a:	1c5a      	adds	r2, r3, #1
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005934:	b29b      	uxth	r3, r3
 8005936:	3b01      	subs	r3, #1
 8005938:	b29a      	uxth	r2, r3
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800593e:	2300      	movs	r3, #0
 8005940:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	f003 0301 	and.w	r3, r3, #1
 800594c:	2b01      	cmp	r3, #1
 800594e:	d119      	bne.n	8005984 <HAL_SPI_TransmitReceive+0x2ae>
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005954:	b29b      	uxth	r3, r3
 8005956:	2b00      	cmp	r3, #0
 8005958:	d014      	beq.n	8005984 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800595e:	68fa      	ldr	r2, [r7, #12]
 8005960:	6812      	ldr	r2, [r2, #0]
 8005962:	68d2      	ldr	r2, [r2, #12]
 8005964:	b2d2      	uxtb	r2, r2
 8005966:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800596c:	1c5a      	adds	r2, r3, #1
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005976:	b29b      	uxth	r3, r3
 8005978:	3b01      	subs	r3, #1
 800597a:	b29a      	uxth	r2, r3
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005980:	2301      	movs	r3, #1
 8005982:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005984:	f7fb fbb2 	bl	80010ec <HAL_GetTick>
 8005988:	4602      	mov	r2, r0
 800598a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800598c:	1ad2      	subs	r2, r2, r3
 800598e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005990:	429a      	cmp	r2, r3
 8005992:	d303      	bcc.n	800599c <HAL_SPI_TransmitReceive+0x2c6>
 8005994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005996:	f1b3 3fff 	cmp.w	r3, #4294967295
 800599a:	d102      	bne.n	80059a2 <HAL_SPI_TransmitReceive+0x2cc>
 800599c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d103      	bne.n	80059aa <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80059a2:	2303      	movs	r3, #3
 80059a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80059a8:	e027      	b.n	80059fa <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d1a2      	bne.n	80058fa <HAL_SPI_TransmitReceive+0x224>
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d19d      	bne.n	80058fa <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80059be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059c0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80059c2:	68f8      	ldr	r0, [r7, #12]
 80059c4:	f000 fade 	bl	8005f84 <SPI_EndRxTxTransaction>
 80059c8:	4603      	mov	r3, r0
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d006      	beq.n	80059dc <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80059ce:	2301      	movs	r3, #1
 80059d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2220      	movs	r2, #32
 80059d8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80059da:	e00e      	b.n	80059fa <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d10a      	bne.n	80059fa <HAL_SPI_TransmitReceive+0x324>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80059e4:	2300      	movs	r3, #0
 80059e6:	617b      	str	r3, [r7, #20]
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	68db      	ldr	r3, [r3, #12]
 80059ee:	617b      	str	r3, [r7, #20]
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	689b      	ldr	r3, [r3, #8]
 80059f6:	617b      	str	r3, [r7, #20]
 80059f8:	697b      	ldr	r3, [r7, #20]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2201      	movs	r2, #1
 80059fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2200      	movs	r2, #0
 8005a06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005a0a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	3730      	adds	r7, #48	; 0x30
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
	...

08005a18 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b086      	sub	sp, #24
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	60f8      	str	r0, [r7, #12]
 8005a20:	60b9      	str	r1, [r7, #8]
 8005a22:	607a      	str	r2, [r7, #4]
 8005a24:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005a26:	2300      	movs	r3, #0
 8005a28:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d101      	bne.n	8005a38 <HAL_SPI_TransmitReceive_DMA+0x20>
 8005a34:	2302      	movs	r3, #2
 8005a36:	e0e3      	b.n	8005c00 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a46:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005a4e:	7dbb      	ldrb	r3, [r7, #22]
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d00d      	beq.n	8005a70 <HAL_SPI_TransmitReceive_DMA+0x58>
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a5a:	d106      	bne.n	8005a6a <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d102      	bne.n	8005a6a <HAL_SPI_TransmitReceive_DMA+0x52>
 8005a64:	7dbb      	ldrb	r3, [r7, #22]
 8005a66:	2b04      	cmp	r3, #4
 8005a68:	d002      	beq.n	8005a70 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8005a6a:	2302      	movs	r3, #2
 8005a6c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005a6e:	e0c2      	b.n	8005bf6 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d005      	beq.n	8005a82 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d002      	beq.n	8005a82 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005a7c:	887b      	ldrh	r3, [r7, #2]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d102      	bne.n	8005a88 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005a86:	e0b6      	b.n	8005bf6 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a8e:	b2db      	uxtb	r3, r3
 8005a90:	2b04      	cmp	r3, #4
 8005a92:	d003      	beq.n	8005a9c <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2205      	movs	r2, #5
 8005a98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	68ba      	ldr	r2, [r7, #8]
 8005aa6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	887a      	ldrh	r2, [r7, #2]
 8005aac:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	887a      	ldrh	r2, [r7, #2]
 8005ab2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	687a      	ldr	r2, [r7, #4]
 8005ab8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	887a      	ldrh	r2, [r7, #2]
 8005abe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	887a      	ldrh	r2, [r7, #2]
 8005ac4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ad8:	b2db      	uxtb	r3, r3
 8005ada:	2b04      	cmp	r3, #4
 8005adc:	d108      	bne.n	8005af0 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ae2:	4a49      	ldr	r2, [pc, #292]	; (8005c08 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8005ae4:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005aea:	4a48      	ldr	r2, [pc, #288]	; (8005c0c <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8005aec:	63da      	str	r2, [r3, #60]	; 0x3c
 8005aee:	e007      	b.n	8005b00 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005af4:	4a46      	ldr	r2, [pc, #280]	; (8005c10 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 8005af6:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005afc:	4a45      	ldr	r2, [pc, #276]	; (8005c14 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 8005afe:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b04:	4a44      	ldr	r2, [pc, #272]	; (8005c18 <HAL_SPI_TransmitReceive_DMA+0x200>)
 8005b06:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	330c      	adds	r3, #12
 8005b1a:	4619      	mov	r1, r3
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b20:	461a      	mov	r2, r3
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	f7fb ff70 	bl	8001a0c <HAL_DMA_Start_IT>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00c      	beq.n	8005b4c <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b36:	f043 0210 	orr.w	r2, r3, #16
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2201      	movs	r2, #1
 8005b46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8005b4a:	e054      	b.n	8005bf6 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	6812      	ldr	r2, [r2, #0]
 8005b54:	6852      	ldr	r2, [r2, #4]
 8005b56:	f042 0201 	orr.w	r2, r2, #1
 8005b5a:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b60:	2200      	movs	r2, #0
 8005b62:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b68:	2200      	movs	r2, #0
 8005b6a:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b70:	2200      	movs	r2, #0
 8005b72:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b78:	2200      	movs	r2, #0
 8005b7a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b84:	4619      	mov	r1, r3
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	330c      	adds	r3, #12
 8005b8c:	461a      	mov	r2, r3
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b92:	b29b      	uxth	r3, r3
 8005b94:	f7fb ff3a 	bl	8001a0c <HAL_DMA_Start_IT>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d00c      	beq.n	8005bb8 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ba2:	f043 0210 	orr.w	r2, r3, #16
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8005bb6:	e01e      	b.n	8005bf6 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bc2:	2b40      	cmp	r3, #64	; 0x40
 8005bc4:	d007      	beq.n	8005bd6 <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68fa      	ldr	r2, [r7, #12]
 8005bcc:	6812      	ldr	r2, [r2, #0]
 8005bce:	6812      	ldr	r2, [r2, #0]
 8005bd0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005bd4:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	68fa      	ldr	r2, [r7, #12]
 8005bdc:	6812      	ldr	r2, [r2, #0]
 8005bde:	6852      	ldr	r2, [r2, #4]
 8005be0:	f042 0220 	orr.w	r2, r2, #32
 8005be4:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	68fa      	ldr	r2, [r7, #12]
 8005bec:	6812      	ldr	r2, [r2, #0]
 8005bee:	6852      	ldr	r2, [r2, #4]
 8005bf0:	f042 0202 	orr.w	r2, r2, #2
 8005bf4:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005bfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3718      	adds	r7, #24
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}
 8005c08:	08005d6d 	.word	0x08005d6d
 8005c0c:	08005c59 	.word	0x08005c59
 8005c10:	08005d89 	.word	0x08005d89
 8005c14:	08005cdd 	.word	0x08005cdd
 8005c18:	08005da5 	.word	0x08005da5

08005c1c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b083      	sub	sp, #12
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8005c24:	bf00      	nop
 8005c26:	370c      	adds	r7, #12
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2e:	4770      	bx	lr

08005c30 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b083      	sub	sp, #12
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005c38:	bf00      	nop
 8005c3a:	370c      	adds	r7, #12
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b083      	sub	sp, #12
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005c4c:	bf00      	nop
 8005c4e:	370c      	adds	r7, #12
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr

08005c58 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b084      	sub	sp, #16
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c64:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c66:	f7fb fa41 	bl	80010ec <HAL_GetTick>
 8005c6a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c7a:	d029      	beq.n	8005cd0 <SPI_DMAReceiveCplt+0x78>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	68fa      	ldr	r2, [r7, #12]
 8005c82:	6812      	ldr	r2, [r2, #0]
 8005c84:	6852      	ldr	r2, [r2, #4]
 8005c86:	f022 0220 	bic.w	r2, r2, #32
 8005c8a:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	68fa      	ldr	r2, [r7, #12]
 8005c92:	6812      	ldr	r2, [r2, #0]
 8005c94:	6852      	ldr	r2, [r2, #4]
 8005c96:	f022 0203 	bic.w	r2, r2, #3
 8005c9a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005c9c:	68ba      	ldr	r2, [r7, #8]
 8005c9e:	2164      	movs	r1, #100	; 0x64
 8005ca0:	68f8      	ldr	r0, [r7, #12]
 8005ca2:	f000 f909 	bl	8005eb8 <SPI_EndRxTransaction>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d002      	beq.n	8005cb2 <SPI_DMAReceiveCplt+0x5a>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	2220      	movs	r2, #32
 8005cb0:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d003      	beq.n	8005cd0 <SPI_DMAReceiveCplt+0x78>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005cc8:	68f8      	ldr	r0, [r7, #12]
 8005cca:	f006 fb4f 	bl	800c36c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005cce:	e002      	b.n	8005cd6 <SPI_DMAReceiveCplt+0x7e>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8005cd0:	68f8      	ldr	r0, [r7, #12]
 8005cd2:	f7ff ffa3 	bl	8005c1c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005cd6:	3710      	adds	r7, #16
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}

08005cdc <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b084      	sub	sp, #16
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ce8:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005cea:	f7fb f9ff 	bl	80010ec <HAL_GetTick>
 8005cee:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cfe:	d02f      	beq.n	8005d60 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	68fa      	ldr	r2, [r7, #12]
 8005d06:	6812      	ldr	r2, [r2, #0]
 8005d08:	6852      	ldr	r2, [r2, #4]
 8005d0a:	f022 0220 	bic.w	r2, r2, #32
 8005d0e:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005d10:	68ba      	ldr	r2, [r7, #8]
 8005d12:	2164      	movs	r1, #100	; 0x64
 8005d14:	68f8      	ldr	r0, [r7, #12]
 8005d16:	f000 f935 	bl	8005f84 <SPI_EndRxTxTransaction>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d005      	beq.n	8005d2c <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d24:	f043 0220 	orr.w	r2, r3, #32
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	68fa      	ldr	r2, [r7, #12]
 8005d32:	6812      	ldr	r2, [r2, #0]
 8005d34:	6852      	ldr	r2, [r2, #4]
 8005d36:	f022 0203 	bic.w	r2, r2, #3
 8005d3a:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2200      	movs	r2, #0
 8005d46:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d003      	beq.n	8005d60 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005d58:	68f8      	ldr	r0, [r7, #12]
 8005d5a:	f006 fb07 	bl	800c36c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005d5e:	e002      	b.n	8005d66 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8005d60:	68f8      	ldr	r0, [r7, #12]
 8005d62:	f006 facb 	bl	800c2fc <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005d66:	3710      	adds	r7, #16
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bd80      	pop	{r7, pc}

08005d6c <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b084      	sub	sp, #16
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d78:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8005d7a:	68f8      	ldr	r0, [r7, #12]
 8005d7c:	f7ff ff58 	bl	8005c30 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005d80:	bf00      	nop
 8005d82:	3710      	adds	r7, #16
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}

08005d88 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b084      	sub	sp, #16
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d94:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005d96:	68f8      	ldr	r0, [r7, #12]
 8005d98:	f7ff ff54 	bl	8005c44 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005d9c:	bf00      	nop
 8005d9e:	3710      	adds	r7, #16
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}

08005da4 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b084      	sub	sp, #16
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005db0:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68fa      	ldr	r2, [r7, #12]
 8005db8:	6812      	ldr	r2, [r2, #0]
 8005dba:	6852      	ldr	r2, [r2, #4]
 8005dbc:	f022 0203 	bic.w	r2, r2, #3
 8005dc0:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dc6:	f043 0210 	orr.w	r2, r3, #16
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005dd6:	68f8      	ldr	r0, [r7, #12]
 8005dd8:	f006 fac8 	bl	800c36c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005ddc:	bf00      	nop
 8005dde:	3710      	adds	r7, #16
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bd80      	pop	{r7, pc}

08005de4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b084      	sub	sp, #16
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	60f8      	str	r0, [r7, #12]
 8005dec:	60b9      	str	r1, [r7, #8]
 8005dee:	603b      	str	r3, [r7, #0]
 8005df0:	4613      	mov	r3, r2
 8005df2:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005df4:	e04c      	b.n	8005e90 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dfc:	d048      	beq.n	8005e90 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005dfe:	f7fb f975 	bl	80010ec <HAL_GetTick>
 8005e02:	4602      	mov	r2, r0
 8005e04:	69bb      	ldr	r3, [r7, #24]
 8005e06:	1ad2      	subs	r2, r2, r3
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d202      	bcs.n	8005e14 <SPI_WaitFlagStateUntilTimeout+0x30>
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d13d      	bne.n	8005e90 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	68fa      	ldr	r2, [r7, #12]
 8005e1a:	6812      	ldr	r2, [r2, #0]
 8005e1c:	6852      	ldr	r2, [r2, #4]
 8005e1e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005e22:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e2c:	d111      	bne.n	8005e52 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e36:	d004      	beq.n	8005e42 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e40:	d107      	bne.n	8005e52 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	68fa      	ldr	r2, [r7, #12]
 8005e48:	6812      	ldr	r2, [r2, #0]
 8005e4a:	6812      	ldr	r2, [r2, #0]
 8005e4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e50:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e5a:	d10f      	bne.n	8005e7c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	68fa      	ldr	r2, [r7, #12]
 8005e62:	6812      	ldr	r2, [r2, #0]
 8005e64:	6812      	ldr	r2, [r2, #0]
 8005e66:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e6a:	601a      	str	r2, [r3, #0]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	68fa      	ldr	r2, [r7, #12]
 8005e72:	6812      	ldr	r2, [r2, #0]
 8005e74:	6812      	ldr	r2, [r2, #0]
 8005e76:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e7a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2201      	movs	r2, #1
 8005e80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2200      	movs	r2, #0
 8005e88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005e8c:	2303      	movs	r3, #3
 8005e8e:	e00f      	b.n	8005eb0 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	689a      	ldr	r2, [r3, #8]
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	401a      	ands	r2, r3
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	bf0c      	ite	eq
 8005ea0:	2301      	moveq	r3, #1
 8005ea2:	2300      	movne	r3, #0
 8005ea4:	b2db      	uxtb	r3, r3
 8005ea6:	461a      	mov	r2, r3
 8005ea8:	79fb      	ldrb	r3, [r7, #7]
 8005eaa:	429a      	cmp	r2, r3
 8005eac:	d1a3      	bne.n	8005df6 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005eae:	2300      	movs	r3, #0
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3710      	adds	r7, #16
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bd80      	pop	{r7, pc}

08005eb8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b086      	sub	sp, #24
 8005ebc:	af02      	add	r7, sp, #8
 8005ebe:	60f8      	str	r0, [r7, #12]
 8005ec0:	60b9      	str	r1, [r7, #8]
 8005ec2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ecc:	d111      	bne.n	8005ef2 <SPI_EndRxTransaction+0x3a>
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	689b      	ldr	r3, [r3, #8]
 8005ed2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ed6:	d004      	beq.n	8005ee2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ee0:	d107      	bne.n	8005ef2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	68fa      	ldr	r2, [r7, #12]
 8005ee8:	6812      	ldr	r2, [r2, #0]
 8005eea:	6812      	ldr	r2, [r2, #0]
 8005eec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ef0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005efa:	d12a      	bne.n	8005f52 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f04:	d012      	beq.n	8005f2c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	9300      	str	r3, [sp, #0]
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	2180      	movs	r1, #128	; 0x80
 8005f10:	68f8      	ldr	r0, [r7, #12]
 8005f12:	f7ff ff67 	bl	8005de4 <SPI_WaitFlagStateUntilTimeout>
 8005f16:	4603      	mov	r3, r0
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d02d      	beq.n	8005f78 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f20:	f043 0220 	orr.w	r2, r3, #32
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005f28:	2303      	movs	r3, #3
 8005f2a:	e026      	b.n	8005f7a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	9300      	str	r3, [sp, #0]
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	2200      	movs	r2, #0
 8005f34:	2101      	movs	r1, #1
 8005f36:	68f8      	ldr	r0, [r7, #12]
 8005f38:	f7ff ff54 	bl	8005de4 <SPI_WaitFlagStateUntilTimeout>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d01a      	beq.n	8005f78 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f46:	f043 0220 	orr.w	r2, r3, #32
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005f4e:	2303      	movs	r3, #3
 8005f50:	e013      	b.n	8005f7a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	9300      	str	r3, [sp, #0]
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	2101      	movs	r1, #1
 8005f5c:	68f8      	ldr	r0, [r7, #12]
 8005f5e:	f7ff ff41 	bl	8005de4 <SPI_WaitFlagStateUntilTimeout>
 8005f62:	4603      	mov	r3, r0
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d007      	beq.n	8005f78 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f6c:	f043 0220 	orr.w	r2, r3, #32
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005f74:	2303      	movs	r3, #3
 8005f76:	e000      	b.n	8005f7a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005f78:	2300      	movs	r3, #0
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3710      	adds	r7, #16
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}
	...

08005f84 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b088      	sub	sp, #32
 8005f88:	af02      	add	r7, sp, #8
 8005f8a:	60f8      	str	r0, [r7, #12]
 8005f8c:	60b9      	str	r1, [r7, #8]
 8005f8e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005f90:	4b1b      	ldr	r3, [pc, #108]	; (8006000 <SPI_EndRxTxTransaction+0x7c>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a1b      	ldr	r2, [pc, #108]	; (8006004 <SPI_EndRxTxTransaction+0x80>)
 8005f96:	fba2 2303 	umull	r2, r3, r2, r3
 8005f9a:	0d5b      	lsrs	r3, r3, #21
 8005f9c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005fa0:	fb02 f303 	mul.w	r3, r2, r3
 8005fa4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fae:	d112      	bne.n	8005fd6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	9300      	str	r3, [sp, #0]
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	2180      	movs	r1, #128	; 0x80
 8005fba:	68f8      	ldr	r0, [r7, #12]
 8005fbc:	f7ff ff12 	bl	8005de4 <SPI_WaitFlagStateUntilTimeout>
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d016      	beq.n	8005ff4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fca:	f043 0220 	orr.w	r2, r3, #32
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005fd2:	2303      	movs	r3, #3
 8005fd4:	e00f      	b.n	8005ff6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d00a      	beq.n	8005ff2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005fdc:	697b      	ldr	r3, [r7, #20]
 8005fde:	3b01      	subs	r3, #1
 8005fe0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fec:	2b80      	cmp	r3, #128	; 0x80
 8005fee:	d0f2      	beq.n	8005fd6 <SPI_EndRxTxTransaction+0x52>
 8005ff0:	e000      	b.n	8005ff4 <SPI_EndRxTxTransaction+0x70>
        break;
 8005ff2:	bf00      	nop
  }

  return HAL_OK;
 8005ff4:	2300      	movs	r3, #0
}
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	3718      	adds	r7, #24
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}
 8005ffe:	bf00      	nop
 8006000:	2000001c 	.word	0x2000001c
 8006004:	165e9f81 	.word	0x165e9f81

08006008 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b082      	sub	sp, #8
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d101      	bne.n	800601a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006016:	2301      	movs	r3, #1
 8006018:	e01d      	b.n	8006056 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006020:	b2db      	uxtb	r3, r3
 8006022:	2b00      	cmp	r3, #0
 8006024:	d106      	bne.n	8006034 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f007 f822 	bl	800d078 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2202      	movs	r2, #2
 8006038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	3304      	adds	r3, #4
 8006044:	4619      	mov	r1, r3
 8006046:	4610      	mov	r0, r2
 8006048:	f000 f8e4 	bl	8006214 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2201      	movs	r2, #1
 8006050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006054:	2300      	movs	r3, #0
}
 8006056:	4618      	mov	r0, r3
 8006058:	3708      	adds	r7, #8
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}

0800605e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800605e:	b480      	push	{r7}
 8006060:	b085      	sub	sp, #20
 8006062:	af00      	add	r7, sp, #0
 8006064:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	687a      	ldr	r2, [r7, #4]
 800606c:	6812      	ldr	r2, [r2, #0]
 800606e:	68d2      	ldr	r2, [r2, #12]
 8006070:	f042 0201 	orr.w	r2, r2, #1
 8006074:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	f003 0307 	and.w	r3, r3, #7
 8006080:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2b06      	cmp	r3, #6
 8006086:	d007      	beq.n	8006098 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	687a      	ldr	r2, [r7, #4]
 800608e:	6812      	ldr	r2, [r2, #0]
 8006090:	6812      	ldr	r2, [r2, #0]
 8006092:	f042 0201 	orr.w	r2, r2, #1
 8006096:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006098:	2300      	movs	r3, #0
}
 800609a:	4618      	mov	r0, r3
 800609c:	3714      	adds	r7, #20
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr

080060a6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80060a6:	b580      	push	{r7, lr}
 80060a8:	b084      	sub	sp, #16
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	6078      	str	r0, [r7, #4]
 80060ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060b6:	2b01      	cmp	r3, #1
 80060b8:	d101      	bne.n	80060be <HAL_TIM_ConfigClockSource+0x18>
 80060ba:	2302      	movs	r3, #2
 80060bc:	e0a6      	b.n	800620c <HAL_TIM_ConfigClockSource+0x166>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2201      	movs	r2, #1
 80060c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2202      	movs	r2, #2
 80060ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80060dc:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80060e4:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	68fa      	ldr	r2, [r7, #12]
 80060ec:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	2b40      	cmp	r3, #64	; 0x40
 80060f4:	d067      	beq.n	80061c6 <HAL_TIM_ConfigClockSource+0x120>
 80060f6:	2b40      	cmp	r3, #64	; 0x40
 80060f8:	d80b      	bhi.n	8006112 <HAL_TIM_ConfigClockSource+0x6c>
 80060fa:	2b10      	cmp	r3, #16
 80060fc:	d073      	beq.n	80061e6 <HAL_TIM_ConfigClockSource+0x140>
 80060fe:	2b10      	cmp	r3, #16
 8006100:	d802      	bhi.n	8006108 <HAL_TIM_ConfigClockSource+0x62>
 8006102:	2b00      	cmp	r3, #0
 8006104:	d06f      	beq.n	80061e6 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006106:	e078      	b.n	80061fa <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006108:	2b20      	cmp	r3, #32
 800610a:	d06c      	beq.n	80061e6 <HAL_TIM_ConfigClockSource+0x140>
 800610c:	2b30      	cmp	r3, #48	; 0x30
 800610e:	d06a      	beq.n	80061e6 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006110:	e073      	b.n	80061fa <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006112:	2b70      	cmp	r3, #112	; 0x70
 8006114:	d00d      	beq.n	8006132 <HAL_TIM_ConfigClockSource+0x8c>
 8006116:	2b70      	cmp	r3, #112	; 0x70
 8006118:	d804      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x7e>
 800611a:	2b50      	cmp	r3, #80	; 0x50
 800611c:	d033      	beq.n	8006186 <HAL_TIM_ConfigClockSource+0xe0>
 800611e:	2b60      	cmp	r3, #96	; 0x60
 8006120:	d041      	beq.n	80061a6 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006122:	e06a      	b.n	80061fa <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006124:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006128:	d066      	beq.n	80061f8 <HAL_TIM_ConfigClockSource+0x152>
 800612a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800612e:	d017      	beq.n	8006160 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006130:	e063      	b.n	80061fa <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6818      	ldr	r0, [r3, #0]
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	6899      	ldr	r1, [r3, #8]
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	685a      	ldr	r2, [r3, #4]
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	68db      	ldr	r3, [r3, #12]
 8006142:	f000 f981 	bl	8006448 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006154:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	68fa      	ldr	r2, [r7, #12]
 800615c:	609a      	str	r2, [r3, #8]
      break;
 800615e:	e04c      	b.n	80061fa <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6818      	ldr	r0, [r3, #0]
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	6899      	ldr	r1, [r3, #8]
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	685a      	ldr	r2, [r3, #4]
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	68db      	ldr	r3, [r3, #12]
 8006170:	f000 f96a 	bl	8006448 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	687a      	ldr	r2, [r7, #4]
 800617a:	6812      	ldr	r2, [r2, #0]
 800617c:	6892      	ldr	r2, [r2, #8]
 800617e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006182:	609a      	str	r2, [r3, #8]
      break;
 8006184:	e039      	b.n	80061fa <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6818      	ldr	r0, [r3, #0]
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	6859      	ldr	r1, [r3, #4]
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	68db      	ldr	r3, [r3, #12]
 8006192:	461a      	mov	r2, r3
 8006194:	f000 f8de 	bl	8006354 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	2150      	movs	r1, #80	; 0x50
 800619e:	4618      	mov	r0, r3
 80061a0:	f000 f937 	bl	8006412 <TIM_ITRx_SetConfig>
      break;
 80061a4:	e029      	b.n	80061fa <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6818      	ldr	r0, [r3, #0]
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	6859      	ldr	r1, [r3, #4]
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	68db      	ldr	r3, [r3, #12]
 80061b2:	461a      	mov	r2, r3
 80061b4:	f000 f8fd 	bl	80063b2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	2160      	movs	r1, #96	; 0x60
 80061be:	4618      	mov	r0, r3
 80061c0:	f000 f927 	bl	8006412 <TIM_ITRx_SetConfig>
      break;
 80061c4:	e019      	b.n	80061fa <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6818      	ldr	r0, [r3, #0]
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	6859      	ldr	r1, [r3, #4]
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	68db      	ldr	r3, [r3, #12]
 80061d2:	461a      	mov	r2, r3
 80061d4:	f000 f8be 	bl	8006354 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2140      	movs	r1, #64	; 0x40
 80061de:	4618      	mov	r0, r3
 80061e0:	f000 f917 	bl	8006412 <TIM_ITRx_SetConfig>
      break;
 80061e4:	e009      	b.n	80061fa <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681a      	ldr	r2, [r3, #0]
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4619      	mov	r1, r3
 80061f0:	4610      	mov	r0, r2
 80061f2:	f000 f90e 	bl	8006412 <TIM_ITRx_SetConfig>
      break;
 80061f6:	e000      	b.n	80061fa <HAL_TIM_ConfigClockSource+0x154>
      break;
 80061f8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2201      	movs	r2, #1
 80061fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2200      	movs	r2, #0
 8006206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800620a:	2300      	movs	r3, #0
}
 800620c:	4618      	mov	r0, r3
 800620e:	3710      	adds	r7, #16
 8006210:	46bd      	mov	sp, r7
 8006212:	bd80      	pop	{r7, pc}

08006214 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006214:	b480      	push	{r7}
 8006216:	b085      	sub	sp, #20
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
 800621c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	4a40      	ldr	r2, [pc, #256]	; (8006328 <TIM_Base_SetConfig+0x114>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d013      	beq.n	8006254 <TIM_Base_SetConfig+0x40>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006232:	d00f      	beq.n	8006254 <TIM_Base_SetConfig+0x40>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	4a3d      	ldr	r2, [pc, #244]	; (800632c <TIM_Base_SetConfig+0x118>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d00b      	beq.n	8006254 <TIM_Base_SetConfig+0x40>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	4a3c      	ldr	r2, [pc, #240]	; (8006330 <TIM_Base_SetConfig+0x11c>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d007      	beq.n	8006254 <TIM_Base_SetConfig+0x40>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	4a3b      	ldr	r2, [pc, #236]	; (8006334 <TIM_Base_SetConfig+0x120>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d003      	beq.n	8006254 <TIM_Base_SetConfig+0x40>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	4a3a      	ldr	r2, [pc, #232]	; (8006338 <TIM_Base_SetConfig+0x124>)
 8006250:	4293      	cmp	r3, r2
 8006252:	d108      	bne.n	8006266 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800625a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	68fa      	ldr	r2, [r7, #12]
 8006262:	4313      	orrs	r3, r2
 8006264:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	4a2f      	ldr	r2, [pc, #188]	; (8006328 <TIM_Base_SetConfig+0x114>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d02b      	beq.n	80062c6 <TIM_Base_SetConfig+0xb2>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006274:	d027      	beq.n	80062c6 <TIM_Base_SetConfig+0xb2>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	4a2c      	ldr	r2, [pc, #176]	; (800632c <TIM_Base_SetConfig+0x118>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d023      	beq.n	80062c6 <TIM_Base_SetConfig+0xb2>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	4a2b      	ldr	r2, [pc, #172]	; (8006330 <TIM_Base_SetConfig+0x11c>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d01f      	beq.n	80062c6 <TIM_Base_SetConfig+0xb2>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	4a2a      	ldr	r2, [pc, #168]	; (8006334 <TIM_Base_SetConfig+0x120>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d01b      	beq.n	80062c6 <TIM_Base_SetConfig+0xb2>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	4a29      	ldr	r2, [pc, #164]	; (8006338 <TIM_Base_SetConfig+0x124>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d017      	beq.n	80062c6 <TIM_Base_SetConfig+0xb2>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	4a28      	ldr	r2, [pc, #160]	; (800633c <TIM_Base_SetConfig+0x128>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d013      	beq.n	80062c6 <TIM_Base_SetConfig+0xb2>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	4a27      	ldr	r2, [pc, #156]	; (8006340 <TIM_Base_SetConfig+0x12c>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d00f      	beq.n	80062c6 <TIM_Base_SetConfig+0xb2>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	4a26      	ldr	r2, [pc, #152]	; (8006344 <TIM_Base_SetConfig+0x130>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d00b      	beq.n	80062c6 <TIM_Base_SetConfig+0xb2>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	4a25      	ldr	r2, [pc, #148]	; (8006348 <TIM_Base_SetConfig+0x134>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d007      	beq.n	80062c6 <TIM_Base_SetConfig+0xb2>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	4a24      	ldr	r2, [pc, #144]	; (800634c <TIM_Base_SetConfig+0x138>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d003      	beq.n	80062c6 <TIM_Base_SetConfig+0xb2>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	4a23      	ldr	r2, [pc, #140]	; (8006350 <TIM_Base_SetConfig+0x13c>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d108      	bne.n	80062d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	68db      	ldr	r3, [r3, #12]
 80062d2:	68fa      	ldr	r2, [r7, #12]
 80062d4:	4313      	orrs	r3, r2
 80062d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	695b      	ldr	r3, [r3, #20]
 80062e2:	4313      	orrs	r3, r2
 80062e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	68fa      	ldr	r2, [r7, #12]
 80062ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	689a      	ldr	r2, [r3, #8]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	681a      	ldr	r2, [r3, #0]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	4a0a      	ldr	r2, [pc, #40]	; (8006328 <TIM_Base_SetConfig+0x114>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d003      	beq.n	800630c <TIM_Base_SetConfig+0xf8>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	4a0c      	ldr	r2, [pc, #48]	; (8006338 <TIM_Base_SetConfig+0x124>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d103      	bne.n	8006314 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	691a      	ldr	r2, [r3, #16]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2201      	movs	r2, #1
 8006318:	615a      	str	r2, [r3, #20]
}
 800631a:	bf00      	nop
 800631c:	3714      	adds	r7, #20
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr
 8006326:	bf00      	nop
 8006328:	40010000 	.word	0x40010000
 800632c:	40000400 	.word	0x40000400
 8006330:	40000800 	.word	0x40000800
 8006334:	40000c00 	.word	0x40000c00
 8006338:	40010400 	.word	0x40010400
 800633c:	40014000 	.word	0x40014000
 8006340:	40014400 	.word	0x40014400
 8006344:	40014800 	.word	0x40014800
 8006348:	40001800 	.word	0x40001800
 800634c:	40001c00 	.word	0x40001c00
 8006350:	40002000 	.word	0x40002000

08006354 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006354:	b480      	push	{r7}
 8006356:	b087      	sub	sp, #28
 8006358:	af00      	add	r7, sp, #0
 800635a:	60f8      	str	r0, [r7, #12]
 800635c:	60b9      	str	r1, [r7, #8]
 800635e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	6a1b      	ldr	r3, [r3, #32]
 8006364:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	6a1b      	ldr	r3, [r3, #32]
 800636a:	f023 0201 	bic.w	r2, r3, #1
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	699b      	ldr	r3, [r3, #24]
 8006376:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800637e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	011b      	lsls	r3, r3, #4
 8006384:	693a      	ldr	r2, [r7, #16]
 8006386:	4313      	orrs	r3, r2
 8006388:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	f023 030a 	bic.w	r3, r3, #10
 8006390:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006392:	697a      	ldr	r2, [r7, #20]
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	4313      	orrs	r3, r2
 8006398:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	693a      	ldr	r2, [r7, #16]
 800639e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	697a      	ldr	r2, [r7, #20]
 80063a4:	621a      	str	r2, [r3, #32]
}
 80063a6:	bf00      	nop
 80063a8:	371c      	adds	r7, #28
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr

080063b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063b2:	b480      	push	{r7}
 80063b4:	b087      	sub	sp, #28
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	60f8      	str	r0, [r7, #12]
 80063ba:	60b9      	str	r1, [r7, #8]
 80063bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	6a1b      	ldr	r3, [r3, #32]
 80063c2:	f023 0210 	bic.w	r2, r3, #16
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	699b      	ldr	r3, [r3, #24]
 80063ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	6a1b      	ldr	r3, [r3, #32]
 80063d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80063dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	031b      	lsls	r3, r3, #12
 80063e2:	697a      	ldr	r2, [r7, #20]
 80063e4:	4313      	orrs	r3, r2
 80063e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80063ee:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	011b      	lsls	r3, r3, #4
 80063f4:	693a      	ldr	r2, [r7, #16]
 80063f6:	4313      	orrs	r3, r2
 80063f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	697a      	ldr	r2, [r7, #20]
 80063fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	693a      	ldr	r2, [r7, #16]
 8006404:	621a      	str	r2, [r3, #32]
}
 8006406:	bf00      	nop
 8006408:	371c      	adds	r7, #28
 800640a:	46bd      	mov	sp, r7
 800640c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006410:	4770      	bx	lr

08006412 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006412:	b480      	push	{r7}
 8006414:	b085      	sub	sp, #20
 8006416:	af00      	add	r7, sp, #0
 8006418:	6078      	str	r0, [r7, #4]
 800641a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	689b      	ldr	r3, [r3, #8]
 8006420:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006428:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800642a:	683a      	ldr	r2, [r7, #0]
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	4313      	orrs	r3, r2
 8006430:	f043 0307 	orr.w	r3, r3, #7
 8006434:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	68fa      	ldr	r2, [r7, #12]
 800643a:	609a      	str	r2, [r3, #8]
}
 800643c:	bf00      	nop
 800643e:	3714      	adds	r7, #20
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr

08006448 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006448:	b480      	push	{r7}
 800644a:	b087      	sub	sp, #28
 800644c:	af00      	add	r7, sp, #0
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	60b9      	str	r1, [r7, #8]
 8006452:	607a      	str	r2, [r7, #4]
 8006454:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	689b      	ldr	r3, [r3, #8]
 800645a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006462:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	021a      	lsls	r2, r3, #8
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	431a      	orrs	r2, r3
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	4313      	orrs	r3, r2
 8006470:	697a      	ldr	r2, [r7, #20]
 8006472:	4313      	orrs	r3, r2
 8006474:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	697a      	ldr	r2, [r7, #20]
 800647a:	609a      	str	r2, [r3, #8]
}
 800647c:	bf00      	nop
 800647e:	371c      	adds	r7, #28
 8006480:	46bd      	mov	sp, r7
 8006482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006486:	4770      	bx	lr

08006488 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006488:	b480      	push	{r7}
 800648a:	b085      	sub	sp, #20
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
 8006490:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006498:	2b01      	cmp	r3, #1
 800649a:	d101      	bne.n	80064a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800649c:	2302      	movs	r3, #2
 800649e:	e032      	b.n	8006506 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2202      	movs	r2, #2
 80064ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	689b      	ldr	r3, [r3, #8]
 80064be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	68fa      	ldr	r2, [r7, #12]
 80064ce:	4313      	orrs	r3, r2
 80064d0:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80064d8:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	68ba      	ldr	r2, [r7, #8]
 80064e0:	4313      	orrs	r3, r2
 80064e2:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	68fa      	ldr	r2, [r7, #12]
 80064ea:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	68ba      	ldr	r2, [r7, #8]
 80064f2:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2201      	movs	r2, #1
 80064f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2200      	movs	r2, #0
 8006500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006504:	2300      	movs	r3, #0
}
 8006506:	4618      	mov	r0, r3
 8006508:	3714      	adds	r7, #20
 800650a:	46bd      	mov	sp, r7
 800650c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006510:	4770      	bx	lr

08006512 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006512:	b580      	push	{r7, lr}
 8006514:	b082      	sub	sp, #8
 8006516:	af00      	add	r7, sp, #0
 8006518:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d101      	bne.n	8006524 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	e03f      	b.n	80065a4 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800652a:	b2db      	uxtb	r3, r3
 800652c:	2b00      	cmp	r3, #0
 800652e:	d106      	bne.n	800653e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2200      	movs	r2, #0
 8006534:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f006 fdd3 	bl	800d0e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2224      	movs	r2, #36	; 0x24
 8006542:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	687a      	ldr	r2, [r7, #4]
 800654c:	6812      	ldr	r2, [r2, #0]
 800654e:	68d2      	ldr	r2, [r2, #12]
 8006550:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006554:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f000 f90a 	bl	8006770 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	687a      	ldr	r2, [r7, #4]
 8006562:	6812      	ldr	r2, [r2, #0]
 8006564:	6912      	ldr	r2, [r2, #16]
 8006566:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800656a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	687a      	ldr	r2, [r7, #4]
 8006572:	6812      	ldr	r2, [r2, #0]
 8006574:	6952      	ldr	r2, [r2, #20]
 8006576:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800657a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	687a      	ldr	r2, [r7, #4]
 8006582:	6812      	ldr	r2, [r2, #0]
 8006584:	68d2      	ldr	r2, [r2, #12]
 8006586:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800658a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2200      	movs	r2, #0
 8006590:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2220      	movs	r2, #32
 8006596:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2220      	movs	r2, #32
 800659e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80065a2:	2300      	movs	r3, #0
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	3708      	adds	r7, #8
 80065a8:	46bd      	mov	sp, r7
 80065aa:	bd80      	pop	{r7, pc}

080065ac <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b088      	sub	sp, #32
 80065b0:	af02      	add	r7, sp, #8
 80065b2:	60f8      	str	r0, [r7, #12]
 80065b4:	60b9      	str	r1, [r7, #8]
 80065b6:	603b      	str	r3, [r7, #0]
 80065b8:	4613      	mov	r3, r2
 80065ba:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80065bc:	2300      	movs	r3, #0
 80065be:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80065c6:	b2db      	uxtb	r3, r3
 80065c8:	2b20      	cmp	r3, #32
 80065ca:	f040 8082 	bne.w	80066d2 <HAL_UART_Transmit+0x126>
  {
    if ((pData == NULL) || (Size == 0U))
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d002      	beq.n	80065da <HAL_UART_Transmit+0x2e>
 80065d4:	88fb      	ldrh	r3, [r7, #6]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d101      	bne.n	80065de <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	e07a      	b.n	80066d4 <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80065e4:	2b01      	cmp	r3, #1
 80065e6:	d101      	bne.n	80065ec <HAL_UART_Transmit+0x40>
 80065e8:	2302      	movs	r3, #2
 80065ea:	e073      	b.n	80066d4 <HAL_UART_Transmit+0x128>
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2201      	movs	r2, #1
 80065f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2200      	movs	r2, #0
 80065f8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2221      	movs	r2, #33	; 0x21
 80065fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8006602:	f7fa fd73 	bl	80010ec <HAL_GetTick>
 8006606:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	88fa      	ldrh	r2, [r7, #6]
 800660c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	88fa      	ldrh	r2, [r7, #6]
 8006612:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006614:	e041      	b.n	800669a <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800661a:	b29b      	uxth	r3, r3
 800661c:	3b01      	subs	r3, #1
 800661e:	b29a      	uxth	r2, r3
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	689b      	ldr	r3, [r3, #8]
 8006628:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800662c:	d121      	bne.n	8006672 <HAL_UART_Transmit+0xc6>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	9300      	str	r3, [sp, #0]
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	2200      	movs	r2, #0
 8006636:	2180      	movs	r1, #128	; 0x80
 8006638:	68f8      	ldr	r0, [r7, #12]
 800663a:	f000 f84f 	bl	80066dc <UART_WaitOnFlagUntilTimeout>
 800663e:	4603      	mov	r3, r0
 8006640:	2b00      	cmp	r3, #0
 8006642:	d001      	beq.n	8006648 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8006644:	2303      	movs	r3, #3
 8006646:	e045      	b.n	80066d4 <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t *) pData;
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	693a      	ldr	r2, [r7, #16]
 8006652:	8812      	ldrh	r2, [r2, #0]
 8006654:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006658:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	691b      	ldr	r3, [r3, #16]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d103      	bne.n	800666a <HAL_UART_Transmit+0xbe>
        {
          pData += 2U;
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	3302      	adds	r3, #2
 8006666:	60bb      	str	r3, [r7, #8]
 8006668:	e017      	b.n	800669a <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData += 1U;
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	3301      	adds	r3, #1
 800666e:	60bb      	str	r3, [r7, #8]
 8006670:	e013      	b.n	800669a <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	9300      	str	r3, [sp, #0]
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	2200      	movs	r2, #0
 800667a:	2180      	movs	r1, #128	; 0x80
 800667c:	68f8      	ldr	r0, [r7, #12]
 800667e:	f000 f82d 	bl	80066dc <UART_WaitOnFlagUntilTimeout>
 8006682:	4603      	mov	r3, r0
 8006684:	2b00      	cmp	r3, #0
 8006686:	d001      	beq.n	800668c <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 8006688:	2303      	movs	r3, #3
 800668a:	e023      	b.n	80066d4 <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681a      	ldr	r2, [r3, #0]
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	1c59      	adds	r1, r3, #1
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	781b      	ldrb	r3, [r3, #0]
 8006698:	6053      	str	r3, [r2, #4]
    while (huart->TxXferCount > 0U)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800669e:	b29b      	uxth	r3, r3
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d1b8      	bne.n	8006616 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	9300      	str	r3, [sp, #0]
 80066a8:	697b      	ldr	r3, [r7, #20]
 80066aa:	2200      	movs	r2, #0
 80066ac:	2140      	movs	r1, #64	; 0x40
 80066ae:	68f8      	ldr	r0, [r7, #12]
 80066b0:	f000 f814 	bl	80066dc <UART_WaitOnFlagUntilTimeout>
 80066b4:	4603      	mov	r3, r0
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d001      	beq.n	80066be <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80066ba:	2303      	movs	r3, #3
 80066bc:	e00a      	b.n	80066d4 <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	2220      	movs	r2, #32
 80066c2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2200      	movs	r2, #0
 80066ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80066ce:	2300      	movs	r3, #0
 80066d0:	e000      	b.n	80066d4 <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 80066d2:	2302      	movs	r3, #2
  }
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3718      	adds	r7, #24
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}

080066dc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b084      	sub	sp, #16
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	60f8      	str	r0, [r7, #12]
 80066e4:	60b9      	str	r1, [r7, #8]
 80066e6:	603b      	str	r3, [r7, #0]
 80066e8:	4613      	mov	r3, r2
 80066ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066ec:	e02c      	b.n	8006748 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066ee:	69bb      	ldr	r3, [r7, #24]
 80066f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066f4:	d028      	beq.n	8006748 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80066f6:	69bb      	ldr	r3, [r7, #24]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d007      	beq.n	800670c <UART_WaitOnFlagUntilTimeout+0x30>
 80066fc:	f7fa fcf6 	bl	80010ec <HAL_GetTick>
 8006700:	4602      	mov	r2, r0
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	1ad2      	subs	r2, r2, r3
 8006706:	69bb      	ldr	r3, [r7, #24]
 8006708:	429a      	cmp	r2, r3
 800670a:	d91d      	bls.n	8006748 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	68fa      	ldr	r2, [r7, #12]
 8006712:	6812      	ldr	r2, [r2, #0]
 8006714:	68d2      	ldr	r2, [r2, #12]
 8006716:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800671a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	68fa      	ldr	r2, [r7, #12]
 8006722:	6812      	ldr	r2, [r2, #0]
 8006724:	6952      	ldr	r2, [r2, #20]
 8006726:	f022 0201 	bic.w	r2, r2, #1
 800672a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2220      	movs	r2, #32
 8006730:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2220      	movs	r2, #32
 8006738:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2200      	movs	r2, #0
 8006740:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8006744:	2303      	movs	r3, #3
 8006746:	e00f      	b.n	8006768 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	401a      	ands	r2, r3
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	429a      	cmp	r2, r3
 8006756:	bf0c      	ite	eq
 8006758:	2301      	moveq	r3, #1
 800675a:	2300      	movne	r3, #0
 800675c:	b2db      	uxtb	r3, r3
 800675e:	461a      	mov	r2, r3
 8006760:	79fb      	ldrb	r3, [r7, #7]
 8006762:	429a      	cmp	r2, r3
 8006764:	d0c3      	beq.n	80066ee <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006766:	2300      	movs	r3, #0
}
 8006768:	4618      	mov	r0, r3
 800676a:	3710      	adds	r7, #16
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}

08006770 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006770:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006772:	b085      	sub	sp, #20
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	687a      	ldr	r2, [r7, #4]
 800677e:	6812      	ldr	r2, [r2, #0]
 8006780:	6912      	ldr	r2, [r2, #16]
 8006782:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8006786:	687a      	ldr	r2, [r7, #4]
 8006788:	68d2      	ldr	r2, [r2, #12]
 800678a:	430a      	orrs	r2, r1
 800678c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	689a      	ldr	r2, [r3, #8]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	691b      	ldr	r3, [r3, #16]
 8006796:	431a      	orrs	r2, r3
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	695b      	ldr	r3, [r3, #20]
 800679c:	431a      	orrs	r2, r3
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	69db      	ldr	r3, [r3, #28]
 80067a2:	4313      	orrs	r3, r2
 80067a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80067b4:	f023 030c 	bic.w	r3, r3, #12
 80067b8:	68f9      	ldr	r1, [r7, #12]
 80067ba:	430b      	orrs	r3, r1
 80067bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	687a      	ldr	r2, [r7, #4]
 80067c4:	6812      	ldr	r2, [r2, #0]
 80067c6:	6952      	ldr	r2, [r2, #20]
 80067c8:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 80067cc:	687a      	ldr	r2, [r7, #4]
 80067ce:	6992      	ldr	r2, [r2, #24]
 80067d0:	430a      	orrs	r2, r1
 80067d2:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	69db      	ldr	r3, [r3, #28]
 80067d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067dc:	f040 80e4 	bne.w	80069a8 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4aab      	ldr	r2, [pc, #684]	; (8006a94 <UART_SetConfig+0x324>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d004      	beq.n	80067f4 <UART_SetConfig+0x84>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4aaa      	ldr	r2, [pc, #680]	; (8006a98 <UART_SetConfig+0x328>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d16c      	bne.n	80068ce <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681c      	ldr	r4, [r3, #0]
 80067f8:	f7fb ffec 	bl	80027d4 <HAL_RCC_GetPCLK2Freq>
 80067fc:	4602      	mov	r2, r0
 80067fe:	4613      	mov	r3, r2
 8006800:	009b      	lsls	r3, r3, #2
 8006802:	4413      	add	r3, r2
 8006804:	009a      	lsls	r2, r3, #2
 8006806:	441a      	add	r2, r3
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	005b      	lsls	r3, r3, #1
 800680e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006812:	4aa2      	ldr	r2, [pc, #648]	; (8006a9c <UART_SetConfig+0x32c>)
 8006814:	fba2 2303 	umull	r2, r3, r2, r3
 8006818:	095b      	lsrs	r3, r3, #5
 800681a:	011d      	lsls	r5, r3, #4
 800681c:	f7fb ffda 	bl	80027d4 <HAL_RCC_GetPCLK2Freq>
 8006820:	4602      	mov	r2, r0
 8006822:	4613      	mov	r3, r2
 8006824:	009b      	lsls	r3, r3, #2
 8006826:	4413      	add	r3, r2
 8006828:	009a      	lsls	r2, r3, #2
 800682a:	441a      	add	r2, r3
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	685b      	ldr	r3, [r3, #4]
 8006830:	005b      	lsls	r3, r3, #1
 8006832:	fbb2 f6f3 	udiv	r6, r2, r3
 8006836:	f7fb ffcd 	bl	80027d4 <HAL_RCC_GetPCLK2Freq>
 800683a:	4602      	mov	r2, r0
 800683c:	4613      	mov	r3, r2
 800683e:	009b      	lsls	r3, r3, #2
 8006840:	4413      	add	r3, r2
 8006842:	009a      	lsls	r2, r3, #2
 8006844:	441a      	add	r2, r3
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	685b      	ldr	r3, [r3, #4]
 800684a:	005b      	lsls	r3, r3, #1
 800684c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006850:	4a92      	ldr	r2, [pc, #584]	; (8006a9c <UART_SetConfig+0x32c>)
 8006852:	fba2 2303 	umull	r2, r3, r2, r3
 8006856:	095b      	lsrs	r3, r3, #5
 8006858:	2264      	movs	r2, #100	; 0x64
 800685a:	fb02 f303 	mul.w	r3, r2, r3
 800685e:	1af3      	subs	r3, r6, r3
 8006860:	00db      	lsls	r3, r3, #3
 8006862:	3332      	adds	r3, #50	; 0x32
 8006864:	4a8d      	ldr	r2, [pc, #564]	; (8006a9c <UART_SetConfig+0x32c>)
 8006866:	fba2 2303 	umull	r2, r3, r2, r3
 800686a:	095b      	lsrs	r3, r3, #5
 800686c:	005b      	lsls	r3, r3, #1
 800686e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006872:	441d      	add	r5, r3
 8006874:	f7fb ffae 	bl	80027d4 <HAL_RCC_GetPCLK2Freq>
 8006878:	4602      	mov	r2, r0
 800687a:	4613      	mov	r3, r2
 800687c:	009b      	lsls	r3, r3, #2
 800687e:	4413      	add	r3, r2
 8006880:	009a      	lsls	r2, r3, #2
 8006882:	441a      	add	r2, r3
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	005b      	lsls	r3, r3, #1
 800688a:	fbb2 f6f3 	udiv	r6, r2, r3
 800688e:	f7fb ffa1 	bl	80027d4 <HAL_RCC_GetPCLK2Freq>
 8006892:	4602      	mov	r2, r0
 8006894:	4613      	mov	r3, r2
 8006896:	009b      	lsls	r3, r3, #2
 8006898:	4413      	add	r3, r2
 800689a:	009a      	lsls	r2, r3, #2
 800689c:	441a      	add	r2, r3
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	005b      	lsls	r3, r3, #1
 80068a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80068a8:	4a7c      	ldr	r2, [pc, #496]	; (8006a9c <UART_SetConfig+0x32c>)
 80068aa:	fba2 2303 	umull	r2, r3, r2, r3
 80068ae:	095b      	lsrs	r3, r3, #5
 80068b0:	2264      	movs	r2, #100	; 0x64
 80068b2:	fb02 f303 	mul.w	r3, r2, r3
 80068b6:	1af3      	subs	r3, r6, r3
 80068b8:	00db      	lsls	r3, r3, #3
 80068ba:	3332      	adds	r3, #50	; 0x32
 80068bc:	4a77      	ldr	r2, [pc, #476]	; (8006a9c <UART_SetConfig+0x32c>)
 80068be:	fba2 2303 	umull	r2, r3, r2, r3
 80068c2:	095b      	lsrs	r3, r3, #5
 80068c4:	f003 0307 	and.w	r3, r3, #7
 80068c8:	442b      	add	r3, r5
 80068ca:	60a3      	str	r3, [r4, #8]
 80068cc:	e154      	b.n	8006b78 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681c      	ldr	r4, [r3, #0]
 80068d2:	f7fb ff6b 	bl	80027ac <HAL_RCC_GetPCLK1Freq>
 80068d6:	4602      	mov	r2, r0
 80068d8:	4613      	mov	r3, r2
 80068da:	009b      	lsls	r3, r3, #2
 80068dc:	4413      	add	r3, r2
 80068de:	009a      	lsls	r2, r3, #2
 80068e0:	441a      	add	r2, r3
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	005b      	lsls	r3, r3, #1
 80068e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80068ec:	4a6b      	ldr	r2, [pc, #428]	; (8006a9c <UART_SetConfig+0x32c>)
 80068ee:	fba2 2303 	umull	r2, r3, r2, r3
 80068f2:	095b      	lsrs	r3, r3, #5
 80068f4:	011d      	lsls	r5, r3, #4
 80068f6:	f7fb ff59 	bl	80027ac <HAL_RCC_GetPCLK1Freq>
 80068fa:	4602      	mov	r2, r0
 80068fc:	4613      	mov	r3, r2
 80068fe:	009b      	lsls	r3, r3, #2
 8006900:	4413      	add	r3, r2
 8006902:	009a      	lsls	r2, r3, #2
 8006904:	441a      	add	r2, r3
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	005b      	lsls	r3, r3, #1
 800690c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006910:	f7fb ff4c 	bl	80027ac <HAL_RCC_GetPCLK1Freq>
 8006914:	4602      	mov	r2, r0
 8006916:	4613      	mov	r3, r2
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	4413      	add	r3, r2
 800691c:	009a      	lsls	r2, r3, #2
 800691e:	441a      	add	r2, r3
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	005b      	lsls	r3, r3, #1
 8006926:	fbb2 f3f3 	udiv	r3, r2, r3
 800692a:	4a5c      	ldr	r2, [pc, #368]	; (8006a9c <UART_SetConfig+0x32c>)
 800692c:	fba2 2303 	umull	r2, r3, r2, r3
 8006930:	095b      	lsrs	r3, r3, #5
 8006932:	2264      	movs	r2, #100	; 0x64
 8006934:	fb02 f303 	mul.w	r3, r2, r3
 8006938:	1af3      	subs	r3, r6, r3
 800693a:	00db      	lsls	r3, r3, #3
 800693c:	3332      	adds	r3, #50	; 0x32
 800693e:	4a57      	ldr	r2, [pc, #348]	; (8006a9c <UART_SetConfig+0x32c>)
 8006940:	fba2 2303 	umull	r2, r3, r2, r3
 8006944:	095b      	lsrs	r3, r3, #5
 8006946:	005b      	lsls	r3, r3, #1
 8006948:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800694c:	441d      	add	r5, r3
 800694e:	f7fb ff2d 	bl	80027ac <HAL_RCC_GetPCLK1Freq>
 8006952:	4602      	mov	r2, r0
 8006954:	4613      	mov	r3, r2
 8006956:	009b      	lsls	r3, r3, #2
 8006958:	4413      	add	r3, r2
 800695a:	009a      	lsls	r2, r3, #2
 800695c:	441a      	add	r2, r3
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	685b      	ldr	r3, [r3, #4]
 8006962:	005b      	lsls	r3, r3, #1
 8006964:	fbb2 f6f3 	udiv	r6, r2, r3
 8006968:	f7fb ff20 	bl	80027ac <HAL_RCC_GetPCLK1Freq>
 800696c:	4602      	mov	r2, r0
 800696e:	4613      	mov	r3, r2
 8006970:	009b      	lsls	r3, r3, #2
 8006972:	4413      	add	r3, r2
 8006974:	009a      	lsls	r2, r3, #2
 8006976:	441a      	add	r2, r3
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	005b      	lsls	r3, r3, #1
 800697e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006982:	4a46      	ldr	r2, [pc, #280]	; (8006a9c <UART_SetConfig+0x32c>)
 8006984:	fba2 2303 	umull	r2, r3, r2, r3
 8006988:	095b      	lsrs	r3, r3, #5
 800698a:	2264      	movs	r2, #100	; 0x64
 800698c:	fb02 f303 	mul.w	r3, r2, r3
 8006990:	1af3      	subs	r3, r6, r3
 8006992:	00db      	lsls	r3, r3, #3
 8006994:	3332      	adds	r3, #50	; 0x32
 8006996:	4a41      	ldr	r2, [pc, #260]	; (8006a9c <UART_SetConfig+0x32c>)
 8006998:	fba2 2303 	umull	r2, r3, r2, r3
 800699c:	095b      	lsrs	r3, r3, #5
 800699e:	f003 0307 	and.w	r3, r3, #7
 80069a2:	442b      	add	r3, r5
 80069a4:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 80069a6:	e0e7      	b.n	8006b78 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a39      	ldr	r2, [pc, #228]	; (8006a94 <UART_SetConfig+0x324>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d004      	beq.n	80069bc <UART_SetConfig+0x24c>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a38      	ldr	r2, [pc, #224]	; (8006a98 <UART_SetConfig+0x328>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d171      	bne.n	8006aa0 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681c      	ldr	r4, [r3, #0]
 80069c0:	f7fb ff08 	bl	80027d4 <HAL_RCC_GetPCLK2Freq>
 80069c4:	4602      	mov	r2, r0
 80069c6:	4613      	mov	r3, r2
 80069c8:	009b      	lsls	r3, r3, #2
 80069ca:	4413      	add	r3, r2
 80069cc:	009a      	lsls	r2, r3, #2
 80069ce:	441a      	add	r2, r3
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	009b      	lsls	r3, r3, #2
 80069d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80069da:	4a30      	ldr	r2, [pc, #192]	; (8006a9c <UART_SetConfig+0x32c>)
 80069dc:	fba2 2303 	umull	r2, r3, r2, r3
 80069e0:	095b      	lsrs	r3, r3, #5
 80069e2:	011d      	lsls	r5, r3, #4
 80069e4:	f7fb fef6 	bl	80027d4 <HAL_RCC_GetPCLK2Freq>
 80069e8:	4602      	mov	r2, r0
 80069ea:	4613      	mov	r3, r2
 80069ec:	009b      	lsls	r3, r3, #2
 80069ee:	4413      	add	r3, r2
 80069f0:	009a      	lsls	r2, r3, #2
 80069f2:	441a      	add	r2, r3
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	009b      	lsls	r3, r3, #2
 80069fa:	fbb2 f6f3 	udiv	r6, r2, r3
 80069fe:	f7fb fee9 	bl	80027d4 <HAL_RCC_GetPCLK2Freq>
 8006a02:	4602      	mov	r2, r0
 8006a04:	4613      	mov	r3, r2
 8006a06:	009b      	lsls	r3, r3, #2
 8006a08:	4413      	add	r3, r2
 8006a0a:	009a      	lsls	r2, r3, #2
 8006a0c:	441a      	add	r2, r3
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	009b      	lsls	r3, r3, #2
 8006a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a18:	4a20      	ldr	r2, [pc, #128]	; (8006a9c <UART_SetConfig+0x32c>)
 8006a1a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a1e:	095b      	lsrs	r3, r3, #5
 8006a20:	2264      	movs	r2, #100	; 0x64
 8006a22:	fb02 f303 	mul.w	r3, r2, r3
 8006a26:	1af3      	subs	r3, r6, r3
 8006a28:	011b      	lsls	r3, r3, #4
 8006a2a:	3332      	adds	r3, #50	; 0x32
 8006a2c:	4a1b      	ldr	r2, [pc, #108]	; (8006a9c <UART_SetConfig+0x32c>)
 8006a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a32:	095b      	lsrs	r3, r3, #5
 8006a34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006a38:	441d      	add	r5, r3
 8006a3a:	f7fb fecb 	bl	80027d4 <HAL_RCC_GetPCLK2Freq>
 8006a3e:	4602      	mov	r2, r0
 8006a40:	4613      	mov	r3, r2
 8006a42:	009b      	lsls	r3, r3, #2
 8006a44:	4413      	add	r3, r2
 8006a46:	009a      	lsls	r2, r3, #2
 8006a48:	441a      	add	r2, r3
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	009b      	lsls	r3, r3, #2
 8006a50:	fbb2 f6f3 	udiv	r6, r2, r3
 8006a54:	f7fb febe 	bl	80027d4 <HAL_RCC_GetPCLK2Freq>
 8006a58:	4602      	mov	r2, r0
 8006a5a:	4613      	mov	r3, r2
 8006a5c:	009b      	lsls	r3, r3, #2
 8006a5e:	4413      	add	r3, r2
 8006a60:	009a      	lsls	r2, r3, #2
 8006a62:	441a      	add	r2, r3
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	009b      	lsls	r3, r3, #2
 8006a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a6e:	4a0b      	ldr	r2, [pc, #44]	; (8006a9c <UART_SetConfig+0x32c>)
 8006a70:	fba2 2303 	umull	r2, r3, r2, r3
 8006a74:	095b      	lsrs	r3, r3, #5
 8006a76:	2264      	movs	r2, #100	; 0x64
 8006a78:	fb02 f303 	mul.w	r3, r2, r3
 8006a7c:	1af3      	subs	r3, r6, r3
 8006a7e:	011b      	lsls	r3, r3, #4
 8006a80:	3332      	adds	r3, #50	; 0x32
 8006a82:	4a06      	ldr	r2, [pc, #24]	; (8006a9c <UART_SetConfig+0x32c>)
 8006a84:	fba2 2303 	umull	r2, r3, r2, r3
 8006a88:	095b      	lsrs	r3, r3, #5
 8006a8a:	f003 030f 	and.w	r3, r3, #15
 8006a8e:	442b      	add	r3, r5
 8006a90:	60a3      	str	r3, [r4, #8]
 8006a92:	e071      	b.n	8006b78 <UART_SetConfig+0x408>
 8006a94:	40011000 	.word	0x40011000
 8006a98:	40011400 	.word	0x40011400
 8006a9c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681c      	ldr	r4, [r3, #0]
 8006aa4:	f7fb fe82 	bl	80027ac <HAL_RCC_GetPCLK1Freq>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	4613      	mov	r3, r2
 8006aac:	009b      	lsls	r3, r3, #2
 8006aae:	4413      	add	r3, r2
 8006ab0:	009a      	lsls	r2, r3, #2
 8006ab2:	441a      	add	r2, r3
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	009b      	lsls	r3, r3, #2
 8006aba:	fbb2 f3f3 	udiv	r3, r2, r3
 8006abe:	4a30      	ldr	r2, [pc, #192]	; (8006b80 <UART_SetConfig+0x410>)
 8006ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8006ac4:	095b      	lsrs	r3, r3, #5
 8006ac6:	011d      	lsls	r5, r3, #4
 8006ac8:	f7fb fe70 	bl	80027ac <HAL_RCC_GetPCLK1Freq>
 8006acc:	4602      	mov	r2, r0
 8006ace:	4613      	mov	r3, r2
 8006ad0:	009b      	lsls	r3, r3, #2
 8006ad2:	4413      	add	r3, r2
 8006ad4:	009a      	lsls	r2, r3, #2
 8006ad6:	441a      	add	r2, r3
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	009b      	lsls	r3, r3, #2
 8006ade:	fbb2 f6f3 	udiv	r6, r2, r3
 8006ae2:	f7fb fe63 	bl	80027ac <HAL_RCC_GetPCLK1Freq>
 8006ae6:	4602      	mov	r2, r0
 8006ae8:	4613      	mov	r3, r2
 8006aea:	009b      	lsls	r3, r3, #2
 8006aec:	4413      	add	r3, r2
 8006aee:	009a      	lsls	r2, r3, #2
 8006af0:	441a      	add	r2, r3
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	685b      	ldr	r3, [r3, #4]
 8006af6:	009b      	lsls	r3, r3, #2
 8006af8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006afc:	4a20      	ldr	r2, [pc, #128]	; (8006b80 <UART_SetConfig+0x410>)
 8006afe:	fba2 2303 	umull	r2, r3, r2, r3
 8006b02:	095b      	lsrs	r3, r3, #5
 8006b04:	2264      	movs	r2, #100	; 0x64
 8006b06:	fb02 f303 	mul.w	r3, r2, r3
 8006b0a:	1af3      	subs	r3, r6, r3
 8006b0c:	011b      	lsls	r3, r3, #4
 8006b0e:	3332      	adds	r3, #50	; 0x32
 8006b10:	4a1b      	ldr	r2, [pc, #108]	; (8006b80 <UART_SetConfig+0x410>)
 8006b12:	fba2 2303 	umull	r2, r3, r2, r3
 8006b16:	095b      	lsrs	r3, r3, #5
 8006b18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006b1c:	441d      	add	r5, r3
 8006b1e:	f7fb fe45 	bl	80027ac <HAL_RCC_GetPCLK1Freq>
 8006b22:	4602      	mov	r2, r0
 8006b24:	4613      	mov	r3, r2
 8006b26:	009b      	lsls	r3, r3, #2
 8006b28:	4413      	add	r3, r2
 8006b2a:	009a      	lsls	r2, r3, #2
 8006b2c:	441a      	add	r2, r3
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	009b      	lsls	r3, r3, #2
 8006b34:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b38:	f7fb fe38 	bl	80027ac <HAL_RCC_GetPCLK1Freq>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	4613      	mov	r3, r2
 8006b40:	009b      	lsls	r3, r3, #2
 8006b42:	4413      	add	r3, r2
 8006b44:	009a      	lsls	r2, r3, #2
 8006b46:	441a      	add	r2, r3
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	009b      	lsls	r3, r3, #2
 8006b4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b52:	4a0b      	ldr	r2, [pc, #44]	; (8006b80 <UART_SetConfig+0x410>)
 8006b54:	fba2 2303 	umull	r2, r3, r2, r3
 8006b58:	095b      	lsrs	r3, r3, #5
 8006b5a:	2264      	movs	r2, #100	; 0x64
 8006b5c:	fb02 f303 	mul.w	r3, r2, r3
 8006b60:	1af3      	subs	r3, r6, r3
 8006b62:	011b      	lsls	r3, r3, #4
 8006b64:	3332      	adds	r3, #50	; 0x32
 8006b66:	4a06      	ldr	r2, [pc, #24]	; (8006b80 <UART_SetConfig+0x410>)
 8006b68:	fba2 2303 	umull	r2, r3, r2, r3
 8006b6c:	095b      	lsrs	r3, r3, #5
 8006b6e:	f003 030f 	and.w	r3, r3, #15
 8006b72:	442b      	add	r3, r5
 8006b74:	60a3      	str	r3, [r4, #8]
}
 8006b76:	e7ff      	b.n	8006b78 <UART_SetConfig+0x408>
 8006b78:	bf00      	nop
 8006b7a:	3714      	adds	r7, #20
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b80:	51eb851f 	.word	0x51eb851f

08006b84 <SDIO_Init>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8006b84:	b084      	sub	sp, #16
 8006b86:	b480      	push	{r7}
 8006b88:	b085      	sub	sp, #20
 8006b8a:	af00      	add	r7, sp, #0
 8006b8c:	6078      	str	r0, [r7, #4]
 8006b8e:	f107 001c 	add.w	r0, r7, #28
 8006b92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0U;
 8006b96:	2300      	movs	r3, #0
 8006b98:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8006b9a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8006b9c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8006b9e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8006ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8006ba2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8006ba4:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8006ba6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8006ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8006baa:	431a      	orrs	r2, r3
             Init.ClockDiv
 8006bac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8006bae:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8006bb0:	68fa      	ldr	r2, [r7, #12]
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8006bbe:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	431a      	orrs	r2, r3
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006bca:	2300      	movs	r3, #0
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	3714      	adds	r7, #20
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	b004      	add	sp, #16
 8006bd8:	4770      	bx	lr

08006bda <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8006bda:	b480      	push	{r7}
 8006bdc:	b083      	sub	sp, #12
 8006bde:	af00      	add	r7, sp, #0
 8006be0:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	370c      	adds	r7, #12
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <SDIO_WriteFIFO>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  pWriteData pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8006bf4:	b480      	push	{r7}
 8006bf6:	b083      	sub	sp, #12
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	681a      	ldr	r2, [r3, #0]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006c08:	2300      	movs	r3, #0
}
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	370c      	adds	r7, #12
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c14:	4770      	bx	lr

08006c16 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8006c16:	b480      	push	{r7}
 8006c18:	b083      	sub	sp, #12
 8006c1a:	af00      	add	r7, sp, #0
 8006c1c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2203      	movs	r2, #3
 8006c22:	601a      	str	r2, [r3, #0]
  
  return HAL_OK;
 8006c24:	2300      	movs	r3, #0
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	370c      	adds	r7, #12
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c30:	4770      	bx	lr

08006c32 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8006c32:	b480      	push	{r7}
 8006c34:	b083      	sub	sp, #12
 8006c36:	af00      	add	r7, sp, #0
 8006c38:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f003 0303 	and.w	r3, r3, #3
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	370c      	adds	r7, #12
 8006c46:	46bd      	mov	sp, r7
 8006c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4c:	4770      	bx	lr

08006c4e <SDIO_SendCommand>:
  * @param  Command pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8006c4e:	b480      	push	{r7}
 8006c50:	b085      	sub	sp, #20
 8006c52:	af00      	add	r7, sp, #0
 8006c54:	6078      	str	r0, [r7, #4]
 8006c56:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006c58:	2300      	movs	r3, #0
 8006c5a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	681a      	ldr	r2, [r3, #0]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006c6c:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8006c72:	431a      	orrs	r2, r3
                       Command->CPSM);
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8006c78:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006c7a:	68fa      	ldr	r2, [r7, #12]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	68db      	ldr	r3, [r3, #12]
 8006c84:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006c88:	f023 030f 	bic.w	r3, r3, #15
 8006c8c:	68fa      	ldr	r2, [r7, #12]
 8006c8e:	431a      	orrs	r2, r3
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8006c94:	2300      	movs	r3, #0
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3714      	adds	r7, #20
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca0:	4770      	bx	lr

08006ca2 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8006ca2:	b480      	push	{r7}
 8006ca4:	b083      	sub	sp, #12
 8006ca6:	af00      	add	r7, sp, #0
 8006ca8:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	691b      	ldr	r3, [r3, #16]
 8006cae:	b2db      	uxtb	r3, r3
}
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	370c      	adds	r7, #12
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cba:	4770      	bx	lr

08006cbc <SDIO_GetResponse>:
  *            @arg SDIO_RESP1: Response Register 3
  *            @arg SDIO_RESP1: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8006cbc:	b480      	push	{r7}
 8006cbe:	b085      	sub	sp, #20
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
 8006cc4:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0U;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	3314      	adds	r3, #20
 8006cce:	461a      	mov	r2, r3
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	4413      	add	r3, r2
 8006cd4:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
}  
 8006cda:	4618      	mov	r0, r3
 8006cdc:	3714      	adds	r7, #20
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce4:	4770      	bx	lr

08006ce6 <SDIO_ConfigData>:
  * @param  Data  pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8006ce6:	b480      	push	{r7}
 8006ce8:	b085      	sub	sp, #20
 8006cea:	af00      	add	r7, sp, #0
 8006cec:	6078      	str	r0, [r7, #4]
 8006cee:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	681a      	ldr	r2, [r3, #0]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	685a      	ldr	r2, [r3, #4]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006d0c:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8006d12:	431a      	orrs	r2, r3
                       Data->DPSM);
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8006d18:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006d1a:	68fa      	ldr	r2, [r7, #12]
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d24:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	431a      	orrs	r2, r3
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006d30:	2300      	movs	r3, #0

}
 8006d32:	4618      	mov	r0, r3
 8006d34:	3714      	adds	r7, #20
 8006d36:	46bd      	mov	sp, r7
 8006d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3c:	4770      	bx	lr

08006d3e <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8006d3e:	b580      	push	{r7, lr}
 8006d40:	b088      	sub	sp, #32
 8006d42:	af00      	add	r7, sp, #0
 8006d44:	6078      	str	r0, [r7, #4]
 8006d46:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006d48:	2300      	movs	r3, #0
 8006d4a:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8006d50:	2310      	movs	r3, #16
 8006d52:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006d54:	2340      	movs	r3, #64	; 0x40
 8006d56:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d58:	2300      	movs	r3, #0
 8006d5a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d60:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d62:	f107 0308 	add.w	r3, r7, #8
 8006d66:	4619      	mov	r1, r3
 8006d68:	6878      	ldr	r0, [r7, #4]
 8006d6a:	f7ff ff70 	bl	8006c4e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8006d6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d72:	2110      	movs	r1, #16
 8006d74:	6878      	ldr	r0, [r7, #4]
 8006d76:	f000 fa63 	bl	8007240 <SDMMC_GetCmdResp1>
 8006d7a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d7c:	69fb      	ldr	r3, [r7, #28]
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3720      	adds	r7, #32
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}

08006d86 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8006d86:	b580      	push	{r7, lr}
 8006d88:	b088      	sub	sp, #32
 8006d8a:	af00      	add	r7, sp, #0
 8006d8c:	6078      	str	r0, [r7, #4]
 8006d8e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006d90:	2300      	movs	r3, #0
 8006d92:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8006d98:	2311      	movs	r3, #17
 8006d9a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006d9c:	2340      	movs	r3, #64	; 0x40
 8006d9e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006da0:	2300      	movs	r3, #0
 8006da2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006da4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006da8:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006daa:	f107 0308 	add.w	r3, r7, #8
 8006dae:	4619      	mov	r1, r3
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	f7ff ff4c 	bl	8006c4e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006db6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006dba:	2111      	movs	r1, #17
 8006dbc:	6878      	ldr	r0, [r7, #4]
 8006dbe:	f000 fa3f 	bl	8007240 <SDMMC_GetCmdResp1>
 8006dc2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006dc4:	69fb      	ldr	r3, [r7, #28]
}
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	3720      	adds	r7, #32
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}

08006dce <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8006dce:	b580      	push	{r7, lr}
 8006dd0:	b088      	sub	sp, #32
 8006dd2:	af00      	add	r7, sp, #0
 8006dd4:	6078      	str	r0, [r7, #4]
 8006dd6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8006de0:	2312      	movs	r3, #18
 8006de2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006de4:	2340      	movs	r3, #64	; 0x40
 8006de6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006de8:	2300      	movs	r3, #0
 8006dea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006dec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006df0:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006df2:	f107 0308 	add.w	r3, r7, #8
 8006df6:	4619      	mov	r1, r3
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f7ff ff28 	bl	8006c4e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006dfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e02:	2112      	movs	r1, #18
 8006e04:	6878      	ldr	r0, [r7, #4]
 8006e06:	f000 fa1b 	bl	8007240 <SDMMC_GetCmdResp1>
 8006e0a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e0c:	69fb      	ldr	r3, [r7, #28]
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	3720      	adds	r7, #32
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}

08006e16 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006e16:	b580      	push	{r7, lr}
 8006e18:	b088      	sub	sp, #32
 8006e1a:	af00      	add	r7, sp, #0
 8006e1c:	6078      	str	r0, [r7, #4]
 8006e1e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006e20:	2300      	movs	r3, #0
 8006e22:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8006e28:	2318      	movs	r3, #24
 8006e2a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006e2c:	2340      	movs	r3, #64	; 0x40
 8006e2e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006e30:	2300      	movs	r3, #0
 8006e32:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006e34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e38:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006e3a:	f107 0308 	add.w	r3, r7, #8
 8006e3e:	4619      	mov	r1, r3
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	f7ff ff04 	bl	8006c4e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006e46:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e4a:	2118      	movs	r1, #24
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f000 f9f7 	bl	8007240 <SDMMC_GetCmdResp1>
 8006e52:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e54:	69fb      	ldr	r3, [r7, #28]
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3720      	adds	r7, #32
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}

08006e5e <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006e5e:	b580      	push	{r7, lr}
 8006e60:	b088      	sub	sp, #32
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	6078      	str	r0, [r7, #4]
 8006e66:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8006e70:	2319      	movs	r3, #25
 8006e72:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006e74:	2340      	movs	r3, #64	; 0x40
 8006e76:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006e78:	2300      	movs	r3, #0
 8006e7a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006e7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e80:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006e82:	f107 0308 	add.w	r3, r7, #8
 8006e86:	4619      	mov	r1, r3
 8006e88:	6878      	ldr	r0, [r7, #4]
 8006e8a:	f7ff fee0 	bl	8006c4e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006e8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e92:	2119      	movs	r1, #25
 8006e94:	6878      	ldr	r0, [r7, #4]
 8006e96:	f000 f9d3 	bl	8007240 <SDMMC_GetCmdResp1>
 8006e9a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e9c:	69fb      	ldr	r3, [r7, #28]
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3720      	adds	r7, #32
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}
	...

08006ea8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b088      	sub	sp, #32
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8006eb8:	230c      	movs	r3, #12
 8006eba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006ebc:	2340      	movs	r3, #64	; 0x40
 8006ebe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006ec4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ec8:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006eca:	f107 0308 	add.w	r3, r7, #8
 8006ece:	4619      	mov	r1, r3
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f7ff febc 	bl	8006c4e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, 100000000U);
 8006ed6:	4a05      	ldr	r2, [pc, #20]	; (8006eec <SDMMC_CmdStopTransfer+0x44>)
 8006ed8:	210c      	movs	r1, #12
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	f000 f9b0 	bl	8007240 <SDMMC_GetCmdResp1>
 8006ee0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006ee2:	69fb      	ldr	r3, [r7, #28]
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	3720      	adds	r7, #32
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}
 8006eec:	05f5e100 	.word	0x05f5e100

08006ef0 <SDMMC_CmdSelDesel>:
  * @param  SDIOx Pointer to SDIO register base 
  * @param  addr Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b08a      	sub	sp, #40	; 0x28
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	60f8      	str	r0, [r7, #12]
 8006ef8:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006efc:	2300      	movs	r3, #0
 8006efe:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8006f04:	2307      	movs	r3, #7
 8006f06:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006f08:	2340      	movs	r3, #64	; 0x40
 8006f0a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006f10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f14:	623b      	str	r3, [r7, #32]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006f16:	f107 0310 	add.w	r3, r7, #16
 8006f1a:	4619      	mov	r1, r3
 8006f1c:	68f8      	ldr	r0, [r7, #12]
 8006f1e:	f7ff fe96 	bl	8006c4e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8006f22:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f26:	2107      	movs	r1, #7
 8006f28:	68f8      	ldr	r0, [r7, #12]
 8006f2a:	f000 f989 	bl	8007240 <SDMMC_GetCmdResp1>
 8006f2e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8006f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	3728      	adds	r7, #40	; 0x28
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}

08006f3a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8006f3a:	b580      	push	{r7, lr}
 8006f3c:	b088      	sub	sp, #32
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006f42:	2300      	movs	r3, #0
 8006f44:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = 0U;
 8006f46:	2300      	movs	r3, #0
 8006f48:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006f52:	2300      	movs	r3, #0
 8006f54:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006f56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f5a:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006f5c:	f107 0308 	add.w	r3, r7, #8
 8006f60:	4619      	mov	r1, r3
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f7ff fe73 	bl	8006c4e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f000 f93f 	bl	80071ec <SDMMC_GetCmdError>
 8006f6e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006f70:	69fb      	ldr	r3, [r7, #28]
}
 8006f72:	4618      	mov	r0, r3
 8006f74:	3720      	adds	r7, #32
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}

08006f7a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8006f7a:	b580      	push	{r7, lr}
 8006f7c:	b088      	sub	sp, #32
 8006f7e:	af00      	add	r7, sp, #0
 8006f80:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006f82:	2300      	movs	r3, #0
 8006f84:	61fb      	str	r3, [r7, #28]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8006f86:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8006f8a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006f8c:	2308      	movs	r3, #8
 8006f8e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006f90:	2340      	movs	r3, #64	; 0x40
 8006f92:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006f94:	2300      	movs	r3, #0
 8006f96:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006f98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f9c:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006f9e:	f107 0308 	add.w	r3, r7, #8
 8006fa2:	4619      	mov	r1, r3
 8006fa4:	6878      	ldr	r0, [r7, #4]
 8006fa6:	f7ff fe52 	bl	8006c4e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f000 fb10 	bl	80075d0 <SDMMC_GetCmdResp7>
 8006fb0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006fb2:	69fb      	ldr	r3, [r7, #28]
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	3720      	adds	r7, #32
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}

08006fbc <SDMMC_CmdAppCommand>:
  *         and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b088      	sub	sp, #32
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8006fce:	2337      	movs	r3, #55	; 0x37
 8006fd0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006fd2:	2340      	movs	r3, #64	; 0x40
 8006fd4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006fda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006fde:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006fe0:	f107 0308 	add.w	r3, r7, #8
 8006fe4:	4619      	mov	r1, r3
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f7ff fe31 	bl	8006c4e <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8006fec:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ff0:	2137      	movs	r1, #55	; 0x37
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f000 f924 	bl	8007240 <SDMMC_GetCmdResp1>
 8006ff8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006ffa:	69fb      	ldr	r3, [r7, #28]
}
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	3720      	adds	r7, #32
 8007000:	46bd      	mov	sp, r7
 8007002:	bd80      	pop	{r7, pc}

08007004 <SDMMC_CmdAppOperCommand>:
  *         condition register (OCR)
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t SdType)
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b088      	sub	sp, #32
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
 800700c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800700e:	2300      	movs	r3, #0
 8007010:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007018:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800701c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800701e:	2329      	movs	r3, #41	; 0x29
 8007020:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007022:	2340      	movs	r3, #64	; 0x40
 8007024:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007026:	2300      	movs	r3, #0
 8007028:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800702a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800702e:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007030:	f107 0308 	add.w	r3, r7, #8
 8007034:	4619      	mov	r1, r3
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f7ff fe09 	bl	8006c4e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	f000 fa25 	bl	800748c <SDMMC_GetCmdResp3>
 8007042:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007044:	69fb      	ldr	r3, [r7, #28]
}
 8007046:	4618      	mov	r0, r3
 8007048:	3720      	adds	r7, #32
 800704a:	46bd      	mov	sp, r7
 800704c:	bd80      	pop	{r7, pc}

0800704e <SDMMC_CmdBusWidth>:
  * @brief  Send the Bus Width command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800704e:	b580      	push	{r7, lr}
 8007050:	b088      	sub	sp, #32
 8007052:	af00      	add	r7, sp, #0
 8007054:	6078      	str	r0, [r7, #4]
 8007056:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007058:	2300      	movs	r3, #0
 800705a:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8007060:	2306      	movs	r3, #6
 8007062:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007064:	2340      	movs	r3, #64	; 0x40
 8007066:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007068:	2300      	movs	r3, #0
 800706a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800706c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007070:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007072:	f107 0308 	add.w	r3, r7, #8
 8007076:	4619      	mov	r1, r3
 8007078:	6878      	ldr	r0, [r7, #4]
 800707a:	f7ff fde8 	bl	8006c4e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800707e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007082:	2106      	movs	r1, #6
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f000 f8db 	bl	8007240 <SDMMC_GetCmdResp1>
 800708a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800708c:	69fb      	ldr	r3, [r7, #28]
}
 800708e:	4618      	mov	r0, r3
 8007090:	3720      	adds	r7, #32
 8007092:	46bd      	mov	sp, r7
 8007094:	bd80      	pop	{r7, pc}

08007096 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8007096:	b580      	push	{r7, lr}
 8007098:	b088      	sub	sp, #32
 800709a:	af00      	add	r7, sp, #0
 800709c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800709e:	2300      	movs	r3, #0
 80070a0:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80070a2:	2300      	movs	r3, #0
 80070a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80070a6:	2333      	movs	r3, #51	; 0x33
 80070a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80070aa:	2340      	movs	r3, #64	; 0x40
 80070ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80070ae:	2300      	movs	r3, #0
 80070b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80070b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80070b6:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80070b8:	f107 0308 	add.w	r3, r7, #8
 80070bc:	4619      	mov	r1, r3
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f7ff fdc5 	bl	8006c4e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80070c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80070c8:	2133      	movs	r1, #51	; 0x33
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f000 f8b8 	bl	8007240 <SDMMC_GetCmdResp1>
 80070d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80070d2:	69fb      	ldr	r3, [r7, #28]
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	3720      	adds	r7, #32
 80070d8:	46bd      	mov	sp, r7
 80070da:	bd80      	pop	{r7, pc}

080070dc <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b088      	sub	sp, #32
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80070e4:	2300      	movs	r3, #0
 80070e6:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80070e8:	2300      	movs	r3, #0
 80070ea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80070ec:	2302      	movs	r3, #2
 80070ee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80070f0:	23c0      	movs	r3, #192	; 0xc0
 80070f2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80070f4:	2300      	movs	r3, #0
 80070f6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80070f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80070fc:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80070fe:	f107 0308 	add.w	r3, r7, #8
 8007102:	4619      	mov	r1, r3
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	f7ff fda2 	bl	8006c4e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f000 f97e 	bl	800740c <SDMMC_GetCmdResp2>
 8007110:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007112:	69fb      	ldr	r3, [r7, #28]
}
 8007114:	4618      	mov	r0, r3
 8007116:	3720      	adds	r7, #32
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}

0800711c <SDMMC_CmdSendCSD>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b088      	sub	sp, #32
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
 8007124:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007126:	2300      	movs	r3, #0
 8007128:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800712e:	2309      	movs	r3, #9
 8007130:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007132:	23c0      	movs	r3, #192	; 0xc0
 8007134:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007136:	2300      	movs	r3, #0
 8007138:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800713a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800713e:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007140:	f107 0308 	add.w	r3, r7, #8
 8007144:	4619      	mov	r1, r3
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f7ff fd81 	bl	8006c4e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800714c:	6878      	ldr	r0, [r7, #4]
 800714e:	f000 f95d 	bl	800740c <SDMMC_GetCmdResp2>
 8007152:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007154:	69fb      	ldr	r3, [r7, #28]
}
 8007156:	4618      	mov	r0, r3
 8007158:	3720      	adds	r7, #32
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}

0800715e <SDMMC_CmdSetRelAdd>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800715e:	b580      	push	{r7, lr}
 8007160:	b088      	sub	sp, #32
 8007162:	af00      	add	r7, sp, #0
 8007164:	6078      	str	r0, [r7, #4]
 8007166:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007168:	2300      	movs	r3, #0
 800716a:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800716c:	2300      	movs	r3, #0
 800716e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007170:	2303      	movs	r3, #3
 8007172:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007174:	2340      	movs	r3, #64	; 0x40
 8007176:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007178:	2300      	movs	r3, #0
 800717a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800717c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007180:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007182:	f107 0308 	add.w	r3, r7, #8
 8007186:	4619      	mov	r1, r3
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f7ff fd60 	bl	8006c4e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800718e:	683a      	ldr	r2, [r7, #0]
 8007190:	2103      	movs	r1, #3
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f000 f9ae 	bl	80074f4 <SDMMC_GetCmdResp6>
 8007198:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800719a:	69fb      	ldr	r3, [r7, #28]
}
 800719c:	4618      	mov	r0, r3
 800719e:	3720      	adds	r7, #32
 80071a0:	46bd      	mov	sp, r7
 80071a2:	bd80      	pop	{r7, pc}

080071a4 <SDMMC_CmdSendStatus>:
  * @brief  Send the Status command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b088      	sub	sp, #32
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
 80071ac:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80071ae:	2300      	movs	r3, #0
 80071b0:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80071b6:	230d      	movs	r3, #13
 80071b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80071ba:	2340      	movs	r3, #64	; 0x40
 80071bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80071be:	2300      	movs	r3, #0
 80071c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80071c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071c6:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80071c8:	f107 0308 	add.w	r3, r7, #8
 80071cc:	4619      	mov	r1, r3
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f7ff fd3d 	bl	8006c4e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80071d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80071d8:	210d      	movs	r1, #13
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f000 f830 	bl	8007240 <SDMMC_GetCmdResp1>
 80071e0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80071e2:	69fb      	ldr	r3, [r7, #28]
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	3720      	adds	r7, #32
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bd80      	pop	{r7, pc}

080071ec <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80071ec:	b490      	push	{r4, r7}
 80071ee:	b082      	sub	sp, #8
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80071f4:	4b10      	ldr	r3, [pc, #64]	; (8007238 <SDMMC_GetCmdError+0x4c>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4a10      	ldr	r2, [pc, #64]	; (800723c <SDMMC_GetCmdError+0x50>)
 80071fa:	fba2 2303 	umull	r2, r3, r2, r3
 80071fe:	0a5b      	lsrs	r3, r3, #9
 8007200:	f241 3288 	movw	r2, #5000	; 0x1388
 8007204:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007208:	4623      	mov	r3, r4
 800720a:	1e5c      	subs	r4, r3, #1
 800720c:	2b00      	cmp	r3, #0
 800720e:	d102      	bne.n	8007216 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007210:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007214:	e00a      	b.n	800722c <SDMMC_GetCmdError+0x40>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800721a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800721e:	2b00      	cmp	r3, #0
 8007220:	d0f2      	beq.n	8007208 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007228:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800722a:	2300      	movs	r3, #0
}
 800722c:	4618      	mov	r0, r3
 800722e:	3708      	adds	r7, #8
 8007230:	46bd      	mov	sp, r7
 8007232:	bc90      	pop	{r4, r7}
 8007234:	4770      	bx	lr
 8007236:	bf00      	nop
 8007238:	2000001c 	.word	0x2000001c
 800723c:	10624dd3 	.word	0x10624dd3

08007240 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8007240:	b590      	push	{r4, r7, lr}
 8007242:	b087      	sub	sp, #28
 8007244:	af00      	add	r7, sp, #0
 8007246:	60f8      	str	r0, [r7, #12]
 8007248:	460b      	mov	r3, r1
 800724a:	607a      	str	r2, [r7, #4]
 800724c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800724e:	4b6c      	ldr	r3, [pc, #432]	; (8007400 <SDMMC_GetCmdResp1+0x1c0>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	4a6c      	ldr	r2, [pc, #432]	; (8007404 <SDMMC_GetCmdResp1+0x1c4>)
 8007254:	fba2 2303 	umull	r2, r3, r2, r3
 8007258:	0a5b      	lsrs	r3, r3, #9
 800725a:	687a      	ldr	r2, [r7, #4]
 800725c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007260:	4623      	mov	r3, r4
 8007262:	1e5c      	subs	r4, r3, #1
 8007264:	2b00      	cmp	r3, #0
 8007266:	d102      	bne.n	800726e <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007268:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800726c:	e0c3      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007272:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8007276:	2b00      	cmp	r3, #0
 8007278:	d0f2      	beq.n	8007260 <SDMMC_GetCmdResp1+0x20>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800727e:	f003 0304 	and.w	r3, r3, #4
 8007282:	2b00      	cmp	r3, #0
 8007284:	d004      	beq.n	8007290 <SDMMC_GetCmdResp1+0x50>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2204      	movs	r2, #4
 800728a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800728c:	2304      	movs	r3, #4
 800728e:	e0b2      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007294:	f003 0301 	and.w	r3, r3, #1
 8007298:	2b00      	cmp	r3, #0
 800729a:	d004      	beq.n	80072a6 <SDMMC_GetCmdResp1+0x66>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	2201      	movs	r2, #1
 80072a0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80072a2:	2301      	movs	r3, #1
 80072a4:	e0a7      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80072a6:	68f8      	ldr	r0, [r7, #12]
 80072a8:	f7ff fcfb 	bl	8006ca2 <SDIO_GetCommandResponse>
 80072ac:	4603      	mov	r3, r0
 80072ae:	461a      	mov	r2, r3
 80072b0:	7afb      	ldrb	r3, [r7, #11]
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d001      	beq.n	80072ba <SDMMC_GetCmdResp1+0x7a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80072b6:	2301      	movs	r3, #1
 80072b8:	e09d      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80072c0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80072c2:	2100      	movs	r1, #0
 80072c4:	68f8      	ldr	r0, [r7, #12]
 80072c6:	f7ff fcf9 	bl	8006cbc <SDIO_GetResponse>
 80072ca:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80072cc:	697a      	ldr	r2, [r7, #20]
 80072ce:	4b4e      	ldr	r3, [pc, #312]	; (8007408 <SDMMC_GetCmdResp1+0x1c8>)
 80072d0:	4013      	ands	r3, r2
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d101      	bne.n	80072da <SDMMC_GetCmdResp1+0x9a>
  {
    return SDMMC_ERROR_NONE;
 80072d6:	2300      	movs	r3, #0
 80072d8:	e08d      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	da02      	bge.n	80072e6 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80072e0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80072e4:	e087      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d001      	beq.n	80072f4 <SDMMC_GetCmdResp1+0xb4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80072f0:	2340      	movs	r3, #64	; 0x40
 80072f2:	e080      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d001      	beq.n	8007302 <SDMMC_GetCmdResp1+0xc2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80072fe:	2380      	movs	r3, #128	; 0x80
 8007300:	e079      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007308:	2b00      	cmp	r3, #0
 800730a:	d002      	beq.n	8007312 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800730c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007310:	e071      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007318:	2b00      	cmp	r3, #0
 800731a:	d002      	beq.n	8007322 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800731c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007320:	e069      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007328:	2b00      	cmp	r3, #0
 800732a:	d002      	beq.n	8007332 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800732c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007330:	e061      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007338:	2b00      	cmp	r3, #0
 800733a:	d002      	beq.n	8007342 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800733c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007340:	e059      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007348:	2b00      	cmp	r3, #0
 800734a:	d002      	beq.n	8007352 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800734c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007350:	e051      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8007352:	697b      	ldr	r3, [r7, #20]
 8007354:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007358:	2b00      	cmp	r3, #0
 800735a:	d002      	beq.n	8007362 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800735c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007360:	e049      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007362:	697b      	ldr	r3, [r7, #20]
 8007364:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007368:	2b00      	cmp	r3, #0
 800736a:	d002      	beq.n	8007372 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800736c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007370:	e041      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007378:	2b00      	cmp	r3, #0
 800737a:	d002      	beq.n	8007382 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CC_ERR;
 800737c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007380:	e039      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8007382:	697b      	ldr	r3, [r7, #20]
 8007384:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007388:	2b00      	cmp	r3, #0
 800738a:	d002      	beq.n	8007392 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800738c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007390:	e031      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007398:	2b00      	cmp	r3, #0
 800739a:	d002      	beq.n	80073a2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800739c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80073a0:	e029      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d002      	beq.n	80073b2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80073ac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80073b0:	e021      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80073b2:	697b      	ldr	r3, [r7, #20]
 80073b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d002      	beq.n	80073c2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80073bc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80073c0:	e019      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d002      	beq.n	80073d2 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80073cc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80073d0:	e011      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d002      	beq.n	80073e2 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80073dc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80073e0:	e009      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	f003 0308 	and.w	r3, r3, #8
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d002      	beq.n	80073f2 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80073ec:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80073f0:	e001      	b.n	80073f6 <SDMMC_GetCmdResp1+0x1b6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80073f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80073f6:	4618      	mov	r0, r3
 80073f8:	371c      	adds	r7, #28
 80073fa:	46bd      	mov	sp, r7
 80073fc:	bd90      	pop	{r4, r7, pc}
 80073fe:	bf00      	nop
 8007400:	2000001c 	.word	0x2000001c
 8007404:	10624dd3 	.word	0x10624dd3
 8007408:	fdffe008 	.word	0xfdffe008

0800740c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800740c:	b490      	push	{r4, r7}
 800740e:	b082      	sub	sp, #8
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007414:	4b1b      	ldr	r3, [pc, #108]	; (8007484 <SDMMC_GetCmdResp2+0x78>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a1b      	ldr	r2, [pc, #108]	; (8007488 <SDMMC_GetCmdResp2+0x7c>)
 800741a:	fba2 2303 	umull	r2, r3, r2, r3
 800741e:	0a5b      	lsrs	r3, r3, #9
 8007420:	f241 3288 	movw	r2, #5000	; 0x1388
 8007424:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007428:	4623      	mov	r3, r4
 800742a:	1e5c      	subs	r4, r3, #1
 800742c:	2b00      	cmp	r3, #0
 800742e:	d102      	bne.n	8007436 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007430:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007434:	e020      	b.n	8007478 <SDMMC_GetCmdResp2+0x6c>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800743a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800743e:	2b00      	cmp	r3, #0
 8007440:	d0f2      	beq.n	8007428 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007446:	f003 0304 	and.w	r3, r3, #4
 800744a:	2b00      	cmp	r3, #0
 800744c:	d004      	beq.n	8007458 <SDMMC_GetCmdResp2+0x4c>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2204      	movs	r2, #4
 8007452:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007454:	2304      	movs	r3, #4
 8007456:	e00f      	b.n	8007478 <SDMMC_GetCmdResp2+0x6c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800745c:	f003 0301 	and.w	r3, r3, #1
 8007460:	2b00      	cmp	r3, #0
 8007462:	d004      	beq.n	800746e <SDMMC_GetCmdResp2+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2201      	movs	r2, #1
 8007468:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800746a:	2301      	movs	r3, #1
 800746c:	e004      	b.n	8007478 <SDMMC_GetCmdResp2+0x6c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007474:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8007476:	2300      	movs	r3, #0
}
 8007478:	4618      	mov	r0, r3
 800747a:	3708      	adds	r7, #8
 800747c:	46bd      	mov	sp, r7
 800747e:	bc90      	pop	{r4, r7}
 8007480:	4770      	bx	lr
 8007482:	bf00      	nop
 8007484:	2000001c 	.word	0x2000001c
 8007488:	10624dd3 	.word	0x10624dd3

0800748c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800748c:	b490      	push	{r4, r7}
 800748e:	b082      	sub	sp, #8
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007494:	4b15      	ldr	r3, [pc, #84]	; (80074ec <SDMMC_GetCmdResp3+0x60>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4a15      	ldr	r2, [pc, #84]	; (80074f0 <SDMMC_GetCmdResp3+0x64>)
 800749a:	fba2 2303 	umull	r2, r3, r2, r3
 800749e:	0a5b      	lsrs	r3, r3, #9
 80074a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80074a4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80074a8:	4623      	mov	r3, r4
 80074aa:	1e5c      	subs	r4, r3, #1
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d102      	bne.n	80074b6 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80074b0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80074b4:	e015      	b.n	80074e2 <SDMMC_GetCmdResp3+0x56>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074ba:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d0f2      	beq.n	80074a8 <SDMMC_GetCmdResp3+0x1c>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074c6:	f003 0304 	and.w	r3, r3, #4
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d004      	beq.n	80074d8 <SDMMC_GetCmdResp3+0x4c>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2204      	movs	r2, #4
 80074d2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80074d4:	2304      	movs	r3, #4
 80074d6:	e004      	b.n	80074e2 <SDMMC_GetCmdResp3+0x56>
  }
  else
 
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80074de:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80074e0:	2300      	movs	r3, #0
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	3708      	adds	r7, #8
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bc90      	pop	{r4, r7}
 80074ea:	4770      	bx	lr
 80074ec:	2000001c 	.word	0x2000001c
 80074f0:	10624dd3 	.word	0x10624dd3

080074f4 <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80074f4:	b590      	push	{r4, r7, lr}
 80074f6:	b087      	sub	sp, #28
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	60f8      	str	r0, [r7, #12]
 80074fc:	460b      	mov	r3, r1
 80074fe:	607a      	str	r2, [r7, #4]
 8007500:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007502:	4b31      	ldr	r3, [pc, #196]	; (80075c8 <SDMMC_GetCmdResp6+0xd4>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	4a31      	ldr	r2, [pc, #196]	; (80075cc <SDMMC_GetCmdResp6+0xd8>)
 8007508:	fba2 2303 	umull	r2, r3, r2, r3
 800750c:	0a5b      	lsrs	r3, r3, #9
 800750e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007512:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007516:	4623      	mov	r3, r4
 8007518:	1e5c      	subs	r4, r3, #1
 800751a:	2b00      	cmp	r3, #0
 800751c:	d102      	bne.n	8007524 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800751e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007522:	e04c      	b.n	80075be <SDMMC_GetCmdResp6+0xca>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007528:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800752c:	2b00      	cmp	r3, #0
 800752e:	d0f2      	beq.n	8007516 <SDMMC_GetCmdResp6+0x22>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007534:	f003 0304 	and.w	r3, r3, #4
 8007538:	2b00      	cmp	r3, #0
 800753a:	d004      	beq.n	8007546 <SDMMC_GetCmdResp6+0x52>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2204      	movs	r2, #4
 8007540:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007542:	2304      	movs	r3, #4
 8007544:	e03b      	b.n	80075be <SDMMC_GetCmdResp6+0xca>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800754a:	f003 0301 	and.w	r3, r3, #1
 800754e:	2b00      	cmp	r3, #0
 8007550:	d004      	beq.n	800755c <SDMMC_GetCmdResp6+0x68>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2201      	movs	r2, #1
 8007556:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007558:	2301      	movs	r3, #1
 800755a:	e030      	b.n	80075be <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800755c:	68f8      	ldr	r0, [r7, #12]
 800755e:	f7ff fba0 	bl	8006ca2 <SDIO_GetCommandResponse>
 8007562:	4603      	mov	r3, r0
 8007564:	461a      	mov	r2, r3
 8007566:	7afb      	ldrb	r3, [r7, #11]
 8007568:	4293      	cmp	r3, r2
 800756a:	d001      	beq.n	8007570 <SDMMC_GetCmdResp6+0x7c>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800756c:	2301      	movs	r3, #1
 800756e:	e026      	b.n	80075be <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007576:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007578:	2100      	movs	r1, #0
 800757a:	68f8      	ldr	r0, [r7, #12]
 800757c:	f7ff fb9e 	bl	8006cbc <SDIO_GetResponse>
 8007580:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007582:	697b      	ldr	r3, [r7, #20]
 8007584:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8007588:	2b00      	cmp	r3, #0
 800758a:	d106      	bne.n	800759a <SDMMC_GetCmdResp6+0xa6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800758c:	697b      	ldr	r3, [r7, #20]
 800758e:	0c1b      	lsrs	r3, r3, #16
 8007590:	b29a      	uxth	r2, r3
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8007596:	2300      	movs	r3, #0
 8007598:	e011      	b.n	80075be <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800759a:	697b      	ldr	r3, [r7, #20]
 800759c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d002      	beq.n	80075aa <SDMMC_GetCmdResp6+0xb6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80075a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80075a8:	e009      	b.n	80075be <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d002      	beq.n	80075ba <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80075b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80075b8:	e001      	b.n	80075be <SDMMC_GetCmdResp6+0xca>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80075ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80075be:	4618      	mov	r0, r3
 80075c0:	371c      	adds	r7, #28
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd90      	pop	{r4, r7, pc}
 80075c6:	bf00      	nop
 80075c8:	2000001c 	.word	0x2000001c
 80075cc:	10624dd3 	.word	0x10624dd3

080075d0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 80075d0:	b490      	push	{r4, r7}
 80075d2:	b082      	sub	sp, #8
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80075d8:	4b18      	ldr	r3, [pc, #96]	; (800763c <SDMMC_GetCmdResp7+0x6c>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a18      	ldr	r2, [pc, #96]	; (8007640 <SDMMC_GetCmdResp7+0x70>)
 80075de:	fba2 2303 	umull	r2, r3, r2, r3
 80075e2:	0a5b      	lsrs	r3, r3, #9
 80075e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80075e8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80075ec:	4623      	mov	r3, r4
 80075ee:	1e5c      	subs	r4, r3, #1
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d102      	bne.n	80075fa <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80075f4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80075f8:	e01a      	b.n	8007630 <SDMMC_GetCmdResp7+0x60>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075fe:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8007602:	2b00      	cmp	r3, #0
 8007604:	d0f2      	beq.n	80075ec <SDMMC_GetCmdResp7+0x1c>

  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800760a:	f003 0304 	and.w	r3, r3, #4
 800760e:	2b00      	cmp	r3, #0
 8007610:	d004      	beq.n	800761c <SDMMC_GetCmdResp7+0x4c>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2240      	movs	r2, #64	; 0x40
 8007616:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007618:	2304      	movs	r3, #4
 800761a:	e009      	b.n	8007630 <SDMMC_GetCmdResp7+0x60>
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007620:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007624:	2b00      	cmp	r3, #0
 8007626:	d002      	beq.n	800762e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2240      	movs	r2, #64	; 0x40
 800762c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800762e:	2300      	movs	r3, #0
  
}
 8007630:	4618      	mov	r0, r3
 8007632:	3708      	adds	r7, #8
 8007634:	46bd      	mov	sp, r7
 8007636:	bc90      	pop	{r4, r7}
 8007638:	4770      	bx	lr
 800763a:	bf00      	nop
 800763c:	2000001c 	.word	0x2000001c
 8007640:	10624dd3 	.word	0x10624dd3

08007644 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b084      	sub	sp, #16
 8007648:	af00      	add	r7, sp, #0
 800764a:	4603      	mov	r3, r0
 800764c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800764e:	79fb      	ldrb	r3, [r7, #7]
 8007650:	4a08      	ldr	r2, [pc, #32]	; (8007674 <disk_status+0x30>)
 8007652:	009b      	lsls	r3, r3, #2
 8007654:	4413      	add	r3, r2
 8007656:	685b      	ldr	r3, [r3, #4]
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	79fa      	ldrb	r2, [r7, #7]
 800765c:	4905      	ldr	r1, [pc, #20]	; (8007674 <disk_status+0x30>)
 800765e:	440a      	add	r2, r1
 8007660:	7a12      	ldrb	r2, [r2, #8]
 8007662:	4610      	mov	r0, r2
 8007664:	4798      	blx	r3
 8007666:	4603      	mov	r3, r0
 8007668:	73fb      	strb	r3, [r7, #15]
  return stat;
 800766a:	7bfb      	ldrb	r3, [r7, #15]
}
 800766c:	4618      	mov	r0, r3
 800766e:	3710      	adds	r7, #16
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}
 8007674:	200000cc 	.word	0x200000cc

08007678 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b084      	sub	sp, #16
 800767c:	af00      	add	r7, sp, #0
 800767e:	4603      	mov	r3, r0
 8007680:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007682:	2300      	movs	r3, #0
 8007684:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007686:	79fb      	ldrb	r3, [r7, #7]
 8007688:	4a0d      	ldr	r2, [pc, #52]	; (80076c0 <disk_initialize+0x48>)
 800768a:	5cd3      	ldrb	r3, [r2, r3]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d111      	bne.n	80076b4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007690:	79fb      	ldrb	r3, [r7, #7]
 8007692:	4a0b      	ldr	r2, [pc, #44]	; (80076c0 <disk_initialize+0x48>)
 8007694:	2101      	movs	r1, #1
 8007696:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007698:	79fb      	ldrb	r3, [r7, #7]
 800769a:	4a09      	ldr	r2, [pc, #36]	; (80076c0 <disk_initialize+0x48>)
 800769c:	009b      	lsls	r3, r3, #2
 800769e:	4413      	add	r3, r2
 80076a0:	685b      	ldr	r3, [r3, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	79fa      	ldrb	r2, [r7, #7]
 80076a6:	4906      	ldr	r1, [pc, #24]	; (80076c0 <disk_initialize+0x48>)
 80076a8:	440a      	add	r2, r1
 80076aa:	7a12      	ldrb	r2, [r2, #8]
 80076ac:	4610      	mov	r0, r2
 80076ae:	4798      	blx	r3
 80076b0:	4603      	mov	r3, r0
 80076b2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80076b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3710      	adds	r7, #16
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}
 80076be:	bf00      	nop
 80076c0:	200000cc 	.word	0x200000cc

080076c4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80076c4:	b590      	push	{r4, r7, lr}
 80076c6:	b087      	sub	sp, #28
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	60b9      	str	r1, [r7, #8]
 80076cc:	607a      	str	r2, [r7, #4]
 80076ce:	603b      	str	r3, [r7, #0]
 80076d0:	4603      	mov	r3, r0
 80076d2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80076d4:	7bfb      	ldrb	r3, [r7, #15]
 80076d6:	4a0a      	ldr	r2, [pc, #40]	; (8007700 <disk_read+0x3c>)
 80076d8:	009b      	lsls	r3, r3, #2
 80076da:	4413      	add	r3, r2
 80076dc:	685b      	ldr	r3, [r3, #4]
 80076de:	689c      	ldr	r4, [r3, #8]
 80076e0:	7bfb      	ldrb	r3, [r7, #15]
 80076e2:	4a07      	ldr	r2, [pc, #28]	; (8007700 <disk_read+0x3c>)
 80076e4:	4413      	add	r3, r2
 80076e6:	7a18      	ldrb	r0, [r3, #8]
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	687a      	ldr	r2, [r7, #4]
 80076ec:	68b9      	ldr	r1, [r7, #8]
 80076ee:	47a0      	blx	r4
 80076f0:	4603      	mov	r3, r0
 80076f2:	75fb      	strb	r3, [r7, #23]
  return res;
 80076f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80076f6:	4618      	mov	r0, r3
 80076f8:	371c      	adds	r7, #28
 80076fa:	46bd      	mov	sp, r7
 80076fc:	bd90      	pop	{r4, r7, pc}
 80076fe:	bf00      	nop
 8007700:	200000cc 	.word	0x200000cc

08007704 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007704:	b590      	push	{r4, r7, lr}
 8007706:	b087      	sub	sp, #28
 8007708:	af00      	add	r7, sp, #0
 800770a:	60b9      	str	r1, [r7, #8]
 800770c:	607a      	str	r2, [r7, #4]
 800770e:	603b      	str	r3, [r7, #0]
 8007710:	4603      	mov	r3, r0
 8007712:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007714:	7bfb      	ldrb	r3, [r7, #15]
 8007716:	4a0a      	ldr	r2, [pc, #40]	; (8007740 <disk_write+0x3c>)
 8007718:	009b      	lsls	r3, r3, #2
 800771a:	4413      	add	r3, r2
 800771c:	685b      	ldr	r3, [r3, #4]
 800771e:	68dc      	ldr	r4, [r3, #12]
 8007720:	7bfb      	ldrb	r3, [r7, #15]
 8007722:	4a07      	ldr	r2, [pc, #28]	; (8007740 <disk_write+0x3c>)
 8007724:	4413      	add	r3, r2
 8007726:	7a18      	ldrb	r0, [r3, #8]
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	687a      	ldr	r2, [r7, #4]
 800772c:	68b9      	ldr	r1, [r7, #8]
 800772e:	47a0      	blx	r4
 8007730:	4603      	mov	r3, r0
 8007732:	75fb      	strb	r3, [r7, #23]
  return res;
 8007734:	7dfb      	ldrb	r3, [r7, #23]
}
 8007736:	4618      	mov	r0, r3
 8007738:	371c      	adds	r7, #28
 800773a:	46bd      	mov	sp, r7
 800773c:	bd90      	pop	{r4, r7, pc}
 800773e:	bf00      	nop
 8007740:	200000cc 	.word	0x200000cc

08007744 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b084      	sub	sp, #16
 8007748:	af00      	add	r7, sp, #0
 800774a:	4603      	mov	r3, r0
 800774c:	603a      	str	r2, [r7, #0]
 800774e:	71fb      	strb	r3, [r7, #7]
 8007750:	460b      	mov	r3, r1
 8007752:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007754:	79fb      	ldrb	r3, [r7, #7]
 8007756:	4a09      	ldr	r2, [pc, #36]	; (800777c <disk_ioctl+0x38>)
 8007758:	009b      	lsls	r3, r3, #2
 800775a:	4413      	add	r3, r2
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	691b      	ldr	r3, [r3, #16]
 8007760:	79fa      	ldrb	r2, [r7, #7]
 8007762:	4906      	ldr	r1, [pc, #24]	; (800777c <disk_ioctl+0x38>)
 8007764:	440a      	add	r2, r1
 8007766:	7a10      	ldrb	r0, [r2, #8]
 8007768:	79b9      	ldrb	r1, [r7, #6]
 800776a:	683a      	ldr	r2, [r7, #0]
 800776c:	4798      	blx	r3
 800776e:	4603      	mov	r3, r0
 8007770:	73fb      	strb	r3, [r7, #15]
  return res;
 8007772:	7bfb      	ldrb	r3, [r7, #15]
}
 8007774:	4618      	mov	r0, r3
 8007776:	3710      	adds	r7, #16
 8007778:	46bd      	mov	sp, r7
 800777a:	bd80      	pop	{r7, pc}
 800777c:	200000cc 	.word	0x200000cc

08007780 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007780:	b480      	push	{r7}
 8007782:	b085      	sub	sp, #20
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	3301      	adds	r3, #1
 800778c:	781b      	ldrb	r3, [r3, #0]
 800778e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007790:	89fb      	ldrh	r3, [r7, #14]
 8007792:	021b      	lsls	r3, r3, #8
 8007794:	b21a      	sxth	r2, r3
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	781b      	ldrb	r3, [r3, #0]
 800779a:	b21b      	sxth	r3, r3
 800779c:	4313      	orrs	r3, r2
 800779e:	b21b      	sxth	r3, r3
 80077a0:	81fb      	strh	r3, [r7, #14]
	return rv;
 80077a2:	89fb      	ldrh	r3, [r7, #14]
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3714      	adds	r7, #20
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr

080077b0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80077b0:	b480      	push	{r7}
 80077b2:	b085      	sub	sp, #20
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	3303      	adds	r3, #3
 80077bc:	781b      	ldrb	r3, [r3, #0]
 80077be:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	021b      	lsls	r3, r3, #8
 80077c4:	687a      	ldr	r2, [r7, #4]
 80077c6:	3202      	adds	r2, #2
 80077c8:	7812      	ldrb	r2, [r2, #0]
 80077ca:	4313      	orrs	r3, r2
 80077cc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	021b      	lsls	r3, r3, #8
 80077d2:	687a      	ldr	r2, [r7, #4]
 80077d4:	3201      	adds	r2, #1
 80077d6:	7812      	ldrb	r2, [r2, #0]
 80077d8:	4313      	orrs	r3, r2
 80077da:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	021b      	lsls	r3, r3, #8
 80077e0:	687a      	ldr	r2, [r7, #4]
 80077e2:	7812      	ldrb	r2, [r2, #0]
 80077e4:	4313      	orrs	r3, r2
 80077e6:	60fb      	str	r3, [r7, #12]
	return rv;
 80077e8:	68fb      	ldr	r3, [r7, #12]
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3714      	adds	r7, #20
 80077ee:	46bd      	mov	sp, r7
 80077f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f4:	4770      	bx	lr

080077f6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80077f6:	b480      	push	{r7}
 80077f8:	b083      	sub	sp, #12
 80077fa:	af00      	add	r7, sp, #0
 80077fc:	6078      	str	r0, [r7, #4]
 80077fe:	460b      	mov	r3, r1
 8007800:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	1c5a      	adds	r2, r3, #1
 8007806:	607a      	str	r2, [r7, #4]
 8007808:	887a      	ldrh	r2, [r7, #2]
 800780a:	b2d2      	uxtb	r2, r2
 800780c:	701a      	strb	r2, [r3, #0]
 800780e:	887b      	ldrh	r3, [r7, #2]
 8007810:	0a1b      	lsrs	r3, r3, #8
 8007812:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	1c5a      	adds	r2, r3, #1
 8007818:	607a      	str	r2, [r7, #4]
 800781a:	887a      	ldrh	r2, [r7, #2]
 800781c:	b2d2      	uxtb	r2, r2
 800781e:	701a      	strb	r2, [r3, #0]
}
 8007820:	bf00      	nop
 8007822:	370c      	adds	r7, #12
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800782c:	b480      	push	{r7}
 800782e:	b083      	sub	sp, #12
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
 8007834:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	1c5a      	adds	r2, r3, #1
 800783a:	607a      	str	r2, [r7, #4]
 800783c:	683a      	ldr	r2, [r7, #0]
 800783e:	b2d2      	uxtb	r2, r2
 8007840:	701a      	strb	r2, [r3, #0]
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	0a1b      	lsrs	r3, r3, #8
 8007846:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	1c5a      	adds	r2, r3, #1
 800784c:	607a      	str	r2, [r7, #4]
 800784e:	683a      	ldr	r2, [r7, #0]
 8007850:	b2d2      	uxtb	r2, r2
 8007852:	701a      	strb	r2, [r3, #0]
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	0a1b      	lsrs	r3, r3, #8
 8007858:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	1c5a      	adds	r2, r3, #1
 800785e:	607a      	str	r2, [r7, #4]
 8007860:	683a      	ldr	r2, [r7, #0]
 8007862:	b2d2      	uxtb	r2, r2
 8007864:	701a      	strb	r2, [r3, #0]
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	0a1b      	lsrs	r3, r3, #8
 800786a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	1c5a      	adds	r2, r3, #1
 8007870:	607a      	str	r2, [r7, #4]
 8007872:	683a      	ldr	r2, [r7, #0]
 8007874:	b2d2      	uxtb	r2, r2
 8007876:	701a      	strb	r2, [r3, #0]
}
 8007878:	bf00      	nop
 800787a:	370c      	adds	r7, #12
 800787c:	46bd      	mov	sp, r7
 800787e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007882:	4770      	bx	lr

08007884 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007884:	b480      	push	{r7}
 8007886:	b087      	sub	sp, #28
 8007888:	af00      	add	r7, sp, #0
 800788a:	60f8      	str	r0, [r7, #12]
 800788c:	60b9      	str	r1, [r7, #8]
 800788e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d00d      	beq.n	80078ba <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	1c5a      	adds	r2, r3, #1
 80078a2:	617a      	str	r2, [r7, #20]
 80078a4:	693a      	ldr	r2, [r7, #16]
 80078a6:	1c51      	adds	r1, r2, #1
 80078a8:	6139      	str	r1, [r7, #16]
 80078aa:	7812      	ldrb	r2, [r2, #0]
 80078ac:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	3b01      	subs	r3, #1
 80078b2:	607b      	str	r3, [r7, #4]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d1f1      	bne.n	800789e <mem_cpy+0x1a>
	}
}
 80078ba:	bf00      	nop
 80078bc:	371c      	adds	r7, #28
 80078be:	46bd      	mov	sp, r7
 80078c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c4:	4770      	bx	lr

080078c6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80078c6:	b480      	push	{r7}
 80078c8:	b087      	sub	sp, #28
 80078ca:	af00      	add	r7, sp, #0
 80078cc:	60f8      	str	r0, [r7, #12]
 80078ce:	60b9      	str	r1, [r7, #8]
 80078d0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	1c5a      	adds	r2, r3, #1
 80078da:	617a      	str	r2, [r7, #20]
 80078dc:	68ba      	ldr	r2, [r7, #8]
 80078de:	b2d2      	uxtb	r2, r2
 80078e0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	3b01      	subs	r3, #1
 80078e6:	607b      	str	r3, [r7, #4]
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d1f3      	bne.n	80078d6 <mem_set+0x10>
}
 80078ee:	bf00      	nop
 80078f0:	371c      	adds	r7, #28
 80078f2:	46bd      	mov	sp, r7
 80078f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f8:	4770      	bx	lr

080078fa <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80078fa:	b480      	push	{r7}
 80078fc:	b089      	sub	sp, #36	; 0x24
 80078fe:	af00      	add	r7, sp, #0
 8007900:	60f8      	str	r0, [r7, #12]
 8007902:	60b9      	str	r1, [r7, #8]
 8007904:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	61fb      	str	r3, [r7, #28]
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800790e:	2300      	movs	r3, #0
 8007910:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007912:	69fb      	ldr	r3, [r7, #28]
 8007914:	1c5a      	adds	r2, r3, #1
 8007916:	61fa      	str	r2, [r7, #28]
 8007918:	781b      	ldrb	r3, [r3, #0]
 800791a:	4619      	mov	r1, r3
 800791c:	69bb      	ldr	r3, [r7, #24]
 800791e:	1c5a      	adds	r2, r3, #1
 8007920:	61ba      	str	r2, [r7, #24]
 8007922:	781b      	ldrb	r3, [r3, #0]
 8007924:	1acb      	subs	r3, r1, r3
 8007926:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	3b01      	subs	r3, #1
 800792c:	607b      	str	r3, [r7, #4]
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d002      	beq.n	800793a <mem_cmp+0x40>
 8007934:	697b      	ldr	r3, [r7, #20]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d0eb      	beq.n	8007912 <mem_cmp+0x18>

	return r;
 800793a:	697b      	ldr	r3, [r7, #20]
}
 800793c:	4618      	mov	r0, r3
 800793e:	3724      	adds	r7, #36	; 0x24
 8007940:	46bd      	mov	sp, r7
 8007942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007946:	4770      	bx	lr

08007948 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007948:	b480      	push	{r7}
 800794a:	b083      	sub	sp, #12
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
 8007950:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007952:	e002      	b.n	800795a <chk_chr+0x12>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	3301      	adds	r3, #1
 8007958:	607b      	str	r3, [r7, #4]
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	781b      	ldrb	r3, [r3, #0]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d005      	beq.n	800796e <chk_chr+0x26>
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	781b      	ldrb	r3, [r3, #0]
 8007966:	461a      	mov	r2, r3
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	429a      	cmp	r2, r3
 800796c:	d1f2      	bne.n	8007954 <chk_chr+0xc>
	return *str;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	781b      	ldrb	r3, [r3, #0]
}
 8007972:	4618      	mov	r0, r3
 8007974:	370c      	adds	r7, #12
 8007976:	46bd      	mov	sp, r7
 8007978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797c:	4770      	bx	lr
	...

08007980 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007980:	b480      	push	{r7}
 8007982:	b085      	sub	sp, #20
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
 8007988:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800798a:	2300      	movs	r3, #0
 800798c:	60bb      	str	r3, [r7, #8]
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	60fb      	str	r3, [r7, #12]
 8007992:	e029      	b.n	80079e8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007994:	4a27      	ldr	r2, [pc, #156]	; (8007a34 <chk_lock+0xb4>)
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	011b      	lsls	r3, r3, #4
 800799a:	4413      	add	r3, r2
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d01d      	beq.n	80079de <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80079a2:	4a24      	ldr	r2, [pc, #144]	; (8007a34 <chk_lock+0xb4>)
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	011b      	lsls	r3, r3, #4
 80079a8:	4413      	add	r3, r2
 80079aa:	681a      	ldr	r2, [r3, #0]
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d116      	bne.n	80079e2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80079b4:	4a1f      	ldr	r2, [pc, #124]	; (8007a34 <chk_lock+0xb4>)
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	011b      	lsls	r3, r3, #4
 80079ba:	4413      	add	r3, r2
 80079bc:	3304      	adds	r3, #4
 80079be:	681a      	ldr	r2, [r3, #0]
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80079c4:	429a      	cmp	r2, r3
 80079c6:	d10c      	bne.n	80079e2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80079c8:	4a1a      	ldr	r2, [pc, #104]	; (8007a34 <chk_lock+0xb4>)
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	011b      	lsls	r3, r3, #4
 80079ce:	4413      	add	r3, r2
 80079d0:	3308      	adds	r3, #8
 80079d2:	681a      	ldr	r2, [r3, #0]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80079d8:	429a      	cmp	r2, r3
 80079da:	d102      	bne.n	80079e2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80079dc:	e007      	b.n	80079ee <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80079de:	2301      	movs	r3, #1
 80079e0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	3301      	adds	r3, #1
 80079e6:	60fb      	str	r3, [r7, #12]
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2b01      	cmp	r3, #1
 80079ec:	d9d2      	bls.n	8007994 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	2b02      	cmp	r3, #2
 80079f2:	d109      	bne.n	8007a08 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d102      	bne.n	8007a00 <chk_lock+0x80>
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	2b02      	cmp	r3, #2
 80079fe:	d101      	bne.n	8007a04 <chk_lock+0x84>
 8007a00:	2300      	movs	r3, #0
 8007a02:	e010      	b.n	8007a26 <chk_lock+0xa6>
 8007a04:	2312      	movs	r3, #18
 8007a06:	e00e      	b.n	8007a26 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d108      	bne.n	8007a20 <chk_lock+0xa0>
 8007a0e:	4a09      	ldr	r2, [pc, #36]	; (8007a34 <chk_lock+0xb4>)
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	011b      	lsls	r3, r3, #4
 8007a14:	4413      	add	r3, r2
 8007a16:	330c      	adds	r3, #12
 8007a18:	881b      	ldrh	r3, [r3, #0]
 8007a1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a1e:	d101      	bne.n	8007a24 <chk_lock+0xa4>
 8007a20:	2310      	movs	r3, #16
 8007a22:	e000      	b.n	8007a26 <chk_lock+0xa6>
 8007a24:	2300      	movs	r3, #0
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3714      	adds	r7, #20
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a30:	4770      	bx	lr
 8007a32:	bf00      	nop
 8007a34:	200000ac 	.word	0x200000ac

08007a38 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b083      	sub	sp, #12
 8007a3c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	607b      	str	r3, [r7, #4]
 8007a42:	e002      	b.n	8007a4a <enq_lock+0x12>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	3301      	adds	r3, #1
 8007a48:	607b      	str	r3, [r7, #4]
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d806      	bhi.n	8007a5e <enq_lock+0x26>
 8007a50:	4a09      	ldr	r2, [pc, #36]	; (8007a78 <enq_lock+0x40>)
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	011b      	lsls	r3, r3, #4
 8007a56:	4413      	add	r3, r2
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d1f2      	bne.n	8007a44 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2b02      	cmp	r3, #2
 8007a62:	bf14      	ite	ne
 8007a64:	2301      	movne	r3, #1
 8007a66:	2300      	moveq	r3, #0
 8007a68:	b2db      	uxtb	r3, r3
}
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	370c      	adds	r7, #12
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a74:	4770      	bx	lr
 8007a76:	bf00      	nop
 8007a78:	200000ac 	.word	0x200000ac

08007a7c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b085      	sub	sp, #20
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
 8007a84:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007a86:	2300      	movs	r3, #0
 8007a88:	60fb      	str	r3, [r7, #12]
 8007a8a:	e01f      	b.n	8007acc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007a8c:	4a41      	ldr	r2, [pc, #260]	; (8007b94 <inc_lock+0x118>)
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	011b      	lsls	r3, r3, #4
 8007a92:	4413      	add	r3, r2
 8007a94:	681a      	ldr	r2, [r3, #0]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	429a      	cmp	r2, r3
 8007a9c:	d113      	bne.n	8007ac6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007a9e:	4a3d      	ldr	r2, [pc, #244]	; (8007b94 <inc_lock+0x118>)
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	011b      	lsls	r3, r3, #4
 8007aa4:	4413      	add	r3, r2
 8007aa6:	3304      	adds	r3, #4
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	d109      	bne.n	8007ac6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007ab2:	4a38      	ldr	r2, [pc, #224]	; (8007b94 <inc_lock+0x118>)
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	011b      	lsls	r3, r3, #4
 8007ab8:	4413      	add	r3, r2
 8007aba:	3308      	adds	r3, #8
 8007abc:	681a      	ldr	r2, [r3, #0]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	d006      	beq.n	8007ad4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	3301      	adds	r3, #1
 8007aca:	60fb      	str	r3, [r7, #12]
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	2b01      	cmp	r3, #1
 8007ad0:	d9dc      	bls.n	8007a8c <inc_lock+0x10>
 8007ad2:	e000      	b.n	8007ad6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007ad4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2b02      	cmp	r3, #2
 8007ada:	d132      	bne.n	8007b42 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007adc:	2300      	movs	r3, #0
 8007ade:	60fb      	str	r3, [r7, #12]
 8007ae0:	e002      	b.n	8007ae8 <inc_lock+0x6c>
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	3301      	adds	r3, #1
 8007ae6:	60fb      	str	r3, [r7, #12]
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	d806      	bhi.n	8007afc <inc_lock+0x80>
 8007aee:	4a29      	ldr	r2, [pc, #164]	; (8007b94 <inc_lock+0x118>)
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	011b      	lsls	r3, r3, #4
 8007af4:	4413      	add	r3, r2
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d1f2      	bne.n	8007ae2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	2b02      	cmp	r3, #2
 8007b00:	d101      	bne.n	8007b06 <inc_lock+0x8a>
 8007b02:	2300      	movs	r3, #0
 8007b04:	e040      	b.n	8007b88 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681a      	ldr	r2, [r3, #0]
 8007b0a:	4922      	ldr	r1, [pc, #136]	; (8007b94 <inc_lock+0x118>)
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	011b      	lsls	r3, r3, #4
 8007b10:	440b      	add	r3, r1
 8007b12:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	689a      	ldr	r2, [r3, #8]
 8007b18:	491e      	ldr	r1, [pc, #120]	; (8007b94 <inc_lock+0x118>)
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	011b      	lsls	r3, r3, #4
 8007b1e:	440b      	add	r3, r1
 8007b20:	3304      	adds	r3, #4
 8007b22:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	695a      	ldr	r2, [r3, #20]
 8007b28:	491a      	ldr	r1, [pc, #104]	; (8007b94 <inc_lock+0x118>)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	011b      	lsls	r3, r3, #4
 8007b2e:	440b      	add	r3, r1
 8007b30:	3308      	adds	r3, #8
 8007b32:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007b34:	4a17      	ldr	r2, [pc, #92]	; (8007b94 <inc_lock+0x118>)
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	011b      	lsls	r3, r3, #4
 8007b3a:	4413      	add	r3, r2
 8007b3c:	330c      	adds	r3, #12
 8007b3e:	2200      	movs	r2, #0
 8007b40:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d009      	beq.n	8007b5c <inc_lock+0xe0>
 8007b48:	4a12      	ldr	r2, [pc, #72]	; (8007b94 <inc_lock+0x118>)
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	011b      	lsls	r3, r3, #4
 8007b4e:	4413      	add	r3, r2
 8007b50:	330c      	adds	r3, #12
 8007b52:	881b      	ldrh	r3, [r3, #0]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d001      	beq.n	8007b5c <inc_lock+0xe0>
 8007b58:	2300      	movs	r3, #0
 8007b5a:	e015      	b.n	8007b88 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d108      	bne.n	8007b74 <inc_lock+0xf8>
 8007b62:	4a0c      	ldr	r2, [pc, #48]	; (8007b94 <inc_lock+0x118>)
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	011b      	lsls	r3, r3, #4
 8007b68:	4413      	add	r3, r2
 8007b6a:	330c      	adds	r3, #12
 8007b6c:	881b      	ldrh	r3, [r3, #0]
 8007b6e:	3301      	adds	r3, #1
 8007b70:	b29a      	uxth	r2, r3
 8007b72:	e001      	b.n	8007b78 <inc_lock+0xfc>
 8007b74:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007b78:	4906      	ldr	r1, [pc, #24]	; (8007b94 <inc_lock+0x118>)
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	011b      	lsls	r3, r3, #4
 8007b7e:	440b      	add	r3, r1
 8007b80:	330c      	adds	r3, #12
 8007b82:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	3301      	adds	r3, #1
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	3714      	adds	r7, #20
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b92:	4770      	bx	lr
 8007b94:	200000ac 	.word	0x200000ac

08007b98 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b085      	sub	sp, #20
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	60fb      	str	r3, [r7, #12]
 8007ba4:	e010      	b.n	8007bc8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007ba6:	4a0d      	ldr	r2, [pc, #52]	; (8007bdc <clear_lock+0x44>)
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	011b      	lsls	r3, r3, #4
 8007bac:	4413      	add	r3, r2
 8007bae:	681a      	ldr	r2, [r3, #0]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	429a      	cmp	r2, r3
 8007bb4:	d105      	bne.n	8007bc2 <clear_lock+0x2a>
 8007bb6:	4a09      	ldr	r2, [pc, #36]	; (8007bdc <clear_lock+0x44>)
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	011b      	lsls	r3, r3, #4
 8007bbc:	4413      	add	r3, r2
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	3301      	adds	r3, #1
 8007bc6:	60fb      	str	r3, [r7, #12]
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	2b01      	cmp	r3, #1
 8007bcc:	d9eb      	bls.n	8007ba6 <clear_lock+0xe>
	}
}
 8007bce:	bf00      	nop
 8007bd0:	3714      	adds	r7, #20
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd8:	4770      	bx	lr
 8007bda:	bf00      	nop
 8007bdc:	200000ac 	.word	0x200000ac

08007be0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b086      	sub	sp, #24
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007be8:	2300      	movs	r3, #0
 8007bea:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	78db      	ldrb	r3, [r3, #3]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d034      	beq.n	8007c5e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bf8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	7858      	ldrb	r0, [r3, #1]
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007c04:	2301      	movs	r3, #1
 8007c06:	697a      	ldr	r2, [r7, #20]
 8007c08:	f7ff fd7c 	bl	8007704 <disk_write>
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d002      	beq.n	8007c18 <sync_window+0x38>
			res = FR_DISK_ERR;
 8007c12:	2301      	movs	r3, #1
 8007c14:	73fb      	strb	r3, [r7, #15]
 8007c16:	e022      	b.n	8007c5e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c22:	697a      	ldr	r2, [r7, #20]
 8007c24:	1ad2      	subs	r2, r2, r3
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	69db      	ldr	r3, [r3, #28]
 8007c2a:	429a      	cmp	r2, r3
 8007c2c:	d217      	bcs.n	8007c5e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	789b      	ldrb	r3, [r3, #2]
 8007c32:	613b      	str	r3, [r7, #16]
 8007c34:	e010      	b.n	8007c58 <sync_window+0x78>
					wsect += fs->fsize;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	69db      	ldr	r3, [r3, #28]
 8007c3a:	697a      	ldr	r2, [r7, #20]
 8007c3c:	4413      	add	r3, r2
 8007c3e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	7858      	ldrb	r0, [r3, #1]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	697a      	ldr	r2, [r7, #20]
 8007c4e:	f7ff fd59 	bl	8007704 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007c52:	693b      	ldr	r3, [r7, #16]
 8007c54:	3b01      	subs	r3, #1
 8007c56:	613b      	str	r3, [r7, #16]
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	2b01      	cmp	r3, #1
 8007c5c:	d8eb      	bhi.n	8007c36 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c60:	4618      	mov	r0, r3
 8007c62:	3718      	adds	r7, #24
 8007c64:	46bd      	mov	sp, r7
 8007c66:	bd80      	pop	{r7, pc}

08007c68 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b084      	sub	sp, #16
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
 8007c70:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007c72:	2300      	movs	r3, #0
 8007c74:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	d01b      	beq.n	8007cb8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f7ff ffad 	bl	8007be0 <sync_window>
 8007c86:	4603      	mov	r3, r0
 8007c88:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8007c8a:	7bfb      	ldrb	r3, [r7, #15]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d113      	bne.n	8007cb8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	7858      	ldrb	r0, [r3, #1]
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	683a      	ldr	r2, [r7, #0]
 8007c9e:	f7ff fd11 	bl	80076c4 <disk_read>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d004      	beq.n	8007cb2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007ca8:	f04f 33ff 	mov.w	r3, #4294967295
 8007cac:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007cae:	2301      	movs	r3, #1
 8007cb0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	683a      	ldr	r2, [r7, #0]
 8007cb6:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8007cb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	3710      	adds	r7, #16
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}

08007cc2 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007cc2:	b480      	push	{r7}
 8007cc4:	b083      	sub	sp, #12
 8007cc6:	af00      	add	r7, sp, #0
 8007cc8:	6078      	str	r0, [r7, #4]
 8007cca:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	3b02      	subs	r3, #2
 8007cd0:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	699b      	ldr	r3, [r3, #24]
 8007cd6:	1e9a      	subs	r2, r3, #2
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	429a      	cmp	r2, r3
 8007cdc:	d801      	bhi.n	8007ce2 <clust2sect+0x20>
 8007cde:	2300      	movs	r3, #0
 8007ce0:	e008      	b.n	8007cf4 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	895b      	ldrh	r3, [r3, #10]
 8007ce6:	461a      	mov	r2, r3
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	fb03 f202 	mul.w	r2, r3, r2
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cf2:	4413      	add	r3, r2
}
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	370c      	adds	r7, #12
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfe:	4770      	bx	lr

08007d00 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b086      	sub	sp, #24
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
 8007d08:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	2b01      	cmp	r3, #1
 8007d14:	d904      	bls.n	8007d20 <get_fat+0x20>
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	699a      	ldr	r2, [r3, #24]
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	429a      	cmp	r2, r3
 8007d1e:	d802      	bhi.n	8007d26 <get_fat+0x26>
		val = 1;	/* Internal error */
 8007d20:	2301      	movs	r3, #1
 8007d22:	617b      	str	r3, [r7, #20]
 8007d24:	e0b7      	b.n	8007e96 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007d26:	f04f 33ff 	mov.w	r3, #4294967295
 8007d2a:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	781b      	ldrb	r3, [r3, #0]
 8007d30:	2b02      	cmp	r3, #2
 8007d32:	d05a      	beq.n	8007dea <get_fat+0xea>
 8007d34:	2b03      	cmp	r3, #3
 8007d36:	d07d      	beq.n	8007e34 <get_fat+0x134>
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	f040 80a2 	bne.w	8007e82 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	60fb      	str	r3, [r7, #12]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	085b      	lsrs	r3, r3, #1
 8007d46:	68fa      	ldr	r2, [r7, #12]
 8007d48:	4413      	add	r3, r2
 8007d4a:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007d4c:	693b      	ldr	r3, [r7, #16]
 8007d4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	899b      	ldrh	r3, [r3, #12]
 8007d54:	4619      	mov	r1, r3
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	fbb3 f3f1 	udiv	r3, r3, r1
 8007d5c:	4413      	add	r3, r2
 8007d5e:	4619      	mov	r1, r3
 8007d60:	6938      	ldr	r0, [r7, #16]
 8007d62:	f7ff ff81 	bl	8007c68 <move_window>
 8007d66:	4603      	mov	r3, r0
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	f040 808d 	bne.w	8007e88 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	1c5a      	adds	r2, r3, #1
 8007d72:	60fa      	str	r2, [r7, #12]
 8007d74:	693a      	ldr	r2, [r7, #16]
 8007d76:	8992      	ldrh	r2, [r2, #12]
 8007d78:	fbb3 f1f2 	udiv	r1, r3, r2
 8007d7c:	fb02 f201 	mul.w	r2, r2, r1
 8007d80:	1a9b      	subs	r3, r3, r2
 8007d82:	693a      	ldr	r2, [r7, #16]
 8007d84:	4413      	add	r3, r2
 8007d86:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007d8a:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007d8c:	693b      	ldr	r3, [r7, #16]
 8007d8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	899b      	ldrh	r3, [r3, #12]
 8007d94:	4619      	mov	r1, r3
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	fbb3 f3f1 	udiv	r3, r3, r1
 8007d9c:	4413      	add	r3, r2
 8007d9e:	4619      	mov	r1, r3
 8007da0:	6938      	ldr	r0, [r7, #16]
 8007da2:	f7ff ff61 	bl	8007c68 <move_window>
 8007da6:	4603      	mov	r3, r0
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d16f      	bne.n	8007e8c <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007dac:	693b      	ldr	r3, [r7, #16]
 8007dae:	899b      	ldrh	r3, [r3, #12]
 8007db0:	461a      	mov	r2, r3
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	fbb3 f1f2 	udiv	r1, r3, r2
 8007db8:	fb02 f201 	mul.w	r2, r2, r1
 8007dbc:	1a9b      	subs	r3, r3, r2
 8007dbe:	693a      	ldr	r2, [r7, #16]
 8007dc0:	4413      	add	r3, r2
 8007dc2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007dc6:	021b      	lsls	r3, r3, #8
 8007dc8:	461a      	mov	r2, r3
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	4313      	orrs	r3, r2
 8007dce:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	f003 0301 	and.w	r3, r3, #1
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d002      	beq.n	8007de0 <get_fat+0xe0>
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	091b      	lsrs	r3, r3, #4
 8007dde:	e002      	b.n	8007de6 <get_fat+0xe6>
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007de6:	617b      	str	r3, [r7, #20]
			break;
 8007de8:	e055      	b.n	8007e96 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007dea:	693b      	ldr	r3, [r7, #16]
 8007dec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007dee:	693b      	ldr	r3, [r7, #16]
 8007df0:	899b      	ldrh	r3, [r3, #12]
 8007df2:	085b      	lsrs	r3, r3, #1
 8007df4:	b29b      	uxth	r3, r3
 8007df6:	4619      	mov	r1, r3
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	fbb3 f3f1 	udiv	r3, r3, r1
 8007dfe:	4413      	add	r3, r2
 8007e00:	4619      	mov	r1, r3
 8007e02:	6938      	ldr	r0, [r7, #16]
 8007e04:	f7ff ff30 	bl	8007c68 <move_window>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d140      	bne.n	8007e90 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007e0e:	693b      	ldr	r3, [r7, #16]
 8007e10:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	005b      	lsls	r3, r3, #1
 8007e18:	693a      	ldr	r2, [r7, #16]
 8007e1a:	8992      	ldrh	r2, [r2, #12]
 8007e1c:	fbb3 f0f2 	udiv	r0, r3, r2
 8007e20:	fb02 f200 	mul.w	r2, r2, r0
 8007e24:	1a9b      	subs	r3, r3, r2
 8007e26:	440b      	add	r3, r1
 8007e28:	4618      	mov	r0, r3
 8007e2a:	f7ff fca9 	bl	8007780 <ld_word>
 8007e2e:	4603      	mov	r3, r0
 8007e30:	617b      	str	r3, [r7, #20]
			break;
 8007e32:	e030      	b.n	8007e96 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007e38:	693b      	ldr	r3, [r7, #16]
 8007e3a:	899b      	ldrh	r3, [r3, #12]
 8007e3c:	089b      	lsrs	r3, r3, #2
 8007e3e:	b29b      	uxth	r3, r3
 8007e40:	4619      	mov	r1, r3
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	fbb3 f3f1 	udiv	r3, r3, r1
 8007e48:	4413      	add	r3, r2
 8007e4a:	4619      	mov	r1, r3
 8007e4c:	6938      	ldr	r0, [r7, #16]
 8007e4e:	f7ff ff0b 	bl	8007c68 <move_window>
 8007e52:	4603      	mov	r3, r0
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d11d      	bne.n	8007e94 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007e58:	693b      	ldr	r3, [r7, #16]
 8007e5a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	009b      	lsls	r3, r3, #2
 8007e62:	693a      	ldr	r2, [r7, #16]
 8007e64:	8992      	ldrh	r2, [r2, #12]
 8007e66:	fbb3 f0f2 	udiv	r0, r3, r2
 8007e6a:	fb02 f200 	mul.w	r2, r2, r0
 8007e6e:	1a9b      	subs	r3, r3, r2
 8007e70:	440b      	add	r3, r1
 8007e72:	4618      	mov	r0, r3
 8007e74:	f7ff fc9c 	bl	80077b0 <ld_dword>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007e7e:	617b      	str	r3, [r7, #20]
			break;
 8007e80:	e009      	b.n	8007e96 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007e82:	2301      	movs	r3, #1
 8007e84:	617b      	str	r3, [r7, #20]
 8007e86:	e006      	b.n	8007e96 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007e88:	bf00      	nop
 8007e8a:	e004      	b.n	8007e96 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007e8c:	bf00      	nop
 8007e8e:	e002      	b.n	8007e96 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007e90:	bf00      	nop
 8007e92:	e000      	b.n	8007e96 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007e94:	bf00      	nop
		}
	}

	return val;
 8007e96:	697b      	ldr	r3, [r7, #20]
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	3718      	adds	r7, #24
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	bd80      	pop	{r7, pc}

08007ea0 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007ea0:	b590      	push	{r4, r7, lr}
 8007ea2:	b089      	sub	sp, #36	; 0x24
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	60f8      	str	r0, [r7, #12]
 8007ea8:	60b9      	str	r1, [r7, #8]
 8007eaa:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007eac:	2302      	movs	r3, #2
 8007eae:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007eb0:	68bb      	ldr	r3, [r7, #8]
 8007eb2:	2b01      	cmp	r3, #1
 8007eb4:	f240 8106 	bls.w	80080c4 <put_fat+0x224>
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	699a      	ldr	r2, [r3, #24]
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	429a      	cmp	r2, r3
 8007ec0:	f240 8100 	bls.w	80080c4 <put_fat+0x224>
		switch (fs->fs_type) {
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	781b      	ldrb	r3, [r3, #0]
 8007ec8:	2b02      	cmp	r3, #2
 8007eca:	f000 8088 	beq.w	8007fde <put_fat+0x13e>
 8007ece:	2b03      	cmp	r3, #3
 8007ed0:	f000 80b0 	beq.w	8008034 <put_fat+0x194>
 8007ed4:	2b01      	cmp	r3, #1
 8007ed6:	f040 80f5 	bne.w	80080c4 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	61bb      	str	r3, [r7, #24]
 8007ede:	69bb      	ldr	r3, [r7, #24]
 8007ee0:	085b      	lsrs	r3, r3, #1
 8007ee2:	69ba      	ldr	r2, [r7, #24]
 8007ee4:	4413      	add	r3, r2
 8007ee6:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	899b      	ldrh	r3, [r3, #12]
 8007ef0:	4619      	mov	r1, r3
 8007ef2:	69bb      	ldr	r3, [r7, #24]
 8007ef4:	fbb3 f3f1 	udiv	r3, r3, r1
 8007ef8:	4413      	add	r3, r2
 8007efa:	4619      	mov	r1, r3
 8007efc:	68f8      	ldr	r0, [r7, #12]
 8007efe:	f7ff feb3 	bl	8007c68 <move_window>
 8007f02:	4603      	mov	r3, r0
 8007f04:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007f06:	7ffb      	ldrb	r3, [r7, #31]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	f040 80d4 	bne.w	80080b6 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007f14:	69bb      	ldr	r3, [r7, #24]
 8007f16:	1c5a      	adds	r2, r3, #1
 8007f18:	61ba      	str	r2, [r7, #24]
 8007f1a:	68fa      	ldr	r2, [r7, #12]
 8007f1c:	8992      	ldrh	r2, [r2, #12]
 8007f1e:	fbb3 f0f2 	udiv	r0, r3, r2
 8007f22:	fb02 f200 	mul.w	r2, r2, r0
 8007f26:	1a9b      	subs	r3, r3, r2
 8007f28:	440b      	add	r3, r1
 8007f2a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	f003 0301 	and.w	r3, r3, #1
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d00d      	beq.n	8007f52 <put_fat+0xb2>
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	781b      	ldrb	r3, [r3, #0]
 8007f3a:	b25b      	sxtb	r3, r3
 8007f3c:	f003 030f 	and.w	r3, r3, #15
 8007f40:	b25a      	sxtb	r2, r3
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	b2db      	uxtb	r3, r3
 8007f46:	011b      	lsls	r3, r3, #4
 8007f48:	b25b      	sxtb	r3, r3
 8007f4a:	4313      	orrs	r3, r2
 8007f4c:	b25b      	sxtb	r3, r3
 8007f4e:	b2db      	uxtb	r3, r3
 8007f50:	e001      	b.n	8007f56 <put_fat+0xb6>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	b2db      	uxtb	r3, r3
 8007f56:	697a      	ldr	r2, [r7, #20]
 8007f58:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	2201      	movs	r2, #1
 8007f5e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	899b      	ldrh	r3, [r3, #12]
 8007f68:	4619      	mov	r1, r3
 8007f6a:	69bb      	ldr	r3, [r7, #24]
 8007f6c:	fbb3 f3f1 	udiv	r3, r3, r1
 8007f70:	4413      	add	r3, r2
 8007f72:	4619      	mov	r1, r3
 8007f74:	68f8      	ldr	r0, [r7, #12]
 8007f76:	f7ff fe77 	bl	8007c68 <move_window>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007f7e:	7ffb      	ldrb	r3, [r7, #31]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	f040 809a 	bne.w	80080ba <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	899b      	ldrh	r3, [r3, #12]
 8007f90:	461a      	mov	r2, r3
 8007f92:	69bb      	ldr	r3, [r7, #24]
 8007f94:	fbb3 f0f2 	udiv	r0, r3, r2
 8007f98:	fb02 f200 	mul.w	r2, r2, r0
 8007f9c:	1a9b      	subs	r3, r3, r2
 8007f9e:	440b      	add	r3, r1
 8007fa0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	f003 0301 	and.w	r3, r3, #1
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d003      	beq.n	8007fb4 <put_fat+0x114>
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	091b      	lsrs	r3, r3, #4
 8007fb0:	b2db      	uxtb	r3, r3
 8007fb2:	e00e      	b.n	8007fd2 <put_fat+0x132>
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	781b      	ldrb	r3, [r3, #0]
 8007fb8:	b25b      	sxtb	r3, r3
 8007fba:	f023 030f 	bic.w	r3, r3, #15
 8007fbe:	b25a      	sxtb	r2, r3
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	0a1b      	lsrs	r3, r3, #8
 8007fc4:	b25b      	sxtb	r3, r3
 8007fc6:	f003 030f 	and.w	r3, r3, #15
 8007fca:	b25b      	sxtb	r3, r3
 8007fcc:	4313      	orrs	r3, r2
 8007fce:	b25b      	sxtb	r3, r3
 8007fd0:	b2db      	uxtb	r3, r3
 8007fd2:	697a      	ldr	r2, [r7, #20]
 8007fd4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	2201      	movs	r2, #1
 8007fda:	70da      	strb	r2, [r3, #3]
			break;
 8007fdc:	e072      	b.n	80080c4 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	899b      	ldrh	r3, [r3, #12]
 8007fe6:	085b      	lsrs	r3, r3, #1
 8007fe8:	b29b      	uxth	r3, r3
 8007fea:	4619      	mov	r1, r3
 8007fec:	68bb      	ldr	r3, [r7, #8]
 8007fee:	fbb3 f3f1 	udiv	r3, r3, r1
 8007ff2:	4413      	add	r3, r2
 8007ff4:	4619      	mov	r1, r3
 8007ff6:	68f8      	ldr	r0, [r7, #12]
 8007ff8:	f7ff fe36 	bl	8007c68 <move_window>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008000:	7ffb      	ldrb	r3, [r7, #31]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d15b      	bne.n	80080be <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	005b      	lsls	r3, r3, #1
 8008010:	68fa      	ldr	r2, [r7, #12]
 8008012:	8992      	ldrh	r2, [r2, #12]
 8008014:	fbb3 f0f2 	udiv	r0, r3, r2
 8008018:	fb02 f200 	mul.w	r2, r2, r0
 800801c:	1a9b      	subs	r3, r3, r2
 800801e:	440b      	add	r3, r1
 8008020:	687a      	ldr	r2, [r7, #4]
 8008022:	b292      	uxth	r2, r2
 8008024:	4611      	mov	r1, r2
 8008026:	4618      	mov	r0, r3
 8008028:	f7ff fbe5 	bl	80077f6 <st_word>
			fs->wflag = 1;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	2201      	movs	r2, #1
 8008030:	70da      	strb	r2, [r3, #3]
			break;
 8008032:	e047      	b.n	80080c4 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	899b      	ldrh	r3, [r3, #12]
 800803c:	089b      	lsrs	r3, r3, #2
 800803e:	b29b      	uxth	r3, r3
 8008040:	4619      	mov	r1, r3
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	fbb3 f3f1 	udiv	r3, r3, r1
 8008048:	4413      	add	r3, r2
 800804a:	4619      	mov	r1, r3
 800804c:	68f8      	ldr	r0, [r7, #12]
 800804e:	f7ff fe0b 	bl	8007c68 <move_window>
 8008052:	4603      	mov	r3, r0
 8008054:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008056:	7ffb      	ldrb	r3, [r7, #31]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d132      	bne.n	80080c2 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	009b      	lsls	r3, r3, #2
 800806c:	68fa      	ldr	r2, [r7, #12]
 800806e:	8992      	ldrh	r2, [r2, #12]
 8008070:	fbb3 f0f2 	udiv	r0, r3, r2
 8008074:	fb02 f200 	mul.w	r2, r2, r0
 8008078:	1a9b      	subs	r3, r3, r2
 800807a:	440b      	add	r3, r1
 800807c:	4618      	mov	r0, r3
 800807e:	f7ff fb97 	bl	80077b0 <ld_dword>
 8008082:	4603      	mov	r3, r0
 8008084:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008088:	4323      	orrs	r3, r4
 800808a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	009b      	lsls	r3, r3, #2
 8008096:	68fa      	ldr	r2, [r7, #12]
 8008098:	8992      	ldrh	r2, [r2, #12]
 800809a:	fbb3 f0f2 	udiv	r0, r3, r2
 800809e:	fb02 f200 	mul.w	r2, r2, r0
 80080a2:	1a9b      	subs	r3, r3, r2
 80080a4:	440b      	add	r3, r1
 80080a6:	6879      	ldr	r1, [r7, #4]
 80080a8:	4618      	mov	r0, r3
 80080aa:	f7ff fbbf 	bl	800782c <st_dword>
			fs->wflag = 1;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	2201      	movs	r2, #1
 80080b2:	70da      	strb	r2, [r3, #3]
			break;
 80080b4:	e006      	b.n	80080c4 <put_fat+0x224>
			if (res != FR_OK) break;
 80080b6:	bf00      	nop
 80080b8:	e004      	b.n	80080c4 <put_fat+0x224>
			if (res != FR_OK) break;
 80080ba:	bf00      	nop
 80080bc:	e002      	b.n	80080c4 <put_fat+0x224>
			if (res != FR_OK) break;
 80080be:	bf00      	nop
 80080c0:	e000      	b.n	80080c4 <put_fat+0x224>
			if (res != FR_OK) break;
 80080c2:	bf00      	nop
		}
	}
	return res;
 80080c4:	7ffb      	ldrb	r3, [r7, #31]
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3724      	adds	r7, #36	; 0x24
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd90      	pop	{r4, r7, pc}

080080ce <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80080ce:	b580      	push	{r7, lr}
 80080d0:	b088      	sub	sp, #32
 80080d2:	af00      	add	r7, sp, #0
 80080d4:	60f8      	str	r0, [r7, #12]
 80080d6:	60b9      	str	r1, [r7, #8]
 80080d8:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80080da:	2300      	movs	r3, #0
 80080dc:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80080e4:	68bb      	ldr	r3, [r7, #8]
 80080e6:	2b01      	cmp	r3, #1
 80080e8:	d904      	bls.n	80080f4 <remove_chain+0x26>
 80080ea:	69bb      	ldr	r3, [r7, #24]
 80080ec:	699a      	ldr	r2, [r3, #24]
 80080ee:	68bb      	ldr	r3, [r7, #8]
 80080f0:	429a      	cmp	r2, r3
 80080f2:	d801      	bhi.n	80080f8 <remove_chain+0x2a>
 80080f4:	2302      	movs	r3, #2
 80080f6:	e04b      	b.n	8008190 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d00c      	beq.n	8008118 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80080fe:	f04f 32ff 	mov.w	r2, #4294967295
 8008102:	6879      	ldr	r1, [r7, #4]
 8008104:	69b8      	ldr	r0, [r7, #24]
 8008106:	f7ff fecb 	bl	8007ea0 <put_fat>
 800810a:	4603      	mov	r3, r0
 800810c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800810e:	7ffb      	ldrb	r3, [r7, #31]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d001      	beq.n	8008118 <remove_chain+0x4a>
 8008114:	7ffb      	ldrb	r3, [r7, #31]
 8008116:	e03b      	b.n	8008190 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008118:	68b9      	ldr	r1, [r7, #8]
 800811a:	68f8      	ldr	r0, [r7, #12]
 800811c:	f7ff fdf0 	bl	8007d00 <get_fat>
 8008120:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d031      	beq.n	800818c <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008128:	697b      	ldr	r3, [r7, #20]
 800812a:	2b01      	cmp	r3, #1
 800812c:	d101      	bne.n	8008132 <remove_chain+0x64>
 800812e:	2302      	movs	r3, #2
 8008130:	e02e      	b.n	8008190 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008138:	d101      	bne.n	800813e <remove_chain+0x70>
 800813a:	2301      	movs	r3, #1
 800813c:	e028      	b.n	8008190 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800813e:	2200      	movs	r2, #0
 8008140:	68b9      	ldr	r1, [r7, #8]
 8008142:	69b8      	ldr	r0, [r7, #24]
 8008144:	f7ff feac 	bl	8007ea0 <put_fat>
 8008148:	4603      	mov	r3, r0
 800814a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800814c:	7ffb      	ldrb	r3, [r7, #31]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d001      	beq.n	8008156 <remove_chain+0x88>
 8008152:	7ffb      	ldrb	r3, [r7, #31]
 8008154:	e01c      	b.n	8008190 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8008156:	69bb      	ldr	r3, [r7, #24]
 8008158:	695a      	ldr	r2, [r3, #20]
 800815a:	69bb      	ldr	r3, [r7, #24]
 800815c:	699b      	ldr	r3, [r3, #24]
 800815e:	3b02      	subs	r3, #2
 8008160:	429a      	cmp	r2, r3
 8008162:	d20b      	bcs.n	800817c <remove_chain+0xae>
			fs->free_clst++;
 8008164:	69bb      	ldr	r3, [r7, #24]
 8008166:	695b      	ldr	r3, [r3, #20]
 8008168:	1c5a      	adds	r2, r3, #1
 800816a:	69bb      	ldr	r3, [r7, #24]
 800816c:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800816e:	69bb      	ldr	r3, [r7, #24]
 8008170:	791b      	ldrb	r3, [r3, #4]
 8008172:	f043 0301 	orr.w	r3, r3, #1
 8008176:	b2da      	uxtb	r2, r3
 8008178:	69bb      	ldr	r3, [r7, #24]
 800817a:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800817c:	697b      	ldr	r3, [r7, #20]
 800817e:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008180:	69bb      	ldr	r3, [r7, #24]
 8008182:	699a      	ldr	r2, [r3, #24]
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	429a      	cmp	r2, r3
 8008188:	d8c6      	bhi.n	8008118 <remove_chain+0x4a>
 800818a:	e000      	b.n	800818e <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800818c:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800818e:	2300      	movs	r3, #0
}
 8008190:	4618      	mov	r0, r3
 8008192:	3720      	adds	r7, #32
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}

08008198 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b088      	sub	sp, #32
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
 80081a0:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d10d      	bne.n	80081ca <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	691b      	ldr	r3, [r3, #16]
 80081b2:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80081b4:	69bb      	ldr	r3, [r7, #24]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d004      	beq.n	80081c4 <create_chain+0x2c>
 80081ba:	693b      	ldr	r3, [r7, #16]
 80081bc:	699a      	ldr	r2, [r3, #24]
 80081be:	69bb      	ldr	r3, [r7, #24]
 80081c0:	429a      	cmp	r2, r3
 80081c2:	d81b      	bhi.n	80081fc <create_chain+0x64>
 80081c4:	2301      	movs	r3, #1
 80081c6:	61bb      	str	r3, [r7, #24]
 80081c8:	e018      	b.n	80081fc <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80081ca:	6839      	ldr	r1, [r7, #0]
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f7ff fd97 	bl	8007d00 <get_fat>
 80081d2:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2b01      	cmp	r3, #1
 80081d8:	d801      	bhi.n	80081de <create_chain+0x46>
 80081da:	2301      	movs	r3, #1
 80081dc:	e070      	b.n	80082c0 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081e4:	d101      	bne.n	80081ea <create_chain+0x52>
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	e06a      	b.n	80082c0 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80081ea:	693b      	ldr	r3, [r7, #16]
 80081ec:	699a      	ldr	r2, [r3, #24]
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	429a      	cmp	r2, r3
 80081f2:	d901      	bls.n	80081f8 <create_chain+0x60>
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	e063      	b.n	80082c0 <create_chain+0x128>
		scl = clst;
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80081fc:	69bb      	ldr	r3, [r7, #24]
 80081fe:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8008200:	69fb      	ldr	r3, [r7, #28]
 8008202:	3301      	adds	r3, #1
 8008204:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008206:	693b      	ldr	r3, [r7, #16]
 8008208:	699a      	ldr	r2, [r3, #24]
 800820a:	69fb      	ldr	r3, [r7, #28]
 800820c:	429a      	cmp	r2, r3
 800820e:	d807      	bhi.n	8008220 <create_chain+0x88>
				ncl = 2;
 8008210:	2302      	movs	r3, #2
 8008212:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8008214:	69fa      	ldr	r2, [r7, #28]
 8008216:	69bb      	ldr	r3, [r7, #24]
 8008218:	429a      	cmp	r2, r3
 800821a:	d901      	bls.n	8008220 <create_chain+0x88>
 800821c:	2300      	movs	r3, #0
 800821e:	e04f      	b.n	80082c0 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8008220:	69f9      	ldr	r1, [r7, #28]
 8008222:	6878      	ldr	r0, [r7, #4]
 8008224:	f7ff fd6c 	bl	8007d00 <get_fat>
 8008228:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d00e      	beq.n	800824e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	2b01      	cmp	r3, #1
 8008234:	d003      	beq.n	800823e <create_chain+0xa6>
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800823c:	d101      	bne.n	8008242 <create_chain+0xaa>
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	e03e      	b.n	80082c0 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8008242:	69fa      	ldr	r2, [r7, #28]
 8008244:	69bb      	ldr	r3, [r7, #24]
 8008246:	429a      	cmp	r2, r3
 8008248:	d1da      	bne.n	8008200 <create_chain+0x68>
 800824a:	2300      	movs	r3, #0
 800824c:	e038      	b.n	80082c0 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800824e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008250:	f04f 32ff 	mov.w	r2, #4294967295
 8008254:	69f9      	ldr	r1, [r7, #28]
 8008256:	6938      	ldr	r0, [r7, #16]
 8008258:	f7ff fe22 	bl	8007ea0 <put_fat>
 800825c:	4603      	mov	r3, r0
 800825e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8008260:	7dfb      	ldrb	r3, [r7, #23]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d109      	bne.n	800827a <create_chain+0xe2>
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d006      	beq.n	800827a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800826c:	69fa      	ldr	r2, [r7, #28]
 800826e:	6839      	ldr	r1, [r7, #0]
 8008270:	6938      	ldr	r0, [r7, #16]
 8008272:	f7ff fe15 	bl	8007ea0 <put_fat>
 8008276:	4603      	mov	r3, r0
 8008278:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800827a:	7dfb      	ldrb	r3, [r7, #23]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d116      	bne.n	80082ae <create_chain+0x116>
		fs->last_clst = ncl;
 8008280:	693b      	ldr	r3, [r7, #16]
 8008282:	69fa      	ldr	r2, [r7, #28]
 8008284:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008286:	693b      	ldr	r3, [r7, #16]
 8008288:	695a      	ldr	r2, [r3, #20]
 800828a:	693b      	ldr	r3, [r7, #16]
 800828c:	699b      	ldr	r3, [r3, #24]
 800828e:	3b02      	subs	r3, #2
 8008290:	429a      	cmp	r2, r3
 8008292:	d804      	bhi.n	800829e <create_chain+0x106>
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	695b      	ldr	r3, [r3, #20]
 8008298:	1e5a      	subs	r2, r3, #1
 800829a:	693b      	ldr	r3, [r7, #16]
 800829c:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800829e:	693b      	ldr	r3, [r7, #16]
 80082a0:	791b      	ldrb	r3, [r3, #4]
 80082a2:	f043 0301 	orr.w	r3, r3, #1
 80082a6:	b2da      	uxtb	r2, r3
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	711a      	strb	r2, [r3, #4]
 80082ac:	e007      	b.n	80082be <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80082ae:	7dfb      	ldrb	r3, [r7, #23]
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	d102      	bne.n	80082ba <create_chain+0x122>
 80082b4:	f04f 33ff 	mov.w	r3, #4294967295
 80082b8:	e000      	b.n	80082bc <create_chain+0x124>
 80082ba:	2301      	movs	r3, #1
 80082bc:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80082be:	69fb      	ldr	r3, [r7, #28]
}
 80082c0:	4618      	mov	r0, r3
 80082c2:	3720      	adds	r7, #32
 80082c4:	46bd      	mov	sp, r7
 80082c6:	bd80      	pop	{r7, pc}

080082c8 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b086      	sub	sp, #24
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
 80082d0:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80082de:	d204      	bcs.n	80082ea <dir_sdi+0x22>
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	f003 031f 	and.w	r3, r3, #31
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d001      	beq.n	80082ee <dir_sdi+0x26>
		return FR_INT_ERR;
 80082ea:	2302      	movs	r3, #2
 80082ec:	e071      	b.n	80083d2 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	683a      	ldr	r2, [r7, #0]
 80082f2:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	689b      	ldr	r3, [r3, #8]
 80082f8:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80082fa:	697b      	ldr	r3, [r7, #20]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d106      	bne.n	800830e <dir_sdi+0x46>
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	781b      	ldrb	r3, [r3, #0]
 8008304:	2b02      	cmp	r3, #2
 8008306:	d902      	bls.n	800830e <dir_sdi+0x46>
		clst = fs->dirbase;
 8008308:	693b      	ldr	r3, [r7, #16]
 800830a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800830c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800830e:	697b      	ldr	r3, [r7, #20]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d10c      	bne.n	800832e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	095b      	lsrs	r3, r3, #5
 8008318:	693a      	ldr	r2, [r7, #16]
 800831a:	8912      	ldrh	r2, [r2, #8]
 800831c:	4293      	cmp	r3, r2
 800831e:	d301      	bcc.n	8008324 <dir_sdi+0x5c>
 8008320:	2302      	movs	r3, #2
 8008322:	e056      	b.n	80083d2 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	61da      	str	r2, [r3, #28]
 800832c:	e02d      	b.n	800838a <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800832e:	693b      	ldr	r3, [r7, #16]
 8008330:	895b      	ldrh	r3, [r3, #10]
 8008332:	461a      	mov	r2, r3
 8008334:	693b      	ldr	r3, [r7, #16]
 8008336:	899b      	ldrh	r3, [r3, #12]
 8008338:	fb03 f302 	mul.w	r3, r3, r2
 800833c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800833e:	e019      	b.n	8008374 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6979      	ldr	r1, [r7, #20]
 8008344:	4618      	mov	r0, r3
 8008346:	f7ff fcdb 	bl	8007d00 <get_fat>
 800834a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800834c:	697b      	ldr	r3, [r7, #20]
 800834e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008352:	d101      	bne.n	8008358 <dir_sdi+0x90>
 8008354:	2301      	movs	r3, #1
 8008356:	e03c      	b.n	80083d2 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	2b01      	cmp	r3, #1
 800835c:	d904      	bls.n	8008368 <dir_sdi+0xa0>
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	699a      	ldr	r2, [r3, #24]
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	429a      	cmp	r2, r3
 8008366:	d801      	bhi.n	800836c <dir_sdi+0xa4>
 8008368:	2302      	movs	r3, #2
 800836a:	e032      	b.n	80083d2 <dir_sdi+0x10a>
			ofs -= csz;
 800836c:	683a      	ldr	r2, [r7, #0]
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	1ad3      	subs	r3, r2, r3
 8008372:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008374:	683a      	ldr	r2, [r7, #0]
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	429a      	cmp	r2, r3
 800837a:	d2e1      	bcs.n	8008340 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800837c:	6979      	ldr	r1, [r7, #20]
 800837e:	6938      	ldr	r0, [r7, #16]
 8008380:	f7ff fc9f 	bl	8007cc2 <clust2sect>
 8008384:	4602      	mov	r2, r0
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	697a      	ldr	r2, [r7, #20]
 800838e:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	69db      	ldr	r3, [r3, #28]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d101      	bne.n	800839c <dir_sdi+0xd4>
 8008398:	2302      	movs	r3, #2
 800839a:	e01a      	b.n	80083d2 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	69da      	ldr	r2, [r3, #28]
 80083a0:	693b      	ldr	r3, [r7, #16]
 80083a2:	899b      	ldrh	r3, [r3, #12]
 80083a4:	4619      	mov	r1, r3
 80083a6:	683b      	ldr	r3, [r7, #0]
 80083a8:	fbb3 f3f1 	udiv	r3, r3, r1
 80083ac:	441a      	add	r2, r3
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	899b      	ldrh	r3, [r3, #12]
 80083bc:	461a      	mov	r2, r3
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	fbb3 f0f2 	udiv	r0, r3, r2
 80083c4:	fb02 f200 	mul.w	r2, r2, r0
 80083c8:	1a9b      	subs	r3, r3, r2
 80083ca:	18ca      	adds	r2, r1, r3
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80083d0:	2300      	movs	r3, #0
}
 80083d2:	4618      	mov	r0, r3
 80083d4:	3718      	adds	r7, #24
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bd80      	pop	{r7, pc}

080083da <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80083da:	b580      	push	{r7, lr}
 80083dc:	b086      	sub	sp, #24
 80083de:	af00      	add	r7, sp, #0
 80083e0:	6078      	str	r0, [r7, #4]
 80083e2:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	695b      	ldr	r3, [r3, #20]
 80083ee:	3320      	adds	r3, #32
 80083f0:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	69db      	ldr	r3, [r3, #28]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d003      	beq.n	8008402 <dir_next+0x28>
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008400:	d301      	bcc.n	8008406 <dir_next+0x2c>
 8008402:	2304      	movs	r3, #4
 8008404:	e0bb      	b.n	800857e <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	899b      	ldrh	r3, [r3, #12]
 800840a:	461a      	mov	r2, r3
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	fbb3 f1f2 	udiv	r1, r3, r2
 8008412:	fb02 f201 	mul.w	r2, r2, r1
 8008416:	1a9b      	subs	r3, r3, r2
 8008418:	2b00      	cmp	r3, #0
 800841a:	f040 809d 	bne.w	8008558 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	69db      	ldr	r3, [r3, #28]
 8008422:	1c5a      	adds	r2, r3, #1
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	699b      	ldr	r3, [r3, #24]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d10b      	bne.n	8008448 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	095b      	lsrs	r3, r3, #5
 8008434:	68fa      	ldr	r2, [r7, #12]
 8008436:	8912      	ldrh	r2, [r2, #8]
 8008438:	4293      	cmp	r3, r2
 800843a:	f0c0 808d 	bcc.w	8008558 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2200      	movs	r2, #0
 8008442:	61da      	str	r2, [r3, #28]
 8008444:	2304      	movs	r3, #4
 8008446:	e09a      	b.n	800857e <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	899b      	ldrh	r3, [r3, #12]
 800844c:	461a      	mov	r2, r3
 800844e:	68bb      	ldr	r3, [r7, #8]
 8008450:	fbb3 f3f2 	udiv	r3, r3, r2
 8008454:	68fa      	ldr	r2, [r7, #12]
 8008456:	8952      	ldrh	r2, [r2, #10]
 8008458:	3a01      	subs	r2, #1
 800845a:	4013      	ands	r3, r2
 800845c:	2b00      	cmp	r3, #0
 800845e:	d17b      	bne.n	8008558 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008460:	687a      	ldr	r2, [r7, #4]
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	699b      	ldr	r3, [r3, #24]
 8008466:	4619      	mov	r1, r3
 8008468:	4610      	mov	r0, r2
 800846a:	f7ff fc49 	bl	8007d00 <get_fat>
 800846e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	2b01      	cmp	r3, #1
 8008474:	d801      	bhi.n	800847a <dir_next+0xa0>
 8008476:	2302      	movs	r3, #2
 8008478:	e081      	b.n	800857e <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008480:	d101      	bne.n	8008486 <dir_next+0xac>
 8008482:	2301      	movs	r3, #1
 8008484:	e07b      	b.n	800857e <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	699a      	ldr	r2, [r3, #24]
 800848a:	697b      	ldr	r3, [r7, #20]
 800848c:	429a      	cmp	r2, r3
 800848e:	d859      	bhi.n	8008544 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d104      	bne.n	80084a0 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2200      	movs	r2, #0
 800849a:	61da      	str	r2, [r3, #28]
 800849c:	2304      	movs	r3, #4
 800849e:	e06e      	b.n	800857e <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80084a0:	687a      	ldr	r2, [r7, #4]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	699b      	ldr	r3, [r3, #24]
 80084a6:	4619      	mov	r1, r3
 80084a8:	4610      	mov	r0, r2
 80084aa:	f7ff fe75 	bl	8008198 <create_chain>
 80084ae:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80084b0:	697b      	ldr	r3, [r7, #20]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d101      	bne.n	80084ba <dir_next+0xe0>
 80084b6:	2307      	movs	r3, #7
 80084b8:	e061      	b.n	800857e <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80084ba:	697b      	ldr	r3, [r7, #20]
 80084bc:	2b01      	cmp	r3, #1
 80084be:	d101      	bne.n	80084c4 <dir_next+0xea>
 80084c0:	2302      	movs	r3, #2
 80084c2:	e05c      	b.n	800857e <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80084c4:	697b      	ldr	r3, [r7, #20]
 80084c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084ca:	d101      	bne.n	80084d0 <dir_next+0xf6>
 80084cc:	2301      	movs	r3, #1
 80084ce:	e056      	b.n	800857e <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80084d0:	68f8      	ldr	r0, [r7, #12]
 80084d2:	f7ff fb85 	bl	8007be0 <sync_window>
 80084d6:	4603      	mov	r3, r0
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d001      	beq.n	80084e0 <dir_next+0x106>
 80084dc:	2301      	movs	r3, #1
 80084de:	e04e      	b.n	800857e <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	f103 0034 	add.w	r0, r3, #52	; 0x34
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	899b      	ldrh	r3, [r3, #12]
 80084ea:	461a      	mov	r2, r3
 80084ec:	2100      	movs	r1, #0
 80084ee:	f7ff f9ea 	bl	80078c6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80084f2:	2300      	movs	r3, #0
 80084f4:	613b      	str	r3, [r7, #16]
 80084f6:	6979      	ldr	r1, [r7, #20]
 80084f8:	68f8      	ldr	r0, [r7, #12]
 80084fa:	f7ff fbe2 	bl	8007cc2 <clust2sect>
 80084fe:	4602      	mov	r2, r0
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	631a      	str	r2, [r3, #48]	; 0x30
 8008504:	e012      	b.n	800852c <dir_next+0x152>
						fs->wflag = 1;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	2201      	movs	r2, #1
 800850a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800850c:	68f8      	ldr	r0, [r7, #12]
 800850e:	f7ff fb67 	bl	8007be0 <sync_window>
 8008512:	4603      	mov	r3, r0
 8008514:	2b00      	cmp	r3, #0
 8008516:	d001      	beq.n	800851c <dir_next+0x142>
 8008518:	2301      	movs	r3, #1
 800851a:	e030      	b.n	800857e <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800851c:	693b      	ldr	r3, [r7, #16]
 800851e:	3301      	adds	r3, #1
 8008520:	613b      	str	r3, [r7, #16]
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008526:	1c5a      	adds	r2, r3, #1
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	631a      	str	r2, [r3, #48]	; 0x30
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	895b      	ldrh	r3, [r3, #10]
 8008530:	461a      	mov	r2, r3
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	429a      	cmp	r2, r3
 8008536:	d8e6      	bhi.n	8008506 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800853c:	693b      	ldr	r3, [r7, #16]
 800853e:	1ad2      	subs	r2, r2, r3
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	697a      	ldr	r2, [r7, #20]
 8008548:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800854a:	6979      	ldr	r1, [r7, #20]
 800854c:	68f8      	ldr	r0, [r7, #12]
 800854e:	f7ff fbb8 	bl	8007cc2 <clust2sect>
 8008552:	4602      	mov	r2, r0
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	68ba      	ldr	r2, [r7, #8]
 800855c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	899b      	ldrh	r3, [r3, #12]
 8008568:	461a      	mov	r2, r3
 800856a:	68bb      	ldr	r3, [r7, #8]
 800856c:	fbb3 f0f2 	udiv	r0, r3, r2
 8008570:	fb02 f200 	mul.w	r2, r2, r0
 8008574:	1a9b      	subs	r3, r3, r2
 8008576:	18ca      	adds	r2, r1, r3
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800857c:	2300      	movs	r3, #0
}
 800857e:	4618      	mov	r0, r3
 8008580:	3718      	adds	r7, #24
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}

08008586 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008586:	b580      	push	{r7, lr}
 8008588:	b086      	sub	sp, #24
 800858a:	af00      	add	r7, sp, #0
 800858c:	6078      	str	r0, [r7, #4]
 800858e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008596:	2100      	movs	r1, #0
 8008598:	6878      	ldr	r0, [r7, #4]
 800859a:	f7ff fe95 	bl	80082c8 <dir_sdi>
 800859e:	4603      	mov	r3, r0
 80085a0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80085a2:	7dfb      	ldrb	r3, [r7, #23]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d12b      	bne.n	8008600 <dir_alloc+0x7a>
		n = 0;
 80085a8:	2300      	movs	r3, #0
 80085aa:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	69db      	ldr	r3, [r3, #28]
 80085b0:	4619      	mov	r1, r3
 80085b2:	68f8      	ldr	r0, [r7, #12]
 80085b4:	f7ff fb58 	bl	8007c68 <move_window>
 80085b8:	4603      	mov	r3, r0
 80085ba:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80085bc:	7dfb      	ldrb	r3, [r7, #23]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d11d      	bne.n	80085fe <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	6a1b      	ldr	r3, [r3, #32]
 80085c6:	781b      	ldrb	r3, [r3, #0]
 80085c8:	2be5      	cmp	r3, #229	; 0xe5
 80085ca:	d004      	beq.n	80085d6 <dir_alloc+0x50>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6a1b      	ldr	r3, [r3, #32]
 80085d0:	781b      	ldrb	r3, [r3, #0]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d107      	bne.n	80085e6 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80085d6:	693b      	ldr	r3, [r7, #16]
 80085d8:	3301      	adds	r3, #1
 80085da:	613b      	str	r3, [r7, #16]
 80085dc:	693a      	ldr	r2, [r7, #16]
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	429a      	cmp	r2, r3
 80085e2:	d102      	bne.n	80085ea <dir_alloc+0x64>
 80085e4:	e00c      	b.n	8008600 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80085e6:	2300      	movs	r3, #0
 80085e8:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80085ea:	2101      	movs	r1, #1
 80085ec:	6878      	ldr	r0, [r7, #4]
 80085ee:	f7ff fef4 	bl	80083da <dir_next>
 80085f2:	4603      	mov	r3, r0
 80085f4:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80085f6:	7dfb      	ldrb	r3, [r7, #23]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d0d7      	beq.n	80085ac <dir_alloc+0x26>
 80085fc:	e000      	b.n	8008600 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80085fe:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008600:	7dfb      	ldrb	r3, [r7, #23]
 8008602:	2b04      	cmp	r3, #4
 8008604:	d101      	bne.n	800860a <dir_alloc+0x84>
 8008606:	2307      	movs	r3, #7
 8008608:	75fb      	strb	r3, [r7, #23]
	return res;
 800860a:	7dfb      	ldrb	r3, [r7, #23]
}
 800860c:	4618      	mov	r0, r3
 800860e:	3718      	adds	r7, #24
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}

08008614 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b084      	sub	sp, #16
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
 800861c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	331a      	adds	r3, #26
 8008622:	4618      	mov	r0, r3
 8008624:	f7ff f8ac 	bl	8007780 <ld_word>
 8008628:	4603      	mov	r3, r0
 800862a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	781b      	ldrb	r3, [r3, #0]
 8008630:	2b03      	cmp	r3, #3
 8008632:	d109      	bne.n	8008648 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	3314      	adds	r3, #20
 8008638:	4618      	mov	r0, r3
 800863a:	f7ff f8a1 	bl	8007780 <ld_word>
 800863e:	4603      	mov	r3, r0
 8008640:	041b      	lsls	r3, r3, #16
 8008642:	68fa      	ldr	r2, [r7, #12]
 8008644:	4313      	orrs	r3, r2
 8008646:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008648:	68fb      	ldr	r3, [r7, #12]
}
 800864a:	4618      	mov	r0, r3
 800864c:	3710      	adds	r7, #16
 800864e:	46bd      	mov	sp, r7
 8008650:	bd80      	pop	{r7, pc}

08008652 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008652:	b580      	push	{r7, lr}
 8008654:	b084      	sub	sp, #16
 8008656:	af00      	add	r7, sp, #0
 8008658:	60f8      	str	r0, [r7, #12]
 800865a:	60b9      	str	r1, [r7, #8]
 800865c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	331a      	adds	r3, #26
 8008662:	687a      	ldr	r2, [r7, #4]
 8008664:	b292      	uxth	r2, r2
 8008666:	4611      	mov	r1, r2
 8008668:	4618      	mov	r0, r3
 800866a:	f7ff f8c4 	bl	80077f6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	781b      	ldrb	r3, [r3, #0]
 8008672:	2b03      	cmp	r3, #3
 8008674:	d109      	bne.n	800868a <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008676:	68bb      	ldr	r3, [r7, #8]
 8008678:	f103 0214 	add.w	r2, r3, #20
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	0c1b      	lsrs	r3, r3, #16
 8008680:	b29b      	uxth	r3, r3
 8008682:	4619      	mov	r1, r3
 8008684:	4610      	mov	r0, r2
 8008686:	f7ff f8b6 	bl	80077f6 <st_word>
	}
}
 800868a:	bf00      	nop
 800868c:	3710      	adds	r7, #16
 800868e:	46bd      	mov	sp, r7
 8008690:	bd80      	pop	{r7, pc}

08008692 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008692:	b580      	push	{r7, lr}
 8008694:	b086      	sub	sp, #24
 8008696:	af00      	add	r7, sp, #0
 8008698:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80086a0:	2100      	movs	r1, #0
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	f7ff fe10 	bl	80082c8 <dir_sdi>
 80086a8:	4603      	mov	r3, r0
 80086aa:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80086ac:	7dfb      	ldrb	r3, [r7, #23]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d001      	beq.n	80086b6 <dir_find+0x24>
 80086b2:	7dfb      	ldrb	r3, [r7, #23]
 80086b4:	e03e      	b.n	8008734 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	69db      	ldr	r3, [r3, #28]
 80086ba:	4619      	mov	r1, r3
 80086bc:	6938      	ldr	r0, [r7, #16]
 80086be:	f7ff fad3 	bl	8007c68 <move_window>
 80086c2:	4603      	mov	r3, r0
 80086c4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80086c6:	7dfb      	ldrb	r3, [r7, #23]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d12f      	bne.n	800872c <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6a1b      	ldr	r3, [r3, #32]
 80086d0:	781b      	ldrb	r3, [r3, #0]
 80086d2:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80086d4:	7bfb      	ldrb	r3, [r7, #15]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d102      	bne.n	80086e0 <dir_find+0x4e>
 80086da:	2304      	movs	r3, #4
 80086dc:	75fb      	strb	r3, [r7, #23]
 80086de:	e028      	b.n	8008732 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6a1b      	ldr	r3, [r3, #32]
 80086e4:	330b      	adds	r3, #11
 80086e6:	781b      	ldrb	r3, [r3, #0]
 80086e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80086ec:	b2da      	uxtb	r2, r3
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6a1b      	ldr	r3, [r3, #32]
 80086f6:	330b      	adds	r3, #11
 80086f8:	781b      	ldrb	r3, [r3, #0]
 80086fa:	f003 0308 	and.w	r3, r3, #8
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d10a      	bne.n	8008718 <dir_find+0x86>
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6a18      	ldr	r0, [r3, #32]
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	3324      	adds	r3, #36	; 0x24
 800870a:	220b      	movs	r2, #11
 800870c:	4619      	mov	r1, r3
 800870e:	f7ff f8f4 	bl	80078fa <mem_cmp>
 8008712:	4603      	mov	r3, r0
 8008714:	2b00      	cmp	r3, #0
 8008716:	d00b      	beq.n	8008730 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008718:	2100      	movs	r1, #0
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f7ff fe5d 	bl	80083da <dir_next>
 8008720:	4603      	mov	r3, r0
 8008722:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008724:	7dfb      	ldrb	r3, [r7, #23]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d0c5      	beq.n	80086b6 <dir_find+0x24>
 800872a:	e002      	b.n	8008732 <dir_find+0xa0>
		if (res != FR_OK) break;
 800872c:	bf00      	nop
 800872e:	e000      	b.n	8008732 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008730:	bf00      	nop

	return res;
 8008732:	7dfb      	ldrb	r3, [r7, #23]
}
 8008734:	4618      	mov	r0, r3
 8008736:	3718      	adds	r7, #24
 8008738:	46bd      	mov	sp, r7
 800873a:	bd80      	pop	{r7, pc}

0800873c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b084      	sub	sp, #16
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800874a:	2101      	movs	r1, #1
 800874c:	6878      	ldr	r0, [r7, #4]
 800874e:	f7ff ff1a 	bl	8008586 <dir_alloc>
 8008752:	4603      	mov	r3, r0
 8008754:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008756:	7bfb      	ldrb	r3, [r7, #15]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d11c      	bne.n	8008796 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	69db      	ldr	r3, [r3, #28]
 8008760:	4619      	mov	r1, r3
 8008762:	68b8      	ldr	r0, [r7, #8]
 8008764:	f7ff fa80 	bl	8007c68 <move_window>
 8008768:	4603      	mov	r3, r0
 800876a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800876c:	7bfb      	ldrb	r3, [r7, #15]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d111      	bne.n	8008796 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6a1b      	ldr	r3, [r3, #32]
 8008776:	2220      	movs	r2, #32
 8008778:	2100      	movs	r1, #0
 800877a:	4618      	mov	r0, r3
 800877c:	f7ff f8a3 	bl	80078c6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6a18      	ldr	r0, [r3, #32]
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	3324      	adds	r3, #36	; 0x24
 8008788:	220b      	movs	r2, #11
 800878a:	4619      	mov	r1, r3
 800878c:	f7ff f87a 	bl	8007884 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	2201      	movs	r2, #1
 8008794:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008796:	7bfb      	ldrb	r3, [r7, #15]
}
 8008798:	4618      	mov	r0, r3
 800879a:	3710      	adds	r7, #16
 800879c:	46bd      	mov	sp, r7
 800879e:	bd80      	pop	{r7, pc}

080087a0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b088      	sub	sp, #32
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
 80087a8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	60fb      	str	r3, [r7, #12]
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	3324      	adds	r3, #36	; 0x24
 80087b4:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80087b6:	220b      	movs	r2, #11
 80087b8:	2120      	movs	r1, #32
 80087ba:	68b8      	ldr	r0, [r7, #8]
 80087bc:	f7ff f883 	bl	80078c6 <mem_set>
	si = i = 0; ni = 8;
 80087c0:	2300      	movs	r3, #0
 80087c2:	613b      	str	r3, [r7, #16]
 80087c4:	693b      	ldr	r3, [r7, #16]
 80087c6:	617b      	str	r3, [r7, #20]
 80087c8:	2308      	movs	r3, #8
 80087ca:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80087cc:	697b      	ldr	r3, [r7, #20]
 80087ce:	1c5a      	adds	r2, r3, #1
 80087d0:	617a      	str	r2, [r7, #20]
 80087d2:	68fa      	ldr	r2, [r7, #12]
 80087d4:	4413      	add	r3, r2
 80087d6:	781b      	ldrb	r3, [r3, #0]
 80087d8:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80087da:	7ffb      	ldrb	r3, [r7, #31]
 80087dc:	2b20      	cmp	r3, #32
 80087de:	d94e      	bls.n	800887e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80087e0:	7ffb      	ldrb	r3, [r7, #31]
 80087e2:	2b2f      	cmp	r3, #47	; 0x2f
 80087e4:	d006      	beq.n	80087f4 <create_name+0x54>
 80087e6:	7ffb      	ldrb	r3, [r7, #31]
 80087e8:	2b5c      	cmp	r3, #92	; 0x5c
 80087ea:	d110      	bne.n	800880e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80087ec:	e002      	b.n	80087f4 <create_name+0x54>
 80087ee:	697b      	ldr	r3, [r7, #20]
 80087f0:	3301      	adds	r3, #1
 80087f2:	617b      	str	r3, [r7, #20]
 80087f4:	68fa      	ldr	r2, [r7, #12]
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	4413      	add	r3, r2
 80087fa:	781b      	ldrb	r3, [r3, #0]
 80087fc:	2b2f      	cmp	r3, #47	; 0x2f
 80087fe:	d0f6      	beq.n	80087ee <create_name+0x4e>
 8008800:	68fa      	ldr	r2, [r7, #12]
 8008802:	697b      	ldr	r3, [r7, #20]
 8008804:	4413      	add	r3, r2
 8008806:	781b      	ldrb	r3, [r3, #0]
 8008808:	2b5c      	cmp	r3, #92	; 0x5c
 800880a:	d0f0      	beq.n	80087ee <create_name+0x4e>
			break;
 800880c:	e038      	b.n	8008880 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800880e:	7ffb      	ldrb	r3, [r7, #31]
 8008810:	2b2e      	cmp	r3, #46	; 0x2e
 8008812:	d003      	beq.n	800881c <create_name+0x7c>
 8008814:	693a      	ldr	r2, [r7, #16]
 8008816:	69bb      	ldr	r3, [r7, #24]
 8008818:	429a      	cmp	r2, r3
 800881a:	d30c      	bcc.n	8008836 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800881c:	69bb      	ldr	r3, [r7, #24]
 800881e:	2b0b      	cmp	r3, #11
 8008820:	d002      	beq.n	8008828 <create_name+0x88>
 8008822:	7ffb      	ldrb	r3, [r7, #31]
 8008824:	2b2e      	cmp	r3, #46	; 0x2e
 8008826:	d001      	beq.n	800882c <create_name+0x8c>
 8008828:	2306      	movs	r3, #6
 800882a:	e044      	b.n	80088b6 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800882c:	2308      	movs	r3, #8
 800882e:	613b      	str	r3, [r7, #16]
 8008830:	230b      	movs	r3, #11
 8008832:	61bb      	str	r3, [r7, #24]
			continue;
 8008834:	e022      	b.n	800887c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8008836:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800883a:	2b00      	cmp	r3, #0
 800883c:	da04      	bge.n	8008848 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800883e:	7ffb      	ldrb	r3, [r7, #31]
 8008840:	3b80      	subs	r3, #128	; 0x80
 8008842:	4a1f      	ldr	r2, [pc, #124]	; (80088c0 <create_name+0x120>)
 8008844:	5cd3      	ldrb	r3, [r2, r3]
 8008846:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8008848:	7ffb      	ldrb	r3, [r7, #31]
 800884a:	4619      	mov	r1, r3
 800884c:	481d      	ldr	r0, [pc, #116]	; (80088c4 <create_name+0x124>)
 800884e:	f7ff f87b 	bl	8007948 <chk_chr>
 8008852:	4603      	mov	r3, r0
 8008854:	2b00      	cmp	r3, #0
 8008856:	d001      	beq.n	800885c <create_name+0xbc>
 8008858:	2306      	movs	r3, #6
 800885a:	e02c      	b.n	80088b6 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800885c:	7ffb      	ldrb	r3, [r7, #31]
 800885e:	2b60      	cmp	r3, #96	; 0x60
 8008860:	d905      	bls.n	800886e <create_name+0xce>
 8008862:	7ffb      	ldrb	r3, [r7, #31]
 8008864:	2b7a      	cmp	r3, #122	; 0x7a
 8008866:	d802      	bhi.n	800886e <create_name+0xce>
 8008868:	7ffb      	ldrb	r3, [r7, #31]
 800886a:	3b20      	subs	r3, #32
 800886c:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 800886e:	693b      	ldr	r3, [r7, #16]
 8008870:	1c5a      	adds	r2, r3, #1
 8008872:	613a      	str	r2, [r7, #16]
 8008874:	68ba      	ldr	r2, [r7, #8]
 8008876:	4413      	add	r3, r2
 8008878:	7ffa      	ldrb	r2, [r7, #31]
 800887a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800887c:	e7a6      	b.n	80087cc <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800887e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8008880:	68fa      	ldr	r2, [r7, #12]
 8008882:	697b      	ldr	r3, [r7, #20]
 8008884:	441a      	add	r2, r3
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d101      	bne.n	8008894 <create_name+0xf4>
 8008890:	2306      	movs	r3, #6
 8008892:	e010      	b.n	80088b6 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	781b      	ldrb	r3, [r3, #0]
 8008898:	2be5      	cmp	r3, #229	; 0xe5
 800889a:	d102      	bne.n	80088a2 <create_name+0x102>
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	2205      	movs	r2, #5
 80088a0:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	330b      	adds	r3, #11
 80088a6:	7ffa      	ldrb	r2, [r7, #31]
 80088a8:	2a20      	cmp	r2, #32
 80088aa:	d801      	bhi.n	80088b0 <create_name+0x110>
 80088ac:	2204      	movs	r2, #4
 80088ae:	e000      	b.n	80088b2 <create_name+0x112>
 80088b0:	2200      	movs	r2, #0
 80088b2:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80088b4:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80088b6:	4618      	mov	r0, r3
 80088b8:	3720      	adds	r7, #32
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}
 80088be:	bf00      	nop
 80088c0:	0800e69c 	.word	0x0800e69c
 80088c4:	0800e62c 	.word	0x0800e62c

080088c8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b086      	sub	sp, #24
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
 80088d0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80088dc:	e002      	b.n	80088e4 <follow_path+0x1c>
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	3301      	adds	r3, #1
 80088e2:	603b      	str	r3, [r7, #0]
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	781b      	ldrb	r3, [r3, #0]
 80088e8:	2b2f      	cmp	r3, #47	; 0x2f
 80088ea:	d0f8      	beq.n	80088de <follow_path+0x16>
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	781b      	ldrb	r3, [r3, #0]
 80088f0:	2b5c      	cmp	r3, #92	; 0x5c
 80088f2:	d0f4      	beq.n	80088de <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80088f4:	693b      	ldr	r3, [r7, #16]
 80088f6:	2200      	movs	r2, #0
 80088f8:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	781b      	ldrb	r3, [r3, #0]
 80088fe:	2b1f      	cmp	r3, #31
 8008900:	d80a      	bhi.n	8008918 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2280      	movs	r2, #128	; 0x80
 8008906:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800890a:	2100      	movs	r1, #0
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	f7ff fcdb 	bl	80082c8 <dir_sdi>
 8008912:	4603      	mov	r3, r0
 8008914:	75fb      	strb	r3, [r7, #23]
 8008916:	e048      	b.n	80089aa <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008918:	463b      	mov	r3, r7
 800891a:	4619      	mov	r1, r3
 800891c:	6878      	ldr	r0, [r7, #4]
 800891e:	f7ff ff3f 	bl	80087a0 <create_name>
 8008922:	4603      	mov	r3, r0
 8008924:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008926:	7dfb      	ldrb	r3, [r7, #23]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d139      	bne.n	80089a0 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f7ff feb0 	bl	8008692 <dir_find>
 8008932:	4603      	mov	r3, r0
 8008934:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800893c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800893e:	7dfb      	ldrb	r3, [r7, #23]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d00a      	beq.n	800895a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008944:	7dfb      	ldrb	r3, [r7, #23]
 8008946:	2b04      	cmp	r3, #4
 8008948:	d12c      	bne.n	80089a4 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800894a:	7afb      	ldrb	r3, [r7, #11]
 800894c:	f003 0304 	and.w	r3, r3, #4
 8008950:	2b00      	cmp	r3, #0
 8008952:	d127      	bne.n	80089a4 <follow_path+0xdc>
 8008954:	2305      	movs	r3, #5
 8008956:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008958:	e024      	b.n	80089a4 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800895a:	7afb      	ldrb	r3, [r7, #11]
 800895c:	f003 0304 	and.w	r3, r3, #4
 8008960:	2b00      	cmp	r3, #0
 8008962:	d121      	bne.n	80089a8 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8008964:	693b      	ldr	r3, [r7, #16]
 8008966:	799b      	ldrb	r3, [r3, #6]
 8008968:	f003 0310 	and.w	r3, r3, #16
 800896c:	2b00      	cmp	r3, #0
 800896e:	d102      	bne.n	8008976 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008970:	2305      	movs	r3, #5
 8008972:	75fb      	strb	r3, [r7, #23]
 8008974:	e019      	b.n	80089aa <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	695b      	ldr	r3, [r3, #20]
 8008980:	68fa      	ldr	r2, [r7, #12]
 8008982:	8992      	ldrh	r2, [r2, #12]
 8008984:	fbb3 f0f2 	udiv	r0, r3, r2
 8008988:	fb02 f200 	mul.w	r2, r2, r0
 800898c:	1a9b      	subs	r3, r3, r2
 800898e:	440b      	add	r3, r1
 8008990:	4619      	mov	r1, r3
 8008992:	68f8      	ldr	r0, [r7, #12]
 8008994:	f7ff fe3e 	bl	8008614 <ld_clust>
 8008998:	4602      	mov	r2, r0
 800899a:	693b      	ldr	r3, [r7, #16]
 800899c:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800899e:	e7bb      	b.n	8008918 <follow_path+0x50>
			if (res != FR_OK) break;
 80089a0:	bf00      	nop
 80089a2:	e002      	b.n	80089aa <follow_path+0xe2>
				break;
 80089a4:	bf00      	nop
 80089a6:	e000      	b.n	80089aa <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80089a8:	bf00      	nop
			}
		}
	}

	return res;
 80089aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	3718      	adds	r7, #24
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bd80      	pop	{r7, pc}

080089b4 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80089b4:	b480      	push	{r7}
 80089b6:	b087      	sub	sp, #28
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80089bc:	f04f 33ff 	mov.w	r3, #4294967295
 80089c0:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d031      	beq.n	8008a2e <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	617b      	str	r3, [r7, #20]
 80089d0:	e002      	b.n	80089d8 <get_ldnumber+0x24>
 80089d2:	697b      	ldr	r3, [r7, #20]
 80089d4:	3301      	adds	r3, #1
 80089d6:	617b      	str	r3, [r7, #20]
 80089d8:	697b      	ldr	r3, [r7, #20]
 80089da:	781b      	ldrb	r3, [r3, #0]
 80089dc:	2b20      	cmp	r3, #32
 80089de:	d903      	bls.n	80089e8 <get_ldnumber+0x34>
 80089e0:	697b      	ldr	r3, [r7, #20]
 80089e2:	781b      	ldrb	r3, [r3, #0]
 80089e4:	2b3a      	cmp	r3, #58	; 0x3a
 80089e6:	d1f4      	bne.n	80089d2 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80089e8:	697b      	ldr	r3, [r7, #20]
 80089ea:	781b      	ldrb	r3, [r3, #0]
 80089ec:	2b3a      	cmp	r3, #58	; 0x3a
 80089ee:	d11c      	bne.n	8008a2a <get_ldnumber+0x76>
			tp = *path;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	1c5a      	adds	r2, r3, #1
 80089fa:	60fa      	str	r2, [r7, #12]
 80089fc:	781b      	ldrb	r3, [r3, #0]
 80089fe:	3b30      	subs	r3, #48	; 0x30
 8008a00:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	2b09      	cmp	r3, #9
 8008a06:	d80e      	bhi.n	8008a26 <get_ldnumber+0x72>
 8008a08:	68fa      	ldr	r2, [r7, #12]
 8008a0a:	697b      	ldr	r3, [r7, #20]
 8008a0c:	429a      	cmp	r2, r3
 8008a0e:	d10a      	bne.n	8008a26 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d107      	bne.n	8008a26 <get_ldnumber+0x72>
					vol = (int)i;
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008a1a:	697b      	ldr	r3, [r7, #20]
 8008a1c:	3301      	adds	r3, #1
 8008a1e:	617b      	str	r3, [r7, #20]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	697a      	ldr	r2, [r7, #20]
 8008a24:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008a26:	693b      	ldr	r3, [r7, #16]
 8008a28:	e002      	b.n	8008a30 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008a2e:	693b      	ldr	r3, [r7, #16]
}
 8008a30:	4618      	mov	r0, r3
 8008a32:	371c      	adds	r7, #28
 8008a34:	46bd      	mov	sp, r7
 8008a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3a:	4770      	bx	lr

08008a3c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b082      	sub	sp, #8
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
 8008a44:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2200      	movs	r2, #0
 8008a4a:	70da      	strb	r2, [r3, #3]
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f04f 32ff 	mov.w	r2, #4294967295
 8008a52:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008a54:	6839      	ldr	r1, [r7, #0]
 8008a56:	6878      	ldr	r0, [r7, #4]
 8008a58:	f7ff f906 	bl	8007c68 <move_window>
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d001      	beq.n	8008a66 <check_fs+0x2a>
 8008a62:	2304      	movs	r3, #4
 8008a64:	e038      	b.n	8008ad8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	3334      	adds	r3, #52	; 0x34
 8008a6a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f7fe fe86 	bl	8007780 <ld_word>
 8008a74:	4603      	mov	r3, r0
 8008a76:	461a      	mov	r2, r3
 8008a78:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008a7c:	429a      	cmp	r2, r3
 8008a7e:	d001      	beq.n	8008a84 <check_fs+0x48>
 8008a80:	2303      	movs	r3, #3
 8008a82:	e029      	b.n	8008ad8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008a8a:	2be9      	cmp	r3, #233	; 0xe9
 8008a8c:	d009      	beq.n	8008aa2 <check_fs+0x66>
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008a94:	2beb      	cmp	r3, #235	; 0xeb
 8008a96:	d11e      	bne.n	8008ad6 <check_fs+0x9a>
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8008a9e:	2b90      	cmp	r3, #144	; 0x90
 8008aa0:	d119      	bne.n	8008ad6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	3334      	adds	r3, #52	; 0x34
 8008aa6:	3336      	adds	r3, #54	; 0x36
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	f7fe fe81 	bl	80077b0 <ld_dword>
 8008aae:	4603      	mov	r3, r0
 8008ab0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008ab4:	4a0a      	ldr	r2, [pc, #40]	; (8008ae0 <check_fs+0xa4>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d101      	bne.n	8008abe <check_fs+0x82>
 8008aba:	2300      	movs	r3, #0
 8008abc:	e00c      	b.n	8008ad8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	3334      	adds	r3, #52	; 0x34
 8008ac2:	3352      	adds	r3, #82	; 0x52
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	f7fe fe73 	bl	80077b0 <ld_dword>
 8008aca:	4602      	mov	r2, r0
 8008acc:	4b05      	ldr	r3, [pc, #20]	; (8008ae4 <check_fs+0xa8>)
 8008ace:	429a      	cmp	r2, r3
 8008ad0:	d101      	bne.n	8008ad6 <check_fs+0x9a>
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	e000      	b.n	8008ad8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8008ad6:	2302      	movs	r3, #2
}
 8008ad8:	4618      	mov	r0, r3
 8008ada:	3708      	adds	r7, #8
 8008adc:	46bd      	mov	sp, r7
 8008ade:	bd80      	pop	{r7, pc}
 8008ae0:	00544146 	.word	0x00544146
 8008ae4:	33544146 	.word	0x33544146

08008ae8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b096      	sub	sp, #88	; 0x58
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	60f8      	str	r0, [r7, #12]
 8008af0:	60b9      	str	r1, [r7, #8]
 8008af2:	4613      	mov	r3, r2
 8008af4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	2200      	movs	r2, #0
 8008afa:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008afc:	68f8      	ldr	r0, [r7, #12]
 8008afe:	f7ff ff59 	bl	80089b4 <get_ldnumber>
 8008b02:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008b04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	da01      	bge.n	8008b0e <find_volume+0x26>
 8008b0a:	230b      	movs	r3, #11
 8008b0c:	e265      	b.n	8008fda <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008b0e:	4ab0      	ldr	r2, [pc, #704]	; (8008dd0 <find_volume+0x2e8>)
 8008b10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008b16:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008b18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d101      	bne.n	8008b22 <find_volume+0x3a>
 8008b1e:	230c      	movs	r3, #12
 8008b20:	e25b      	b.n	8008fda <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8008b22:	68bb      	ldr	r3, [r7, #8]
 8008b24:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008b26:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008b28:	79fb      	ldrb	r3, [r7, #7]
 8008b2a:	f023 0301 	bic.w	r3, r3, #1
 8008b2e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008b30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b32:	781b      	ldrb	r3, [r3, #0]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d01a      	beq.n	8008b6e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b3a:	785b      	ldrb	r3, [r3, #1]
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	f7fe fd81 	bl	8007644 <disk_status>
 8008b42:	4603      	mov	r3, r0
 8008b44:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008b48:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008b4c:	f003 0301 	and.w	r3, r3, #1
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d10c      	bne.n	8008b6e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008b54:	79fb      	ldrb	r3, [r7, #7]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d007      	beq.n	8008b6a <find_volume+0x82>
 8008b5a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008b5e:	f003 0304 	and.w	r3, r3, #4
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d001      	beq.n	8008b6a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008b66:	230a      	movs	r3, #10
 8008b68:	e237      	b.n	8008fda <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	e235      	b.n	8008fda <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008b6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b70:	2200      	movs	r2, #0
 8008b72:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008b74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b76:	b2da      	uxtb	r2, r3
 8008b78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b7a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008b7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b7e:	785b      	ldrb	r3, [r3, #1]
 8008b80:	4618      	mov	r0, r3
 8008b82:	f7fe fd79 	bl	8007678 <disk_initialize>
 8008b86:	4603      	mov	r3, r0
 8008b88:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008b8c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008b90:	f003 0301 	and.w	r3, r3, #1
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d001      	beq.n	8008b9c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008b98:	2303      	movs	r3, #3
 8008b9a:	e21e      	b.n	8008fda <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008b9c:	79fb      	ldrb	r3, [r7, #7]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d007      	beq.n	8008bb2 <find_volume+0xca>
 8008ba2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008ba6:	f003 0304 	and.w	r3, r3, #4
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d001      	beq.n	8008bb2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8008bae:	230a      	movs	r3, #10
 8008bb0:	e213      	b.n	8008fda <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8008bb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bb4:	7858      	ldrb	r0, [r3, #1]
 8008bb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bb8:	330c      	adds	r3, #12
 8008bba:	461a      	mov	r2, r3
 8008bbc:	2102      	movs	r1, #2
 8008bbe:	f7fe fdc1 	bl	8007744 <disk_ioctl>
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d001      	beq.n	8008bcc <find_volume+0xe4>
 8008bc8:	2301      	movs	r3, #1
 8008bca:	e206      	b.n	8008fda <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8008bcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bce:	899b      	ldrh	r3, [r3, #12]
 8008bd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008bd4:	d80d      	bhi.n	8008bf2 <find_volume+0x10a>
 8008bd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bd8:	899b      	ldrh	r3, [r3, #12]
 8008bda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008bde:	d308      	bcc.n	8008bf2 <find_volume+0x10a>
 8008be0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008be2:	899b      	ldrh	r3, [r3, #12]
 8008be4:	461a      	mov	r2, r3
 8008be6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008be8:	899b      	ldrh	r3, [r3, #12]
 8008bea:	3b01      	subs	r3, #1
 8008bec:	4013      	ands	r3, r2
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d001      	beq.n	8008bf6 <find_volume+0x10e>
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	e1f1      	b.n	8008fda <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008bfa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008bfc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008bfe:	f7ff ff1d 	bl	8008a3c <check_fs>
 8008c02:	4603      	mov	r3, r0
 8008c04:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008c08:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008c0c:	2b02      	cmp	r3, #2
 8008c0e:	d14b      	bne.n	8008ca8 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008c10:	2300      	movs	r3, #0
 8008c12:	643b      	str	r3, [r7, #64]	; 0x40
 8008c14:	e01f      	b.n	8008c56 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8008c16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c18:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008c1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c1e:	011b      	lsls	r3, r3, #4
 8008c20:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8008c24:	4413      	add	r3, r2
 8008c26:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008c28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c2a:	3304      	adds	r3, #4
 8008c2c:	781b      	ldrb	r3, [r3, #0]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d006      	beq.n	8008c40 <find_volume+0x158>
 8008c32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c34:	3308      	adds	r3, #8
 8008c36:	4618      	mov	r0, r3
 8008c38:	f7fe fdba 	bl	80077b0 <ld_dword>
 8008c3c:	4602      	mov	r2, r0
 8008c3e:	e000      	b.n	8008c42 <find_volume+0x15a>
 8008c40:	2200      	movs	r2, #0
 8008c42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c44:	009b      	lsls	r3, r3, #2
 8008c46:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8008c4a:	440b      	add	r3, r1
 8008c4c:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008c50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c52:	3301      	adds	r3, #1
 8008c54:	643b      	str	r3, [r7, #64]	; 0x40
 8008c56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c58:	2b03      	cmp	r3, #3
 8008c5a:	d9dc      	bls.n	8008c16 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8008c60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d002      	beq.n	8008c6c <find_volume+0x184>
 8008c66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c68:	3b01      	subs	r3, #1
 8008c6a:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008c6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c6e:	009b      	lsls	r3, r3, #2
 8008c70:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008c74:	4413      	add	r3, r2
 8008c76:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008c7a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008c7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d005      	beq.n	8008c8e <find_volume+0x1a6>
 8008c82:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008c84:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008c86:	f7ff fed9 	bl	8008a3c <check_fs>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	e000      	b.n	8008c90 <find_volume+0x1a8>
 8008c8e:	2303      	movs	r3, #3
 8008c90:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008c94:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008c98:	2b01      	cmp	r3, #1
 8008c9a:	d905      	bls.n	8008ca8 <find_volume+0x1c0>
 8008c9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c9e:	3301      	adds	r3, #1
 8008ca0:	643b      	str	r3, [r7, #64]	; 0x40
 8008ca2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ca4:	2b03      	cmp	r3, #3
 8008ca6:	d9e1      	bls.n	8008c6c <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008ca8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008cac:	2b04      	cmp	r3, #4
 8008cae:	d101      	bne.n	8008cb4 <find_volume+0x1cc>
 8008cb0:	2301      	movs	r3, #1
 8008cb2:	e192      	b.n	8008fda <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008cb4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008cb8:	2b01      	cmp	r3, #1
 8008cba:	d901      	bls.n	8008cc0 <find_volume+0x1d8>
 8008cbc:	230d      	movs	r3, #13
 8008cbe:	e18c      	b.n	8008fda <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008cc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cc2:	3334      	adds	r3, #52	; 0x34
 8008cc4:	330b      	adds	r3, #11
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	f7fe fd5a 	bl	8007780 <ld_word>
 8008ccc:	4603      	mov	r3, r0
 8008cce:	461a      	mov	r2, r3
 8008cd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cd2:	899b      	ldrh	r3, [r3, #12]
 8008cd4:	429a      	cmp	r2, r3
 8008cd6:	d001      	beq.n	8008cdc <find_volume+0x1f4>
 8008cd8:	230d      	movs	r3, #13
 8008cda:	e17e      	b.n	8008fda <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008cdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cde:	3334      	adds	r3, #52	; 0x34
 8008ce0:	3316      	adds	r3, #22
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	f7fe fd4c 	bl	8007780 <ld_word>
 8008ce8:	4603      	mov	r3, r0
 8008cea:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008cec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d106      	bne.n	8008d00 <find_volume+0x218>
 8008cf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cf4:	3334      	adds	r3, #52	; 0x34
 8008cf6:	3324      	adds	r3, #36	; 0x24
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	f7fe fd59 	bl	80077b0 <ld_dword>
 8008cfe:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8008d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d02:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008d04:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008d06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d08:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8008d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d0e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008d10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d12:	789b      	ldrb	r3, [r3, #2]
 8008d14:	2b01      	cmp	r3, #1
 8008d16:	d005      	beq.n	8008d24 <find_volume+0x23c>
 8008d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d1a:	789b      	ldrb	r3, [r3, #2]
 8008d1c:	2b02      	cmp	r3, #2
 8008d1e:	d001      	beq.n	8008d24 <find_volume+0x23c>
 8008d20:	230d      	movs	r3, #13
 8008d22:	e15a      	b.n	8008fda <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008d24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d26:	789b      	ldrb	r3, [r3, #2]
 8008d28:	461a      	mov	r2, r3
 8008d2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d2c:	fb02 f303 	mul.w	r3, r2, r3
 8008d30:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008d32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d34:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008d38:	b29a      	uxth	r2, r3
 8008d3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d3c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008d3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d40:	895b      	ldrh	r3, [r3, #10]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d008      	beq.n	8008d58 <find_volume+0x270>
 8008d46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d48:	895b      	ldrh	r3, [r3, #10]
 8008d4a:	461a      	mov	r2, r3
 8008d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d4e:	895b      	ldrh	r3, [r3, #10]
 8008d50:	3b01      	subs	r3, #1
 8008d52:	4013      	ands	r3, r2
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d001      	beq.n	8008d5c <find_volume+0x274>
 8008d58:	230d      	movs	r3, #13
 8008d5a:	e13e      	b.n	8008fda <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d5e:	3334      	adds	r3, #52	; 0x34
 8008d60:	3311      	adds	r3, #17
 8008d62:	4618      	mov	r0, r3
 8008d64:	f7fe fd0c 	bl	8007780 <ld_word>
 8008d68:	4603      	mov	r3, r0
 8008d6a:	461a      	mov	r2, r3
 8008d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d6e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d72:	891b      	ldrh	r3, [r3, #8]
 8008d74:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008d76:	8992      	ldrh	r2, [r2, #12]
 8008d78:	0952      	lsrs	r2, r2, #5
 8008d7a:	b292      	uxth	r2, r2
 8008d7c:	fbb3 f1f2 	udiv	r1, r3, r2
 8008d80:	fb02 f201 	mul.w	r2, r2, r1
 8008d84:	1a9b      	subs	r3, r3, r2
 8008d86:	b29b      	uxth	r3, r3
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d001      	beq.n	8008d90 <find_volume+0x2a8>
 8008d8c:	230d      	movs	r3, #13
 8008d8e:	e124      	b.n	8008fda <find_volume+0x4f2>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008d90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d92:	3334      	adds	r3, #52	; 0x34
 8008d94:	3313      	adds	r3, #19
 8008d96:	4618      	mov	r0, r3
 8008d98:	f7fe fcf2 	bl	8007780 <ld_word>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008da0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d106      	bne.n	8008db4 <find_volume+0x2cc>
 8008da6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008da8:	3334      	adds	r3, #52	; 0x34
 8008daa:	3320      	adds	r3, #32
 8008dac:	4618      	mov	r0, r3
 8008dae:	f7fe fcff 	bl	80077b0 <ld_dword>
 8008db2:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008db6:	3334      	adds	r3, #52	; 0x34
 8008db8:	330e      	adds	r3, #14
 8008dba:	4618      	mov	r0, r3
 8008dbc:	f7fe fce0 	bl	8007780 <ld_word>
 8008dc0:	4603      	mov	r3, r0
 8008dc2:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008dc4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d104      	bne.n	8008dd4 <find_volume+0x2ec>
 8008dca:	230d      	movs	r3, #13
 8008dcc:	e105      	b.n	8008fda <find_volume+0x4f2>
 8008dce:	bf00      	nop
 8008dd0:	200000a4 	.word	0x200000a4

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008dd4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008dd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008dd8:	4413      	add	r3, r2
 8008dda:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008ddc:	8911      	ldrh	r1, [r2, #8]
 8008dde:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008de0:	8992      	ldrh	r2, [r2, #12]
 8008de2:	0952      	lsrs	r2, r2, #5
 8008de4:	b292      	uxth	r2, r2
 8008de6:	fbb1 f2f2 	udiv	r2, r1, r2
 8008dea:	b292      	uxth	r2, r2
 8008dec:	4413      	add	r3, r2
 8008dee:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008df0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008df4:	429a      	cmp	r2, r3
 8008df6:	d201      	bcs.n	8008dfc <find_volume+0x314>
 8008df8:	230d      	movs	r3, #13
 8008dfa:	e0ee      	b.n	8008fda <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008dfc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008dfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e00:	1ad3      	subs	r3, r2, r3
 8008e02:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e04:	8952      	ldrh	r2, [r2, #10]
 8008e06:	fbb3 f3f2 	udiv	r3, r3, r2
 8008e0a:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d101      	bne.n	8008e16 <find_volume+0x32e>
 8008e12:	230d      	movs	r3, #13
 8008e14:	e0e1      	b.n	8008fda <find_volume+0x4f2>
		fmt = FS_FAT32;
 8008e16:	2303      	movs	r3, #3
 8008e18:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e1e:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d802      	bhi.n	8008e2c <find_volume+0x344>
 8008e26:	2302      	movs	r3, #2
 8008e28:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e2e:	f640 72f5 	movw	r2, #4085	; 0xff5
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d802      	bhi.n	8008e3c <find_volume+0x354>
 8008e36:	2301      	movs	r3, #1
 8008e38:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e3e:	1c9a      	adds	r2, r3, #2
 8008e40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e42:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8008e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e46:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008e48:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008e4a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008e4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008e4e:	441a      	add	r2, r3
 8008e50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e52:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8008e54:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e58:	441a      	add	r2, r3
 8008e5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e5c:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8008e5e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008e62:	2b03      	cmp	r3, #3
 8008e64:	d11e      	bne.n	8008ea4 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008e66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e68:	3334      	adds	r3, #52	; 0x34
 8008e6a:	332a      	adds	r3, #42	; 0x2a
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	f7fe fc87 	bl	8007780 <ld_word>
 8008e72:	4603      	mov	r3, r0
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d001      	beq.n	8008e7c <find_volume+0x394>
 8008e78:	230d      	movs	r3, #13
 8008e7a:	e0ae      	b.n	8008fda <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008e7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e7e:	891b      	ldrh	r3, [r3, #8]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d001      	beq.n	8008e88 <find_volume+0x3a0>
 8008e84:	230d      	movs	r3, #13
 8008e86:	e0a8      	b.n	8008fda <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008e88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e8a:	3334      	adds	r3, #52	; 0x34
 8008e8c:	332c      	adds	r3, #44	; 0x2c
 8008e8e:	4618      	mov	r0, r3
 8008e90:	f7fe fc8e 	bl	80077b0 <ld_dword>
 8008e94:	4602      	mov	r2, r0
 8008e96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e98:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e9c:	699b      	ldr	r3, [r3, #24]
 8008e9e:	009b      	lsls	r3, r3, #2
 8008ea0:	647b      	str	r3, [r7, #68]	; 0x44
 8008ea2:	e01f      	b.n	8008ee4 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ea6:	891b      	ldrh	r3, [r3, #8]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d101      	bne.n	8008eb0 <find_volume+0x3c8>
 8008eac:	230d      	movs	r3, #13
 8008eae:	e094      	b.n	8008fda <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008eb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008eb2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008eb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008eb6:	441a      	add	r2, r3
 8008eb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008eba:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008ebc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008ec0:	2b02      	cmp	r3, #2
 8008ec2:	d103      	bne.n	8008ecc <find_volume+0x3e4>
 8008ec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ec6:	699b      	ldr	r3, [r3, #24]
 8008ec8:	005b      	lsls	r3, r3, #1
 8008eca:	e00a      	b.n	8008ee2 <find_volume+0x3fa>
 8008ecc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ece:	699a      	ldr	r2, [r3, #24]
 8008ed0:	4613      	mov	r3, r2
 8008ed2:	005b      	lsls	r3, r3, #1
 8008ed4:	4413      	add	r3, r2
 8008ed6:	085a      	lsrs	r2, r3, #1
 8008ed8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008eda:	699b      	ldr	r3, [r3, #24]
 8008edc:	f003 0301 	and.w	r3, r3, #1
 8008ee0:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008ee2:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008ee4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ee6:	69da      	ldr	r2, [r3, #28]
 8008ee8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008eea:	899b      	ldrh	r3, [r3, #12]
 8008eec:	4619      	mov	r1, r3
 8008eee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ef0:	440b      	add	r3, r1
 8008ef2:	3b01      	subs	r3, #1
 8008ef4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008ef6:	8989      	ldrh	r1, [r1, #12]
 8008ef8:	fbb3 f3f1 	udiv	r3, r3, r1
 8008efc:	429a      	cmp	r2, r3
 8008efe:	d201      	bcs.n	8008f04 <find_volume+0x41c>
 8008f00:	230d      	movs	r3, #13
 8008f02:	e06a      	b.n	8008fda <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008f04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f06:	f04f 32ff 	mov.w	r2, #4294967295
 8008f0a:	615a      	str	r2, [r3, #20]
 8008f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f0e:	695a      	ldr	r2, [r3, #20]
 8008f10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f12:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8008f14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f16:	2280      	movs	r2, #128	; 0x80
 8008f18:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008f1a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008f1e:	2b03      	cmp	r3, #3
 8008f20:	d149      	bne.n	8008fb6 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008f22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f24:	3334      	adds	r3, #52	; 0x34
 8008f26:	3330      	adds	r3, #48	; 0x30
 8008f28:	4618      	mov	r0, r3
 8008f2a:	f7fe fc29 	bl	8007780 <ld_word>
 8008f2e:	4603      	mov	r3, r0
 8008f30:	2b01      	cmp	r3, #1
 8008f32:	d140      	bne.n	8008fb6 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008f34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008f36:	3301      	adds	r3, #1
 8008f38:	4619      	mov	r1, r3
 8008f3a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008f3c:	f7fe fe94 	bl	8007c68 <move_window>
 8008f40:	4603      	mov	r3, r0
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d137      	bne.n	8008fb6 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8008f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f48:	2200      	movs	r2, #0
 8008f4a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f4e:	3334      	adds	r3, #52	; 0x34
 8008f50:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008f54:	4618      	mov	r0, r3
 8008f56:	f7fe fc13 	bl	8007780 <ld_word>
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	461a      	mov	r2, r3
 8008f5e:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008f62:	429a      	cmp	r2, r3
 8008f64:	d127      	bne.n	8008fb6 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008f66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f68:	3334      	adds	r3, #52	; 0x34
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	f7fe fc20 	bl	80077b0 <ld_dword>
 8008f70:	4602      	mov	r2, r0
 8008f72:	4b1c      	ldr	r3, [pc, #112]	; (8008fe4 <find_volume+0x4fc>)
 8008f74:	429a      	cmp	r2, r3
 8008f76:	d11e      	bne.n	8008fb6 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008f78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f7a:	3334      	adds	r3, #52	; 0x34
 8008f7c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008f80:	4618      	mov	r0, r3
 8008f82:	f7fe fc15 	bl	80077b0 <ld_dword>
 8008f86:	4602      	mov	r2, r0
 8008f88:	4b17      	ldr	r3, [pc, #92]	; (8008fe8 <find_volume+0x500>)
 8008f8a:	429a      	cmp	r2, r3
 8008f8c:	d113      	bne.n	8008fb6 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f90:	3334      	adds	r3, #52	; 0x34
 8008f92:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8008f96:	4618      	mov	r0, r3
 8008f98:	f7fe fc0a 	bl	80077b0 <ld_dword>
 8008f9c:	4602      	mov	r2, r0
 8008f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fa0:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008fa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fa4:	3334      	adds	r3, #52	; 0x34
 8008fa6:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8008faa:	4618      	mov	r0, r3
 8008fac:	f7fe fc00 	bl	80077b0 <ld_dword>
 8008fb0:	4602      	mov	r2, r0
 8008fb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fb4:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008fb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fb8:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8008fbc:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008fbe:	4b0b      	ldr	r3, [pc, #44]	; (8008fec <find_volume+0x504>)
 8008fc0:	881b      	ldrh	r3, [r3, #0]
 8008fc2:	3301      	adds	r3, #1
 8008fc4:	b29a      	uxth	r2, r3
 8008fc6:	4b09      	ldr	r3, [pc, #36]	; (8008fec <find_volume+0x504>)
 8008fc8:	801a      	strh	r2, [r3, #0]
 8008fca:	4b08      	ldr	r3, [pc, #32]	; (8008fec <find_volume+0x504>)
 8008fcc:	881a      	ldrh	r2, [r3, #0]
 8008fce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fd0:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008fd2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008fd4:	f7fe fde0 	bl	8007b98 <clear_lock>
#endif
	return FR_OK;
 8008fd8:	2300      	movs	r3, #0
}
 8008fda:	4618      	mov	r0, r3
 8008fdc:	3758      	adds	r7, #88	; 0x58
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bd80      	pop	{r7, pc}
 8008fe2:	bf00      	nop
 8008fe4:	41615252 	.word	0x41615252
 8008fe8:	61417272 	.word	0x61417272
 8008fec:	200000a8 	.word	0x200000a8

08008ff0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b088      	sub	sp, #32
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	60f8      	str	r0, [r7, #12]
 8008ff8:	60b9      	str	r1, [r7, #8]
 8008ffa:	4613      	mov	r3, r2
 8008ffc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8008ffe:	68bb      	ldr	r3, [r7, #8]
 8009000:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8009002:	f107 0310 	add.w	r3, r7, #16
 8009006:	4618      	mov	r0, r3
 8009008:	f7ff fcd4 	bl	80089b4 <get_ldnumber>
 800900c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800900e:	69fb      	ldr	r3, [r7, #28]
 8009010:	2b00      	cmp	r3, #0
 8009012:	da01      	bge.n	8009018 <f_mount+0x28>
 8009014:	230b      	movs	r3, #11
 8009016:	e02b      	b.n	8009070 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009018:	4a17      	ldr	r2, [pc, #92]	; (8009078 <f_mount+0x88>)
 800901a:	69fb      	ldr	r3, [r7, #28]
 800901c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009020:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8009022:	69bb      	ldr	r3, [r7, #24]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d005      	beq.n	8009034 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009028:	69b8      	ldr	r0, [r7, #24]
 800902a:	f7fe fdb5 	bl	8007b98 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800902e:	69bb      	ldr	r3, [r7, #24]
 8009030:	2200      	movs	r2, #0
 8009032:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d002      	beq.n	8009040 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2200      	movs	r2, #0
 800903e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009040:	68fa      	ldr	r2, [r7, #12]
 8009042:	490d      	ldr	r1, [pc, #52]	; (8009078 <f_mount+0x88>)
 8009044:	69fb      	ldr	r3, [r7, #28]
 8009046:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d002      	beq.n	8009056 <f_mount+0x66>
 8009050:	79fb      	ldrb	r3, [r7, #7]
 8009052:	2b01      	cmp	r3, #1
 8009054:	d001      	beq.n	800905a <f_mount+0x6a>
 8009056:	2300      	movs	r3, #0
 8009058:	e00a      	b.n	8009070 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800905a:	f107 010c 	add.w	r1, r7, #12
 800905e:	f107 0308 	add.w	r3, r7, #8
 8009062:	2200      	movs	r2, #0
 8009064:	4618      	mov	r0, r3
 8009066:	f7ff fd3f 	bl	8008ae8 <find_volume>
 800906a:	4603      	mov	r3, r0
 800906c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800906e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009070:	4618      	mov	r0, r3
 8009072:	3720      	adds	r7, #32
 8009074:	46bd      	mov	sp, r7
 8009076:	bd80      	pop	{r7, pc}
 8009078:	200000a4 	.word	0x200000a4

0800907c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800907c:	b580      	push	{r7, lr}
 800907e:	b098      	sub	sp, #96	; 0x60
 8009080:	af00      	add	r7, sp, #0
 8009082:	60f8      	str	r0, [r7, #12]
 8009084:	60b9      	str	r1, [r7, #8]
 8009086:	4613      	mov	r3, r2
 8009088:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d101      	bne.n	8009094 <f_open+0x18>
 8009090:	2309      	movs	r3, #9
 8009092:	e1bb      	b.n	800940c <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009094:	79fb      	ldrb	r3, [r7, #7]
 8009096:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800909a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800909c:	79fa      	ldrb	r2, [r7, #7]
 800909e:	f107 0110 	add.w	r1, r7, #16
 80090a2:	f107 0308 	add.w	r3, r7, #8
 80090a6:	4618      	mov	r0, r3
 80090a8:	f7ff fd1e 	bl	8008ae8 <find_volume>
 80090ac:	4603      	mov	r3, r0
 80090ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 80090b2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	f040 819f 	bne.w	80093fa <f_open+0x37e>
		dj.obj.fs = fs;
 80090bc:	693b      	ldr	r3, [r7, #16]
 80090be:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80090c0:	68ba      	ldr	r2, [r7, #8]
 80090c2:	f107 0314 	add.w	r3, r7, #20
 80090c6:	4611      	mov	r1, r2
 80090c8:	4618      	mov	r0, r3
 80090ca:	f7ff fbfd 	bl	80088c8 <follow_path>
 80090ce:	4603      	mov	r3, r0
 80090d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80090d4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d11a      	bne.n	8009112 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80090dc:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80090e0:	b25b      	sxtb	r3, r3
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	da03      	bge.n	80090ee <f_open+0x72>
				res = FR_INVALID_NAME;
 80090e6:	2306      	movs	r3, #6
 80090e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80090ec:	e011      	b.n	8009112 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80090ee:	79fb      	ldrb	r3, [r7, #7]
 80090f0:	f023 0301 	bic.w	r3, r3, #1
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	bf14      	ite	ne
 80090f8:	2301      	movne	r3, #1
 80090fa:	2300      	moveq	r3, #0
 80090fc:	b2db      	uxtb	r3, r3
 80090fe:	461a      	mov	r2, r3
 8009100:	f107 0314 	add.w	r3, r7, #20
 8009104:	4611      	mov	r1, r2
 8009106:	4618      	mov	r0, r3
 8009108:	f7fe fc3a 	bl	8007980 <chk_lock>
 800910c:	4603      	mov	r3, r0
 800910e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009112:	79fb      	ldrb	r3, [r7, #7]
 8009114:	f003 031c 	and.w	r3, r3, #28
 8009118:	2b00      	cmp	r3, #0
 800911a:	d07f      	beq.n	800921c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800911c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009120:	2b00      	cmp	r3, #0
 8009122:	d017      	beq.n	8009154 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8009124:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009128:	2b04      	cmp	r3, #4
 800912a:	d10e      	bne.n	800914a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800912c:	f7fe fc84 	bl	8007a38 <enq_lock>
 8009130:	4603      	mov	r3, r0
 8009132:	2b00      	cmp	r3, #0
 8009134:	d006      	beq.n	8009144 <f_open+0xc8>
 8009136:	f107 0314 	add.w	r3, r7, #20
 800913a:	4618      	mov	r0, r3
 800913c:	f7ff fafe 	bl	800873c <dir_register>
 8009140:	4603      	mov	r3, r0
 8009142:	e000      	b.n	8009146 <f_open+0xca>
 8009144:	2312      	movs	r3, #18
 8009146:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800914a:	79fb      	ldrb	r3, [r7, #7]
 800914c:	f043 0308 	orr.w	r3, r3, #8
 8009150:	71fb      	strb	r3, [r7, #7]
 8009152:	e010      	b.n	8009176 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009154:	7ebb      	ldrb	r3, [r7, #26]
 8009156:	f003 0311 	and.w	r3, r3, #17
 800915a:	2b00      	cmp	r3, #0
 800915c:	d003      	beq.n	8009166 <f_open+0xea>
					res = FR_DENIED;
 800915e:	2307      	movs	r3, #7
 8009160:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009164:	e007      	b.n	8009176 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009166:	79fb      	ldrb	r3, [r7, #7]
 8009168:	f003 0304 	and.w	r3, r3, #4
 800916c:	2b00      	cmp	r3, #0
 800916e:	d002      	beq.n	8009176 <f_open+0xfa>
 8009170:	2308      	movs	r3, #8
 8009172:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009176:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800917a:	2b00      	cmp	r3, #0
 800917c:	d168      	bne.n	8009250 <f_open+0x1d4>
 800917e:	79fb      	ldrb	r3, [r7, #7]
 8009180:	f003 0308 	and.w	r3, r3, #8
 8009184:	2b00      	cmp	r3, #0
 8009186:	d063      	beq.n	8009250 <f_open+0x1d4>
				dw = GET_FATTIME();
 8009188:	f002 f840 	bl	800b20c <get_fattime>
 800918c:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800918e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009190:	330e      	adds	r3, #14
 8009192:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009194:	4618      	mov	r0, r3
 8009196:	f7fe fb49 	bl	800782c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800919a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800919c:	3316      	adds	r3, #22
 800919e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80091a0:	4618      	mov	r0, r3
 80091a2:	f7fe fb43 	bl	800782c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80091a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091a8:	330b      	adds	r3, #11
 80091aa:	2220      	movs	r2, #32
 80091ac:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80091ae:	693b      	ldr	r3, [r7, #16]
 80091b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80091b2:	4611      	mov	r1, r2
 80091b4:	4618      	mov	r0, r3
 80091b6:	f7ff fa2d 	bl	8008614 <ld_clust>
 80091ba:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80091bc:	693b      	ldr	r3, [r7, #16]
 80091be:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80091c0:	2200      	movs	r2, #0
 80091c2:	4618      	mov	r0, r3
 80091c4:	f7ff fa45 	bl	8008652 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80091c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091ca:	331c      	adds	r3, #28
 80091cc:	2100      	movs	r1, #0
 80091ce:	4618      	mov	r0, r3
 80091d0:	f7fe fb2c 	bl	800782c <st_dword>
					fs->wflag = 1;
 80091d4:	693b      	ldr	r3, [r7, #16]
 80091d6:	2201      	movs	r2, #1
 80091d8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80091da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d037      	beq.n	8009250 <f_open+0x1d4>
						dw = fs->winsect;
 80091e0:	693b      	ldr	r3, [r7, #16]
 80091e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091e4:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80091e6:	f107 0314 	add.w	r3, r7, #20
 80091ea:	2200      	movs	r2, #0
 80091ec:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80091ee:	4618      	mov	r0, r3
 80091f0:	f7fe ff6d 	bl	80080ce <remove_chain>
 80091f4:	4603      	mov	r3, r0
 80091f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 80091fa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d126      	bne.n	8009250 <f_open+0x1d4>
							res = move_window(fs, dw);
 8009202:	693b      	ldr	r3, [r7, #16]
 8009204:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009206:	4618      	mov	r0, r3
 8009208:	f7fe fd2e 	bl	8007c68 <move_window>
 800920c:	4603      	mov	r3, r0
 800920e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009212:	693b      	ldr	r3, [r7, #16]
 8009214:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009216:	3a01      	subs	r2, #1
 8009218:	611a      	str	r2, [r3, #16]
 800921a:	e019      	b.n	8009250 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800921c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009220:	2b00      	cmp	r3, #0
 8009222:	d115      	bne.n	8009250 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009224:	7ebb      	ldrb	r3, [r7, #26]
 8009226:	f003 0310 	and.w	r3, r3, #16
 800922a:	2b00      	cmp	r3, #0
 800922c:	d003      	beq.n	8009236 <f_open+0x1ba>
					res = FR_NO_FILE;
 800922e:	2304      	movs	r3, #4
 8009230:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009234:	e00c      	b.n	8009250 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009236:	79fb      	ldrb	r3, [r7, #7]
 8009238:	f003 0302 	and.w	r3, r3, #2
 800923c:	2b00      	cmp	r3, #0
 800923e:	d007      	beq.n	8009250 <f_open+0x1d4>
 8009240:	7ebb      	ldrb	r3, [r7, #26]
 8009242:	f003 0301 	and.w	r3, r3, #1
 8009246:	2b00      	cmp	r3, #0
 8009248:	d002      	beq.n	8009250 <f_open+0x1d4>
						res = FR_DENIED;
 800924a:	2307      	movs	r3, #7
 800924c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8009250:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009254:	2b00      	cmp	r3, #0
 8009256:	d128      	bne.n	80092aa <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009258:	79fb      	ldrb	r3, [r7, #7]
 800925a:	f003 0308 	and.w	r3, r3, #8
 800925e:	2b00      	cmp	r3, #0
 8009260:	d003      	beq.n	800926a <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8009262:	79fb      	ldrb	r3, [r7, #7]
 8009264:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009268:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800926a:	693b      	ldr	r3, [r7, #16]
 800926c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8009272:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009278:	79fb      	ldrb	r3, [r7, #7]
 800927a:	f023 0301 	bic.w	r3, r3, #1
 800927e:	2b00      	cmp	r3, #0
 8009280:	bf14      	ite	ne
 8009282:	2301      	movne	r3, #1
 8009284:	2300      	moveq	r3, #0
 8009286:	b2db      	uxtb	r3, r3
 8009288:	461a      	mov	r2, r3
 800928a:	f107 0314 	add.w	r3, r7, #20
 800928e:	4611      	mov	r1, r2
 8009290:	4618      	mov	r0, r3
 8009292:	f7fe fbf3 	bl	8007a7c <inc_lock>
 8009296:	4602      	mov	r2, r0
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	691b      	ldr	r3, [r3, #16]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d102      	bne.n	80092aa <f_open+0x22e>
 80092a4:	2302      	movs	r3, #2
 80092a6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80092aa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	f040 80a3 	bne.w	80093fa <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80092b4:	693b      	ldr	r3, [r7, #16]
 80092b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80092b8:	4611      	mov	r1, r2
 80092ba:	4618      	mov	r0, r3
 80092bc:	f7ff f9aa 	bl	8008614 <ld_clust>
 80092c0:	4602      	mov	r2, r0
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80092c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092c8:	331c      	adds	r3, #28
 80092ca:	4618      	mov	r0, r3
 80092cc:	f7fe fa70 	bl	80077b0 <ld_dword>
 80092d0:	4602      	mov	r2, r0
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	2200      	movs	r2, #0
 80092da:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80092dc:	693a      	ldr	r2, [r7, #16]
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80092e2:	693b      	ldr	r3, [r7, #16]
 80092e4:	88da      	ldrh	r2, [r3, #6]
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	79fa      	ldrb	r2, [r7, #7]
 80092ee:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	2200      	movs	r2, #0
 80092f4:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	2200      	movs	r2, #0
 80092fa:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	2200      	movs	r2, #0
 8009300:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	3330      	adds	r3, #48	; 0x30
 8009306:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800930a:	2100      	movs	r1, #0
 800930c:	4618      	mov	r0, r3
 800930e:	f7fe fada 	bl	80078c6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009312:	79fb      	ldrb	r3, [r7, #7]
 8009314:	f003 0320 	and.w	r3, r3, #32
 8009318:	2b00      	cmp	r3, #0
 800931a:	d06e      	beq.n	80093fa <f_open+0x37e>
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	68db      	ldr	r3, [r3, #12]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d06a      	beq.n	80093fa <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	68da      	ldr	r2, [r3, #12]
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800932c:	693b      	ldr	r3, [r7, #16]
 800932e:	895b      	ldrh	r3, [r3, #10]
 8009330:	461a      	mov	r2, r3
 8009332:	693b      	ldr	r3, [r7, #16]
 8009334:	899b      	ldrh	r3, [r3, #12]
 8009336:	fb03 f302 	mul.w	r3, r3, r2
 800933a:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	689b      	ldr	r3, [r3, #8]
 8009340:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	68db      	ldr	r3, [r3, #12]
 8009346:	657b      	str	r3, [r7, #84]	; 0x54
 8009348:	e016      	b.n	8009378 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800934e:	4618      	mov	r0, r3
 8009350:	f7fe fcd6 	bl	8007d00 <get_fat>
 8009354:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8009356:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009358:	2b01      	cmp	r3, #1
 800935a:	d802      	bhi.n	8009362 <f_open+0x2e6>
 800935c:	2302      	movs	r3, #2
 800935e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009362:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009364:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009368:	d102      	bne.n	8009370 <f_open+0x2f4>
 800936a:	2301      	movs	r3, #1
 800936c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009370:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009372:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009374:	1ad3      	subs	r3, r2, r3
 8009376:	657b      	str	r3, [r7, #84]	; 0x54
 8009378:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800937c:	2b00      	cmp	r3, #0
 800937e:	d103      	bne.n	8009388 <f_open+0x30c>
 8009380:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009382:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009384:	429a      	cmp	r2, r3
 8009386:	d8e0      	bhi.n	800934a <f_open+0x2ce>
				}
				fp->clust = clst;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800938c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800938e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009392:	2b00      	cmp	r3, #0
 8009394:	d131      	bne.n	80093fa <f_open+0x37e>
 8009396:	693b      	ldr	r3, [r7, #16]
 8009398:	899b      	ldrh	r3, [r3, #12]
 800939a:	461a      	mov	r2, r3
 800939c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800939e:	fbb3 f1f2 	udiv	r1, r3, r2
 80093a2:	fb02 f201 	mul.w	r2, r2, r1
 80093a6:	1a9b      	subs	r3, r3, r2
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d026      	beq.n	80093fa <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80093ac:	693b      	ldr	r3, [r7, #16]
 80093ae:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80093b0:	4618      	mov	r0, r3
 80093b2:	f7fe fc86 	bl	8007cc2 <clust2sect>
 80093b6:	6478      	str	r0, [r7, #68]	; 0x44
 80093b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d103      	bne.n	80093c6 <f_open+0x34a>
						res = FR_INT_ERR;
 80093be:	2302      	movs	r3, #2
 80093c0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80093c4:	e019      	b.n	80093fa <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80093c6:	693b      	ldr	r3, [r7, #16]
 80093c8:	899b      	ldrh	r3, [r3, #12]
 80093ca:	461a      	mov	r2, r3
 80093cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80093ce:	fbb3 f2f2 	udiv	r2, r3, r2
 80093d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80093d4:	441a      	add	r2, r3
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	7858      	ldrb	r0, [r3, #1]
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	6a1a      	ldr	r2, [r3, #32]
 80093e8:	2301      	movs	r3, #1
 80093ea:	f7fe f96b 	bl	80076c4 <disk_read>
 80093ee:	4603      	mov	r3, r0
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d002      	beq.n	80093fa <f_open+0x37e>
 80093f4:	2301      	movs	r3, #1
 80093f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80093fa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d002      	beq.n	8009408 <f_open+0x38c>
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	2200      	movs	r2, #0
 8009406:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009408:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800940c:	4618      	mov	r0, r3
 800940e:	3760      	adds	r7, #96	; 0x60
 8009410:	46bd      	mov	sp, r7
 8009412:	bd80      	pop	{r7, pc}

08009414 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009414:	b480      	push	{r7}
 8009416:	b087      	sub	sp, #28
 8009418:	af00      	add	r7, sp, #0
 800941a:	60f8      	str	r0, [r7, #12]
 800941c:	60b9      	str	r1, [r7, #8]
 800941e:	4613      	mov	r3, r2
 8009420:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009422:	2301      	movs	r3, #1
 8009424:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009426:	2300      	movs	r3, #0
 8009428:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800942a:	4b1f      	ldr	r3, [pc, #124]	; (80094a8 <FATFS_LinkDriverEx+0x94>)
 800942c:	7a5b      	ldrb	r3, [r3, #9]
 800942e:	b2db      	uxtb	r3, r3
 8009430:	2b00      	cmp	r3, #0
 8009432:	d131      	bne.n	8009498 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009434:	4b1c      	ldr	r3, [pc, #112]	; (80094a8 <FATFS_LinkDriverEx+0x94>)
 8009436:	7a5b      	ldrb	r3, [r3, #9]
 8009438:	b2db      	uxtb	r3, r3
 800943a:	461a      	mov	r2, r3
 800943c:	4b1a      	ldr	r3, [pc, #104]	; (80094a8 <FATFS_LinkDriverEx+0x94>)
 800943e:	2100      	movs	r1, #0
 8009440:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009442:	4b19      	ldr	r3, [pc, #100]	; (80094a8 <FATFS_LinkDriverEx+0x94>)
 8009444:	7a5b      	ldrb	r3, [r3, #9]
 8009446:	b2db      	uxtb	r3, r3
 8009448:	4a17      	ldr	r2, [pc, #92]	; (80094a8 <FATFS_LinkDriverEx+0x94>)
 800944a:	009b      	lsls	r3, r3, #2
 800944c:	4413      	add	r3, r2
 800944e:	68fa      	ldr	r2, [r7, #12]
 8009450:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8009452:	4b15      	ldr	r3, [pc, #84]	; (80094a8 <FATFS_LinkDriverEx+0x94>)
 8009454:	7a5b      	ldrb	r3, [r3, #9]
 8009456:	b2db      	uxtb	r3, r3
 8009458:	461a      	mov	r2, r3
 800945a:	4b13      	ldr	r3, [pc, #76]	; (80094a8 <FATFS_LinkDriverEx+0x94>)
 800945c:	4413      	add	r3, r2
 800945e:	79fa      	ldrb	r2, [r7, #7]
 8009460:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009462:	4b11      	ldr	r3, [pc, #68]	; (80094a8 <FATFS_LinkDriverEx+0x94>)
 8009464:	7a5b      	ldrb	r3, [r3, #9]
 8009466:	b2db      	uxtb	r3, r3
 8009468:	1c5a      	adds	r2, r3, #1
 800946a:	b2d1      	uxtb	r1, r2
 800946c:	4a0e      	ldr	r2, [pc, #56]	; (80094a8 <FATFS_LinkDriverEx+0x94>)
 800946e:	7251      	strb	r1, [r2, #9]
 8009470:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009472:	7dbb      	ldrb	r3, [r7, #22]
 8009474:	3330      	adds	r3, #48	; 0x30
 8009476:	b2da      	uxtb	r2, r3
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	3301      	adds	r3, #1
 8009480:	223a      	movs	r2, #58	; 0x3a
 8009482:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	3302      	adds	r3, #2
 8009488:	222f      	movs	r2, #47	; 0x2f
 800948a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800948c:	68bb      	ldr	r3, [r7, #8]
 800948e:	3303      	adds	r3, #3
 8009490:	2200      	movs	r2, #0
 8009492:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009494:	2300      	movs	r3, #0
 8009496:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009498:	7dfb      	ldrb	r3, [r7, #23]
}
 800949a:	4618      	mov	r0, r3
 800949c:	371c      	adds	r7, #28
 800949e:	46bd      	mov	sp, r7
 80094a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a4:	4770      	bx	lr
 80094a6:	bf00      	nop
 80094a8:	200000cc 	.word	0x200000cc

080094ac <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b082      	sub	sp, #8
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
 80094b4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80094b6:	2200      	movs	r2, #0
 80094b8:	6839      	ldr	r1, [r7, #0]
 80094ba:	6878      	ldr	r0, [r7, #4]
 80094bc:	f7ff ffaa 	bl	8009414 <FATFS_LinkDriverEx>
 80094c0:	4603      	mov	r3, r0
}
 80094c2:	4618      	mov	r0, r3
 80094c4:	3708      	adds	r7, #8
 80094c6:	46bd      	mov	sp, r7
 80094c8:	bd80      	pop	{r7, pc}

080094ca <readBMP>:


// This function is to read N 20bits data. (N should usually equal 2, pressure + temperature)
// Takes the register, the pointer to the data (signed int), the number of 20 bits data N, the CS Port and pin, as well as the SPI port.
void readBMP(int32_t *data, uint8_t Number, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 80094ca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80094ce:	b089      	sub	sp, #36	; 0x24
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	60f8      	str	r0, [r7, #12]
 80094d4:	607a      	str	r2, [r7, #4]
 80094d6:	461a      	mov	r2, r3
 80094d8:	460b      	mov	r3, r1
 80094da:	72fb      	strb	r3, [r7, #11]
 80094dc:	4613      	mov	r3, r2
 80094de:	813b      	strh	r3, [r7, #8]
 80094e0:	466b      	mov	r3, sp
 80094e2:	461e      	mov	r6, r3
	uint16_t Size = 1 + 3*Number;
 80094e4:	7afb      	ldrb	r3, [r7, #11]
 80094e6:	b29b      	uxth	r3, r3
 80094e8:	461a      	mov	r2, r3
 80094ea:	0052      	lsls	r2, r2, #1
 80094ec:	4413      	add	r3, r2
 80094ee:	b29b      	uxth	r3, r3
 80094f0:	3301      	adds	r3, #1
 80094f2:	837b      	strh	r3, [r7, #26]
	uint8_t dataRead[Size];
 80094f4:	8b79      	ldrh	r1, [r7, #26]
 80094f6:	460b      	mov	r3, r1
 80094f8:	3b01      	subs	r3, #1
 80094fa:	617b      	str	r3, [r7, #20]
 80094fc:	b28a      	uxth	r2, r1
 80094fe:	f04f 0300 	mov.w	r3, #0
 8009502:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8009506:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 800950a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800950e:	b28a      	uxth	r2, r1
 8009510:	f04f 0300 	mov.w	r3, #0
 8009514:	00dd      	lsls	r5, r3, #3
 8009516:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800951a:	00d4      	lsls	r4, r2, #3
 800951c:	460b      	mov	r3, r1
 800951e:	3307      	adds	r3, #7
 8009520:	08db      	lsrs	r3, r3, #3
 8009522:	00db      	lsls	r3, r3, #3
 8009524:	ebad 0d03 	sub.w	sp, sp, r3
 8009528:	466b      	mov	r3, sp
 800952a:	3300      	adds	r3, #0
 800952c:	613b      	str	r3, [r7, #16]
	dataRead[0] = BMP280_DATA_REG | 0x80; 		//for a read command MSB should be 1
 800952e:	693b      	ldr	r3, [r7, #16]
 8009530:	22f7      	movs	r2, #247	; 0xf7
 8009532:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8009534:	893b      	ldrh	r3, [r7, #8]
 8009536:	2200      	movs	r2, #0
 8009538:	4619      	mov	r1, r3
 800953a:	6878      	ldr	r0, [r7, #4]
 800953c:	f7f8 fee2 	bl	8002304 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*)&dataRead, Size, 2);
 8009540:	6939      	ldr	r1, [r7, #16]
 8009542:	8b7a      	ldrh	r2, [r7, #26]
 8009544:	2302      	movs	r3, #2
 8009546:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8009548:	f7fb ffbf 	bl	80054ca <HAL_SPI_Receive>
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 800954c:	893b      	ldrh	r3, [r7, #8]
 800954e:	2201      	movs	r2, #1
 8009550:	4619      	mov	r1, r3
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f7f8 fed6 	bl	8002304 <HAL_GPIO_WritePin>

	for(uint32_t i=0;i<Number;i++){
 8009558:	2300      	movs	r3, #0
 800955a:	61fb      	str	r3, [r7, #28]
 800955c:	e01f      	b.n	800959e <readBMP+0xd4>
		*data++ = dataRead[1+3*i]<<12 | dataRead[2+3*i]<<4 | dataRead[3+3*i]; //signed int, 20 bit format !
 800955e:	68fa      	ldr	r2, [r7, #12]
 8009560:	1d13      	adds	r3, r2, #4
 8009562:	60fb      	str	r3, [r7, #12]
 8009564:	69f9      	ldr	r1, [r7, #28]
 8009566:	460b      	mov	r3, r1
 8009568:	005b      	lsls	r3, r3, #1
 800956a:	440b      	add	r3, r1
 800956c:	3301      	adds	r3, #1
 800956e:	6939      	ldr	r1, [r7, #16]
 8009570:	5ccb      	ldrb	r3, [r1, r3]
 8009572:	0318      	lsls	r0, r3, #12
 8009574:	69f9      	ldr	r1, [r7, #28]
 8009576:	460b      	mov	r3, r1
 8009578:	005b      	lsls	r3, r3, #1
 800957a:	440b      	add	r3, r1
 800957c:	3302      	adds	r3, #2
 800957e:	6939      	ldr	r1, [r7, #16]
 8009580:	5ccb      	ldrb	r3, [r1, r3]
 8009582:	011b      	lsls	r3, r3, #4
 8009584:	4318      	orrs	r0, r3
 8009586:	69fb      	ldr	r3, [r7, #28]
 8009588:	1c59      	adds	r1, r3, #1
 800958a:	460b      	mov	r3, r1
 800958c:	005b      	lsls	r3, r3, #1
 800958e:	440b      	add	r3, r1
 8009590:	6939      	ldr	r1, [r7, #16]
 8009592:	5ccb      	ldrb	r3, [r1, r3]
 8009594:	4303      	orrs	r3, r0
 8009596:	6013      	str	r3, [r2, #0]
	for(uint32_t i=0;i<Number;i++){
 8009598:	69fb      	ldr	r3, [r7, #28]
 800959a:	3301      	adds	r3, #1
 800959c:	61fb      	str	r3, [r7, #28]
 800959e:	7afa      	ldrb	r2, [r7, #11]
 80095a0:	69fb      	ldr	r3, [r7, #28]
 80095a2:	429a      	cmp	r2, r3
 80095a4:	d8db      	bhi.n	800955e <readBMP+0x94>
 80095a6:	46b5      	mov	sp, r6
	}
}
 80095a8:	bf00      	nop
 80095aa:	3724      	adds	r7, #36	; 0x24
 80095ac:	46bd      	mov	sp, r7
 80095ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080095b2 <read16BMP>:


//Fct to read short uint16_t with LSB in the first position (for reading calibration parameters)
uint16_t read16BMP(uint8_t registerAdress, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 80095b2:	b580      	push	{r7, lr}
 80095b4:	b086      	sub	sp, #24
 80095b6:	af00      	add	r7, sp, #0
 80095b8:	60b9      	str	r1, [r7, #8]
 80095ba:	607b      	str	r3, [r7, #4]
 80095bc:	4603      	mov	r3, r0
 80095be:	73fb      	strb	r3, [r7, #15]
 80095c0:	4613      	mov	r3, r2
 80095c2:	81bb      	strh	r3, [r7, #12]
	uint16_t data = 0;
 80095c4:	2300      	movs	r3, #0
 80095c6:	82fb      	strh	r3, [r7, #22]
	uint16_t Size = 3;
 80095c8:	2303      	movs	r3, #3
 80095ca:	82bb      	strh	r3, [r7, #20]
	uint8_t dataRead[3] = {0};
 80095cc:	f107 0310 	add.w	r3, r7, #16
 80095d0:	2100      	movs	r1, #0
 80095d2:	460a      	mov	r2, r1
 80095d4:	801a      	strh	r2, [r3, #0]
 80095d6:	460a      	mov	r2, r1
 80095d8:	709a      	strb	r2, [r3, #2]
	dataRead[0] = registerAdress | 0x80; 	//for a read command MSB should be 1
 80095da:	7bfb      	ldrb	r3, [r7, #15]
 80095dc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80095e0:	b2db      	uxtb	r3, r3
 80095e2:	743b      	strb	r3, [r7, #16]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 80095e4:	89bb      	ldrh	r3, [r7, #12]
 80095e6:	2200      	movs	r2, #0
 80095e8:	4619      	mov	r1, r3
 80095ea:	68b8      	ldr	r0, [r7, #8]
 80095ec:	f7f8 fe8a 	bl	8002304 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*)&dataRead, Size, 10);
 80095f0:	8aba      	ldrh	r2, [r7, #20]
 80095f2:	f107 0110 	add.w	r1, r7, #16
 80095f6:	230a      	movs	r3, #10
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	f7fb ff66 	bl	80054ca <HAL_SPI_Receive>
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 80095fe:	89bb      	ldrh	r3, [r7, #12]
 8009600:	2201      	movs	r2, #1
 8009602:	4619      	mov	r1, r3
 8009604:	68b8      	ldr	r0, [r7, #8]
 8009606:	f7f8 fe7d 	bl	8002304 <HAL_GPIO_WritePin>

	data = dataRead[2]<<8 | dataRead[1]; 	//WARNING, unusual : MSB in the second position
 800960a:	7cbb      	ldrb	r3, [r7, #18]
 800960c:	021b      	lsls	r3, r3, #8
 800960e:	b21a      	sxth	r2, r3
 8009610:	7c7b      	ldrb	r3, [r7, #17]
 8009612:	b21b      	sxth	r3, r3
 8009614:	4313      	orrs	r3, r2
 8009616:	b21b      	sxth	r3, r3
 8009618:	82fb      	strh	r3, [r7, #22]
	return data;
 800961a:	8afb      	ldrh	r3, [r7, #22]
}
 800961c:	4618      	mov	r0, r3
 800961e:	3718      	adds	r7, #24
 8009620:	46bd      	mov	sp, r7
 8009622:	bd80      	pop	{r7, pc}

08009624 <readParamBmp>:


//This function is to read the calibration parameters from the BMP memory
void readParamBmp(param *bmp, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b084      	sub	sp, #16
 8009628:	af00      	add	r7, sp, #0
 800962a:	60f8      	str	r0, [r7, #12]
 800962c:	60b9      	str	r1, [r7, #8]
 800962e:	603b      	str	r3, [r7, #0]
 8009630:	4613      	mov	r3, r2
 8009632:	80fb      	strh	r3, [r7, #6]
	bmp->T1 = (uint16_t) read16BMP(0x08, NSS_GPIO_Port, NSS_Pin, hspiN); 	//0x88, 0x08 since MSB added by the reading fct
 8009634:	88fa      	ldrh	r2, [r7, #6]
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	68b9      	ldr	r1, [r7, #8]
 800963a:	2008      	movs	r0, #8
 800963c:	f7ff ffb9 	bl	80095b2 <read16BMP>
 8009640:	4603      	mov	r3, r0
 8009642:	461a      	mov	r2, r3
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	801a      	strh	r2, [r3, #0]
	bmp->T2 = (int16_t) read16BMP(0x0A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8A
 8009648:	88fa      	ldrh	r2, [r7, #6]
 800964a:	683b      	ldr	r3, [r7, #0]
 800964c:	68b9      	ldr	r1, [r7, #8]
 800964e:	200a      	movs	r0, #10
 8009650:	f7ff ffaf 	bl	80095b2 <read16BMP>
 8009654:	4603      	mov	r3, r0
 8009656:	b21a      	sxth	r2, r3
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	809a      	strh	r2, [r3, #4]
	bmp->T3 = (int16_t) read16BMP(0x0C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8C
 800965c:	88fa      	ldrh	r2, [r7, #6]
 800965e:	683b      	ldr	r3, [r7, #0]
 8009660:	68b9      	ldr	r1, [r7, #8]
 8009662:	200c      	movs	r0, #12
 8009664:	f7ff ffa5 	bl	80095b2 <read16BMP>
 8009668:	4603      	mov	r3, r0
 800966a:	b21a      	sxth	r2, r3
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	80da      	strh	r2, [r3, #6]
	bmp->P1 = (uint16_t) read16BMP(0x0E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8E
 8009670:	88fa      	ldrh	r2, [r7, #6]
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	68b9      	ldr	r1, [r7, #8]
 8009676:	200e      	movs	r0, #14
 8009678:	f7ff ff9b 	bl	80095b2 <read16BMP>
 800967c:	4603      	mov	r3, r0
 800967e:	461a      	mov	r2, r3
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	805a      	strh	r2, [r3, #2]
	bmp->P2 = (int16_t) read16BMP(0x10, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x90
 8009684:	88fa      	ldrh	r2, [r7, #6]
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	68b9      	ldr	r1, [r7, #8]
 800968a:	2010      	movs	r0, #16
 800968c:	f7ff ff91 	bl	80095b2 <read16BMP>
 8009690:	4603      	mov	r3, r0
 8009692:	b21a      	sxth	r2, r3
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	811a      	strh	r2, [r3, #8]
	bmp->P3 = (int16_t) read16BMP(0x12, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x92
 8009698:	88fa      	ldrh	r2, [r7, #6]
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	68b9      	ldr	r1, [r7, #8]
 800969e:	2012      	movs	r0, #18
 80096a0:	f7ff ff87 	bl	80095b2 <read16BMP>
 80096a4:	4603      	mov	r3, r0
 80096a6:	b21a      	sxth	r2, r3
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	815a      	strh	r2, [r3, #10]
	bmp->P4 = (int16_t) read16BMP(0x14, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x94
 80096ac:	88fa      	ldrh	r2, [r7, #6]
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	68b9      	ldr	r1, [r7, #8]
 80096b2:	2014      	movs	r0, #20
 80096b4:	f7ff ff7d 	bl	80095b2 <read16BMP>
 80096b8:	4603      	mov	r3, r0
 80096ba:	b21a      	sxth	r2, r3
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	819a      	strh	r2, [r3, #12]
	bmp->P5 = (int16_t) read16BMP(0x16, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x96
 80096c0:	88fa      	ldrh	r2, [r7, #6]
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	68b9      	ldr	r1, [r7, #8]
 80096c6:	2016      	movs	r0, #22
 80096c8:	f7ff ff73 	bl	80095b2 <read16BMP>
 80096cc:	4603      	mov	r3, r0
 80096ce:	b21a      	sxth	r2, r3
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	81da      	strh	r2, [r3, #14]
	bmp->P6 = (int16_t) read16BMP(0x18, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x98
 80096d4:	88fa      	ldrh	r2, [r7, #6]
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	68b9      	ldr	r1, [r7, #8]
 80096da:	2018      	movs	r0, #24
 80096dc:	f7ff ff69 	bl	80095b2 <read16BMP>
 80096e0:	4603      	mov	r3, r0
 80096e2:	b21a      	sxth	r2, r3
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	821a      	strh	r2, [r3, #16]
	bmp->P7 = (int16_t) read16BMP(0x1A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9A
 80096e8:	88fa      	ldrh	r2, [r7, #6]
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	68b9      	ldr	r1, [r7, #8]
 80096ee:	201a      	movs	r0, #26
 80096f0:	f7ff ff5f 	bl	80095b2 <read16BMP>
 80096f4:	4603      	mov	r3, r0
 80096f6:	b21a      	sxth	r2, r3
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	825a      	strh	r2, [r3, #18]
	bmp->P8 = (int16_t) read16BMP(0x1C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9C
 80096fc:	88fa      	ldrh	r2, [r7, #6]
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	68b9      	ldr	r1, [r7, #8]
 8009702:	201c      	movs	r0, #28
 8009704:	f7ff ff55 	bl	80095b2 <read16BMP>
 8009708:	4603      	mov	r3, r0
 800970a:	b21a      	sxth	r2, r3
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	829a      	strh	r2, [r3, #20]
	bmp->P9 = (int16_t) read16BMP(0x1E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9E
 8009710:	88fa      	ldrh	r2, [r7, #6]
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	68b9      	ldr	r1, [r7, #8]
 8009716:	201e      	movs	r0, #30
 8009718:	f7ff ff4b 	bl	80095b2 <read16BMP>
 800971c:	4603      	mov	r3, r0
 800971e:	b21a      	sxth	r2, r3
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	82da      	strh	r2, [r3, #22]
}
 8009724:	bf00      	nop
 8009726:	3710      	adds	r7, #16
 8009728:	46bd      	mov	sp, r7
 800972a:	bd80      	pop	{r7, pc}

0800972c <initBMP>:


// Initialize the BMP sensors, take NSS pin and port and SPI port.
// Return 1 is successful, 0 otherwise
uint32_t initBMP(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b088      	sub	sp, #32
 8009730:	af02      	add	r7, sp, #8
 8009732:	60f8      	str	r0, [r7, #12]
 8009734:	460b      	mov	r3, r1
 8009736:	607a      	str	r2, [r7, #4]
 8009738:	817b      	strh	r3, [r7, #10]
	uint32_t verif = 0;
 800973a:	2300      	movs	r3, #0
 800973c:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 800973e:	2300      	movs	r3, #0
 8009740:	74fb      	strb	r3, [r7, #19]

	read8(BMP280_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 8009742:	897a      	ldrh	r2, [r7, #10]
 8009744:	f107 0113 	add.w	r1, r7, #19
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	9300      	str	r3, [sp, #0]
 800974c:	4613      	mov	r3, r2
 800974e:	68fa      	ldr	r2, [r7, #12]
 8009750:	20d0      	movs	r0, #208	; 0xd0
 8009752:	f002 fe77 	bl	800c444 <read8>
	if(dataRead == BMP280_ID){verif = 1;}
 8009756:	7cfb      	ldrb	r3, [r7, #19]
 8009758:	2b58      	cmp	r3, #88	; 0x58
 800975a:	d101      	bne.n	8009760 <initBMP+0x34>
 800975c:	2301      	movs	r3, #1
 800975e:	617b      	str	r3, [r7, #20]

	write8(BMP280_RESET_REG, BMP280_RESET_CMD, NSS_GPIO_Port, NSS_Pin, hspiN);
 8009760:	897a      	ldrh	r2, [r7, #10]
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	9300      	str	r3, [sp, #0]
 8009766:	4613      	mov	r3, r2
 8009768:	68fa      	ldr	r2, [r7, #12]
 800976a:	21b6      	movs	r1, #182	; 0xb6
 800976c:	20e0      	movs	r0, #224	; 0xe0
 800976e:	f002 fe2a 	bl	800c3c6 <write8>
	HAL_Delay(10);
 8009772:	200a      	movs	r0, #10
 8009774:	f7f7 fcc6 	bl	8001104 <HAL_Delay>
	if(write8(BMP280_CTRL_MEAS, BMP280_OVERSAMPL_TEMP | BMP280_OVERSAMPL_PRESS | BMP280_MODE_NORMAL, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009778:	897a      	ldrh	r2, [r7, #10]
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	9300      	str	r3, [sp, #0]
 800977e:	4613      	mov	r3, r2
 8009780:	68fa      	ldr	r2, [r7, #12]
 8009782:	2133      	movs	r1, #51	; 0x33
 8009784:	2074      	movs	r0, #116	; 0x74
 8009786:	f002 fe1e 	bl	800c3c6 <write8>
 800978a:	4603      	mov	r3, r0
 800978c:	2b01      	cmp	r3, #1
 800978e:	d001      	beq.n	8009794 <initBMP+0x68>
 8009790:	2300      	movs	r3, #0
 8009792:	617b      	str	r3, [r7, #20]
	if(write8(BMP280_CONFIG, BMP280_TSB_05 | BMP280_IRR_8 | BMP280_EN_SPI3, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009794:	897a      	ldrh	r2, [r7, #10]
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	9300      	str	r3, [sp, #0]
 800979a:	4613      	mov	r3, r2
 800979c:	68fa      	ldr	r2, [r7, #12]
 800979e:	210c      	movs	r1, #12
 80097a0:	2075      	movs	r0, #117	; 0x75
 80097a2:	f002 fe10 	bl	800c3c6 <write8>
 80097a6:	4603      	mov	r3, r0
 80097a8:	2b01      	cmp	r3, #1
 80097aa:	d001      	beq.n	80097b0 <initBMP+0x84>
 80097ac:	2300      	movs	r3, #0
 80097ae:	617b      	str	r3, [r7, #20]

	return verif;
 80097b0:	697b      	ldr	r3, [r7, #20]
}
 80097b2:	4618      	mov	r0, r3
 80097b4:	3718      	adds	r7, #24
 80097b6:	46bd      	mov	sp, r7
 80097b8:	bd80      	pop	{r7, pc}

080097ba <bmpCompensate>:

// Compensate the raw reading adc_T and adc_P from the baro
// T is given with a resolution of 0.01DegC, ie "5123" = 51.23C
// divide p value to get the pressure in Pa. "24674867" = 24674867/256 = 96386.2 Pa
void bmpCompensate(int32_t bmpRaw[2], int32_t *bmpCompensated, param Bmp)
{
 80097ba:	b082      	sub	sp, #8
 80097bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80097c0:	b0a6      	sub	sp, #152	; 0x98
 80097c2:	af00      	add	r7, sp, #0
 80097c4:	66f8      	str	r0, [r7, #108]	; 0x6c
 80097c6:	66b9      	str	r1, [r7, #104]	; 0x68
 80097c8:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80097cc:	e881 000c 	stmia.w	r1, {r2, r3}
	int32_t t_fine;
	int32_t var1, var2, T;
	var1 = ((((bmpRaw[1]>>3) - ((int32_t)Bmp.T1<<1))) * ((int32_t)Bmp.T2)) >> 11;
 80097d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80097d2:	3304      	adds	r3, #4
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	10da      	asrs	r2, r3, #3
 80097d8:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 80097dc:	005b      	lsls	r3, r3, #1
 80097de:	1ad2      	subs	r2, r2, r3
 80097e0:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	; 0xbc
 80097e4:	fb03 f302 	mul.w	r3, r3, r2
 80097e8:	12db      	asrs	r3, r3, #11
 80097ea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	var2 = (((((bmpRaw[1]>>4) - ((int32_t)Bmp.T1)) * ((bmpRaw[1]>>4) - ((int32_t)Bmp.T1))) >> 12) * ((int32_t)Bmp.T3)) >> 14;
 80097ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80097f0:	3304      	adds	r3, #4
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	111a      	asrs	r2, r3, #4
 80097f6:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 80097fa:	1ad1      	subs	r1, r2, r3
 80097fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80097fe:	3304      	adds	r3, #4
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	111a      	asrs	r2, r3, #4
 8009804:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8009808:	1ad3      	subs	r3, r2, r3
 800980a:	fb03 f301 	mul.w	r3, r3, r1
 800980e:	131a      	asrs	r2, r3, #12
 8009810:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	; 0xbe
 8009814:	fb03 f302 	mul.w	r3, r3, r2
 8009818:	139b      	asrs	r3, r3, #14
 800981a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	t_fine = var1 + var2;
 800981e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009822:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009826:	4413      	add	r3, r2
 8009828:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	T = (t_fine * 5 +128) >> 8;
 800982c:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8009830:	4613      	mov	r3, r2
 8009832:	009b      	lsls	r3, r3, #2
 8009834:	4413      	add	r3, r2
 8009836:	3380      	adds	r3, #128	; 0x80
 8009838:	121b      	asrs	r3, r3, #8
 800983a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	*bmpCompensated++ = T;
 800983e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009840:	1d13      	adds	r3, r2, #4
 8009842:	66bb      	str	r3, [r7, #104]	; 0x68
 8009844:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009848:	6013      	str	r3, [r2, #0]

	int64_t var11, var22, p;
	var11 = ((int64_t)t_fine) - 128000;
 800984a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800984e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009852:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 8009856:	f144 34ff 	adc.w	r4, r4, #4294967295
 800985a:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	var22 = var11 * var11 * (int64_t)Bmp.P6;
 800985e:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009862:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009866:	fb03 f102 	mul.w	r1, r3, r2
 800986a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800986e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009872:	fb03 f302 	mul.w	r3, r3, r2
 8009876:	18cc      	adds	r4, r1, r3
 8009878:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800987c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009880:	fba2 0103 	umull	r0, r1, r2, r3
 8009884:	1863      	adds	r3, r4, r1
 8009886:	4619      	mov	r1, r3
 8009888:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	; 0xc8
 800988c:	b21b      	sxth	r3, r3
 800988e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009892:	fb03 f501 	mul.w	r5, r3, r1
 8009896:	fb00 f204 	mul.w	r2, r0, r4
 800989a:	442a      	add	r2, r5
 800989c:	fba0 3403 	umull	r3, r4, r0, r3
 80098a0:	4422      	add	r2, r4
 80098a2:	4614      	mov	r4, r2
 80098a4:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
 80098a8:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	var22 = var22 + ((var11*(int64_t)Bmp.P5)<<17);
 80098ac:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 80098b0:	b21b      	sxth	r3, r3
 80098b2:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80098b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80098ba:	fb04 f102 	mul.w	r1, r4, r2
 80098be:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80098c2:	fb03 f202 	mul.w	r2, r3, r2
 80098c6:	4411      	add	r1, r2
 80098c8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80098cc:	fba2 3403 	umull	r3, r4, r2, r3
 80098d0:	190a      	adds	r2, r1, r4
 80098d2:	4614      	mov	r4, r2
 80098d4:	ea4f 4944 	mov.w	r9, r4, lsl #17
 80098d8:	ea49 39d3 	orr.w	r9, r9, r3, lsr #15
 80098dc:	ea4f 4843 	mov.w	r8, r3, lsl #17
 80098e0:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 80098e4:	eb13 0308 	adds.w	r3, r3, r8
 80098e8:	eb44 0409 	adc.w	r4, r4, r9
 80098ec:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	var22 = var22 + (((int64_t)Bmp.P4)<<35);
 80098f0:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	; 0xc4
 80098f4:	b21b      	sxth	r3, r3
 80098f6:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80098fa:	00db      	lsls	r3, r3, #3
 80098fc:	60fb      	str	r3, [r7, #12]
 80098fe:	2300      	movs	r3, #0
 8009900:	60bb      	str	r3, [r7, #8]
 8009902:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8009906:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800990a:	18c9      	adds	r1, r1, r3
 800990c:	eb42 0204 	adc.w	r2, r2, r4
 8009910:	460b      	mov	r3, r1
 8009912:	4614      	mov	r4, r2
 8009914:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
 8009918:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800991c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009920:	fb03 f102 	mul.w	r1, r3, r2
 8009924:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009928:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800992c:	fb03 f302 	mul.w	r3, r3, r2
 8009930:	18cc      	adds	r4, r1, r3
 8009932:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009936:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800993a:	fba2 0103 	umull	r0, r1, r2, r3
 800993e:	1863      	adds	r3, r4, r1
 8009940:	4619      	mov	r1, r3
 8009942:	f9b7 30c2 	ldrsh.w	r3, [r7, #194]	; 0xc2
 8009946:	b21b      	sxth	r3, r3
 8009948:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800994c:	fb03 f501 	mul.w	r5, r3, r1
 8009950:	fb00 f204 	mul.w	r2, r0, r4
 8009954:	442a      	add	r2, r5
 8009956:	fba0 3403 	umull	r3, r4, r0, r3
 800995a:	4422      	add	r2, r4
 800995c:	4614      	mov	r4, r2
 800995e:	0a1a      	lsrs	r2, r3, #8
 8009960:	663a      	str	r2, [r7, #96]	; 0x60
 8009962:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009964:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 8009968:	663a      	str	r2, [r7, #96]	; 0x60
 800996a:	1223      	asrs	r3, r4, #8
 800996c:	667b      	str	r3, [r7, #100]	; 0x64
 800996e:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	; 0xc0
 8009972:	b21b      	sxth	r3, r3
 8009974:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009978:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800997c:	fb04 f102 	mul.w	r1, r4, r2
 8009980:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009984:	fb03 f202 	mul.w	r2, r3, r2
 8009988:	4411      	add	r1, r2
 800998a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800998e:	fba2 3403 	umull	r3, r4, r2, r3
 8009992:	190a      	adds	r2, r1, r4
 8009994:	4614      	mov	r4, r2
 8009996:	0322      	lsls	r2, r4, #12
 8009998:	65fa      	str	r2, [r7, #92]	; 0x5c
 800999a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800999c:	ea42 5213 	orr.w	r2, r2, r3, lsr #20
 80099a0:	65fa      	str	r2, [r7, #92]	; 0x5c
 80099a2:	031b      	lsls	r3, r3, #12
 80099a4:	65bb      	str	r3, [r7, #88]	; 0x58
 80099a6:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 80099aa:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 80099ae:	185b      	adds	r3, r3, r1
 80099b0:	eb44 0402 	adc.w	r4, r4, r2
 80099b4:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	var11 = (((((int64_t)1)<<47)+var11))*((int64_t)Bmp.P1)>>33;
 80099b8:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 80099bc:	1c19      	adds	r1, r3, #0
 80099be:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 80099c2:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 80099c6:	b29b      	uxth	r3, r3
 80099c8:	f04f 0400 	mov.w	r4, #0
 80099cc:	fb03 f502 	mul.w	r5, r3, r2
 80099d0:	fb01 f004 	mul.w	r0, r1, r4
 80099d4:	4428      	add	r0, r5
 80099d6:	fba1 3403 	umull	r3, r4, r1, r3
 80099da:	1902      	adds	r2, r0, r4
 80099dc:	4614      	mov	r4, r2
 80099de:	1062      	asrs	r2, r4, #1
 80099e0:	603a      	str	r2, [r7, #0]
 80099e2:	17e3      	asrs	r3, r4, #31
 80099e4:	607b      	str	r3, [r7, #4]
 80099e6:	e897 0018 	ldmia.w	r7, {r3, r4}
 80099ea:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	if(var1==0){
 80099ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d103      	bne.n	80099fe <bmpCompensate+0x244>
		*bmpCompensated = (uint32_t) 0;
 80099f6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80099f8:	2200      	movs	r2, #0
 80099fa:	601a      	str	r2, [r3, #0]
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
		*bmpCompensated = (uint32_t) p;
	}
}
 80099fc:	e0d9      	b.n	8009bb2 <bmpCompensate+0x3f8>
		p = 1048576-bmpRaw[0];
 80099fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8009a06:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009a0a:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		p = (((p<<31)-var22)*3125)/var11;
 8009a0e:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 8009a12:	07e2      	lsls	r2, r4, #31
 8009a14:	657a      	str	r2, [r7, #84]	; 0x54
 8009a16:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009a18:	ea42 0253 	orr.w	r2, r2, r3, lsr #1
 8009a1c:	657a      	str	r2, [r7, #84]	; 0x54
 8009a1e:	07db      	lsls	r3, r3, #31
 8009a20:	653b      	str	r3, [r7, #80]	; 0x50
 8009a22:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8009a26:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8009a2a:	1ac9      	subs	r1, r1, r3
 8009a2c:	eb62 0204 	sbc.w	r2, r2, r4
 8009a30:	460b      	mov	r3, r1
 8009a32:	4614      	mov	r4, r2
 8009a34:	18db      	adds	r3, r3, r3
 8009a36:	eb44 0404 	adc.w	r4, r4, r4
 8009a3a:	185b      	adds	r3, r3, r1
 8009a3c:	eb44 0402 	adc.w	r4, r4, r2
 8009a40:	01a0      	lsls	r0, r4, #6
 8009a42:	6378      	str	r0, [r7, #52]	; 0x34
 8009a44:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8009a46:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 8009a4a:	6378      	str	r0, [r7, #52]	; 0x34
 8009a4c:	0198      	lsls	r0, r3, #6
 8009a4e:	6338      	str	r0, [r7, #48]	; 0x30
 8009a50:	e9d7 890c 	ldrd	r8, r9, [r7, #48]	; 0x30
 8009a54:	eb18 0803 	adds.w	r8, r8, r3
 8009a58:	eb49 0904 	adc.w	r9, r9, r4
 8009a5c:	4643      	mov	r3, r8
 8009a5e:	464c      	mov	r4, r9
 8009a60:	00a0      	lsls	r0, r4, #2
 8009a62:	62f8      	str	r0, [r7, #44]	; 0x2c
 8009a64:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009a66:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 8009a6a:	62f8      	str	r0, [r7, #44]	; 0x2c
 8009a6c:	009b      	lsls	r3, r3, #2
 8009a6e:	62bb      	str	r3, [r7, #40]	; 0x28
 8009a70:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8009a74:	185b      	adds	r3, r3, r1
 8009a76:	eb44 0402 	adc.w	r4, r4, r2
 8009a7a:	00a0      	lsls	r0, r4, #2
 8009a7c:	6278      	str	r0, [r7, #36]	; 0x24
 8009a7e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009a80:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 8009a84:	6278      	str	r0, [r7, #36]	; 0x24
 8009a86:	009b      	lsls	r3, r3, #2
 8009a88:	623b      	str	r3, [r7, #32]
 8009a8a:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8009a8e:	eb13 0801 	adds.w	r8, r3, r1
 8009a92:	eb44 0902 	adc.w	r9, r4, r2
 8009a96:	4640      	mov	r0, r8
 8009a98:	4649      	mov	r1, r9
 8009a9a:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8009a9e:	f7f7 f8e7 	bl	8000c70 <__aeabi_ldivmod>
 8009aa2:	4603      	mov	r3, r0
 8009aa4:	460c      	mov	r4, r1
 8009aa6:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
 8009aaa:	f9b7 30ce 	ldrsh.w	r3, [r7, #206]	; 0xce
 8009aae:	b218      	sxth	r0, r3
 8009ab0:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8009ab4:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 8009ab8:	0b5a      	lsrs	r2, r3, #13
 8009aba:	64ba      	str	r2, [r7, #72]	; 0x48
 8009abc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009abe:	ea42 42c4 	orr.w	r2, r2, r4, lsl #19
 8009ac2:	64ba      	str	r2, [r7, #72]	; 0x48
 8009ac4:	1363      	asrs	r3, r4, #13
 8009ac6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009ac8:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8009acc:	4623      	mov	r3, r4
 8009ace:	fb03 f201 	mul.w	r2, r3, r1
 8009ad2:	462b      	mov	r3, r5
 8009ad4:	fb00 f303 	mul.w	r3, r0, r3
 8009ad8:	441a      	add	r2, r3
 8009ada:	4623      	mov	r3, r4
 8009adc:	fba0 3403 	umull	r3, r4, r0, r3
 8009ae0:	4422      	add	r2, r4
 8009ae2:	4614      	mov	r4, r2
 8009ae4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8009ae8:	ea4f 3a51 	mov.w	sl, r1, lsr #13
 8009aec:	ea4a 4ac2 	orr.w	sl, sl, r2, lsl #19
 8009af0:	ea4f 3b62 	mov.w	fp, r2, asr #13
 8009af4:	fb0a f104 	mul.w	r1, sl, r4
 8009af8:	fb03 f20b 	mul.w	r2, r3, fp
 8009afc:	440a      	add	r2, r1
 8009afe:	fba3 340a 	umull	r3, r4, r3, sl
 8009b02:	4422      	add	r2, r4
 8009b04:	4614      	mov	r4, r2
 8009b06:	0e5a      	lsrs	r2, r3, #25
 8009b08:	61ba      	str	r2, [r7, #24]
 8009b0a:	69ba      	ldr	r2, [r7, #24]
 8009b0c:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 8009b10:	61ba      	str	r2, [r7, #24]
 8009b12:	1663      	asrs	r3, r4, #25
 8009b14:	61fb      	str	r3, [r7, #28]
 8009b16:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8009b1a:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 8009b1e:	f9b7 30cc 	ldrsh.w	r3, [r7, #204]	; 0xcc
 8009b22:	b21b      	sxth	r3, r3
 8009b24:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009b28:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009b2a:	fb04 f102 	mul.w	r1, r4, r2
 8009b2e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8009b30:	fb03 f202 	mul.w	r2, r3, r2
 8009b34:	440a      	add	r2, r1
 8009b36:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8009b38:	fba1 3403 	umull	r3, r4, r1, r3
 8009b3c:	4422      	add	r2, r4
 8009b3e:	4614      	mov	r4, r2
 8009b40:	0cda      	lsrs	r2, r3, #19
 8009b42:	613a      	str	r2, [r7, #16]
 8009b44:	693a      	ldr	r2, [r7, #16]
 8009b46:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8009b4a:	613a      	str	r2, [r7, #16]
 8009b4c:	14e3      	asrs	r3, r4, #19
 8009b4e:	617b      	str	r3, [r7, #20]
 8009b50:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8009b54:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
 8009b58:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8009b5c:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 8009b60:	18c9      	adds	r1, r1, r3
 8009b62:	eb42 0204 	adc.w	r2, r2, r4
 8009b66:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8009b6a:	185b      	adds	r3, r3, r1
 8009b6c:	eb44 0402 	adc.w	r4, r4, r2
 8009b70:	0a1a      	lsrs	r2, r3, #8
 8009b72:	643a      	str	r2, [r7, #64]	; 0x40
 8009b74:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009b76:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 8009b7a:	643a      	str	r2, [r7, #64]	; 0x40
 8009b7c:	1223      	asrs	r3, r4, #8
 8009b7e:	647b      	str	r3, [r7, #68]	; 0x44
 8009b80:	f9b7 30ca 	ldrsh.w	r3, [r7, #202]	; 0xca
 8009b84:	b21b      	sxth	r3, r3
 8009b86:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009b8a:	0122      	lsls	r2, r4, #4
 8009b8c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8009b8e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009b90:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 8009b94:	63fa      	str	r2, [r7, #60]	; 0x3c
 8009b96:	011b      	lsls	r3, r3, #4
 8009b98:	63bb      	str	r3, [r7, #56]	; 0x38
 8009b9a:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8009b9e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8009ba2:	185b      	adds	r3, r3, r1
 8009ba4:	eb44 0402 	adc.w	r4, r4, r2
 8009ba8:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		*bmpCompensated = (uint32_t) p;
 8009bac:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009bae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009bb0:	601a      	str	r2, [r3, #0]
}
 8009bb2:	bf00      	nop
 8009bb4:	3798      	adds	r7, #152	; 0x98
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009bbc:	b002      	add	sp, #8
 8009bbe:	4770      	bx	lr

08009bc0 <readBMPCal>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 34us
//This function read the data from the BMP and compensate it, result is in bmpCompensated (pressure and temperature)
void readBMPCal(int32_t *bmpCompensated, param Bmp, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8009bc0:	b084      	sub	sp, #16
 8009bc2:	b5b0      	push	{r4, r5, r7, lr}
 8009bc4:	b088      	sub	sp, #32
 8009bc6:	af04      	add	r7, sp, #16
 8009bc8:	6078      	str	r0, [r7, #4]
 8009bca:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009bce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	int32_t bmpRaw[2] = {0};
 8009bd2:	f107 0308 	add.w	r3, r7, #8
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	601a      	str	r2, [r3, #0]
 8009bda:	605a      	str	r2, [r3, #4]
	readBMP((int32_t*)&bmpRaw, 2, NSS_GPIO_Port, NSS_Pin, hspiN); //Read BMP data registers
 8009bdc:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8009be0:	f107 0008 	add.w	r0, r7, #8
 8009be4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009be6:	9300      	str	r3, [sp, #0]
 8009be8:	4613      	mov	r3, r2
 8009bea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009bec:	2102      	movs	r1, #2
 8009bee:	f7ff fc6c 	bl	80094ca <readBMP>
	bmpCompensate(bmpRaw, bmpCompensated, Bmp);
 8009bf2:	f107 0508 	add.w	r5, r7, #8
 8009bf6:	466c      	mov	r4, sp
 8009bf8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009bfc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009bfe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8009c02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009c06:	cb0c      	ldmia	r3, {r2, r3}
 8009c08:	6879      	ldr	r1, [r7, #4]
 8009c0a:	4628      	mov	r0, r5
 8009c0c:	f7ff fdd5 	bl	80097ba <bmpCompensate>
}
 8009c10:	bf00      	nop
 8009c12:	3710      	adds	r7, #16
 8009c14:	46bd      	mov	sp, r7
 8009c16:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8009c1a:	b004      	add	sp, #16
 8009c1c:	4770      	bx	lr
	...

08009c20 <convBMP>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 12us
// Convert data into float to debug, check, processing, takes as input int32_t and float (booth 2 values)
// T is given with a resolution of 0.01DegC, ie "5123" = 51.23C, divide p value to get the pressure in Pa. "24674867" = 24674867/256 = 96386.2 Pa
void convBMP(int32_t *bmpCompensated, float *bmpConv)
{
 8009c20:	b590      	push	{r4, r7, lr}
 8009c22:	b083      	sub	sp, #12
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
 8009c28:	6039      	str	r1, [r7, #0]
	bmpConv[0] = bmpCompensated[0] / 100.0;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	4618      	mov	r0, r3
 8009c30:	f7f6 fc90 	bl	8000554 <__aeabi_i2d>
 8009c34:	f04f 0200 	mov.w	r2, #0
 8009c38:	4b12      	ldr	r3, [pc, #72]	; (8009c84 <convBMP+0x64>)
 8009c3a:	f7f6 fe1b 	bl	8000874 <__aeabi_ddiv>
 8009c3e:	4603      	mov	r3, r0
 8009c40:	460c      	mov	r4, r1
 8009c42:	4618      	mov	r0, r3
 8009c44:	4621      	mov	r1, r4
 8009c46:	f7f6 ffc3 	bl	8000bd0 <__aeabi_d2f>
 8009c4a:	4602      	mov	r2, r0
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	601a      	str	r2, [r3, #0]
	bmpConv[1] = bmpCompensated[1] / 256.0;
 8009c50:	683b      	ldr	r3, [r7, #0]
 8009c52:	1d1c      	adds	r4, r3, #4
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	3304      	adds	r3, #4
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	f7f6 fc7a 	bl	8000554 <__aeabi_i2d>
 8009c60:	f04f 0200 	mov.w	r2, #0
 8009c64:	4b08      	ldr	r3, [pc, #32]	; (8009c88 <convBMP+0x68>)
 8009c66:	f7f6 fe05 	bl	8000874 <__aeabi_ddiv>
 8009c6a:	4602      	mov	r2, r0
 8009c6c:	460b      	mov	r3, r1
 8009c6e:	4610      	mov	r0, r2
 8009c70:	4619      	mov	r1, r3
 8009c72:	f7f6 ffad 	bl	8000bd0 <__aeabi_d2f>
 8009c76:	4603      	mov	r3, r0
 8009c78:	6023      	str	r3, [r4, #0]
}
 8009c7a:	bf00      	nop
 8009c7c:	370c      	adds	r7, #12
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	bd90      	pop	{r4, r7, pc}
 8009c82:	bf00      	nop
 8009c84:	40590000 	.word	0x40590000
 8009c88:	40700000 	.word	0x40700000

08009c8c <initIMU_slow>:

	return verif;
}

uint32_t initIMU_slow(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b088      	sub	sp, #32
 8009c90:	af02      	add	r7, sp, #8
 8009c92:	60f8      	str	r0, [r7, #12]
 8009c94:	460b      	mov	r3, r1
 8009c96:	607a      	str	r2, [r7, #4]
 8009c98:	817b      	strh	r3, [r7, #10]
	uint32_t verif = 0;
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	74fb      	strb	r3, [r7, #19]

	read8(ICM_REG_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 8009ca2:	897a      	ldrh	r2, [r7, #10]
 8009ca4:	f107 0113 	add.w	r1, r7, #19
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	9300      	str	r3, [sp, #0]
 8009cac:	4613      	mov	r3, r2
 8009cae:	68fa      	ldr	r2, [r7, #12]
 8009cb0:	2075      	movs	r0, #117	; 0x75
 8009cb2:	f002 fbc7 	bl	800c444 <read8>
	if(dataRead == ICM_CMD_ID){verif = 1;}
 8009cb6:	7cfb      	ldrb	r3, [r7, #19]
 8009cb8:	2b12      	cmp	r3, #18
 8009cba:	d101      	bne.n	8009cc0 <initIMU_slow+0x34>
 8009cbc:	2301      	movs	r3, #1
 8009cbe:	617b      	str	r3, [r7, #20]

	write8(ICM_REG_PWR_MGMT_1, ICM_CMD_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 8009cc0:	897a      	ldrh	r2, [r7, #10]
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	9300      	str	r3, [sp, #0]
 8009cc6:	4613      	mov	r3, r2
 8009cc8:	68fa      	ldr	r2, [r7, #12]
 8009cca:	2180      	movs	r1, #128	; 0x80
 8009ccc:	206b      	movs	r0, #107	; 0x6b
 8009cce:	f002 fb7a 	bl	800c3c6 <write8>
	HAL_Delay(10);
 8009cd2:	200a      	movs	r0, #10
 8009cd4:	f7f7 fa16 	bl	8001104 <HAL_Delay>
	write8(ICM_REG_USER_CONTROL			, ICM_CMD_RESET_FIFO		, NSS_GPIO_Port, NSS_Pin, hspiN); //autoclears
 8009cd8:	897a      	ldrh	r2, [r7, #10]
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	9300      	str	r3, [sp, #0]
 8009cde:	4613      	mov	r3, r2
 8009ce0:	68fa      	ldr	r2, [r7, #12]
 8009ce2:	2144      	movs	r1, #68	; 0x44
 8009ce4:	206a      	movs	r0, #106	; 0x6a
 8009ce6:	f002 fb6e 	bl	800c3c6 <write8>
	write8(ICM_REG_USER_CONTROL			, ICM_CMD_ENABLE_FIFO_OP	, NSS_GPIO_Port, NSS_Pin, hspiN); //autoclears
 8009cea:	897a      	ldrh	r2, [r7, #10]
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	9300      	str	r3, [sp, #0]
 8009cf0:	4613      	mov	r3, r2
 8009cf2:	68fa      	ldr	r2, [r7, #12]
 8009cf4:	2141      	movs	r1, #65	; 0x41
 8009cf6:	206a      	movs	r0, #106	; 0x6a
 8009cf8:	f002 fb65 	bl	800c3c6 <write8>
	if(write8(ICM_REG_I2C_INTERFACE		, ICM_CMD_DISABLE_I2C		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009cfc:	897a      	ldrh	r2, [r7, #10]
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	9300      	str	r3, [sp, #0]
 8009d02:	4613      	mov	r3, r2
 8009d04:	68fa      	ldr	r2, [r7, #12]
 8009d06:	2140      	movs	r1, #64	; 0x40
 8009d08:	2070      	movs	r0, #112	; 0x70
 8009d0a:	f002 fb5c 	bl	800c3c6 <write8>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	2b01      	cmp	r3, #1
 8009d12:	d001      	beq.n	8009d18 <initIMU_slow+0x8c>
 8009d14:	2300      	movs	r3, #0
 8009d16:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_PWR_MGMT_1		, ICM_CMD_CLOCK_SOURCE		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009d18:	897a      	ldrh	r2, [r7, #10]
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	9300      	str	r3, [sp, #0]
 8009d1e:	4613      	mov	r3, r2
 8009d20:	68fa      	ldr	r2, [r7, #12]
 8009d22:	2101      	movs	r1, #1
 8009d24:	206b      	movs	r0, #107	; 0x6b
 8009d26:	f002 fb4e 	bl	800c3c6 <write8>
 8009d2a:	4603      	mov	r3, r0
 8009d2c:	2b01      	cmp	r3, #1
 8009d2e:	d001      	beq.n	8009d34 <initIMU_slow+0xa8>
 8009d30:	2300      	movs	r3, #0
 8009d32:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_PWR_MGMT_2		, ICM_CMD_ENABLE_ACC_GYRO	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009d34:	897a      	ldrh	r2, [r7, #10]
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	9300      	str	r3, [sp, #0]
 8009d3a:	4613      	mov	r3, r2
 8009d3c:	68fa      	ldr	r2, [r7, #12]
 8009d3e:	2100      	movs	r1, #0
 8009d40:	206c      	movs	r0, #108	; 0x6c
 8009d42:	f002 fb40 	bl	800c3c6 <write8>
 8009d46:	4603      	mov	r3, r0
 8009d48:	2b01      	cmp	r3, #1
 8009d4a:	d001      	beq.n	8009d50 <initIMU_slow+0xc4>
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_ACCEL_CONFIG		, ICM_CMD_SCALE16G_ACC		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009d50:	897a      	ldrh	r2, [r7, #10]
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	9300      	str	r3, [sp, #0]
 8009d56:	4613      	mov	r3, r2
 8009d58:	68fa      	ldr	r2, [r7, #12]
 8009d5a:	2118      	movs	r1, #24
 8009d5c:	201c      	movs	r0, #28
 8009d5e:	f002 fb32 	bl	800c3c6 <write8>
 8009d62:	4603      	mov	r3, r0
 8009d64:	2b01      	cmp	r3, #1
 8009d66:	d001      	beq.n	8009d6c <initIMU_slow+0xe0>
 8009d68:	2300      	movs	r3, #0
 8009d6a:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_GYRO_CONFIG		, ICM_CMD_SCALE1000DPS_GYRO	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009d6c:	897a      	ldrh	r2, [r7, #10]
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	9300      	str	r3, [sp, #0]
 8009d72:	4613      	mov	r3, r2
 8009d74:	68fa      	ldr	r2, [r7, #12]
 8009d76:	2110      	movs	r1, #16
 8009d78:	201b      	movs	r0, #27
 8009d7a:	f002 fb24 	bl	800c3c6 <write8>
 8009d7e:	4603      	mov	r3, r0
 8009d80:	2b01      	cmp	r3, #1
 8009d82:	d001      	beq.n	8009d88 <initIMU_slow+0xfc>
 8009d84:	2300      	movs	r3, #0
 8009d86:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_ACCEL_CONFIG2		, ICM_CMD_LPFACC_99			, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009d88:	897a      	ldrh	r2, [r7, #10]
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	9300      	str	r3, [sp, #0]
 8009d8e:	4613      	mov	r3, r2
 8009d90:	68fa      	ldr	r2, [r7, #12]
 8009d92:	2102      	movs	r1, #2
 8009d94:	201d      	movs	r0, #29
 8009d96:	f002 fb16 	bl	800c3c6 <write8>
 8009d9a:	4603      	mov	r3, r0
 8009d9c:	2b01      	cmp	r3, #1
 8009d9e:	d001      	beq.n	8009da4 <initIMU_slow+0x118>
 8009da0:	2300      	movs	r3, #0
 8009da2:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_CONFIG			, ICM_CMD_LPFGYRO_92		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009da4:	897a      	ldrh	r2, [r7, #10]
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	9300      	str	r3, [sp, #0]
 8009daa:	4613      	mov	r3, r2
 8009dac:	68fa      	ldr	r2, [r7, #12]
 8009dae:	2102      	movs	r1, #2
 8009db0:	201a      	movs	r0, #26
 8009db2:	f002 fb08 	bl	800c3c6 <write8>
 8009db6:	4603      	mov	r3, r0
 8009db8:	2b01      	cmp	r3, #1
 8009dba:	d001      	beq.n	8009dc0 <initIMU_slow+0x134>
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_SMPLRT_DIV		, ICM_CMD_SAMPLE_4			, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009dc0:	897a      	ldrh	r2, [r7, #10]
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	9300      	str	r3, [sp, #0]
 8009dc6:	4613      	mov	r3, r2
 8009dc8:	68fa      	ldr	r2, [r7, #12]
 8009dca:	21f9      	movs	r1, #249	; 0xf9
 8009dcc:	2019      	movs	r0, #25
 8009dce:	f002 fafa 	bl	800c3c6 <write8>
 8009dd2:	4603      	mov	r3, r0
 8009dd4:	2b01      	cmp	r3, #1
 8009dd6:	d001      	beq.n	8009ddc <initIMU_slow+0x150>
 8009dd8:	2300      	movs	r3, #0
 8009dda:	617b      	str	r3, [r7, #20]

	if(write8(ICM_REG_FIFO_ENABLE		, ICM_CMD_ACC_GYR_IN_FIFO	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009ddc:	897a      	ldrh	r2, [r7, #10]
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	9300      	str	r3, [sp, #0]
 8009de2:	4613      	mov	r3, r2
 8009de4:	68fa      	ldr	r2, [r7, #12]
 8009de6:	2118      	movs	r1, #24
 8009de8:	2023      	movs	r0, #35	; 0x23
 8009dea:	f002 faec 	bl	800c3c6 <write8>
 8009dee:	4603      	mov	r3, r0
 8009df0:	2b01      	cmp	r3, #1
 8009df2:	d001      	beq.n	8009df8 <initIMU_slow+0x16c>
 8009df4:	2300      	movs	r3, #0
 8009df6:	617b      	str	r3, [r7, #20]

	return verif;
 8009df8:	697b      	ldr	r3, [r7, #20]
}
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	3718      	adds	r7, #24
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	bd80      	pop	{r7, pc}
	...

08009e04 <clearFIFO>:


void clearFIFO(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8009e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e08:	b08f      	sub	sp, #60	; 0x3c
 8009e0a:	af02      	add	r7, sp, #8
 8009e0c:	6178      	str	r0, [r7, #20]
 8009e0e:	460b      	mov	r3, r1
 8009e10:	60fa      	str	r2, [r7, #12]
 8009e12:	827b      	strh	r3, [r7, #18]
 8009e14:	466b      	mov	r3, sp
 8009e16:	60bb      	str	r3, [r7, #8]
	uint16_t sizeFifo=0, readNumber=0;
 8009e18:	2300      	movs	r3, #0
 8009e1a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	85bb      	strh	r3, [r7, #44]	; 0x2c
	uint8_t data[3]={0};
 8009e20:	f107 0318 	add.w	r3, r7, #24
 8009e24:	2100      	movs	r1, #0
 8009e26:	460a      	mov	r2, r1
 8009e28:	801a      	strh	r2, [r3, #0]
 8009e2a:	460a      	mov	r2, r1
 8009e2c:	709a      	strb	r2, [r3, #2]
	data[0] = ICM_REG_FIFO_COUNT_H | 0x80;
 8009e2e:	23f2      	movs	r3, #242	; 0xf2
 8009e30:	763b      	strb	r3, [r7, #24]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8009e32:	8a7b      	ldrh	r3, [r7, #18]
 8009e34:	2200      	movs	r2, #0
 8009e36:	4619      	mov	r1, r3
 8009e38:	6978      	ldr	r0, [r7, #20]
 8009e3a:	f7f8 fa63 	bl	8002304 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) &data, (uint8_t*) &data, 3, 1);
 8009e3e:	f107 0218 	add.w	r2, r7, #24
 8009e42:	f107 0118 	add.w	r1, r7, #24
 8009e46:	2301      	movs	r3, #1
 8009e48:	9300      	str	r3, [sp, #0]
 8009e4a:	2303      	movs	r3, #3
 8009e4c:	68f8      	ldr	r0, [r7, #12]
 8009e4e:	f7fb fc42 	bl	80056d6 <HAL_SPI_TransmitReceive>
	sizeFifo = data[1]<<8 | data[2];
 8009e52:	7e7b      	ldrb	r3, [r7, #25]
 8009e54:	021b      	lsls	r3, r3, #8
 8009e56:	b21a      	sxth	r2, r3
 8009e58:	7ebb      	ldrb	r3, [r7, #26]
 8009e5a:	b21b      	sxth	r3, r3
 8009e5c:	4313      	orrs	r3, r2
 8009e5e:	b21b      	sxth	r3, r3
 8009e60:	85fb      	strh	r3, [r7, #46]	; 0x2e

	readNumber = (sizeFifo/14)*14;
 8009e62:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009e64:	085b      	lsrs	r3, r3, #1
 8009e66:	4a2d      	ldr	r2, [pc, #180]	; (8009f1c <clearFIFO+0x118>)
 8009e68:	fba2 2303 	umull	r2, r3, r2, r3
 8009e6c:	089b      	lsrs	r3, r3, #2
 8009e6e:	b29b      	uxth	r3, r3
 8009e70:	461a      	mov	r2, r3
 8009e72:	00d2      	lsls	r2, r2, #3
 8009e74:	1ad3      	subs	r3, r2, r3
 8009e76:	005b      	lsls	r3, r3, #1
 8009e78:	85bb      	strh	r3, [r7, #44]	; 0x2c
	uint8_t dummyTx[readNumber+1];
 8009e7a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8009e7c:	1c5a      	adds	r2, r3, #1
 8009e7e:	1e53      	subs	r3, r2, #1
 8009e80:	62bb      	str	r3, [r7, #40]	; 0x28
 8009e82:	4613      	mov	r3, r2
 8009e84:	f04f 0400 	mov.w	r4, #0
 8009e88:	00e1      	lsls	r1, r4, #3
 8009e8a:	6079      	str	r1, [r7, #4]
 8009e8c:	6879      	ldr	r1, [r7, #4]
 8009e8e:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8009e92:	6079      	str	r1, [r7, #4]
 8009e94:	00d9      	lsls	r1, r3, #3
 8009e96:	6039      	str	r1, [r7, #0]
 8009e98:	4613      	mov	r3, r2
 8009e9a:	f04f 0400 	mov.w	r4, #0
 8009e9e:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
 8009ea2:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
 8009ea6:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
 8009eaa:	4613      	mov	r3, r2
 8009eac:	3307      	adds	r3, #7
 8009eae:	08db      	lsrs	r3, r3, #3
 8009eb0:	00db      	lsls	r3, r3, #3
 8009eb2:	ebad 0d03 	sub.w	sp, sp, r3
 8009eb6:	ab02      	add	r3, sp, #8
 8009eb8:	3300      	adds	r3, #0
 8009eba:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t dummyRx[readNumber+1];
 8009ebc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8009ebe:	1c5a      	adds	r2, r3, #1
 8009ec0:	1e53      	subs	r3, r2, #1
 8009ec2:	623b      	str	r3, [r7, #32]
 8009ec4:	4613      	mov	r3, r2
 8009ec6:	f04f 0400 	mov.w	r4, #0
 8009eca:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8009ece:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8009ed2:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8009ed6:	4613      	mov	r3, r2
 8009ed8:	f04f 0400 	mov.w	r4, #0
 8009edc:	00e6      	lsls	r6, r4, #3
 8009ede:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
 8009ee2:	00dd      	lsls	r5, r3, #3
 8009ee4:	4613      	mov	r3, r2
 8009ee6:	3307      	adds	r3, #7
 8009ee8:	08db      	lsrs	r3, r3, #3
 8009eea:	00db      	lsls	r3, r3, #3
 8009eec:	ebad 0d03 	sub.w	sp, sp, r3
 8009ef0:	ab02      	add	r3, sp, #8
 8009ef2:	3300      	adds	r3, #0
 8009ef4:	61fb      	str	r3, [r7, #28]
	dummyTx[0] = ICM_REG_FIFO_REG | 0x80;
 8009ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ef8:	22f4      	movs	r2, #244	; 0xf4
 8009efa:	701a      	strb	r2, [r3, #0]
	HAL_SPI_TransmitReceive_DMA(hspiN, (uint8_t*) &dummyTx, (uint8_t*) &dummyRx, readNumber+1);
 8009efc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009efe:	69fa      	ldr	r2, [r7, #28]
 8009f00:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8009f02:	3301      	adds	r3, #1
 8009f04:	b29b      	uxth	r3, r3
 8009f06:	68f8      	ldr	r0, [r7, #12]
 8009f08:	f7fb fd86 	bl	8005a18 <HAL_SPI_TransmitReceive_DMA>
 8009f0c:	f8d7 d008 	ldr.w	sp, [r7, #8]
}
 8009f10:	bf00      	nop
 8009f12:	3734      	adds	r7, #52	; 0x34
 8009f14:	46bd      	mov	sp, r7
 8009f16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f1a:	bf00      	nop
 8009f1c:	92492493 	.word	0x92492493

08009f20 <readIMU>:

// Performances, 72Mhz uC, 4.5Mhz SPI :55us
// function to read number Bytes from the FIFO buffer. Return 1 if we read less than the number of bytes in the FIFO
// carefull sensor big endian, STM32 little endian
uint32_t readIMU(uint8_t *IMU_raw_data, uint16_t number, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b088      	sub	sp, #32
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	60f8      	str	r0, [r7, #12]
 8009f28:	607a      	str	r2, [r7, #4]
 8009f2a:	461a      	mov	r2, r3
 8009f2c:	460b      	mov	r3, r1
 8009f2e:	817b      	strh	r3, [r7, #10]
 8009f30:	4613      	mov	r3, r2
 8009f32:	813b      	strh	r3, [r7, #8]
	uint16_t sizeFifo=0, readNumber=0;
 8009f34:	2300      	movs	r3, #0
 8009f36:	837b      	strh	r3, [r7, #26]
 8009f38:	2300      	movs	r3, #0
 8009f3a:	833b      	strh	r3, [r7, #24]
	uint8_t data[3]={0};
 8009f3c:	f107 0314 	add.w	r3, r7, #20
 8009f40:	2100      	movs	r1, #0
 8009f42:	460a      	mov	r2, r1
 8009f44:	801a      	strh	r2, [r3, #0]
 8009f46:	460a      	mov	r2, r1
 8009f48:	709a      	strb	r2, [r3, #2]
	uint32_t iserror = 0;
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	61fb      	str	r3, [r7, #28]
	data[0] = ICM_REG_FIFO_COUNT_H | 0x80;
 8009f4e:	23f2      	movs	r3, #242	; 0xf2
 8009f50:	753b      	strb	r3, [r7, #20]

	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8009f52:	893b      	ldrh	r3, [r7, #8]
 8009f54:	2200      	movs	r2, #0
 8009f56:	4619      	mov	r1, r3
 8009f58:	6878      	ldr	r0, [r7, #4]
 8009f5a:	f7f8 f9d3 	bl	8002304 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*) &data, 3, 2);
 8009f5e:	f107 0114 	add.w	r1, r7, #20
 8009f62:	2302      	movs	r3, #2
 8009f64:	2203      	movs	r2, #3
 8009f66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f68:	f7fb faaf 	bl	80054ca <HAL_SPI_Receive>
	sizeFifo = data[1]<<8 | data[2];
 8009f6c:	7d7b      	ldrb	r3, [r7, #21]
 8009f6e:	021b      	lsls	r3, r3, #8
 8009f70:	b21a      	sxth	r2, r3
 8009f72:	7dbb      	ldrb	r3, [r7, #22]
 8009f74:	b21b      	sxth	r3, r3
 8009f76:	4313      	orrs	r3, r2
 8009f78:	b21b      	sxth	r3, r3
 8009f7a:	837b      	strh	r3, [r7, #26]
	readNumber = (sizeFifo/14)*14;				//for reading a multiple of 14bytes (2bytes * 7 measurements)
 8009f7c:	8b7b      	ldrh	r3, [r7, #26]
 8009f7e:	085b      	lsrs	r3, r3, #1
 8009f80:	4a0e      	ldr	r2, [pc, #56]	; (8009fbc <readIMU+0x9c>)
 8009f82:	fba2 2303 	umull	r2, r3, r2, r3
 8009f86:	089b      	lsrs	r3, r3, #2
 8009f88:	b29b      	uxth	r3, r3
 8009f8a:	461a      	mov	r2, r3
 8009f8c:	00d2      	lsls	r2, r2, #3
 8009f8e:	1ad3      	subs	r3, r2, r3
 8009f90:	005b      	lsls	r3, r3, #1
 8009f92:	833b      	strh	r3, [r7, #24]
	if(readNumber != number){iserror = 1;}
 8009f94:	8b3a      	ldrh	r2, [r7, #24]
 8009f96:	897b      	ldrh	r3, [r7, #10]
 8009f98:	429a      	cmp	r2, r3
 8009f9a:	d001      	beq.n	8009fa0 <readIMU+0x80>
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	61fb      	str	r3, [r7, #28]
	IMU_raw_data[0] = ICM_REG_FIFO_REG | 0x80;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	22f4      	movs	r2, #244	; 0xf4
 8009fa4:	701a      	strb	r2, [r3, #0]
	//HAL_SPI_TransmitReceive(hspiN, (uint8_t*) IMU_raw_data, (uint8_t*) IMU_raw_data, readNumber,10);
	//HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
	HAL_SPI_TransmitReceive_DMA(hspiN, (uint8_t*) IMU_raw_data, (uint8_t*) IMU_raw_data, readNumber);
 8009fa6:	8b3b      	ldrh	r3, [r7, #24]
 8009fa8:	68fa      	ldr	r2, [r7, #12]
 8009faa:	68f9      	ldr	r1, [r7, #12]
 8009fac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009fae:	f7fb fd33 	bl	8005a18 <HAL_SPI_TransmitReceive_DMA>
	return iserror;
 8009fb2:	69fb      	ldr	r3, [r7, #28]
}
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	3720      	adds	r7, #32
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	bd80      	pop	{r7, pc}
 8009fbc:	92492493 	.word	0x92492493

08009fc0 <convIMU>:

// Performances for 1 cycle, 72Mhz uC, 4.5Mhz SPI : 46us
// Convert data into float to debug, check, processing, takes as input float and int16_t (booth 7 values)
// If scale of the IMU is changed, this function has to be modified (see datasheet)
void convIMU(uint8_t *IMU_raw_data, float *IMUConv, uint32_t cycle)
{
 8009fc0:	b590      	push	{r4, r7, lr}
 8009fc2:	b087      	sub	sp, #28
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	60f8      	str	r0, [r7, #12]
 8009fc8:	60b9      	str	r1, [r7, #8]
 8009fca:	607a      	str	r2, [r7, #4]
	for(uint32_t i=0; i<cycle; i++){
 8009fcc:	2300      	movs	r3, #0
 8009fce:	617b      	str	r3, [r7, #20]
 8009fd0:	e154      	b.n	800a27c <convIMU+0x2bc>
		IMUConv[0+i*7] = (int16_t)(IMU_raw_data[0+i*14] << 8 | IMU_raw_data[1+i*14]) / 2048.0; 								//in g
 8009fd2:	697a      	ldr	r2, [r7, #20]
 8009fd4:	4613      	mov	r3, r2
 8009fd6:	00db      	lsls	r3, r3, #3
 8009fd8:	1a9b      	subs	r3, r3, r2
 8009fda:	009b      	lsls	r3, r3, #2
 8009fdc:	461a      	mov	r2, r3
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	189c      	adds	r4, r3, r2
 8009fe2:	697a      	ldr	r2, [r7, #20]
 8009fe4:	4613      	mov	r3, r2
 8009fe6:	00db      	lsls	r3, r3, #3
 8009fe8:	1a9b      	subs	r3, r3, r2
 8009fea:	005b      	lsls	r3, r3, #1
 8009fec:	461a      	mov	r2, r3
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	4413      	add	r3, r2
 8009ff2:	781b      	ldrb	r3, [r3, #0]
 8009ff4:	021b      	lsls	r3, r3, #8
 8009ff6:	b219      	sxth	r1, r3
 8009ff8:	697a      	ldr	r2, [r7, #20]
 8009ffa:	4613      	mov	r3, r2
 8009ffc:	00db      	lsls	r3, r3, #3
 8009ffe:	1a9b      	subs	r3, r3, r2
 800a000:	005b      	lsls	r3, r3, #1
 800a002:	3301      	adds	r3, #1
 800a004:	68fa      	ldr	r2, [r7, #12]
 800a006:	4413      	add	r3, r2
 800a008:	781b      	ldrb	r3, [r3, #0]
 800a00a:	b21b      	sxth	r3, r3
 800a00c:	430b      	orrs	r3, r1
 800a00e:	b21b      	sxth	r3, r3
 800a010:	4618      	mov	r0, r3
 800a012:	f7f6 fa9f 	bl	8000554 <__aeabi_i2d>
 800a016:	f04f 0200 	mov.w	r2, #0
 800a01a:	4ba1      	ldr	r3, [pc, #644]	; (800a2a0 <convIMU+0x2e0>)
 800a01c:	f7f6 fc2a 	bl	8000874 <__aeabi_ddiv>
 800a020:	4602      	mov	r2, r0
 800a022:	460b      	mov	r3, r1
 800a024:	4610      	mov	r0, r2
 800a026:	4619      	mov	r1, r3
 800a028:	f7f6 fdd2 	bl	8000bd0 <__aeabi_d2f>
 800a02c:	4603      	mov	r3, r0
 800a02e:	6023      	str	r3, [r4, #0]
		IMUConv[1+i*7] = (int16_t)(IMU_raw_data[2+i*14] << 8 | IMU_raw_data[3+i*14]) / 2048.0;
 800a030:	697a      	ldr	r2, [r7, #20]
 800a032:	4613      	mov	r3, r2
 800a034:	00db      	lsls	r3, r3, #3
 800a036:	1a9b      	subs	r3, r3, r2
 800a038:	009b      	lsls	r3, r3, #2
 800a03a:	3304      	adds	r3, #4
 800a03c:	68ba      	ldr	r2, [r7, #8]
 800a03e:	18d4      	adds	r4, r2, r3
 800a040:	697a      	ldr	r2, [r7, #20]
 800a042:	4613      	mov	r3, r2
 800a044:	00db      	lsls	r3, r3, #3
 800a046:	1a9b      	subs	r3, r3, r2
 800a048:	005b      	lsls	r3, r3, #1
 800a04a:	3302      	adds	r3, #2
 800a04c:	68fa      	ldr	r2, [r7, #12]
 800a04e:	4413      	add	r3, r2
 800a050:	781b      	ldrb	r3, [r3, #0]
 800a052:	021b      	lsls	r3, r3, #8
 800a054:	b219      	sxth	r1, r3
 800a056:	697a      	ldr	r2, [r7, #20]
 800a058:	4613      	mov	r3, r2
 800a05a:	00db      	lsls	r3, r3, #3
 800a05c:	1a9b      	subs	r3, r3, r2
 800a05e:	005b      	lsls	r3, r3, #1
 800a060:	3303      	adds	r3, #3
 800a062:	68fa      	ldr	r2, [r7, #12]
 800a064:	4413      	add	r3, r2
 800a066:	781b      	ldrb	r3, [r3, #0]
 800a068:	b21b      	sxth	r3, r3
 800a06a:	430b      	orrs	r3, r1
 800a06c:	b21b      	sxth	r3, r3
 800a06e:	4618      	mov	r0, r3
 800a070:	f7f6 fa70 	bl	8000554 <__aeabi_i2d>
 800a074:	f04f 0200 	mov.w	r2, #0
 800a078:	4b89      	ldr	r3, [pc, #548]	; (800a2a0 <convIMU+0x2e0>)
 800a07a:	f7f6 fbfb 	bl	8000874 <__aeabi_ddiv>
 800a07e:	4602      	mov	r2, r0
 800a080:	460b      	mov	r3, r1
 800a082:	4610      	mov	r0, r2
 800a084:	4619      	mov	r1, r3
 800a086:	f7f6 fda3 	bl	8000bd0 <__aeabi_d2f>
 800a08a:	4603      	mov	r3, r0
 800a08c:	6023      	str	r3, [r4, #0]
		IMUConv[2+i*7] = (int16_t)(IMU_raw_data[4+i*14] << 8 | IMU_raw_data[5+i*14]) / 2048.0;
 800a08e:	697a      	ldr	r2, [r7, #20]
 800a090:	4613      	mov	r3, r2
 800a092:	00db      	lsls	r3, r3, #3
 800a094:	1a9b      	subs	r3, r3, r2
 800a096:	009b      	lsls	r3, r3, #2
 800a098:	3308      	adds	r3, #8
 800a09a:	68ba      	ldr	r2, [r7, #8]
 800a09c:	18d4      	adds	r4, r2, r3
 800a09e:	697a      	ldr	r2, [r7, #20]
 800a0a0:	4613      	mov	r3, r2
 800a0a2:	00db      	lsls	r3, r3, #3
 800a0a4:	1a9b      	subs	r3, r3, r2
 800a0a6:	005b      	lsls	r3, r3, #1
 800a0a8:	3304      	adds	r3, #4
 800a0aa:	68fa      	ldr	r2, [r7, #12]
 800a0ac:	4413      	add	r3, r2
 800a0ae:	781b      	ldrb	r3, [r3, #0]
 800a0b0:	021b      	lsls	r3, r3, #8
 800a0b2:	b219      	sxth	r1, r3
 800a0b4:	697a      	ldr	r2, [r7, #20]
 800a0b6:	4613      	mov	r3, r2
 800a0b8:	00db      	lsls	r3, r3, #3
 800a0ba:	1a9b      	subs	r3, r3, r2
 800a0bc:	005b      	lsls	r3, r3, #1
 800a0be:	3305      	adds	r3, #5
 800a0c0:	68fa      	ldr	r2, [r7, #12]
 800a0c2:	4413      	add	r3, r2
 800a0c4:	781b      	ldrb	r3, [r3, #0]
 800a0c6:	b21b      	sxth	r3, r3
 800a0c8:	430b      	orrs	r3, r1
 800a0ca:	b21b      	sxth	r3, r3
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	f7f6 fa41 	bl	8000554 <__aeabi_i2d>
 800a0d2:	f04f 0200 	mov.w	r2, #0
 800a0d6:	4b72      	ldr	r3, [pc, #456]	; (800a2a0 <convIMU+0x2e0>)
 800a0d8:	f7f6 fbcc 	bl	8000874 <__aeabi_ddiv>
 800a0dc:	4602      	mov	r2, r0
 800a0de:	460b      	mov	r3, r1
 800a0e0:	4610      	mov	r0, r2
 800a0e2:	4619      	mov	r1, r3
 800a0e4:	f7f6 fd74 	bl	8000bd0 <__aeabi_d2f>
 800a0e8:	4603      	mov	r3, r0
 800a0ea:	6023      	str	r3, [r4, #0]
		IMUConv[3+i*7] = ((int16_t)(IMU_raw_data[6+i*14] << 8 | IMU_raw_data[7+i*14]) / 326.8) + 25.0;						//in C
 800a0ec:	697a      	ldr	r2, [r7, #20]
 800a0ee:	4613      	mov	r3, r2
 800a0f0:	00db      	lsls	r3, r3, #3
 800a0f2:	1a9b      	subs	r3, r3, r2
 800a0f4:	009b      	lsls	r3, r3, #2
 800a0f6:	330c      	adds	r3, #12
 800a0f8:	68ba      	ldr	r2, [r7, #8]
 800a0fa:	18d4      	adds	r4, r2, r3
 800a0fc:	697a      	ldr	r2, [r7, #20]
 800a0fe:	4613      	mov	r3, r2
 800a100:	00db      	lsls	r3, r3, #3
 800a102:	1a9b      	subs	r3, r3, r2
 800a104:	005b      	lsls	r3, r3, #1
 800a106:	3306      	adds	r3, #6
 800a108:	68fa      	ldr	r2, [r7, #12]
 800a10a:	4413      	add	r3, r2
 800a10c:	781b      	ldrb	r3, [r3, #0]
 800a10e:	021b      	lsls	r3, r3, #8
 800a110:	b219      	sxth	r1, r3
 800a112:	697a      	ldr	r2, [r7, #20]
 800a114:	4613      	mov	r3, r2
 800a116:	00db      	lsls	r3, r3, #3
 800a118:	1a9b      	subs	r3, r3, r2
 800a11a:	005b      	lsls	r3, r3, #1
 800a11c:	3307      	adds	r3, #7
 800a11e:	68fa      	ldr	r2, [r7, #12]
 800a120:	4413      	add	r3, r2
 800a122:	781b      	ldrb	r3, [r3, #0]
 800a124:	b21b      	sxth	r3, r3
 800a126:	430b      	orrs	r3, r1
 800a128:	b21b      	sxth	r3, r3
 800a12a:	4618      	mov	r0, r3
 800a12c:	f7f6 fa12 	bl	8000554 <__aeabi_i2d>
 800a130:	a357      	add	r3, pc, #348	; (adr r3, 800a290 <convIMU+0x2d0>)
 800a132:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a136:	f7f6 fb9d 	bl	8000874 <__aeabi_ddiv>
 800a13a:	4602      	mov	r2, r0
 800a13c:	460b      	mov	r3, r1
 800a13e:	4610      	mov	r0, r2
 800a140:	4619      	mov	r1, r3
 800a142:	f04f 0200 	mov.w	r2, #0
 800a146:	4b57      	ldr	r3, [pc, #348]	; (800a2a4 <convIMU+0x2e4>)
 800a148:	f7f6 f8b8 	bl	80002bc <__adddf3>
 800a14c:	4602      	mov	r2, r0
 800a14e:	460b      	mov	r3, r1
 800a150:	4610      	mov	r0, r2
 800a152:	4619      	mov	r1, r3
 800a154:	f7f6 fd3c 	bl	8000bd0 <__aeabi_d2f>
 800a158:	4603      	mov	r3, r0
 800a15a:	6023      	str	r3, [r4, #0]
		IMUConv[4+i*7] = (int16_t)(IMU_raw_data[8+i*14] << 8 | IMU_raw_data[9+i*14]) / 32.8; 								//in dps
 800a15c:	697a      	ldr	r2, [r7, #20]
 800a15e:	4613      	mov	r3, r2
 800a160:	00db      	lsls	r3, r3, #3
 800a162:	1a9b      	subs	r3, r3, r2
 800a164:	009b      	lsls	r3, r3, #2
 800a166:	3310      	adds	r3, #16
 800a168:	68ba      	ldr	r2, [r7, #8]
 800a16a:	18d4      	adds	r4, r2, r3
 800a16c:	697a      	ldr	r2, [r7, #20]
 800a16e:	4613      	mov	r3, r2
 800a170:	00db      	lsls	r3, r3, #3
 800a172:	1a9b      	subs	r3, r3, r2
 800a174:	005b      	lsls	r3, r3, #1
 800a176:	3308      	adds	r3, #8
 800a178:	68fa      	ldr	r2, [r7, #12]
 800a17a:	4413      	add	r3, r2
 800a17c:	781b      	ldrb	r3, [r3, #0]
 800a17e:	021b      	lsls	r3, r3, #8
 800a180:	b219      	sxth	r1, r3
 800a182:	697a      	ldr	r2, [r7, #20]
 800a184:	4613      	mov	r3, r2
 800a186:	00db      	lsls	r3, r3, #3
 800a188:	1a9b      	subs	r3, r3, r2
 800a18a:	005b      	lsls	r3, r3, #1
 800a18c:	3309      	adds	r3, #9
 800a18e:	68fa      	ldr	r2, [r7, #12]
 800a190:	4413      	add	r3, r2
 800a192:	781b      	ldrb	r3, [r3, #0]
 800a194:	b21b      	sxth	r3, r3
 800a196:	430b      	orrs	r3, r1
 800a198:	b21b      	sxth	r3, r3
 800a19a:	4618      	mov	r0, r3
 800a19c:	f7f6 f9da 	bl	8000554 <__aeabi_i2d>
 800a1a0:	a33d      	add	r3, pc, #244	; (adr r3, 800a298 <convIMU+0x2d8>)
 800a1a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1a6:	f7f6 fb65 	bl	8000874 <__aeabi_ddiv>
 800a1aa:	4602      	mov	r2, r0
 800a1ac:	460b      	mov	r3, r1
 800a1ae:	4610      	mov	r0, r2
 800a1b0:	4619      	mov	r1, r3
 800a1b2:	f7f6 fd0d 	bl	8000bd0 <__aeabi_d2f>
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	6023      	str	r3, [r4, #0]
		IMUConv[5+i*7] = (int16_t)(IMU_raw_data[10+i*14] << 8 | IMU_raw_data[11+i*14]) / 32.8;
 800a1ba:	697a      	ldr	r2, [r7, #20]
 800a1bc:	4613      	mov	r3, r2
 800a1be:	00db      	lsls	r3, r3, #3
 800a1c0:	1a9b      	subs	r3, r3, r2
 800a1c2:	009b      	lsls	r3, r3, #2
 800a1c4:	3314      	adds	r3, #20
 800a1c6:	68ba      	ldr	r2, [r7, #8]
 800a1c8:	18d4      	adds	r4, r2, r3
 800a1ca:	697a      	ldr	r2, [r7, #20]
 800a1cc:	4613      	mov	r3, r2
 800a1ce:	00db      	lsls	r3, r3, #3
 800a1d0:	1a9b      	subs	r3, r3, r2
 800a1d2:	005b      	lsls	r3, r3, #1
 800a1d4:	330a      	adds	r3, #10
 800a1d6:	68fa      	ldr	r2, [r7, #12]
 800a1d8:	4413      	add	r3, r2
 800a1da:	781b      	ldrb	r3, [r3, #0]
 800a1dc:	021b      	lsls	r3, r3, #8
 800a1de:	b219      	sxth	r1, r3
 800a1e0:	697a      	ldr	r2, [r7, #20]
 800a1e2:	4613      	mov	r3, r2
 800a1e4:	00db      	lsls	r3, r3, #3
 800a1e6:	1a9b      	subs	r3, r3, r2
 800a1e8:	005b      	lsls	r3, r3, #1
 800a1ea:	330b      	adds	r3, #11
 800a1ec:	68fa      	ldr	r2, [r7, #12]
 800a1ee:	4413      	add	r3, r2
 800a1f0:	781b      	ldrb	r3, [r3, #0]
 800a1f2:	b21b      	sxth	r3, r3
 800a1f4:	430b      	orrs	r3, r1
 800a1f6:	b21b      	sxth	r3, r3
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	f7f6 f9ab 	bl	8000554 <__aeabi_i2d>
 800a1fe:	a326      	add	r3, pc, #152	; (adr r3, 800a298 <convIMU+0x2d8>)
 800a200:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a204:	f7f6 fb36 	bl	8000874 <__aeabi_ddiv>
 800a208:	4602      	mov	r2, r0
 800a20a:	460b      	mov	r3, r1
 800a20c:	4610      	mov	r0, r2
 800a20e:	4619      	mov	r1, r3
 800a210:	f7f6 fcde 	bl	8000bd0 <__aeabi_d2f>
 800a214:	4603      	mov	r3, r0
 800a216:	6023      	str	r3, [r4, #0]
		IMUConv[6+i*7] = (int16_t)(IMU_raw_data[12+i*14] << 8 | IMU_raw_data[13+i*14]) / 32.8;
 800a218:	697a      	ldr	r2, [r7, #20]
 800a21a:	4613      	mov	r3, r2
 800a21c:	00db      	lsls	r3, r3, #3
 800a21e:	1a9b      	subs	r3, r3, r2
 800a220:	009b      	lsls	r3, r3, #2
 800a222:	3318      	adds	r3, #24
 800a224:	68ba      	ldr	r2, [r7, #8]
 800a226:	18d4      	adds	r4, r2, r3
 800a228:	697a      	ldr	r2, [r7, #20]
 800a22a:	4613      	mov	r3, r2
 800a22c:	00db      	lsls	r3, r3, #3
 800a22e:	1a9b      	subs	r3, r3, r2
 800a230:	005b      	lsls	r3, r3, #1
 800a232:	330c      	adds	r3, #12
 800a234:	68fa      	ldr	r2, [r7, #12]
 800a236:	4413      	add	r3, r2
 800a238:	781b      	ldrb	r3, [r3, #0]
 800a23a:	021b      	lsls	r3, r3, #8
 800a23c:	b219      	sxth	r1, r3
 800a23e:	697a      	ldr	r2, [r7, #20]
 800a240:	4613      	mov	r3, r2
 800a242:	00db      	lsls	r3, r3, #3
 800a244:	1a9b      	subs	r3, r3, r2
 800a246:	005b      	lsls	r3, r3, #1
 800a248:	330d      	adds	r3, #13
 800a24a:	68fa      	ldr	r2, [r7, #12]
 800a24c:	4413      	add	r3, r2
 800a24e:	781b      	ldrb	r3, [r3, #0]
 800a250:	b21b      	sxth	r3, r3
 800a252:	430b      	orrs	r3, r1
 800a254:	b21b      	sxth	r3, r3
 800a256:	4618      	mov	r0, r3
 800a258:	f7f6 f97c 	bl	8000554 <__aeabi_i2d>
 800a25c:	a30e      	add	r3, pc, #56	; (adr r3, 800a298 <convIMU+0x2d8>)
 800a25e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a262:	f7f6 fb07 	bl	8000874 <__aeabi_ddiv>
 800a266:	4602      	mov	r2, r0
 800a268:	460b      	mov	r3, r1
 800a26a:	4610      	mov	r0, r2
 800a26c:	4619      	mov	r1, r3
 800a26e:	f7f6 fcaf 	bl	8000bd0 <__aeabi_d2f>
 800a272:	4603      	mov	r3, r0
 800a274:	6023      	str	r3, [r4, #0]
	for(uint32_t i=0; i<cycle; i++){
 800a276:	697b      	ldr	r3, [r7, #20]
 800a278:	3301      	adds	r3, #1
 800a27a:	617b      	str	r3, [r7, #20]
 800a27c:	697a      	ldr	r2, [r7, #20]
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	429a      	cmp	r2, r3
 800a282:	f4ff aea6 	bcc.w	8009fd2 <convIMU+0x12>
	}
}
 800a286:	bf00      	nop
 800a288:	371c      	adds	r7, #28
 800a28a:	46bd      	mov	sp, r7
 800a28c:	bd90      	pop	{r4, r7, pc}
 800a28e:	bf00      	nop
 800a290:	cccccccd 	.word	0xcccccccd
 800a294:	40746ccc 	.word	0x40746ccc
 800a298:	66666666 	.word	0x66666666
 800a29c:	40406666 	.word	0x40406666
 800a2a0:	40a00000 	.word	0x40a00000
 800a2a4:	40390000 	.word	0x40390000

0800a2a8 <initMAG>:

//Fct to initialize the MAG registers, see MAG.h for the details of the registers
//It take the NSS (port and pin) of the sensors and its SPI port connection
//return 1 if initialization is successful (all registers written correctly), 0 otherwise
uint32_t initMAG(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin,  SPI_HandleTypeDef *hspiN)
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b088      	sub	sp, #32
 800a2ac:	af02      	add	r7, sp, #8
 800a2ae:	60f8      	str	r0, [r7, #12]
 800a2b0:	460b      	mov	r3, r1
 800a2b2:	607a      	str	r2, [r7, #4]
 800a2b4:	817b      	strh	r3, [r7, #10]
	uint32_t verif = 0;
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	74fb      	strb	r3, [r7, #19]

	read8(LIS_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 800a2be:	897a      	ldrh	r2, [r7, #10]
 800a2c0:	f107 0113 	add.w	r1, r7, #19
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	9300      	str	r3, [sp, #0]
 800a2c8:	4613      	mov	r3, r2
 800a2ca:	68fa      	ldr	r2, [r7, #12]
 800a2cc:	208f      	movs	r0, #143	; 0x8f
 800a2ce:	f002 f8b9 	bl	800c444 <read8>
	if(dataRead == LIS_ID){verif = 1;}
 800a2d2:	7cfb      	ldrb	r3, [r7, #19]
 800a2d4:	2b3d      	cmp	r3, #61	; 0x3d
 800a2d6:	d101      	bne.n	800a2dc <initMAG+0x34>
 800a2d8:	2301      	movs	r3, #1
 800a2da:	617b      	str	r3, [r7, #20]

	write8(LIS_CTRL_REG2, LIS_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 800a2dc:	897a      	ldrh	r2, [r7, #10]
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	9300      	str	r3, [sp, #0]
 800a2e2:	4613      	mov	r3, r2
 800a2e4:	68fa      	ldr	r2, [r7, #12]
 800a2e6:	210c      	movs	r1, #12
 800a2e8:	2021      	movs	r0, #33	; 0x21
 800a2ea:	f002 f86c 	bl	800c3c6 <write8>
	HAL_Delay(10);
 800a2ee:	200a      	movs	r0, #10
 800a2f0:	f7f6 ff08 	bl	8001104 <HAL_Delay>
	if(write8(LIS_CTRL_REG1, LIS_UHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a2f4:	897a      	ldrh	r2, [r7, #10]
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	9300      	str	r3, [sp, #0]
 800a2fa:	4613      	mov	r3, r2
 800a2fc:	68fa      	ldr	r2, [r7, #12]
 800a2fe:	217c      	movs	r1, #124	; 0x7c
 800a300:	2020      	movs	r0, #32
 800a302:	f002 f860 	bl	800c3c6 <write8>
 800a306:	4603      	mov	r3, r0
 800a308:	2b01      	cmp	r3, #1
 800a30a:	d001      	beq.n	800a310 <initMAG+0x68>
 800a30c:	2300      	movs	r3, #0
 800a30e:	617b      	str	r3, [r7, #20]
	if(write8(LIS_CTRL_REG4, LIS_ZUHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a310:	897a      	ldrh	r2, [r7, #10]
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	9300      	str	r3, [sp, #0]
 800a316:	4613      	mov	r3, r2
 800a318:	68fa      	ldr	r2, [r7, #12]
 800a31a:	210e      	movs	r1, #14
 800a31c:	2023      	movs	r0, #35	; 0x23
 800a31e:	f002 f852 	bl	800c3c6 <write8>
 800a322:	4603      	mov	r3, r0
 800a324:	2b01      	cmp	r3, #1
 800a326:	d001      	beq.n	800a32c <initMAG+0x84>
 800a328:	2300      	movs	r3, #0
 800a32a:	617b      	str	r3, [r7, #20]
	if(write8(LIS_CTRL_REG3, LIS_ACTIVATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a32c:	897a      	ldrh	r2, [r7, #10]
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	9300      	str	r3, [sp, #0]
 800a332:	4613      	mov	r3, r2
 800a334:	68fa      	ldr	r2, [r7, #12]
 800a336:	2100      	movs	r1, #0
 800a338:	2022      	movs	r0, #34	; 0x22
 800a33a:	f002 f844 	bl	800c3c6 <write8>
 800a33e:	4603      	mov	r3, r0
 800a340:	2b01      	cmp	r3, #1
 800a342:	d001      	beq.n	800a348 <initMAG+0xa0>
 800a344:	2300      	movs	r3, #0
 800a346:	617b      	str	r3, [r7, #20]

	return verif;
 800a348:	697b      	ldr	r3, [r7, #20]
}
 800a34a:	4618      	mov	r0, r3
 800a34c:	3718      	adds	r7, #24
 800a34e:	46bd      	mov	sp, r7
 800a350:	bd80      	pop	{r7, pc}

0800a352 <readMAG>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 29us
//Read MAG data registers
void readMAG(uint8_t *MAG_raw_data, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 800a352:	b580      	push	{r7, lr}
 800a354:	b086      	sub	sp, #24
 800a356:	af02      	add	r7, sp, #8
 800a358:	60f8      	str	r0, [r7, #12]
 800a35a:	60b9      	str	r1, [r7, #8]
 800a35c:	603b      	str	r3, [r7, #0]
 800a35e:	4613      	mov	r3, r2
 800a360:	80fb      	strh	r3, [r7, #6]
	readN(LIS_DATA_REG, (uint8_t*) MAG_raw_data, 6, NSS_GPIO_Port, NSS_Pin, hspiN);
 800a362:	683b      	ldr	r3, [r7, #0]
 800a364:	9301      	str	r3, [sp, #4]
 800a366:	88fb      	ldrh	r3, [r7, #6]
 800a368:	9300      	str	r3, [sp, #0]
 800a36a:	68bb      	ldr	r3, [r7, #8]
 800a36c:	2206      	movs	r2, #6
 800a36e:	68f9      	ldr	r1, [r7, #12]
 800a370:	2068      	movs	r0, #104	; 0x68
 800a372:	f002 f894 	bl	800c49e <readN>
}
 800a376:	bf00      	nop
 800a378:	3710      	adds	r7, #16
 800a37a:	46bd      	mov	sp, r7
 800a37c:	bd80      	pop	{r7, pc}
	...

0800a380 <convMAG>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 29us
//Convert data in Gauss (float)
void convMAG(uint8_t *MAG_raw_data, float *MAGConv)
{
 800a380:	b590      	push	{r4, r7, lr}
 800a382:	b083      	sub	sp, #12
 800a384:	af00      	add	r7, sp, #0
 800a386:	6078      	str	r0, [r7, #4]
 800a388:	6039      	str	r1, [r7, #0]
	MAGConv[0] = (int16_t)(MAG_raw_data[0] << 8 | MAG_raw_data[1]) / 6842.0; 		//in Gauss
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	781b      	ldrb	r3, [r3, #0]
 800a38e:	021b      	lsls	r3, r3, #8
 800a390:	b21a      	sxth	r2, r3
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	3301      	adds	r3, #1
 800a396:	781b      	ldrb	r3, [r3, #0]
 800a398:	b21b      	sxth	r3, r3
 800a39a:	4313      	orrs	r3, r2
 800a39c:	b21b      	sxth	r3, r3
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f7f6 f8d8 	bl	8000554 <__aeabi_i2d>
 800a3a4:	a326      	add	r3, pc, #152	; (adr r3, 800a440 <convMAG+0xc0>)
 800a3a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3aa:	f7f6 fa63 	bl	8000874 <__aeabi_ddiv>
 800a3ae:	4603      	mov	r3, r0
 800a3b0:	460c      	mov	r4, r1
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	4621      	mov	r1, r4
 800a3b6:	f7f6 fc0b 	bl	8000bd0 <__aeabi_d2f>
 800a3ba:	4602      	mov	r2, r0
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	601a      	str	r2, [r3, #0]
	MAGConv[1] = (int16_t)(MAG_raw_data[2] << 8 | MAG_raw_data[3]) / 6842.0;
 800a3c0:	683b      	ldr	r3, [r7, #0]
 800a3c2:	1d1c      	adds	r4, r3, #4
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	3302      	adds	r3, #2
 800a3c8:	781b      	ldrb	r3, [r3, #0]
 800a3ca:	021b      	lsls	r3, r3, #8
 800a3cc:	b21a      	sxth	r2, r3
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	3303      	adds	r3, #3
 800a3d2:	781b      	ldrb	r3, [r3, #0]
 800a3d4:	b21b      	sxth	r3, r3
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	b21b      	sxth	r3, r3
 800a3da:	4618      	mov	r0, r3
 800a3dc:	f7f6 f8ba 	bl	8000554 <__aeabi_i2d>
 800a3e0:	a317      	add	r3, pc, #92	; (adr r3, 800a440 <convMAG+0xc0>)
 800a3e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3e6:	f7f6 fa45 	bl	8000874 <__aeabi_ddiv>
 800a3ea:	4602      	mov	r2, r0
 800a3ec:	460b      	mov	r3, r1
 800a3ee:	4610      	mov	r0, r2
 800a3f0:	4619      	mov	r1, r3
 800a3f2:	f7f6 fbed 	bl	8000bd0 <__aeabi_d2f>
 800a3f6:	4603      	mov	r3, r0
 800a3f8:	6023      	str	r3, [r4, #0]
	MAGConv[2] = (int16_t)(MAG_raw_data[4] << 8 | MAG_raw_data[5]) / 6842.0;
 800a3fa:	683b      	ldr	r3, [r7, #0]
 800a3fc:	f103 0408 	add.w	r4, r3, #8
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	3304      	adds	r3, #4
 800a404:	781b      	ldrb	r3, [r3, #0]
 800a406:	021b      	lsls	r3, r3, #8
 800a408:	b21a      	sxth	r2, r3
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	3305      	adds	r3, #5
 800a40e:	781b      	ldrb	r3, [r3, #0]
 800a410:	b21b      	sxth	r3, r3
 800a412:	4313      	orrs	r3, r2
 800a414:	b21b      	sxth	r3, r3
 800a416:	4618      	mov	r0, r3
 800a418:	f7f6 f89c 	bl	8000554 <__aeabi_i2d>
 800a41c:	a308      	add	r3, pc, #32	; (adr r3, 800a440 <convMAG+0xc0>)
 800a41e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a422:	f7f6 fa27 	bl	8000874 <__aeabi_ddiv>
 800a426:	4602      	mov	r2, r0
 800a428:	460b      	mov	r3, r1
 800a42a:	4610      	mov	r0, r2
 800a42c:	4619      	mov	r1, r3
 800a42e:	f7f6 fbcf 	bl	8000bd0 <__aeabi_d2f>
 800a432:	4603      	mov	r3, r0
 800a434:	6023      	str	r3, [r4, #0]
}
 800a436:	bf00      	nop
 800a438:	370c      	adds	r7, #12
 800a43a:	46bd      	mov	sp, r7
 800a43c:	bd90      	pop	{r4, r7, pc}
 800a43e:	bf00      	nop
 800a440:	00000000 	.word	0x00000000
 800a444:	40baba00 	.word	0x40baba00

0800a448 <convSpeedPITOT>:
}


//Convert data of the PITOT tube in m/s  p = 1/2 * rho * U^2. This is a rough estimation, can be improved.
void convSpeedPITOT(uint8_t *PITOT_raw, float *speed)
{
 800a448:	b590      	push	{r4, r7, lr}
 800a44a:	b089      	sub	sp, #36	; 0x24
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
 800a450:	6039      	str	r1, [r7, #0]
	uint16_t output;
	output = PITOT_raw[0] << 8 | PITOT_raw[1];
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	781b      	ldrb	r3, [r3, #0]
 800a456:	021b      	lsls	r3, r3, #8
 800a458:	b21a      	sxth	r2, r3
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	3301      	adds	r3, #1
 800a45e:	781b      	ldrb	r3, [r3, #0]
 800a460:	b21b      	sxth	r3, r3
 800a462:	4313      	orrs	r3, r2
 800a464:	b21b      	sxth	r3, r3
 800a466:	83fb      	strh	r3, [r7, #30]

	//Convert first the raw data to pressure
	uint16_t output_min = 1638, output_max = 14745; //10% to 90% calibration with 2^14 counts
 800a468:	f240 6366 	movw	r3, #1638	; 0x666
 800a46c:	83bb      	strh	r3, [r7, #28]
 800a46e:	f643 1399 	movw	r3, #14745	; 0x3999
 800a472:	837b      	strh	r3, [r7, #26]
	float pressure = 0.0, pressure_min = 0.0, pressure_max = 5.0 * 34474; //in Pa (1 PSI = 34474 Pa)
 800a474:	f04f 0300 	mov.w	r3, #0
 800a478:	617b      	str	r3, [r7, #20]
 800a47a:	f04f 0300 	mov.w	r3, #0
 800a47e:	613b      	str	r3, [r7, #16]
 800a480:	4b20      	ldr	r3, [pc, #128]	; (800a504 <convSpeedPITOT+0xbc>)
 800a482:	60fb      	str	r3, [r7, #12]
	pressure = (((float)(output - output_min))*(pressure_max - pressure_min) / (float)(output_max - output_min)) + pressure_min;
 800a484:	8bfa      	ldrh	r2, [r7, #30]
 800a486:	8bbb      	ldrh	r3, [r7, #28]
 800a488:	1ad3      	subs	r3, r2, r3
 800a48a:	ee07 3a90 	vmov	s15, r3
 800a48e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a492:	edd7 6a03 	vldr	s13, [r7, #12]
 800a496:	edd7 7a04 	vldr	s15, [r7, #16]
 800a49a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800a49e:	ee67 6a27 	vmul.f32	s13, s14, s15
 800a4a2:	8b7a      	ldrh	r2, [r7, #26]
 800a4a4:	8bbb      	ldrh	r3, [r7, #28]
 800a4a6:	1ad3      	subs	r3, r2, r3
 800a4a8:	ee07 3a90 	vmov	s15, r3
 800a4ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a4b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a4b4:	edd7 7a04 	vldr	s15, [r7, #16]
 800a4b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a4bc:	edc7 7a05 	vstr	s15, [r7, #20]

	//Convert the pressure to velocity
	float rho = 1.225;
 800a4c0:	4b11      	ldr	r3, [pc, #68]	; (800a508 <convSpeedPITOT+0xc0>)
 800a4c2:	60bb      	str	r3, [r7, #8]
	*speed = sqrt(2*pressure/rho);	//sqrt is slow, rho=1.225 can surely be better tuned
 800a4c4:	edd7 7a05 	vldr	s15, [r7, #20]
 800a4c8:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800a4cc:	edd7 7a02 	vldr	s15, [r7, #8]
 800a4d0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800a4d4:	ee16 0a90 	vmov	r0, s13
 800a4d8:	f7f6 f84e 	bl	8000578 <__aeabi_f2d>
 800a4dc:	4603      	mov	r3, r0
 800a4de:	460c      	mov	r4, r1
 800a4e0:	ec44 3b10 	vmov	d0, r3, r4
 800a4e4:	f003 ff8a 	bl	800e3fc <sqrt>
 800a4e8:	ec54 3b10 	vmov	r3, r4, d0
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	4621      	mov	r1, r4
 800a4f0:	f7f6 fb6e 	bl	8000bd0 <__aeabi_d2f>
 800a4f4:	4602      	mov	r2, r0
 800a4f6:	683b      	ldr	r3, [r7, #0]
 800a4f8:	601a      	str	r2, [r3, #0]
}
 800a4fa:	bf00      	nop
 800a4fc:	3724      	adds	r7, #36	; 0x24
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd90      	pop	{r4, r7, pc}
 800a502:	bf00      	nop
 800a504:	48285480 	.word	0x48285480
 800a508:	3f9ccccd 	.word	0x3f9ccccd

0800a50c <timeDiff>:
#include "apoapsis_detection.h"

int timeDiff(time_value start, time_value end){
 800a50c:	b490      	push	{r4, r7}
 800a50e:	b084      	sub	sp, #16
 800a510:	af00      	add	r7, sp, #0
 800a512:	f107 0408 	add.w	r4, r7, #8
 800a516:	e884 0003 	stmia.w	r4, {r0, r1}
 800a51a:	4639      	mov	r1, r7
 800a51c:	e881 000c 	stmia.w	r1, {r2, r3}
    return (end.tv_sec - start.tv_sec) * 1000 + (end.tv_msec - start.tv_msec);
 800a520:	683a      	ldr	r2, [r7, #0]
 800a522:	68bb      	ldr	r3, [r7, #8]
 800a524:	1ad3      	subs	r3, r2, r3
 800a526:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a52a:	fb02 f203 	mul.w	r2, r2, r3
 800a52e:	6879      	ldr	r1, [r7, #4]
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	1acb      	subs	r3, r1, r3
 800a534:	4413      	add	r3, r2
}
 800a536:	4618      	mov	r0, r3
 800a538:	3710      	adds	r7, #16
 800a53a:	46bd      	mov	sp, r7
 800a53c:	bc90      	pop	{r4, r7}
 800a53e:	4770      	bx	lr

0800a540 <chuteStaticTime>:

__uint8_t chuteStaticTime(time_value t_liftoff, time_value t_latest){
 800a540:	b590      	push	{r4, r7, lr}
 800a542:	b085      	sub	sp, #20
 800a544:	af00      	add	r7, sp, #0
 800a546:	f107 0408 	add.w	r4, r7, #8
 800a54a:	e884 0003 	stmia.w	r4, {r0, r1}
 800a54e:	4639      	mov	r1, r7
 800a550:	e881 000c 	stmia.w	r1, {r2, r3}
    if(timeDiff(t_liftoff, t_latest) < 0){
 800a554:	463b      	mov	r3, r7
 800a556:	cb0c      	ldmia	r3, {r2, r3}
 800a558:	f107 0108 	add.w	r1, r7, #8
 800a55c:	c903      	ldmia	r1, {r0, r1}
 800a55e:	f7ff ffd5 	bl	800a50c <timeDiff>
 800a562:	4603      	mov	r3, r0
 800a564:	2b00      	cmp	r3, #0
 800a566:	da01      	bge.n	800a56c <chuteStaticTime+0x2c>
        return 1;
 800a568:	2301      	movs	r3, #1
 800a56a:	e000      	b.n	800a56e <chuteStaticTime+0x2e>
    }else{
        return 0;
 800a56c:	2300      	movs	r3, #0
    }
}
 800a56e:	4618      	mov	r0, r3
 800a570:	3714      	adds	r7, #20
 800a572:	46bd      	mov	sp, r7
 800a574:	bd90      	pop	{r4, r7, pc}

0800a576 <detectStart>:

__uint8_t detectStart(int wire_connection)
{
 800a576:	b480      	push	{r7}
 800a578:	b083      	sub	sp, #12
 800a57a:	af00      	add	r7, sp, #0
 800a57c:	6078      	str	r0, [r7, #4]
    if(wire_connection == 0)
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d101      	bne.n	800a588 <detectStart+0x12>
    {
        return 1;
 800a584:	2301      	movs	r3, #1
 800a586:	e000      	b.n	800a58a <detectStart+0x14>
    }
    return 0;
 800a588:	2300      	movs	r3, #0
}
 800a58a:	4618      	mov	r0, r3
 800a58c:	370c      	adds	r7, #12
 800a58e:	46bd      	mov	sp, r7
 800a590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a594:	4770      	bx	lr
	...

0800a598 <detectMECO>:

__uint8_t detectMECO(time_value t_liftoff, double acceleration, time_value t_now){
 800a598:	b590      	push	{r4, r7, lr}
 800a59a:	b08d      	sub	sp, #52	; 0x34
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	f107 0410 	add.w	r4, r7, #16
 800a5a2:	e884 0003 	stmia.w	r4, {r0, r1}
 800a5a6:	ed87 0b02 	vstr	d0, [r7, #8]
 800a5aa:	4639      	mov	r1, r7
 800a5ac:	e881 000c 	stmia.w	r1, {r2, r3}
    // MECO definitely happened after specified time
    if(timeDiff(t_liftoff, t_now) > MECO_LATEST){
 800a5b0:	463b      	mov	r3, r7
 800a5b2:	cb0c      	ldmia	r3, {r2, r3}
 800a5b4:	f107 0110 	add.w	r1, r7, #16
 800a5b8:	c903      	ldmia	r1, {r0, r1}
 800a5ba:	f7ff ffa7 	bl	800a50c <timeDiff>
 800a5be:	4603      	mov	r3, r0
 800a5c0:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800a5c4:	dd01      	ble.n	800a5ca <detectMECO+0x32>
        return 1;
 800a5c6:	2301      	movs	r3, #1
 800a5c8:	e08d      	b.n	800a6e6 <detectMECO+0x14e>
    static double circ_buffer[MECO_BUFFER_SIZE] = {0};
    static double circ_buffer_mean[MECO_BUFFER_SIZE] = {0};
    static int new_measurement = MECO_BUFFER_SIZE - 1;
    
    // Save measurements in buffer
    new_measurement = (new_measurement + 1) % MECO_BUFFER_SIZE;
 800a5ca:	4b49      	ldr	r3, [pc, #292]	; (800a6f0 <detectMECO+0x158>)
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	3301      	adds	r3, #1
 800a5d0:	425a      	negs	r2, r3
 800a5d2:	f003 030f 	and.w	r3, r3, #15
 800a5d6:	f002 020f 	and.w	r2, r2, #15
 800a5da:	bf58      	it	pl
 800a5dc:	4253      	negpl	r3, r2
 800a5de:	4a44      	ldr	r2, [pc, #272]	; (800a6f0 <detectMECO+0x158>)
 800a5e0:	6013      	str	r3, [r2, #0]
    circ_buffer[new_measurement] = acceleration;
 800a5e2:	4b43      	ldr	r3, [pc, #268]	; (800a6f0 <detectMECO+0x158>)
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	4a43      	ldr	r2, [pc, #268]	; (800a6f4 <detectMECO+0x15c>)
 800a5e8:	00db      	lsls	r3, r3, #3
 800a5ea:	441a      	add	r2, r3
 800a5ec:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800a5f0:	e882 0018 	stmia.w	r2, {r3, r4}
    
    // Mean measurements
    double mean = 0;
 800a5f4:	f04f 0300 	mov.w	r3, #0
 800a5f8:	f04f 0400 	mov.w	r4, #0
 800a5fc:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
    for(int i = 0; i < MECO_MEANFILTERSIZE; i++){
 800a600:	2300      	movs	r3, #0
 800a602:	627b      	str	r3, [r7, #36]	; 0x24
 800a604:	e01c      	b.n	800a640 <detectMECO+0xa8>
        mean += circ_buffer[(new_measurement - i + MECO_BUFFER_SIZE) % MECO_BUFFER_SIZE];
 800a606:	4b3a      	ldr	r3, [pc, #232]	; (800a6f0 <detectMECO+0x158>)
 800a608:	681a      	ldr	r2, [r3, #0]
 800a60a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a60c:	1ad3      	subs	r3, r2, r3
 800a60e:	3310      	adds	r3, #16
 800a610:	425a      	negs	r2, r3
 800a612:	f003 030f 	and.w	r3, r3, #15
 800a616:	f002 020f 	and.w	r2, r2, #15
 800a61a:	bf58      	it	pl
 800a61c:	4253      	negpl	r3, r2
 800a61e:	4a35      	ldr	r2, [pc, #212]	; (800a6f4 <detectMECO+0x15c>)
 800a620:	00db      	lsls	r3, r3, #3
 800a622:	4413      	add	r3, r2
 800a624:	cb18      	ldmia	r3, {r3, r4}
 800a626:	461a      	mov	r2, r3
 800a628:	4623      	mov	r3, r4
 800a62a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a62e:	f7f5 fe45 	bl	80002bc <__adddf3>
 800a632:	4603      	mov	r3, r0
 800a634:	460c      	mov	r4, r1
 800a636:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
    for(int i = 0; i < MECO_MEANFILTERSIZE; i++){
 800a63a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a63c:	3301      	adds	r3, #1
 800a63e:	627b      	str	r3, [r7, #36]	; 0x24
 800a640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a642:	2b02      	cmp	r3, #2
 800a644:	dddf      	ble.n	800a606 <detectMECO+0x6e>
    }
    mean /= MECO_MEANFILTERSIZE;
 800a646:	f04f 0200 	mov.w	r2, #0
 800a64a:	4b2b      	ldr	r3, [pc, #172]	; (800a6f8 <detectMECO+0x160>)
 800a64c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a650:	f7f6 f910 	bl	8000874 <__aeabi_ddiv>
 800a654:	4603      	mov	r3, r0
 800a656:	460c      	mov	r4, r1
 800a658:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
    circ_buffer_mean[new_measurement] = mean;
 800a65c:	4b24      	ldr	r3, [pc, #144]	; (800a6f0 <detectMECO+0x158>)
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	4a26      	ldr	r2, [pc, #152]	; (800a6fc <detectMECO+0x164>)
 800a662:	00db      	lsls	r3, r3, #3
 800a664:	441a      	add	r2, r3
 800a666:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800a66a:	e882 0018 	stmia.w	r2, {r3, r4}

    int j;
    for(int i = 0; i < MECO_BUFFER_SIZE - 1; i++){
 800a66e:	2300      	movs	r3, #0
 800a670:	623b      	str	r3, [r7, #32]
 800a672:	e034      	b.n	800a6de <detectMECO+0x146>
        j = (new_measurement + i + 1) % MECO_BUFFER_SIZE;
 800a674:	4b1e      	ldr	r3, [pc, #120]	; (800a6f0 <detectMECO+0x158>)
 800a676:	681a      	ldr	r2, [r3, #0]
 800a678:	6a3b      	ldr	r3, [r7, #32]
 800a67a:	4413      	add	r3, r2
 800a67c:	3301      	adds	r3, #1
 800a67e:	425a      	negs	r2, r3
 800a680:	f003 030f 	and.w	r3, r3, #15
 800a684:	f002 020f 	and.w	r2, r2, #15
 800a688:	bf58      	it	pl
 800a68a:	4253      	negpl	r3, r2
 800a68c:	61fb      	str	r3, [r7, #28]
        if(circ_buffer_mean[(j + 1) % MECO_BUFFER_SIZE] - circ_buffer_mean[j] < MECO_ACCEL_DIFF / MECO_MEANFILTERSIZE){
 800a68e:	69fb      	ldr	r3, [r7, #28]
 800a690:	3301      	adds	r3, #1
 800a692:	425a      	negs	r2, r3
 800a694:	f003 030f 	and.w	r3, r3, #15
 800a698:	f002 020f 	and.w	r2, r2, #15
 800a69c:	bf58      	it	pl
 800a69e:	4253      	negpl	r3, r2
 800a6a0:	4a16      	ldr	r2, [pc, #88]	; (800a6fc <detectMECO+0x164>)
 800a6a2:	00db      	lsls	r3, r3, #3
 800a6a4:	4413      	add	r3, r2
 800a6a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a6aa:	4a14      	ldr	r2, [pc, #80]	; (800a6fc <detectMECO+0x164>)
 800a6ac:	69fb      	ldr	r3, [r7, #28]
 800a6ae:	00db      	lsls	r3, r3, #3
 800a6b0:	4413      	add	r3, r2
 800a6b2:	cb18      	ldmia	r3, {r3, r4}
 800a6b4:	461a      	mov	r2, r3
 800a6b6:	4623      	mov	r3, r4
 800a6b8:	f7f5 fdfe 	bl	80002b8 <__aeabi_dsub>
 800a6bc:	4603      	mov	r3, r0
 800a6be:	460c      	mov	r4, r1
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	4621      	mov	r1, r4
 800a6c4:	f04f 0200 	mov.w	r2, #0
 800a6c8:	4b0d      	ldr	r3, [pc, #52]	; (800a700 <detectMECO+0x168>)
 800a6ca:	f7f6 fa1b 	bl	8000b04 <__aeabi_dcmplt>
 800a6ce:	4603      	mov	r3, r0
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d001      	beq.n	800a6d8 <detectMECO+0x140>
            return 1;
 800a6d4:	2301      	movs	r3, #1
 800a6d6:	e006      	b.n	800a6e6 <detectMECO+0x14e>
    for(int i = 0; i < MECO_BUFFER_SIZE - 1; i++){
 800a6d8:	6a3b      	ldr	r3, [r7, #32]
 800a6da:	3301      	adds	r3, #1
 800a6dc:	623b      	str	r3, [r7, #32]
 800a6de:	6a3b      	ldr	r3, [r7, #32]
 800a6e0:	2b0e      	cmp	r3, #14
 800a6e2:	ddc7      	ble.n	800a674 <detectMECO+0xdc>
        }
    }
    return 0;
 800a6e4:	2300      	movs	r3, #0
}
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	3734      	adds	r7, #52	; 0x34
 800a6ea:	46bd      	mov	sp, r7
 800a6ec:	bd90      	pop	{r4, r7, pc}
 800a6ee:	bf00      	nop
 800a6f0:	20000008 	.word	0x20000008
 800a6f4:	200000d8 	.word	0x200000d8
 800a6f8:	40080000 	.word	0x40080000
 800a6fc:	20000158 	.word	0x20000158
 800a700:	c0180000 	.word	0xc0180000

0800a704 <tApoapsisFromVelocity>:

__uint8_t tApoapsisFromVelocity(double velocity){
 800a704:	b590      	push	{r4, r7, lr}
 800a706:	b089      	sub	sp, #36	; 0x24
 800a708:	af00      	add	r7, sp, #0
 800a70a:	ed87 0b00 	vstr	d0, [r7]
    static double circ_buffer[VELOCITY_BUFFER_SIZE] = {0};
    static double circ_buffer_mean[VELOCITY_BUFFER_SIZE] = {0};
    static int new_measurement = VELOCITY_BUFFER_SIZE - 1;
    
    // Save measurements in buffer
    new_measurement = (new_measurement + 1) % VELOCITY_BUFFER_SIZE;
 800a70e:	4b50      	ldr	r3, [pc, #320]	; (800a850 <tApoapsisFromVelocity+0x14c>)
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	3301      	adds	r3, #1
 800a714:	425a      	negs	r2, r3
 800a716:	f003 030f 	and.w	r3, r3, #15
 800a71a:	f002 020f 	and.w	r2, r2, #15
 800a71e:	bf58      	it	pl
 800a720:	4253      	negpl	r3, r2
 800a722:	4a4b      	ldr	r2, [pc, #300]	; (800a850 <tApoapsisFromVelocity+0x14c>)
 800a724:	6013      	str	r3, [r2, #0]
    circ_buffer[new_measurement] = velocity;
 800a726:	4b4a      	ldr	r3, [pc, #296]	; (800a850 <tApoapsisFromVelocity+0x14c>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	4a4a      	ldr	r2, [pc, #296]	; (800a854 <tApoapsisFromVelocity+0x150>)
 800a72c:	00db      	lsls	r3, r3, #3
 800a72e:	441a      	add	r2, r3
 800a730:	e897 0018 	ldmia.w	r7, {r3, r4}
 800a734:	e882 0018 	stmia.w	r2, {r3, r4}
    
    // Mean measurements
    double mean = 0;
 800a738:	f04f 0300 	mov.w	r3, #0
 800a73c:	f04f 0400 	mov.w	r4, #0
 800a740:	e9c7 3406 	strd	r3, r4, [r7, #24]
    for(int i = 0; i < VELOCITY_MEANFILTERSIZE; i++){
 800a744:	2300      	movs	r3, #0
 800a746:	617b      	str	r3, [r7, #20]
 800a748:	e01c      	b.n	800a784 <tApoapsisFromVelocity+0x80>
        mean += circ_buffer[(new_measurement - i + VELOCITY_BUFFER_SIZE) % VELOCITY_BUFFER_SIZE];
 800a74a:	4b41      	ldr	r3, [pc, #260]	; (800a850 <tApoapsisFromVelocity+0x14c>)
 800a74c:	681a      	ldr	r2, [r3, #0]
 800a74e:	697b      	ldr	r3, [r7, #20]
 800a750:	1ad3      	subs	r3, r2, r3
 800a752:	3310      	adds	r3, #16
 800a754:	425a      	negs	r2, r3
 800a756:	f003 030f 	and.w	r3, r3, #15
 800a75a:	f002 020f 	and.w	r2, r2, #15
 800a75e:	bf58      	it	pl
 800a760:	4253      	negpl	r3, r2
 800a762:	4a3c      	ldr	r2, [pc, #240]	; (800a854 <tApoapsisFromVelocity+0x150>)
 800a764:	00db      	lsls	r3, r3, #3
 800a766:	4413      	add	r3, r2
 800a768:	cb18      	ldmia	r3, {r3, r4}
 800a76a:	461a      	mov	r2, r3
 800a76c:	4623      	mov	r3, r4
 800a76e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a772:	f7f5 fda3 	bl	80002bc <__adddf3>
 800a776:	4603      	mov	r3, r0
 800a778:	460c      	mov	r4, r1
 800a77a:	e9c7 3406 	strd	r3, r4, [r7, #24]
    for(int i = 0; i < VELOCITY_MEANFILTERSIZE; i++){
 800a77e:	697b      	ldr	r3, [r7, #20]
 800a780:	3301      	adds	r3, #1
 800a782:	617b      	str	r3, [r7, #20]
 800a784:	697b      	ldr	r3, [r7, #20]
 800a786:	2b02      	cmp	r3, #2
 800a788:	dddf      	ble.n	800a74a <tApoapsisFromVelocity+0x46>
    }
    mean /= VELOCITY_MEANFILTERSIZE;
 800a78a:	f04f 0200 	mov.w	r2, #0
 800a78e:	4b32      	ldr	r3, [pc, #200]	; (800a858 <tApoapsisFromVelocity+0x154>)
 800a790:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a794:	f7f6 f86e 	bl	8000874 <__aeabi_ddiv>
 800a798:	4603      	mov	r3, r0
 800a79a:	460c      	mov	r4, r1
 800a79c:	e9c7 3406 	strd	r3, r4, [r7, #24]
    circ_buffer_mean[new_measurement] = mean;
 800a7a0:	4b2b      	ldr	r3, [pc, #172]	; (800a850 <tApoapsisFromVelocity+0x14c>)
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	4a2d      	ldr	r2, [pc, #180]	; (800a85c <tApoapsisFromVelocity+0x158>)
 800a7a6:	00db      	lsls	r3, r3, #3
 800a7a8:	441a      	add	r2, r3
 800a7aa:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800a7ae:	e882 0018 	stmia.w	r2, {r3, r4}



    int count = 0, j;
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	613b      	str	r3, [r7, #16]
    for(int i = 0; i < VELOCITY_BUFFER_SIZE - 1 - VELOCITY_MEANFILTERSIZE; i++){
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	60fb      	str	r3, [r7, #12]
 800a7ba:	e03a      	b.n	800a832 <tApoapsisFromVelocity+0x12e>
        j = (new_measurement + i + 1) % VELOCITY_BUFFER_SIZE;
 800a7bc:	4b24      	ldr	r3, [pc, #144]	; (800a850 <tApoapsisFromVelocity+0x14c>)
 800a7be:	681a      	ldr	r2, [r3, #0]
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	4413      	add	r3, r2
 800a7c4:	3301      	adds	r3, #1
 800a7c6:	425a      	negs	r2, r3
 800a7c8:	f003 030f 	and.w	r3, r3, #15
 800a7cc:	f002 020f 	and.w	r2, r2, #15
 800a7d0:	bf58      	it	pl
 800a7d2:	4253      	negpl	r3, r2
 800a7d4:	60bb      	str	r3, [r7, #8]

        if(circ_buffer_mean[(j + 1) % VELOCITY_BUFFER_SIZE] - circ_buffer_mean[j] <= 0){ 
 800a7d6:	68bb      	ldr	r3, [r7, #8]
 800a7d8:	3301      	adds	r3, #1
 800a7da:	425a      	negs	r2, r3
 800a7dc:	f003 030f 	and.w	r3, r3, #15
 800a7e0:	f002 020f 	and.w	r2, r2, #15
 800a7e4:	bf58      	it	pl
 800a7e6:	4253      	negpl	r3, r2
 800a7e8:	4a1c      	ldr	r2, [pc, #112]	; (800a85c <tApoapsisFromVelocity+0x158>)
 800a7ea:	00db      	lsls	r3, r3, #3
 800a7ec:	4413      	add	r3, r2
 800a7ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a7f2:	4a1a      	ldr	r2, [pc, #104]	; (800a85c <tApoapsisFromVelocity+0x158>)
 800a7f4:	68bb      	ldr	r3, [r7, #8]
 800a7f6:	00db      	lsls	r3, r3, #3
 800a7f8:	4413      	add	r3, r2
 800a7fa:	cb18      	ldmia	r3, {r3, r4}
 800a7fc:	461a      	mov	r2, r3
 800a7fe:	4623      	mov	r3, r4
 800a800:	f7f5 fd5a 	bl	80002b8 <__aeabi_dsub>
 800a804:	4603      	mov	r3, r0
 800a806:	460c      	mov	r4, r1
 800a808:	4618      	mov	r0, r3
 800a80a:	4621      	mov	r1, r4
 800a80c:	f04f 0200 	mov.w	r2, #0
 800a810:	f04f 0300 	mov.w	r3, #0
 800a814:	f7f6 f980 	bl	8000b18 <__aeabi_dcmple>
 800a818:	4603      	mov	r3, r0
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d003      	beq.n	800a826 <tApoapsisFromVelocity+0x122>
            count++;
 800a81e:	693b      	ldr	r3, [r7, #16]
 800a820:	3301      	adds	r3, #1
 800a822:	613b      	str	r3, [r7, #16]
 800a824:	e002      	b.n	800a82c <tApoapsisFromVelocity+0x128>
        }else{
            count--;
 800a826:	693b      	ldr	r3, [r7, #16]
 800a828:	3b01      	subs	r3, #1
 800a82a:	613b      	str	r3, [r7, #16]
    for(int i = 0; i < VELOCITY_BUFFER_SIZE - 1 - VELOCITY_MEANFILTERSIZE; i++){
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	3301      	adds	r3, #1
 800a830:	60fb      	str	r3, [r7, #12]
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	2b0b      	cmp	r3, #11
 800a836:	ddc1      	ble.n	800a7bc <tApoapsisFromVelocity+0xb8>
        }        
    }
    if(count < -VELOCITY_TRIGGER_THRESHOLD){
 800a838:	693b      	ldr	r3, [r7, #16]
 800a83a:	f113 0f04 	cmn.w	r3, #4
 800a83e:	da01      	bge.n	800a844 <tApoapsisFromVelocity+0x140>
        return 1;
 800a840:	2301      	movs	r3, #1
 800a842:	e000      	b.n	800a846 <tApoapsisFromVelocity+0x142>
    }else{
        return 0;
 800a844:	2300      	movs	r3, #0
    }
}
 800a846:	4618      	mov	r0, r3
 800a848:	3724      	adds	r7, #36	; 0x24
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bd90      	pop	{r4, r7, pc}
 800a84e:	bf00      	nop
 800a850:	2000000c 	.word	0x2000000c
 800a854:	200001d8 	.word	0x200001d8
 800a858:	40080000 	.word	0x40080000
 800a85c:	20000258 	.word	0x20000258

0800a860 <tApoapsisFromVelocityAtMECO>:

time_value tApoapsisFromVelocityAtMECO(time_value t_MECO, double v_MECO){
 800a860:	b5b0      	push	{r4, r5, r7, lr}
 800a862:	b08e      	sub	sp, #56	; 0x38
 800a864:	af00      	add	r7, sp, #0
 800a866:	6178      	str	r0, [r7, #20]
 800a868:	f107 030c 	add.w	r3, r7, #12
 800a86c:	e883 0006 	stmia.w	r3, {r1, r2}
 800a870:	ed87 0b00 	vstr	d0, [r7]
    double v_t = v_MECO;
 800a874:	e897 0018 	ldmia.w	r7, {r3, r4}
 800a878:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
    int delta_t = DELTA_T;
 800a87c:	230a      	movs	r3, #10
 800a87e:	62bb      	str	r3, [r7, #40]	; 0x28
    int t_millisec = 0;
 800a880:	2300      	movs	r3, #0
 800a882:	62fb      	str	r3, [r7, #44]	; 0x2c
    double C = 1/2.0 * PRESSURE_FOR_COMPUTATIION * MOL_AIR / (GAS_CONSTANT * TEMPERATURE) * ROCKET_AREA * DRAG_CONSTANT_ROCKET / ROCKET_MASS;
 800a884:	a43e      	add	r4, pc, #248	; (adr r4, 800a980 <tApoapsisFromVelocityAtMECO+0x120>)
 800a886:	cc18      	ldmia	r4, {r3, r4}
 800a888:	e9c7 3408 	strd	r3, r4, [r7, #32]
    while (v_t > 0){
 800a88c:	e03c      	b.n	800a908 <tApoapsisFromVelocityAtMECO+0xa8>
        v_t = v_t - (G + C * v_t * v_t) * delta_t / 1000.0;
 800a88e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a892:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800a896:	f7f5 fec3 	bl	8000620 <__aeabi_dmul>
 800a89a:	4603      	mov	r3, r0
 800a89c:	460c      	mov	r4, r1
 800a89e:	4618      	mov	r0, r3
 800a8a0:	4621      	mov	r1, r4
 800a8a2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a8a6:	f7f5 febb 	bl	8000620 <__aeabi_dmul>
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	460c      	mov	r4, r1
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	4621      	mov	r1, r4
 800a8b2:	a335      	add	r3, pc, #212	; (adr r3, 800a988 <tApoapsisFromVelocityAtMECO+0x128>)
 800a8b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8b8:	f7f5 fd00 	bl	80002bc <__adddf3>
 800a8bc:	4603      	mov	r3, r0
 800a8be:	460c      	mov	r4, r1
 800a8c0:	4625      	mov	r5, r4
 800a8c2:	461c      	mov	r4, r3
 800a8c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a8c6:	f7f5 fe45 	bl	8000554 <__aeabi_i2d>
 800a8ca:	4602      	mov	r2, r0
 800a8cc:	460b      	mov	r3, r1
 800a8ce:	4620      	mov	r0, r4
 800a8d0:	4629      	mov	r1, r5
 800a8d2:	f7f5 fea5 	bl	8000620 <__aeabi_dmul>
 800a8d6:	4603      	mov	r3, r0
 800a8d8:	460c      	mov	r4, r1
 800a8da:	4618      	mov	r0, r3
 800a8dc:	4621      	mov	r1, r4
 800a8de:	f04f 0200 	mov.w	r2, #0
 800a8e2:	4b25      	ldr	r3, [pc, #148]	; (800a978 <tApoapsisFromVelocityAtMECO+0x118>)
 800a8e4:	f7f5 ffc6 	bl	8000874 <__aeabi_ddiv>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	460c      	mov	r4, r1
 800a8ec:	461a      	mov	r2, r3
 800a8ee:	4623      	mov	r3, r4
 800a8f0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800a8f4:	f7f5 fce0 	bl	80002b8 <__aeabi_dsub>
 800a8f8:	4603      	mov	r3, r0
 800a8fa:	460c      	mov	r4, r1
 800a8fc:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
        t_millisec += delta_t;
 800a900:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a904:	4413      	add	r3, r2
 800a906:	62fb      	str	r3, [r7, #44]	; 0x2c
    while (v_t > 0){
 800a908:	f04f 0200 	mov.w	r2, #0
 800a90c:	f04f 0300 	mov.w	r3, #0
 800a910:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800a914:	f7f6 f914 	bl	8000b40 <__aeabi_dcmpgt>
 800a918:	4603      	mov	r3, r0
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d1b7      	bne.n	800a88e <tApoapsisFromVelocityAtMECO+0x2e>
    }
    time_value t_apoapsis;

    t_apoapsis = t_MECO;
 800a91e:	f107 0318 	add.w	r3, r7, #24
 800a922:	f107 020c 	add.w	r2, r7, #12
 800a926:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a92a:	e883 0003 	stmia.w	r3, {r0, r1}
    t_apoapsis.tv_sec += t_millisec / 1000;
 800a92e:	69ba      	ldr	r2, [r7, #24]
 800a930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a932:	4912      	ldr	r1, [pc, #72]	; (800a97c <tApoapsisFromVelocityAtMECO+0x11c>)
 800a934:	fb81 0103 	smull	r0, r1, r1, r3
 800a938:	1189      	asrs	r1, r1, #6
 800a93a:	17db      	asrs	r3, r3, #31
 800a93c:	1acb      	subs	r3, r1, r3
 800a93e:	4413      	add	r3, r2
 800a940:	61bb      	str	r3, [r7, #24]
    t_apoapsis.tv_msec += (t_millisec % 1000);
 800a942:	69f9      	ldr	r1, [r7, #28]
 800a944:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a946:	4b0d      	ldr	r3, [pc, #52]	; (800a97c <tApoapsisFromVelocityAtMECO+0x11c>)
 800a948:	fb83 0302 	smull	r0, r3, r3, r2
 800a94c:	1198      	asrs	r0, r3, #6
 800a94e:	17d3      	asrs	r3, r2, #31
 800a950:	1ac3      	subs	r3, r0, r3
 800a952:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a956:	fb00 f303 	mul.w	r3, r0, r3
 800a95a:	1ad3      	subs	r3, r2, r3
 800a95c:	440b      	add	r3, r1
 800a95e:	61fb      	str	r3, [r7, #28]
    return t_apoapsis;
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	461a      	mov	r2, r3
 800a964:	f107 0318 	add.w	r3, r7, #24
 800a968:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a96c:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800a970:	6978      	ldr	r0, [r7, #20]
 800a972:	3738      	adds	r7, #56	; 0x38
 800a974:	46bd      	mov	sp, r7
 800a976:	bdb0      	pop	{r4, r5, r7, pc}
 800a978:	408f4000 	.word	0x408f4000
 800a97c:	10624dd3 	.word	0x10624dd3
 800a980:	ece89d89 	.word	0xece89d89
 800a984:	3f324910 	.word	0x3f324910
 800a988:	51eb851f 	.word	0x51eb851f
 800a98c:	40239eb8 	.word	0x40239eb8

0800a990 <tApoapsisFromPressure>:

__uint8_t tApoapsisFromPressure(double pressure){
 800a990:	b590      	push	{r4, r7, lr}
 800a992:	b089      	sub	sp, #36	; 0x24
 800a994:	af00      	add	r7, sp, #0
 800a996:	ed87 0b00 	vstr	d0, [r7]
    static double circ_buffer[PRESSURE_BUFFER_SIZE] = {0};
    static double circ_buffer_mean[PRESSURE_BUFFER_SIZE] = {0};
    static int new_measurement = PRESSURE_BUFFER_SIZE - 1;
    
    // Save measurements in buffer
    new_measurement = (new_measurement + 1) % PRESSURE_BUFFER_SIZE;
 800a99a:	4b50      	ldr	r3, [pc, #320]	; (800aadc <tApoapsisFromPressure+0x14c>)
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	3301      	adds	r3, #1
 800a9a0:	425a      	negs	r2, r3
 800a9a2:	f003 030f 	and.w	r3, r3, #15
 800a9a6:	f002 020f 	and.w	r2, r2, #15
 800a9aa:	bf58      	it	pl
 800a9ac:	4253      	negpl	r3, r2
 800a9ae:	4a4b      	ldr	r2, [pc, #300]	; (800aadc <tApoapsisFromPressure+0x14c>)
 800a9b0:	6013      	str	r3, [r2, #0]
    circ_buffer[new_measurement] = pressure;
 800a9b2:	4b4a      	ldr	r3, [pc, #296]	; (800aadc <tApoapsisFromPressure+0x14c>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	4a4a      	ldr	r2, [pc, #296]	; (800aae0 <tApoapsisFromPressure+0x150>)
 800a9b8:	00db      	lsls	r3, r3, #3
 800a9ba:	441a      	add	r2, r3
 800a9bc:	e897 0018 	ldmia.w	r7, {r3, r4}
 800a9c0:	e882 0018 	stmia.w	r2, {r3, r4}
    
    // Mean measurements
    double mean = 0;
 800a9c4:	f04f 0300 	mov.w	r3, #0
 800a9c8:	f04f 0400 	mov.w	r4, #0
 800a9cc:	e9c7 3406 	strd	r3, r4, [r7, #24]
    for(int i = 0; i < PRESSURE_MEANFILTERSIZE; i++){
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	617b      	str	r3, [r7, #20]
 800a9d4:	e01c      	b.n	800aa10 <tApoapsisFromPressure+0x80>
        mean += circ_buffer[(new_measurement - i + PRESSURE_BUFFER_SIZE) % PRESSURE_BUFFER_SIZE];
 800a9d6:	4b41      	ldr	r3, [pc, #260]	; (800aadc <tApoapsisFromPressure+0x14c>)
 800a9d8:	681a      	ldr	r2, [r3, #0]
 800a9da:	697b      	ldr	r3, [r7, #20]
 800a9dc:	1ad3      	subs	r3, r2, r3
 800a9de:	3310      	adds	r3, #16
 800a9e0:	425a      	negs	r2, r3
 800a9e2:	f003 030f 	and.w	r3, r3, #15
 800a9e6:	f002 020f 	and.w	r2, r2, #15
 800a9ea:	bf58      	it	pl
 800a9ec:	4253      	negpl	r3, r2
 800a9ee:	4a3c      	ldr	r2, [pc, #240]	; (800aae0 <tApoapsisFromPressure+0x150>)
 800a9f0:	00db      	lsls	r3, r3, #3
 800a9f2:	4413      	add	r3, r2
 800a9f4:	cb18      	ldmia	r3, {r3, r4}
 800a9f6:	461a      	mov	r2, r3
 800a9f8:	4623      	mov	r3, r4
 800a9fa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a9fe:	f7f5 fc5d 	bl	80002bc <__adddf3>
 800aa02:	4603      	mov	r3, r0
 800aa04:	460c      	mov	r4, r1
 800aa06:	e9c7 3406 	strd	r3, r4, [r7, #24]
    for(int i = 0; i < PRESSURE_MEANFILTERSIZE; i++){
 800aa0a:	697b      	ldr	r3, [r7, #20]
 800aa0c:	3301      	adds	r3, #1
 800aa0e:	617b      	str	r3, [r7, #20]
 800aa10:	697b      	ldr	r3, [r7, #20]
 800aa12:	2b02      	cmp	r3, #2
 800aa14:	dddf      	ble.n	800a9d6 <tApoapsisFromPressure+0x46>
    }
    mean /= PRESSURE_MEANFILTERSIZE;
 800aa16:	f04f 0200 	mov.w	r2, #0
 800aa1a:	4b32      	ldr	r3, [pc, #200]	; (800aae4 <tApoapsisFromPressure+0x154>)
 800aa1c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800aa20:	f7f5 ff28 	bl	8000874 <__aeabi_ddiv>
 800aa24:	4603      	mov	r3, r0
 800aa26:	460c      	mov	r4, r1
 800aa28:	e9c7 3406 	strd	r3, r4, [r7, #24]
    circ_buffer_mean[new_measurement] = mean;
 800aa2c:	4b2b      	ldr	r3, [pc, #172]	; (800aadc <tApoapsisFromPressure+0x14c>)
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	4a2d      	ldr	r2, [pc, #180]	; (800aae8 <tApoapsisFromPressure+0x158>)
 800aa32:	00db      	lsls	r3, r3, #3
 800aa34:	441a      	add	r2, r3
 800aa36:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800aa3a:	e882 0018 	stmia.w	r2, {r3, r4}

    int count = 0, j;
 800aa3e:	2300      	movs	r3, #0
 800aa40:	613b      	str	r3, [r7, #16]
    for(int i = 0; i < PRESSURE_BUFFER_SIZE - 1 - PRESSURE_MEANFILTERSIZE; i++){
 800aa42:	2300      	movs	r3, #0
 800aa44:	60fb      	str	r3, [r7, #12]
 800aa46:	e03a      	b.n	800aabe <tApoapsisFromPressure+0x12e>
        j = (new_measurement + i + 1) % PRESSURE_BUFFER_SIZE;
 800aa48:	4b24      	ldr	r3, [pc, #144]	; (800aadc <tApoapsisFromPressure+0x14c>)
 800aa4a:	681a      	ldr	r2, [r3, #0]
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	4413      	add	r3, r2
 800aa50:	3301      	adds	r3, #1
 800aa52:	425a      	negs	r2, r3
 800aa54:	f003 030f 	and.w	r3, r3, #15
 800aa58:	f002 020f 	and.w	r2, r2, #15
 800aa5c:	bf58      	it	pl
 800aa5e:	4253      	negpl	r3, r2
 800aa60:	60bb      	str	r3, [r7, #8]

        if(circ_buffer_mean[(j + 1) % PRESSURE_BUFFER_SIZE] - circ_buffer_mean[j] <= 0){ 
 800aa62:	68bb      	ldr	r3, [r7, #8]
 800aa64:	3301      	adds	r3, #1
 800aa66:	425a      	negs	r2, r3
 800aa68:	f003 030f 	and.w	r3, r3, #15
 800aa6c:	f002 020f 	and.w	r2, r2, #15
 800aa70:	bf58      	it	pl
 800aa72:	4253      	negpl	r3, r2
 800aa74:	4a1c      	ldr	r2, [pc, #112]	; (800aae8 <tApoapsisFromPressure+0x158>)
 800aa76:	00db      	lsls	r3, r3, #3
 800aa78:	4413      	add	r3, r2
 800aa7a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800aa7e:	4a1a      	ldr	r2, [pc, #104]	; (800aae8 <tApoapsisFromPressure+0x158>)
 800aa80:	68bb      	ldr	r3, [r7, #8]
 800aa82:	00db      	lsls	r3, r3, #3
 800aa84:	4413      	add	r3, r2
 800aa86:	cb18      	ldmia	r3, {r3, r4}
 800aa88:	461a      	mov	r2, r3
 800aa8a:	4623      	mov	r3, r4
 800aa8c:	f7f5 fc14 	bl	80002b8 <__aeabi_dsub>
 800aa90:	4603      	mov	r3, r0
 800aa92:	460c      	mov	r4, r1
 800aa94:	4618      	mov	r0, r3
 800aa96:	4621      	mov	r1, r4
 800aa98:	f04f 0200 	mov.w	r2, #0
 800aa9c:	f04f 0300 	mov.w	r3, #0
 800aaa0:	f7f6 f83a 	bl	8000b18 <__aeabi_dcmple>
 800aaa4:	4603      	mov	r3, r0
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d003      	beq.n	800aab2 <tApoapsisFromPressure+0x122>
            count++;
 800aaaa:	693b      	ldr	r3, [r7, #16]
 800aaac:	3301      	adds	r3, #1
 800aaae:	613b      	str	r3, [r7, #16]
 800aab0:	e002      	b.n	800aab8 <tApoapsisFromPressure+0x128>
        }else{
            count--;
 800aab2:	693b      	ldr	r3, [r7, #16]
 800aab4:	3b01      	subs	r3, #1
 800aab6:	613b      	str	r3, [r7, #16]
    for(int i = 0; i < PRESSURE_BUFFER_SIZE - 1 - PRESSURE_MEANFILTERSIZE; i++){
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	3301      	adds	r3, #1
 800aabc:	60fb      	str	r3, [r7, #12]
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	2b0b      	cmp	r3, #11
 800aac2:	ddc1      	ble.n	800aa48 <tApoapsisFromPressure+0xb8>
        }        
    }
    if(count < -PRESSURE_TRIGGER_THRESHOLD){
 800aac4:	693b      	ldr	r3, [r7, #16]
 800aac6:	f113 0f04 	cmn.w	r3, #4
 800aaca:	da01      	bge.n	800aad0 <tApoapsisFromPressure+0x140>
        return 1;
 800aacc:	2301      	movs	r3, #1
 800aace:	e000      	b.n	800aad2 <tApoapsisFromPressure+0x142>
    }else{
        return 0;
 800aad0:	2300      	movs	r3, #0
    }
}
 800aad2:	4618      	mov	r0, r3
 800aad4:	3724      	adds	r7, #36	; 0x24
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bd90      	pop	{r4, r7, pc}
 800aada:	bf00      	nop
 800aadc:	20000010 	.word	0x20000010
 800aae0:	200002d8 	.word	0x200002d8
 800aae4:	40080000 	.word	0x40080000
 800aae8:	20000358 	.word	0x20000358

0800aaec <computeVelocity>:


double computeVelocity(double acceleration, time_value t_now){
 800aaec:	b590      	push	{r4, r7, lr}
 800aaee:	b087      	sub	sp, #28
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	ed87 0b02 	vstr	d0, [r7, #8]
 800aaf6:	463b      	mov	r3, r7
 800aaf8:	e883 0003 	stmia.w	r3, {r0, r1}
    static time_value t_last = {0, 0};
    static double velocity = 0;
    if(t_last.tv_sec == 0 && t_last.tv_msec == 0){
 800aafc:	4b23      	ldr	r3, [pc, #140]	; (800ab8c <computeVelocity+0xa0>)
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d109      	bne.n	800ab18 <computeVelocity+0x2c>
 800ab04:	4b21      	ldr	r3, [pc, #132]	; (800ab8c <computeVelocity+0xa0>)
 800ab06:	685b      	ldr	r3, [r3, #4]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d105      	bne.n	800ab18 <computeVelocity+0x2c>
        t_last.tv_sec = t_now.tv_sec;
 800ab0c:	683b      	ldr	r3, [r7, #0]
 800ab0e:	4a1f      	ldr	r2, [pc, #124]	; (800ab8c <computeVelocity+0xa0>)
 800ab10:	6013      	str	r3, [r2, #0]
        t_last.tv_msec = t_now.tv_msec;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	4a1d      	ldr	r2, [pc, #116]	; (800ab8c <computeVelocity+0xa0>)
 800ab16:	6053      	str	r3, [r2, #4]
    }    

    double t_diff = timeDiff(t_last, t_now) / 1000.0;
 800ab18:	491c      	ldr	r1, [pc, #112]	; (800ab8c <computeVelocity+0xa0>)
 800ab1a:	463b      	mov	r3, r7
 800ab1c:	cb0c      	ldmia	r3, {r2, r3}
 800ab1e:	c903      	ldmia	r1, {r0, r1}
 800ab20:	f7ff fcf4 	bl	800a50c <timeDiff>
 800ab24:	4603      	mov	r3, r0
 800ab26:	4618      	mov	r0, r3
 800ab28:	f7f5 fd14 	bl	8000554 <__aeabi_i2d>
 800ab2c:	f04f 0200 	mov.w	r2, #0
 800ab30:	4b17      	ldr	r3, [pc, #92]	; (800ab90 <computeVelocity+0xa4>)
 800ab32:	f7f5 fe9f 	bl	8000874 <__aeabi_ddiv>
 800ab36:	4603      	mov	r3, r0
 800ab38:	460c      	mov	r4, r1
 800ab3a:	e9c7 3404 	strd	r3, r4, [r7, #16]
    velocity += acceleration * t_diff;
 800ab3e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ab42:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ab46:	f7f5 fd6b 	bl	8000620 <__aeabi_dmul>
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	460c      	mov	r4, r1
 800ab4e:	4618      	mov	r0, r3
 800ab50:	4621      	mov	r1, r4
 800ab52:	4b10      	ldr	r3, [pc, #64]	; (800ab94 <computeVelocity+0xa8>)
 800ab54:	cb18      	ldmia	r3, {r3, r4}
 800ab56:	461a      	mov	r2, r3
 800ab58:	4623      	mov	r3, r4
 800ab5a:	f7f5 fbaf 	bl	80002bc <__adddf3>
 800ab5e:	4603      	mov	r3, r0
 800ab60:	460c      	mov	r4, r1
 800ab62:	4a0c      	ldr	r2, [pc, #48]	; (800ab94 <computeVelocity+0xa8>)
 800ab64:	e882 0018 	stmia.w	r2, {r3, r4}

    t_last.tv_sec = t_now.tv_sec;
 800ab68:	683b      	ldr	r3, [r7, #0]
 800ab6a:	4a08      	ldr	r2, [pc, #32]	; (800ab8c <computeVelocity+0xa0>)
 800ab6c:	6013      	str	r3, [r2, #0]
    t_last.tv_msec = t_now.tv_msec;
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	4a06      	ldr	r2, [pc, #24]	; (800ab8c <computeVelocity+0xa0>)
 800ab72:	6053      	str	r3, [r2, #4]
    return velocity;
 800ab74:	4b07      	ldr	r3, [pc, #28]	; (800ab94 <computeVelocity+0xa8>)
 800ab76:	cb18      	ldmia	r3, {r3, r4}
 800ab78:	ec44 3b17 	vmov	d7, r3, r4
}
 800ab7c:	eeb0 0a47 	vmov.f32	s0, s14
 800ab80:	eef0 0a67 	vmov.f32	s1, s15
 800ab84:	371c      	adds	r7, #28
 800ab86:	46bd      	mov	sp, r7
 800ab88:	bd90      	pop	{r4, r7, pc}
 800ab8a:	bf00      	nop
 800ab8c:	200003d8 	.word	0x200003d8
 800ab90:	408f4000 	.word	0x408f4000
 800ab94:	200003e0 	.word	0x200003e0

0800ab98 <triggerParachuteTime>:

__uint8_t triggerParachuteTime(time_value t_apoapsis, time_value t_now){
 800ab98:	b590      	push	{r4, r7, lr}
 800ab9a:	b087      	sub	sp, #28
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	f107 0408 	add.w	r4, r7, #8
 800aba2:	e884 0003 	stmia.w	r4, {r0, r1}
 800aba6:	4639      	mov	r1, r7
 800aba8:	e881 000c 	stmia.w	r1, {r2, r3}
    t_apoapsis.tv_sec += T_AP_BUFFER / 1000;
 800abac:	68bb      	ldr	r3, [r7, #8]
 800abae:	60bb      	str	r3, [r7, #8]
    t_apoapsis.tv_msec += (T_AP_BUFFER % 1000);
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	60fb      	str	r3, [r7, #12]
    int t_diff = timeDiff(t_apoapsis, t_now);
 800abb4:	463b      	mov	r3, r7
 800abb6:	cb0c      	ldmia	r3, {r2, r3}
 800abb8:	f107 0108 	add.w	r1, r7, #8
 800abbc:	c903      	ldmia	r1, {r0, r1}
 800abbe:	f7ff fca5 	bl	800a50c <timeDiff>
 800abc2:	6178      	str	r0, [r7, #20]
    if(t_diff > 0){
 800abc4:	697b      	ldr	r3, [r7, #20]
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	dd01      	ble.n	800abce <triggerParachuteTime+0x36>
        return 1;
 800abca:	2301      	movs	r3, #1
 800abcc:	e000      	b.n	800abd0 <triggerParachuteTime+0x38>
    }
    return 0;
 800abce:	2300      	movs	r3, #0
}
 800abd0:	4618      	mov	r0, r3
 800abd2:	371c      	adds	r7, #28
 800abd4:	46bd      	mov	sp, r7
 800abd6:	bd90      	pop	{r4, r7, pc}

0800abd8 <triggerParachute>:

__uint8_t triggerParachute(__uint8_t parachuteTriggers[4], time_value t_arm, time_value t_latest, time_value t_now){
 800abd8:	b082      	sub	sp, #8
 800abda:	b580      	push	{r7, lr}
 800abdc:	b088      	sub	sp, #32
 800abde:	af00      	add	r7, sp, #0
 800abe0:	60f8      	str	r0, [r7, #12]
 800abe2:	1d38      	adds	r0, r7, #4
 800abe4:	e880 0006 	stmia.w	r0, {r1, r2}
 800abe8:	62fb      	str	r3, [r7, #44]	; 0x2c
    int count = 0;
 800abea:	2300      	movs	r3, #0
 800abec:	61fb      	str	r3, [r7, #28]
    int t_diff_arm = timeDiff(t_arm, t_now);
 800abee:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800abf2:	cb0c      	ldmia	r3, {r2, r3}
 800abf4:	1d39      	adds	r1, r7, #4
 800abf6:	c903      	ldmia	r1, {r0, r1}
 800abf8:	f7ff fc88 	bl	800a50c <timeDiff>
 800abfc:	6138      	str	r0, [r7, #16]
    static int t_arm_end = -1;
    if(t_arm_end == -1){
 800abfe:	4b24      	ldr	r3, [pc, #144]	; (800ac90 <triggerParachute+0xb8>)
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac06:	d109      	bne.n	800ac1c <triggerParachute+0x44>
        t_arm_end = timeDiff(t_arm, t_latest);
 800ac08:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ac0c:	cb0c      	ldmia	r3, {r2, r3}
 800ac0e:	1d39      	adds	r1, r7, #4
 800ac10:	c903      	ldmia	r1, {r0, r1}
 800ac12:	f7ff fc7b 	bl	800a50c <timeDiff>
 800ac16:	4602      	mov	r2, r0
 800ac18:	4b1d      	ldr	r3, [pc, #116]	; (800ac90 <triggerParachute+0xb8>)
 800ac1a:	601a      	str	r2, [r3, #0]
    }

    // Separate the time into 4 steps
    for(int i = 0; i < 4; i++){
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	61bb      	str	r3, [r7, #24]
 800ac20:	e013      	b.n	800ac4a <triggerParachute+0x72>
        if(t_arm_end / 4 * (i+1) > t_diff_arm){
 800ac22:	4b1b      	ldr	r3, [pc, #108]	; (800ac90 <triggerParachute+0xb8>)
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	da00      	bge.n	800ac2c <triggerParachute+0x54>
 800ac2a:	3303      	adds	r3, #3
 800ac2c:	109b      	asrs	r3, r3, #2
 800ac2e:	461a      	mov	r2, r3
 800ac30:	69bb      	ldr	r3, [r7, #24]
 800ac32:	3301      	adds	r3, #1
 800ac34:	fb03 f202 	mul.w	r2, r3, r2
 800ac38:	693b      	ldr	r3, [r7, #16]
 800ac3a:	429a      	cmp	r2, r3
 800ac3c:	dd02      	ble.n	800ac44 <triggerParachute+0x6c>
            count++;
 800ac3e:	69fb      	ldr	r3, [r7, #28]
 800ac40:	3301      	adds	r3, #1
 800ac42:	61fb      	str	r3, [r7, #28]
    for(int i = 0; i < 4; i++){
 800ac44:	69bb      	ldr	r3, [r7, #24]
 800ac46:	3301      	adds	r3, #1
 800ac48:	61bb      	str	r3, [r7, #24]
 800ac4a:	69bb      	ldr	r3, [r7, #24]
 800ac4c:	2b03      	cmp	r3, #3
 800ac4e:	dde8      	ble.n	800ac22 <triggerParachute+0x4a>
        } 
    }

    for(int i = 0; i < 4; i++){
 800ac50:	2300      	movs	r3, #0
 800ac52:	617b      	str	r3, [r7, #20]
 800ac54:	e00b      	b.n	800ac6e <triggerParachute+0x96>
        if(parachuteTriggers[i]){
 800ac56:	697b      	ldr	r3, [r7, #20]
 800ac58:	68fa      	ldr	r2, [r7, #12]
 800ac5a:	4413      	add	r3, r2
 800ac5c:	781b      	ldrb	r3, [r3, #0]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d002      	beq.n	800ac68 <triggerParachute+0x90>
            count--;
 800ac62:	69fb      	ldr	r3, [r7, #28]
 800ac64:	3b01      	subs	r3, #1
 800ac66:	61fb      	str	r3, [r7, #28]
    for(int i = 0; i < 4; i++){
 800ac68:	697b      	ldr	r3, [r7, #20]
 800ac6a:	3301      	adds	r3, #1
 800ac6c:	617b      	str	r3, [r7, #20]
 800ac6e:	697b      	ldr	r3, [r7, #20]
 800ac70:	2b03      	cmp	r3, #3
 800ac72:	ddf0      	ble.n	800ac56 <triggerParachute+0x7e>
        }
    }

    if(count <= 0){
 800ac74:	69fb      	ldr	r3, [r7, #28]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	dc01      	bgt.n	800ac7e <triggerParachute+0xa6>
        return 1;
 800ac7a:	2301      	movs	r3, #1
 800ac7c:	e000      	b.n	800ac80 <triggerParachute+0xa8>
    }
    return 0;
 800ac7e:	2300      	movs	r3, #0
}
 800ac80:	4618      	mov	r0, r3
 800ac82:	3720      	adds	r7, #32
 800ac84:	46bd      	mov	sp, r7
 800ac86:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ac8a:	b002      	add	sp, #8
 800ac8c:	4770      	bx	lr
 800ac8e:	bf00      	nop
 800ac90:	20000014 	.word	0x20000014

0800ac94 <detectEventsAndTriggerParachute>:

//Detect apogee. Returns 8 bits: MSB->LSB:
//  7: Parachute trigger | 6: AP detected by dP | 5: AP detected by dV | 4: AP predicted with v_MECO_acc | 3: AP predicted with v_MECO_pito
//  2: Parachute armed   | 1: MECO detected
//Inputs: double acceleration (m/s^2), double velocity_pito (m/s), double pressure (Pa), uint8 groundConnection (1 = connected, 0 = broken)
__uint8_t detectEventsAndTriggerParachute(double acceleration, double velocity_pito, double pressure, __uint8_t ground_connection, time_value t_now){
 800ac94:	b5b0      	push	{r4, r5, r7, lr}
 800ac96:	b09c      	sub	sp, #112	; 0x70
 800ac98:	af04      	add	r7, sp, #16
 800ac9a:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 800ac9e:	ed87 1b08 	vstr	d1, [r7, #32]
 800aca2:	ed87 2b06 	vstr	d2, [r7, #24]
 800aca6:	f107 030c 	add.w	r3, r7, #12
 800acaa:	e883 0006 	stmia.w	r3, {r1, r2}
 800acae:	4603      	mov	r3, r0
 800acb0:	75fb      	strb	r3, [r7, #23]
    static __uint8_t parachute_deployed = 0, parachute_armed = 0, MECO = 0, liftOff = 0,
            pressure_AP = 0, velocity_AP = 0, parachute_triggers[4] = {0},
            velocity_AP_MECO_acc = 0, velocity_AP_MECO_pito = 0;

    
    __uint8_t triggers = 0;
 800acb2:	2300      	movs	r3, #0
 800acb4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

    detectMECO(t_liftoff, acceleration, t_now);
 800acb8:	4953      	ldr	r1, [pc, #332]	; (800ae08 <detectEventsAndTriggerParachute+0x174>)
 800acba:	f107 030c 	add.w	r3, r7, #12
 800acbe:	cb0c      	ldmia	r3, {r2, r3}
 800acc0:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 800acc4:	c903      	ldmia	r1, {r0, r1}
 800acc6:	f7ff fc67 	bl	800a598 <detectMECO>
    // If not started, we don't care about the rest
    if(!liftOff){
 800acca:	4b50      	ldr	r3, [pc, #320]	; (800ae0c <detectEventsAndTriggerParachute+0x178>)
 800accc:	781b      	ldrb	r3, [r3, #0]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d11c      	bne.n	800ad0c <detectEventsAndTriggerParachute+0x78>
        liftOff = detectStart(ground_connection);
 800acd2:	7dfb      	ldrb	r3, [r7, #23]
 800acd4:	4618      	mov	r0, r3
 800acd6:	f7ff fc4e 	bl	800a576 <detectStart>
 800acda:	4603      	mov	r3, r0
 800acdc:	461a      	mov	r2, r3
 800acde:	4b4b      	ldr	r3, [pc, #300]	; (800ae0c <detectEventsAndTriggerParachute+0x178>)
 800ace0:	701a      	strb	r2, [r3, #0]
        if(liftOff){
 800ace2:	4b4a      	ldr	r3, [pc, #296]	; (800ae0c <detectEventsAndTriggerParachute+0x178>)
 800ace4:	781b      	ldrb	r3, [r3, #0]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d00e      	beq.n	800ad08 <detectEventsAndTriggerParachute+0x74>
            t_liftoff.tv_sec = t_now.tv_sec;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	4a46      	ldr	r2, [pc, #280]	; (800ae08 <detectEventsAndTriggerParachute+0x174>)
 800acee:	6013      	str	r3, [r2, #0]
            t_liftoff.tv_msec = t_now.tv_msec;
 800acf0:	693b      	ldr	r3, [r7, #16]
 800acf2:	4a45      	ldr	r2, [pc, #276]	; (800ae08 <detectEventsAndTriggerParachute+0x174>)
 800acf4:	6053      	str	r3, [r2, #4]

            t_parachute_latest.tv_sec = t_liftoff.tv_sec + PARACHUTE_LATEST / 1000;
 800acf6:	4b44      	ldr	r3, [pc, #272]	; (800ae08 <detectEventsAndTriggerParachute+0x174>)
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	3310      	adds	r3, #16
 800acfc:	4a44      	ldr	r2, [pc, #272]	; (800ae10 <detectEventsAndTriggerParachute+0x17c>)
 800acfe:	6013      	str	r3, [r2, #0]
            t_parachute_latest.tv_msec = t_liftoff.tv_msec + PARACHUTE_LATEST % 1000;
 800ad00:	4b41      	ldr	r3, [pc, #260]	; (800ae08 <detectEventsAndTriggerParachute+0x174>)
 800ad02:	685b      	ldr	r3, [r3, #4]
 800ad04:	4a42      	ldr	r2, [pc, #264]	; (800ae10 <detectEventsAndTriggerParachute+0x17c>)
 800ad06:	6053      	str	r3, [r2, #4]
        }
        return 0;
 800ad08:	2300      	movs	r3, #0
 800ad0a:	e1a0      	b.n	800b04e <detectEventsAndTriggerParachute+0x3ba>
    }
    double velocity_acc = computeVelocity(acceleration, t_now);
 800ad0c:	f107 030c 	add.w	r3, r7, #12
 800ad10:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ad14:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 800ad18:	f7ff fee8 	bl	800aaec <computeVelocity>
 800ad1c:	ed87 0b14 	vstr	d0, [r7, #80]	; 0x50

    // Detect MECO
    if(!MECO){
 800ad20:	4b3c      	ldr	r3, [pc, #240]	; (800ae14 <detectEventsAndTriggerParachute+0x180>)
 800ad22:	781b      	ldrb	r3, [r3, #0]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d154      	bne.n	800add2 <detectEventsAndTriggerParachute+0x13e>
        MECO = detectMECO(t_liftoff, acceleration, t_now);
 800ad28:	4937      	ldr	r1, [pc, #220]	; (800ae08 <detectEventsAndTriggerParachute+0x174>)
 800ad2a:	f107 030c 	add.w	r3, r7, #12
 800ad2e:	cb0c      	ldmia	r3, {r2, r3}
 800ad30:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 800ad34:	c903      	ldmia	r1, {r0, r1}
 800ad36:	f7ff fc2f 	bl	800a598 <detectMECO>
 800ad3a:	4603      	mov	r3, r0
 800ad3c:	461a      	mov	r2, r3
 800ad3e:	4b35      	ldr	r3, [pc, #212]	; (800ae14 <detectEventsAndTriggerParachute+0x180>)
 800ad40:	701a      	strb	r2, [r3, #0]
        tApoapsisFromPressure(pressure);
 800ad42:	ed97 0b06 	vldr	d0, [r7, #24]
 800ad46:	f7ff fe23 	bl	800a990 <tApoapsisFromPressure>
        tApoapsisFromVelocity(velocity_pito);
 800ad4a:	ed97 0b08 	vldr	d0, [r7, #32]
 800ad4e:	f7ff fcd9 	bl	800a704 <tApoapsisFromVelocity>

        if(timeDiff(t_liftoff, t_now) < MECO_EARLIEST){
 800ad52:	492d      	ldr	r1, [pc, #180]	; (800ae08 <detectEventsAndTriggerParachute+0x174>)
 800ad54:	f107 030c 	add.w	r3, r7, #12
 800ad58:	cb0c      	ldmia	r3, {r2, r3}
 800ad5a:	c903      	ldmia	r1, {r0, r1}
 800ad5c:	f7ff fbd6 	bl	800a50c <timeDiff>
 800ad60:	4603      	mov	r3, r0
 800ad62:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800ad66:	da02      	bge.n	800ad6e <detectEventsAndTriggerParachute+0xda>
            MECO = 0;
 800ad68:	4b2a      	ldr	r3, [pc, #168]	; (800ae14 <detectEventsAndTriggerParachute+0x180>)
 800ad6a:	2200      	movs	r2, #0
 800ad6c:	701a      	strb	r2, [r3, #0]
        }    
        if(MECO){
 800ad6e:	4b29      	ldr	r3, [pc, #164]	; (800ae14 <detectEventsAndTriggerParachute+0x180>)
 800ad70:	781b      	ldrb	r3, [r3, #0]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d02b      	beq.n	800adce <detectEventsAndTriggerParachute+0x13a>
            t_MECO.tv_sec = t_now.tv_sec;
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	4a27      	ldr	r2, [pc, #156]	; (800ae18 <detectEventsAndTriggerParachute+0x184>)
 800ad7a:	6013      	str	r3, [r2, #0]
            t_MECO.tv_msec = t_now.tv_msec;
 800ad7c:	693b      	ldr	r3, [r7, #16]
 800ad7e:	4a26      	ldr	r2, [pc, #152]	; (800ae18 <detectEventsAndTriggerParachute+0x184>)
 800ad80:	6053      	str	r3, [r2, #4]

            // Get velocity at MECO and compute t_apoapsis from this
            double v_MECO_pito = velocity_pito;
 800ad82:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800ad86:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
            double v_MECO_acc = velocity_acc;
 800ad8a:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 800ad8e:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
            t_apoapsis_velocity_static_pito = tApoapsisFromVelocityAtMECO(t_MECO, v_MECO_pito);
 800ad92:	4c22      	ldr	r4, [pc, #136]	; (800ae1c <detectEventsAndTriggerParachute+0x188>)
 800ad94:	4638      	mov	r0, r7
 800ad96:	4b20      	ldr	r3, [pc, #128]	; (800ae18 <detectEventsAndTriggerParachute+0x184>)
 800ad98:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 800ad9c:	e893 0006 	ldmia.w	r3, {r1, r2}
 800ada0:	f7ff fd5e 	bl	800a860 <tApoapsisFromVelocityAtMECO>
 800ada4:	4622      	mov	r2, r4
 800ada6:	463b      	mov	r3, r7
 800ada8:	e893 0003 	ldmia.w	r3, {r0, r1}
 800adac:	e882 0003 	stmia.w	r2, {r0, r1}
            t_apoapsis_velocity_static_acc = tApoapsisFromVelocityAtMECO(t_MECO, v_MECO_acc);
 800adb0:	4c1b      	ldr	r4, [pc, #108]	; (800ae20 <detectEventsAndTriggerParachute+0x18c>)
 800adb2:	4638      	mov	r0, r7
 800adb4:	4b18      	ldr	r3, [pc, #96]	; (800ae18 <detectEventsAndTriggerParachute+0x184>)
 800adb6:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 800adba:	e893 0006 	ldmia.w	r3, {r1, r2}
 800adbe:	f7ff fd4f 	bl	800a860 <tApoapsisFromVelocityAtMECO>
 800adc2:	4622      	mov	r2, r4
 800adc4:	463b      	mov	r3, r7
 800adc6:	e893 0003 	ldmia.w	r3, {r0, r1}
 800adca:	e882 0003 	stmia.w	r2, {r0, r1}
        }
        return 0;
 800adce:	2300      	movs	r3, #0
 800add0:	e13d      	b.n	800b04e <detectEventsAndTriggerParachute+0x3ba>
    }

    // Arm Parachute
    if(!parachute_armed && timeDiff(t_MECO, t_now) < CHUTE_ARM_TIME){
 800add2:	4b14      	ldr	r3, [pc, #80]	; (800ae24 <detectEventsAndTriggerParachute+0x190>)
 800add4:	781b      	ldrb	r3, [r3, #0]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d126      	bne.n	800ae28 <detectEventsAndTriggerParachute+0x194>
 800adda:	490f      	ldr	r1, [pc, #60]	; (800ae18 <detectEventsAndTriggerParachute+0x184>)
 800addc:	f107 030c 	add.w	r3, r7, #12
 800ade0:	cb0c      	ldmia	r3, {r2, r3}
 800ade2:	c903      	ldmia	r1, {r0, r1}
 800ade4:	f7ff fb92 	bl	800a50c <timeDiff>
 800ade8:	4602      	mov	r2, r0
 800adea:	f241 3387 	movw	r3, #4999	; 0x1387
 800adee:	429a      	cmp	r2, r3
 800adf0:	dc1a      	bgt.n	800ae28 <detectEventsAndTriggerParachute+0x194>
        tApoapsisFromPressure(pressure);
 800adf2:	ed97 0b06 	vldr	d0, [r7, #24]
 800adf6:	f7ff fdcb 	bl	800a990 <tApoapsisFromPressure>
        tApoapsisFromVelocity(velocity_pito);
 800adfa:	ed97 0b08 	vldr	d0, [r7, #32]
 800adfe:	f7ff fc81 	bl	800a704 <tApoapsisFromVelocity>
        return 0;
 800ae02:	2300      	movs	r3, #0
 800ae04:	e123      	b.n	800b04e <detectEventsAndTriggerParachute+0x3ba>
 800ae06:	bf00      	nop
 800ae08:	200003e8 	.word	0x200003e8
 800ae0c:	200003f0 	.word	0x200003f0
 800ae10:	200003f4 	.word	0x200003f4
 800ae14:	200003fc 	.word	0x200003fc
 800ae18:	20000400 	.word	0x20000400
 800ae1c:	20000408 	.word	0x20000408
 800ae20:	20000410 	.word	0x20000410
 800ae24:	20000418 	.word	0x20000418
    }else{
        if(!parachute_armed){
 800ae28:	4b8b      	ldr	r3, [pc, #556]	; (800b058 <detectEventsAndTriggerParachute+0x3c4>)
 800ae2a:	781b      	ldrb	r3, [r3, #0]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d108      	bne.n	800ae42 <detectEventsAndTriggerParachute+0x1ae>
            parachute_armed = 1;
 800ae30:	4b89      	ldr	r3, [pc, #548]	; (800b058 <detectEventsAndTriggerParachute+0x3c4>)
 800ae32:	2201      	movs	r2, #1
 800ae34:	701a      	strb	r2, [r3, #0]
            t_parachute_arm.tv_sec = t_now.tv_sec;
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	4a88      	ldr	r2, [pc, #544]	; (800b05c <detectEventsAndTriggerParachute+0x3c8>)
 800ae3a:	6013      	str	r3, [r2, #0]
            t_parachute_arm.tv_msec = t_now.tv_msec;
 800ae3c:	693b      	ldr	r3, [r7, #16]
 800ae3e:	4a87      	ldr	r2, [pc, #540]	; (800b05c <detectEventsAndTriggerParachute+0x3c8>)
 800ae40:	6053      	str	r3, [r2, #4]
        }
    }
    
    // Detect apoapsis
    if(!pressure_AP){
 800ae42:	4b87      	ldr	r3, [pc, #540]	; (800b060 <detectEventsAndTriggerParachute+0x3cc>)
 800ae44:	781b      	ldrb	r3, [r3, #0]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d111      	bne.n	800ae6e <detectEventsAndTriggerParachute+0x1da>
        pressure_AP = tApoapsisFromPressure(pressure);
 800ae4a:	ed97 0b06 	vldr	d0, [r7, #24]
 800ae4e:	f7ff fd9f 	bl	800a990 <tApoapsisFromPressure>
 800ae52:	4603      	mov	r3, r0
 800ae54:	461a      	mov	r2, r3
 800ae56:	4b82      	ldr	r3, [pc, #520]	; (800b060 <detectEventsAndTriggerParachute+0x3cc>)
 800ae58:	701a      	strb	r2, [r3, #0]
        if(pressure_AP){
 800ae5a:	4b81      	ldr	r3, [pc, #516]	; (800b060 <detectEventsAndTriggerParachute+0x3cc>)
 800ae5c:	781b      	ldrb	r3, [r3, #0]
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d005      	beq.n	800ae6e <detectEventsAndTriggerParachute+0x1da>
            t_apoapsis_pressure.tv_sec = t_now.tv_sec;
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	4a7f      	ldr	r2, [pc, #508]	; (800b064 <detectEventsAndTriggerParachute+0x3d0>)
 800ae66:	6013      	str	r3, [r2, #0]
            t_apoapsis_pressure.tv_msec = t_now.tv_msec;
 800ae68:	693b      	ldr	r3, [r7, #16]
 800ae6a:	4a7e      	ldr	r2, [pc, #504]	; (800b064 <detectEventsAndTriggerParachute+0x3d0>)
 800ae6c:	6053      	str	r3, [r2, #4]
        }
    }

    if(!velocity_AP){
 800ae6e:	4b7e      	ldr	r3, [pc, #504]	; (800b068 <detectEventsAndTriggerParachute+0x3d4>)
 800ae70:	781b      	ldrb	r3, [r3, #0]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d111      	bne.n	800ae9a <detectEventsAndTriggerParachute+0x206>
        velocity_AP = tApoapsisFromVelocity(velocity_pito);
 800ae76:	ed97 0b08 	vldr	d0, [r7, #32]
 800ae7a:	f7ff fc43 	bl	800a704 <tApoapsisFromVelocity>
 800ae7e:	4603      	mov	r3, r0
 800ae80:	461a      	mov	r2, r3
 800ae82:	4b79      	ldr	r3, [pc, #484]	; (800b068 <detectEventsAndTriggerParachute+0x3d4>)
 800ae84:	701a      	strb	r2, [r3, #0]
        if(velocity_AP){
 800ae86:	4b78      	ldr	r3, [pc, #480]	; (800b068 <detectEventsAndTriggerParachute+0x3d4>)
 800ae88:	781b      	ldrb	r3, [r3, #0]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d005      	beq.n	800ae9a <detectEventsAndTriggerParachute+0x206>
            t_apoapsis_velocity.tv_sec = t_now.tv_sec;
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	4a76      	ldr	r2, [pc, #472]	; (800b06c <detectEventsAndTriggerParachute+0x3d8>)
 800ae92:	6013      	str	r3, [r2, #0]
            t_apoapsis_velocity.tv_msec = t_now.tv_msec;
 800ae94:	693b      	ldr	r3, [r7, #16]
 800ae96:	4a75      	ldr	r2, [pc, #468]	; (800b06c <detectEventsAndTriggerParachute+0x3d8>)
 800ae98:	6053      	str	r3, [r2, #4]
        }
    }

    // Trigger Parachute (t_apoapsis times already have t_buffer in them)
    if(!parachute_triggers[0]){
 800ae9a:	4b75      	ldr	r3, [pc, #468]	; (800b070 <detectEventsAndTriggerParachute+0x3dc>)
 800ae9c:	781b      	ldrb	r3, [r3, #0]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d10a      	bne.n	800aeb8 <detectEventsAndTriggerParachute+0x224>
        // Precomputed t_apoapsis with v_pito at MECO
        parachute_triggers[0] = triggerParachuteTime(t_apoapsis_velocity_static_pito, t_now);
 800aea2:	4974      	ldr	r1, [pc, #464]	; (800b074 <detectEventsAndTriggerParachute+0x3e0>)
 800aea4:	f107 030c 	add.w	r3, r7, #12
 800aea8:	cb0c      	ldmia	r3, {r2, r3}
 800aeaa:	c903      	ldmia	r1, {r0, r1}
 800aeac:	f7ff fe74 	bl	800ab98 <triggerParachuteTime>
 800aeb0:	4603      	mov	r3, r0
 800aeb2:	461a      	mov	r2, r3
 800aeb4:	4b6e      	ldr	r3, [pc, #440]	; (800b070 <detectEventsAndTriggerParachute+0x3dc>)
 800aeb6:	701a      	strb	r2, [r3, #0]
    }
    if(!parachute_triggers[1]){
 800aeb8:	4b6d      	ldr	r3, [pc, #436]	; (800b070 <detectEventsAndTriggerParachute+0x3dc>)
 800aeba:	785b      	ldrb	r3, [r3, #1]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d10a      	bne.n	800aed6 <detectEventsAndTriggerParachute+0x242>
        // Precomputed t_apoapsis with v_acc at MECO
        parachute_triggers[1] = triggerParachuteTime(t_apoapsis_velocity_static_acc, t_now);
 800aec0:	496d      	ldr	r1, [pc, #436]	; (800b078 <detectEventsAndTriggerParachute+0x3e4>)
 800aec2:	f107 030c 	add.w	r3, r7, #12
 800aec6:	cb0c      	ldmia	r3, {r2, r3}
 800aec8:	c903      	ldmia	r1, {r0, r1}
 800aeca:	f7ff fe65 	bl	800ab98 <triggerParachuteTime>
 800aece:	4603      	mov	r3, r0
 800aed0:	461a      	mov	r2, r3
 800aed2:	4b67      	ldr	r3, [pc, #412]	; (800b070 <detectEventsAndTriggerParachute+0x3dc>)
 800aed4:	705a      	strb	r2, [r3, #1]
    }
    if(!parachute_triggers[2] && pressure_AP){
 800aed6:	4b66      	ldr	r3, [pc, #408]	; (800b070 <detectEventsAndTriggerParachute+0x3dc>)
 800aed8:	789b      	ldrb	r3, [r3, #2]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d10e      	bne.n	800aefc <detectEventsAndTriggerParachute+0x268>
 800aede:	4b60      	ldr	r3, [pc, #384]	; (800b060 <detectEventsAndTriggerParachute+0x3cc>)
 800aee0:	781b      	ldrb	r3, [r3, #0]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d00a      	beq.n	800aefc <detectEventsAndTriggerParachute+0x268>
        parachute_triggers[2] = triggerParachuteTime(t_apoapsis_pressure, t_now);
 800aee6:	495f      	ldr	r1, [pc, #380]	; (800b064 <detectEventsAndTriggerParachute+0x3d0>)
 800aee8:	f107 030c 	add.w	r3, r7, #12
 800aeec:	cb0c      	ldmia	r3, {r2, r3}
 800aeee:	c903      	ldmia	r1, {r0, r1}
 800aef0:	f7ff fe52 	bl	800ab98 <triggerParachuteTime>
 800aef4:	4603      	mov	r3, r0
 800aef6:	461a      	mov	r2, r3
 800aef8:	4b5d      	ldr	r3, [pc, #372]	; (800b070 <detectEventsAndTriggerParachute+0x3dc>)
 800aefa:	709a      	strb	r2, [r3, #2]
    }
    if(!parachute_triggers[3] && velocity_AP){
 800aefc:	4b5c      	ldr	r3, [pc, #368]	; (800b070 <detectEventsAndTriggerParachute+0x3dc>)
 800aefe:	78db      	ldrb	r3, [r3, #3]
 800af00:	2b00      	cmp	r3, #0
 800af02:	d10e      	bne.n	800af22 <detectEventsAndTriggerParachute+0x28e>
 800af04:	4b58      	ldr	r3, [pc, #352]	; (800b068 <detectEventsAndTriggerParachute+0x3d4>)
 800af06:	781b      	ldrb	r3, [r3, #0]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d00a      	beq.n	800af22 <detectEventsAndTriggerParachute+0x28e>
        parachute_triggers[3] = triggerParachuteTime(t_apoapsis_velocity, t_now);
 800af0c:	4957      	ldr	r1, [pc, #348]	; (800b06c <detectEventsAndTriggerParachute+0x3d8>)
 800af0e:	f107 030c 	add.w	r3, r7, #12
 800af12:	cb0c      	ldmia	r3, {r2, r3}
 800af14:	c903      	ldmia	r1, {r0, r1}
 800af16:	f7ff fe3f 	bl	800ab98 <triggerParachuteTime>
 800af1a:	4603      	mov	r3, r0
 800af1c:	461a      	mov	r2, r3
 800af1e:	4b54      	ldr	r3, [pc, #336]	; (800b070 <detectEventsAndTriggerParachute+0x3dc>)
 800af20:	70da      	strb	r2, [r3, #3]
    }
    
    if(!velocity_AP_MECO_acc){
 800af22:	4b56      	ldr	r3, [pc, #344]	; (800b07c <detectEventsAndTriggerParachute+0x3e8>)
 800af24:	781b      	ldrb	r3, [r3, #0]
 800af26:	2b00      	cmp	r3, #0
 800af28:	d116      	bne.n	800af58 <detectEventsAndTriggerParachute+0x2c4>
        time_value tmp = t_apoapsis_velocity_static_acc;
 800af2a:	4a53      	ldr	r2, [pc, #332]	; (800b078 <detectEventsAndTriggerParachute+0x3e4>)
 800af2c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800af30:	e892 0003 	ldmia.w	r2, {r0, r1}
 800af34:	e883 0003 	stmia.w	r3, {r0, r1}
        tmp.tv_sec -= T_AP_BUFFER / 1000;
 800af38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af3a:	63bb      	str	r3, [r7, #56]	; 0x38
        tmp.tv_msec -= (T_AP_BUFFER % 1000);
 800af3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af3e:	63fb      	str	r3, [r7, #60]	; 0x3c
        velocity_AP_MECO_acc = triggerParachuteTime(tmp, t_now);
 800af40:	f107 030c 	add.w	r3, r7, #12
 800af44:	cb0c      	ldmia	r3, {r2, r3}
 800af46:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800af4a:	c903      	ldmia	r1, {r0, r1}
 800af4c:	f7ff fe24 	bl	800ab98 <triggerParachuteTime>
 800af50:	4603      	mov	r3, r0
 800af52:	461a      	mov	r2, r3
 800af54:	4b49      	ldr	r3, [pc, #292]	; (800b07c <detectEventsAndTriggerParachute+0x3e8>)
 800af56:	701a      	strb	r2, [r3, #0]
    }

    if(!velocity_AP_MECO_pito){
 800af58:	4b49      	ldr	r3, [pc, #292]	; (800b080 <detectEventsAndTriggerParachute+0x3ec>)
 800af5a:	781b      	ldrb	r3, [r3, #0]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d116      	bne.n	800af8e <detectEventsAndTriggerParachute+0x2fa>
        time_value tmp = t_apoapsis_velocity_static_pito;
 800af60:	4a44      	ldr	r2, [pc, #272]	; (800b074 <detectEventsAndTriggerParachute+0x3e0>)
 800af62:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800af66:	e892 0003 	ldmia.w	r2, {r0, r1}
 800af6a:	e883 0003 	stmia.w	r3, {r0, r1}
        tmp.tv_sec -= T_AP_BUFFER / 1000;
 800af6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af70:	633b      	str	r3, [r7, #48]	; 0x30
        tmp.tv_msec -= (T_AP_BUFFER % 1000);
 800af72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af74:	637b      	str	r3, [r7, #52]	; 0x34
        velocity_AP_MECO_pito = triggerParachuteTime(tmp, t_now);
 800af76:	f107 030c 	add.w	r3, r7, #12
 800af7a:	cb0c      	ldmia	r3, {r2, r3}
 800af7c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800af80:	c903      	ldmia	r1, {r0, r1}
 800af82:	f7ff fe09 	bl	800ab98 <triggerParachuteTime>
 800af86:	4603      	mov	r3, r0
 800af88:	461a      	mov	r2, r3
 800af8a:	4b3d      	ldr	r3, [pc, #244]	; (800b080 <detectEventsAndTriggerParachute+0x3ec>)
 800af8c:	701a      	strb	r2, [r3, #0]
    }

    
    // Process parachute triggers
    parachute_deployed = triggerParachute(parachute_triggers, t_parachute_arm, t_parachute_latest, t_now);
 800af8e:	4b3d      	ldr	r3, [pc, #244]	; (800b084 <detectEventsAndTriggerParachute+0x3f0>)
 800af90:	4d32      	ldr	r5, [pc, #200]	; (800b05c <detectEventsAndTriggerParachute+0x3c8>)
 800af92:	ac01      	add	r4, sp, #4
 800af94:	f107 020c 	add.w	r2, r7, #12
 800af98:	e892 0003 	ldmia.w	r2, {r0, r1}
 800af9c:	e884 0003 	stmia.w	r4, {r0, r1}
 800afa0:	685a      	ldr	r2, [r3, #4]
 800afa2:	9200      	str	r2, [sp, #0]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	e895 0006 	ldmia.w	r5, {r1, r2}
 800afaa:	4831      	ldr	r0, [pc, #196]	; (800b070 <detectEventsAndTriggerParachute+0x3dc>)
 800afac:	f7ff fe14 	bl	800abd8 <triggerParachute>
 800afb0:	4603      	mov	r3, r0
 800afb2:	461a      	mov	r2, r3
 800afb4:	4b34      	ldr	r3, [pc, #208]	; (800b088 <detectEventsAndTriggerParachute+0x3f4>)
 800afb6:	701a      	strb	r2, [r3, #0]

    // Last resort parachute triggering
    if(!parachute_deployed){
 800afb8:	4b33      	ldr	r3, [pc, #204]	; (800b088 <detectEventsAndTriggerParachute+0x3f4>)
 800afba:	781b      	ldrb	r3, [r3, #0]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d109      	bne.n	800afd4 <detectEventsAndTriggerParachute+0x340>
        parachute_deployed = chuteStaticTime(t_liftoff, t_parachute_latest);
 800afc0:	4b30      	ldr	r3, [pc, #192]	; (800b084 <detectEventsAndTriggerParachute+0x3f0>)
 800afc2:	4932      	ldr	r1, [pc, #200]	; (800b08c <detectEventsAndTriggerParachute+0x3f8>)
 800afc4:	cb0c      	ldmia	r3, {r2, r3}
 800afc6:	c903      	ldmia	r1, {r0, r1}
 800afc8:	f7ff faba 	bl	800a540 <chuteStaticTime>
 800afcc:	4603      	mov	r3, r0
 800afce:	461a      	mov	r2, r3
 800afd0:	4b2d      	ldr	r3, [pc, #180]	; (800b088 <detectEventsAndTriggerParachute+0x3f4>)
 800afd2:	701a      	strb	r2, [r3, #0]
    }
    triggers = parachute_deployed << 7;
 800afd4:	4b2c      	ldr	r3, [pc, #176]	; (800b088 <detectEventsAndTriggerParachute+0x3f4>)
 800afd6:	781b      	ldrb	r3, [r3, #0]
 800afd8:	01db      	lsls	r3, r3, #7
 800afda:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += pressure_AP << 6;
 800afde:	4b20      	ldr	r3, [pc, #128]	; (800b060 <detectEventsAndTriggerParachute+0x3cc>)
 800afe0:	781b      	ldrb	r3, [r3, #0]
 800afe2:	019b      	lsls	r3, r3, #6
 800afe4:	b2da      	uxtb	r2, r3
 800afe6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800afea:	4413      	add	r3, r2
 800afec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += velocity_AP << 5;
 800aff0:	4b1d      	ldr	r3, [pc, #116]	; (800b068 <detectEventsAndTriggerParachute+0x3d4>)
 800aff2:	781b      	ldrb	r3, [r3, #0]
 800aff4:	015b      	lsls	r3, r3, #5
 800aff6:	b2da      	uxtb	r2, r3
 800aff8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800affc:	4413      	add	r3, r2
 800affe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += velocity_AP_MECO_acc << 4;
 800b002:	4b1e      	ldr	r3, [pc, #120]	; (800b07c <detectEventsAndTriggerParachute+0x3e8>)
 800b004:	781b      	ldrb	r3, [r3, #0]
 800b006:	011b      	lsls	r3, r3, #4
 800b008:	b2da      	uxtb	r2, r3
 800b00a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b00e:	4413      	add	r3, r2
 800b010:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += velocity_AP_MECO_pito << 3;
 800b014:	4b1a      	ldr	r3, [pc, #104]	; (800b080 <detectEventsAndTriggerParachute+0x3ec>)
 800b016:	781b      	ldrb	r3, [r3, #0]
 800b018:	00db      	lsls	r3, r3, #3
 800b01a:	b2da      	uxtb	r2, r3
 800b01c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b020:	4413      	add	r3, r2
 800b022:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += parachute_armed << 2;
 800b026:	4b0c      	ldr	r3, [pc, #48]	; (800b058 <detectEventsAndTriggerParachute+0x3c4>)
 800b028:	781b      	ldrb	r3, [r3, #0]
 800b02a:	009b      	lsls	r3, r3, #2
 800b02c:	b2da      	uxtb	r2, r3
 800b02e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b032:	4413      	add	r3, r2
 800b034:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += MECO << 1;
 800b038:	4b15      	ldr	r3, [pc, #84]	; (800b090 <detectEventsAndTriggerParachute+0x3fc>)
 800b03a:	781b      	ldrb	r3, [r3, #0]
 800b03c:	005b      	lsls	r3, r3, #1
 800b03e:	b2da      	uxtb	r2, r3
 800b040:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b044:	4413      	add	r3, r2
 800b046:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

    return triggers;
 800b04a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800b04e:	4618      	mov	r0, r3
 800b050:	3760      	adds	r7, #96	; 0x60
 800b052:	46bd      	mov	sp, r7
 800b054:	bdb0      	pop	{r4, r5, r7, pc}
 800b056:	bf00      	nop
 800b058:	20000418 	.word	0x20000418
 800b05c:	2000041c 	.word	0x2000041c
 800b060:	20000424 	.word	0x20000424
 800b064:	20000428 	.word	0x20000428
 800b068:	20000430 	.word	0x20000430
 800b06c:	20000434 	.word	0x20000434
 800b070:	2000043c 	.word	0x2000043c
 800b074:	20000408 	.word	0x20000408
 800b078:	20000410 	.word	0x20000410
 800b07c:	20000440 	.word	0x20000440
 800b080:	20000441 	.word	0x20000441
 800b084:	200003f4 	.word	0x200003f4
 800b088:	20000442 	.word	0x20000442
 800b08c:	200003e8 	.word	0x200003e8
 800b090:	200003fc 	.word	0x200003fc

0800b094 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 800b094:	b580      	push	{r7, lr}
 800b096:	b082      	sub	sp, #8
 800b098:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b09a:	2300      	movs	r3, #0
 800b09c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b09e:	f000 f896 	bl	800b1ce <BSP_SD_IsDetected>
 800b0a2:	4603      	mov	r3, r0
 800b0a4:	2b01      	cmp	r3, #1
 800b0a6:	d001      	beq.n	800b0ac <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b0a8:	2301      	movs	r3, #1
 800b0aa:	e012      	b.n	800b0d2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b0ac:	480b      	ldr	r0, [pc, #44]	; (800b0dc <BSP_SD_Init+0x48>)
 800b0ae:	f7f8 fdad 	bl	8003c0c <HAL_SD_Init>
 800b0b2:	4603      	mov	r3, r0
 800b0b4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800b0b6:	79fb      	ldrb	r3, [r7, #7]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d109      	bne.n	800b0d0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800b0bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b0c0:	4806      	ldr	r0, [pc, #24]	; (800b0dc <BSP_SD_Init+0x48>)
 800b0c2:	f7f9 fb74 	bl	80047ae <HAL_SD_ConfigWideBusOperation>
 800b0c6:	4603      	mov	r3, r0
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d001      	beq.n	800b0d0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800b0cc:	2301      	movs	r3, #1
 800b0ce:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800b0d0:	79fb      	ldrb	r3, [r7, #7]
}
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	3708      	adds	r7, #8
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	bd80      	pop	{r7, pc}
 800b0da:	bf00      	nop
 800b0dc:	20002b9c 	.word	0x20002b9c

0800b0e0 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b086      	sub	sp, #24
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	60f8      	str	r0, [r7, #12]
 800b0e8:	60b9      	str	r1, [r7, #8]
 800b0ea:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b0ec:	2300      	movs	r3, #0
 800b0ee:	75fb      	strb	r3, [r7, #23]
  
  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	68ba      	ldr	r2, [r7, #8]
 800b0f4:	68f9      	ldr	r1, [r7, #12]
 800b0f6:	4806      	ldr	r0, [pc, #24]	; (800b110 <BSP_SD_ReadBlocks_DMA+0x30>)
 800b0f8:	f7f8 fe10 	bl	8003d1c <HAL_SD_ReadBlocks_DMA>
 800b0fc:	4603      	mov	r3, r0
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d001      	beq.n	800b106 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b102:	2301      	movs	r3, #1
 800b104:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 800b106:	7dfb      	ldrb	r3, [r7, #23]
}
 800b108:	4618      	mov	r0, r3
 800b10a:	3718      	adds	r7, #24
 800b10c:	46bd      	mov	sp, r7
 800b10e:	bd80      	pop	{r7, pc}
 800b110:	20002b9c 	.word	0x20002b9c

0800b114 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write 
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800b114:	b580      	push	{r7, lr}
 800b116:	b086      	sub	sp, #24
 800b118:	af00      	add	r7, sp, #0
 800b11a:	60f8      	str	r0, [r7, #12]
 800b11c:	60b9      	str	r1, [r7, #8]
 800b11e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b120:	2300      	movs	r3, #0
 800b122:	75fb      	strb	r3, [r7, #23]
  
  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	68ba      	ldr	r2, [r7, #8]
 800b128:	68f9      	ldr	r1, [r7, #12]
 800b12a:	4806      	ldr	r0, [pc, #24]	; (800b144 <BSP_SD_WriteBlocks_DMA+0x30>)
 800b12c:	f7f8 fec0 	bl	8003eb0 <HAL_SD_WriteBlocks_DMA>
 800b130:	4603      	mov	r3, r0
 800b132:	2b00      	cmp	r3, #0
 800b134:	d001      	beq.n	800b13a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b136:	2301      	movs	r3, #1
 800b138:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 800b13a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b13c:	4618      	mov	r0, r3
 800b13e:	3718      	adds	r7, #24
 800b140:	46bd      	mov	sp, r7
 800b142:	bd80      	pop	{r7, pc}
 800b144:	20002b9c 	.word	0x20002b9c

0800b148 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
uint8_t BSP_SD_GetCardState(void)
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800b14c:	4805      	ldr	r0, [pc, #20]	; (800b164 <BSP_SD_GetCardState+0x1c>)
 800b14e:	f7f9 fbaa 	bl	80048a6 <HAL_SD_GetCardState>
 800b152:	4603      	mov	r3, r0
 800b154:	2b04      	cmp	r3, #4
 800b156:	bf14      	ite	ne
 800b158:	2301      	movne	r3, #1
 800b15a:	2300      	moveq	r3, #0
 800b15c:	b2db      	uxtb	r3, r3
}
 800b15e:	4618      	mov	r0, r3
 800b160:	bd80      	pop	{r7, pc}
 800b162:	bf00      	nop
 800b164:	20002b9c 	.word	0x20002b9c

0800b168 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800b168:	b580      	push	{r7, lr}
 800b16a:	b082      	sub	sp, #8
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800b170:	6879      	ldr	r1, [r7, #4]
 800b172:	4803      	ldr	r0, [pc, #12]	; (800b180 <BSP_SD_GetCardInfo+0x18>)
 800b174:	f7f9 faef 	bl	8004756 <HAL_SD_GetCardInfo>
}
 800b178:	bf00      	nop
 800b17a:	3708      	adds	r7, #8
 800b17c:	46bd      	mov	sp, r7
 800b17e:	bd80      	pop	{r7, pc}
 800b180:	20002b9c 	.word	0x20002b9c

0800b184 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800b184:	b580      	push	{r7, lr}
 800b186:	b082      	sub	sp, #8
 800b188:	af00      	add	r7, sp, #0
 800b18a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800b18c:	f000 f818 	bl	800b1c0 <BSP_SD_AbortCallback>
}
 800b190:	bf00      	nop
 800b192:	3708      	adds	r7, #8
 800b194:	46bd      	mov	sp, r7
 800b196:	bd80      	pop	{r7, pc}

0800b198 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b082      	sub	sp, #8
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800b1a0:	f001 fbba 	bl	800c918 <BSP_SD_WriteCpltCallback>
}
 800b1a4:	bf00      	nop
 800b1a6:	3708      	adds	r7, #8
 800b1a8:	46bd      	mov	sp, r7
 800b1aa:	bd80      	pop	{r7, pc}

0800b1ac <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	b082      	sub	sp, #8
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800b1b4:	f001 fbbc 	bl	800c930 <BSP_SD_ReadCpltCallback>
}
 800b1b8:	bf00      	nop
 800b1ba:	3708      	adds	r7, #8
 800b1bc:	46bd      	mov	sp, r7
 800b1be:	bd80      	pop	{r7, pc}

0800b1c0 <BSP_SD_AbortCallback>:
/**
  * @brief BSP SD Abort callback
  * @retval None
  */
__weak void BSP_SD_AbortCallback(void)
{
 800b1c0:	b480      	push	{r7}
 800b1c2:	af00      	add	r7, sp, #0

}
 800b1c4:	bf00      	nop
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1cc:	4770      	bx	lr

0800b1ce <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
 800b1ce:	b480      	push	{r7}
 800b1d0:	b083      	sub	sp, #12
 800b1d2:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800b1d4:	2301      	movs	r3, #1
 800b1d6:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 800b1d8:	79fb      	ldrb	r3, [r7, #7]
 800b1da:	b2db      	uxtb	r3, r3
}
 800b1dc:	4618      	mov	r0, r3
 800b1de:	370c      	adds	r7, #12
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e6:	4770      	bx	lr

0800b1e8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800b1e8:	b580      	push	{r7, lr}
 800b1ea:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b1ec:	4904      	ldr	r1, [pc, #16]	; (800b200 <MX_FATFS_Init+0x18>)
 800b1ee:	4805      	ldr	r0, [pc, #20]	; (800b204 <MX_FATFS_Init+0x1c>)
 800b1f0:	f7fe f95c 	bl	80094ac <FATFS_LinkDriver>
 800b1f4:	4603      	mov	r3, r0
 800b1f6:	461a      	mov	r2, r3
 800b1f8:	4b03      	ldr	r3, [pc, #12]	; (800b208 <MX_FATFS_Init+0x20>)
 800b1fa:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 800b1fc:	bf00      	nop
 800b1fe:	bd80      	pop	{r7, pc}
 800b200:	20000688 	.word	0x20000688
 800b204:	0800e71c 	.word	0x0800e71c
 800b208:	20000684 	.word	0x20000684

0800b20c <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b20c:	b480      	push	{r7}
 800b20e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800b210:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 800b212:	4618      	mov	r0, r3
 800b214:	46bd      	mov	sp, r7
 800b216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21a:	4770      	bx	lr

0800b21c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800b21c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b220:	f5ad 5d13 	sub.w	sp, sp, #9408	; 0x24c0
 800b224:	b081      	sub	sp, #4
 800b226:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */
	FATFS fs;
	FIL file;
	UINT bw;

	uint8_t statusEjection = 0;
 800b228:	2300      	movs	r3, #0
 800b22a:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b22e:	f102 0223 	add.w	r2, r2, #35	; 0x23
 800b232:	7013      	strb	r3, [r2, #0]
	uint8_t launch = 0;
 800b234:	2300      	movs	r3, #0
 800b236:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b23a:	f102 0222 	add.w	r2, r2, #34	; 0x22
 800b23e:	7013      	strb	r3, [r2, #0]
	uint16_t ADC_battery1=0, ADC_battery2=0;
 800b240:	2300      	movs	r3, #0
 800b242:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b246:	f102 0220 	add.w	r2, r2, #32
 800b24a:	8013      	strh	r3, [r2, #0]
 800b24c:	2300      	movs	r3, #0
 800b24e:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b252:	f102 021e 	add.w	r2, r2, #30
 800b256:	8013      	strh	r3, [r2, #0]
	uint32_t readPinPlug = 0;
 800b258:	2300      	movs	r3, #0
 800b25a:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b25e:	f102 0218 	add.w	r2, r2, #24
 800b262:	6013      	str	r3, [r2, #0]
	uint32_t timerPostLaunch = 0;
 800b264:	2300      	movs	r3, #0
 800b266:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b26a:	f102 0214 	add.w	r2, r2, #20
 800b26e:	6013      	str	r3, [r2, #0]
	teststruct test = {0};
 800b270:	f507 6385 	add.w	r3, r7, #1064	; 0x428
 800b274:	3b34      	subs	r3, #52	; 0x34
 800b276:	4618      	mov	r0, r3
 800b278:	2328      	movs	r3, #40	; 0x28
 800b27a:	461a      	mov	r2, r3
 800b27c:	2100      	movs	r1, #0
 800b27e:	f002 f9bc 	bl	800d5fa <memset>
	teststruct *pointtest = &test;
 800b282:	f507 6385 	add.w	r3, r7, #1064	; 0x428
 800b286:	3b34      	subs	r3, #52	; 0x34
 800b288:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b28c:	f102 0210 	add.w	r2, r2, #16
 800b290:	6013      	str	r3, [r2, #0]
	ArrayRaw DataRawArray = {0};
 800b292:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b296:	4618      	mov	r0, r3
 800b298:	238c      	movs	r3, #140	; 0x8c
 800b29a:	461a      	mov	r2, r3
 800b29c:	2100      	movs	r1, #0
 800b29e:	f002 f9ac 	bl	800d5fa <memset>
	ArrayRaw *pointDataRawArray = &DataRawArray;
 800b2a2:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b2a6:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b2aa:	f102 020c 	add.w	r2, r2, #12
 800b2ae:	6013      	str	r3, [r2, #0]
	ArrayRaw DataRawArrayFreez = {0};
 800b2b0:	f507 733a 	add.w	r3, r7, #744	; 0x2e8
 800b2b4:	3b0c      	subs	r3, #12
 800b2b6:	4618      	mov	r0, r3
 800b2b8:	238c      	movs	r3, #140	; 0x8c
 800b2ba:	461a      	mov	r2, r3
 800b2bc:	2100      	movs	r1, #0
 800b2be:	f002 f99c 	bl	800d5fa <memset>
	ArrayRaw *pointDataRawArrayFreez = &DataRawArrayFreez;
 800b2c2:	f507 733a 	add.w	r3, r7, #744	; 0x2e8
 800b2c6:	3b0c      	subs	r3, #12
 800b2c8:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b2cc:	f102 0208 	add.w	r2, r2, #8
 800b2d0:	6013      	str	r3, [r2, #0]
	ArrayConv DataConvArray = {{0.0}};
 800b2d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b2d6:	3b0c      	subs	r3, #12
 800b2d8:	4618      	mov	r0, r3
 800b2da:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 800b2de:	461a      	mov	r2, r3
 800b2e0:	2100      	movs	r1, #0
 800b2e2:	f002 f98a 	bl	800d5fa <memset>
	ArrayRaw *pointDataConvArray = &DataConvArray;
 800b2e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b2ea:	3b0c      	subs	r3, #12
 800b2ec:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b2f0:	f102 0204 	add.w	r2, r2, #4
 800b2f4:	6013      	str	r3, [r2, #0]
	uint32_t epoch = 0;
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b2fc:	f102 0224 	add.w	r2, r2, #36	; 0x24
 800b300:	6013      	str	r3, [r2, #0]
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800b302:	f7f5 fe8d 	bl	8001020 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800b306:	f000 fa71 	bl	800b7ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800b30a:	f000 fdf7 	bl	800befc <MX_GPIO_Init>
  MX_DMA_Init();
 800b30e:	f000 fd7f 	bl	800be10 <MX_DMA_Init>
  MX_SPI2_Init();
 800b312:	f000 fc4b 	bl	800bbac <MX_SPI2_Init>
  MX_SPI3_Init();
 800b316:	f000 fc7f 	bl	800bc18 <MX_SPI3_Init>
  MX_I2C1_Init();
 800b31a:	f000 fb9f 	bl	800ba5c <MX_I2C1_Init>
  MX_ADC1_Init();
 800b31e:	f000 faf9 	bl	800b914 <MX_ADC1_Init>
  MX_ADC2_Init();
 800b322:	f000 fb49 	bl	800b9b8 <MX_ADC2_Init>
  MX_RTC_Init();
 800b326:	f000 fbc7 	bl	800bab8 <MX_RTC_Init>
  MX_SDIO_SD_Init();
 800b32a:	f000 fc1f 	bl	800bb6c <MX_SDIO_SD_Init>
  MX_TIM2_Init();
 800b32e:	f000 fca9 	bl	800bc84 <MX_TIM2_Init>
  MX_TIM3_Init();
 800b332:	f000 fcf5 	bl	800bd20 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 800b336:	f000 fd41 	bl	800bdbc <MX_USART6_UART_Init>
  MX_FATFS_Init();
 800b33a:	f7ff ff55 	bl	800b1e8 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
   HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin, GPIO_PIN_SET);
 800b33e:	2201      	movs	r2, #1
 800b340:	2104      	movs	r1, #4
 800b342:	48bf      	ldr	r0, [pc, #764]	; (800b640 <main+0x424>)
 800b344:	f7f6 ffde 	bl	8002304 <HAL_GPIO_WritePin>
   HAL_Delay(10);
 800b348:	200a      	movs	r0, #10
 800b34a:	f7f5 fedb 	bl	8001104 <HAL_Delay>
   DataRawArray.Endline2[0] = '\r';
 800b34e:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b352:	220d      	movs	r2, #13
 800b354:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
   DataRawArray.Endline2[1] = '\n';
 800b358:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b35c:	220a      	movs	r2, #10
 800b35e:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
   //HAL_TIM_Base_Start_IT(&htim3);																//timer for the sampling
   err_msg |= sensorsInitialization(&Bmp2, &Bmp3);												//Initialization of sensors (IMU,BMP,MAG)
 800b362:	49b8      	ldr	r1, [pc, #736]	; (800b644 <main+0x428>)
 800b364:	48b8      	ldr	r0, [pc, #736]	; (800b648 <main+0x42c>)
 800b366:	f000 ff33 	bl	800c1d0 <sensorsInitialization>
 800b36a:	4602      	mov	r2, r0
 800b36c:	4bb7      	ldr	r3, [pc, #732]	; (800b64c <main+0x430>)
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	4313      	orrs	r3, r2
 800b372:	4ab6      	ldr	r2, [pc, #728]	; (800b64c <main+0x430>)
 800b374:	6013      	str	r3, [r2, #0]
   //if(HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &ADC_battery1, 1) != HAL_OK){err_msg |= ERR_INIT_ADC1;}		//Initialization ADC1 (reading voltage Vbat1)
   //if(HAL_ADC_Start_DMA(&hadc2, (uint32_t*) &ADC_battery2, 1) != HAL_OK){err_msg |= ERR_INIT_ADC2;}		//Initialization ADC2 (reading voltage Vbat2)
   SD_cardMountInit(&fs, &file); 																//SD card initialization
 800b376:	f507 6285 	add.w	r2, r7, #1064	; 0x428
 800b37a:	3a0c      	subs	r2, #12
 800b37c:	f507 53a3 	add.w	r3, r7, #5216	; 0x1460
 800b380:	f103 0308 	add.w	r3, r3, #8
 800b384:	3b1c      	subs	r3, #28
 800b386:	4611      	mov	r1, r2
 800b388:	4618      	mov	r0, r3
 800b38a:	f000 feef 	bl	800c16c <SD_cardMountInit>

   if(err_msg==0){HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin, GPIO_PIN_SET);}
 800b38e:	4baf      	ldr	r3, [pc, #700]	; (800b64c <main+0x430>)
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	2b00      	cmp	r3, #0
 800b394:	d104      	bne.n	800b3a0 <main+0x184>
 800b396:	2201      	movs	r2, #1
 800b398:	2108      	movs	r1, #8
 800b39a:	48a9      	ldr	r0, [pc, #676]	; (800b640 <main+0x424>)
 800b39c:	f7f6 ffb2 	bl	8002304 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(TELEM_GPIO_Port,TELEM_Pin,GPIO_PIN_SET); 									//Activate telem
 800b3a0:	2201      	movs	r2, #1
 800b3a2:	2104      	movs	r1, #4
 800b3a4:	48aa      	ldr	r0, [pc, #680]	; (800b650 <main+0x434>)
 800b3a6:	f7f6 ffad 	bl	8002304 <HAL_GPIO_WritePin>
   epoch = 0;
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b3b0:	f102 0224 	add.w	r2, r2, #36	; 0x24
 800b3b4:	6013      	str	r3, [r2, #0]
			   HAL_Delay(10);
	   }
   }
   */
   //clearFIFO(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3);		//clear the FIFO of the IMU
   clearFIFO(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2); 	//clear the FIFO of the IMU
 800b3b6:	4aa7      	ldr	r2, [pc, #668]	; (800b654 <main+0x438>)
 800b3b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b3bc:	48a4      	ldr	r0, [pc, #656]	; (800b650 <main+0x434>)
 800b3be:	f7fe fd21 	bl	8009e04 <clearFIFO>
   HAL_Delay(10);										//Wait that the fifo are cleared before arming and starting sampling
 800b3c2:	200a      	movs	r0, #10
 800b3c4:	f7f5 fe9e 	bl	8001104 <HAL_Delay>
   arm = 1;
 800b3c8:	4ba3      	ldr	r3, [pc, #652]	; (800b658 <main+0x43c>)
 800b3ca:	2201      	movs	r2, #1
 800b3cc:	601a      	str	r2, [r3, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //while(sample == 0); 												//Wait till new sample time (change by interrupt)
	  HAL_Delay(1000);
 800b3ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b3d2:	f7f5 fe97 	bl	8001104 <HAL_Delay>
	  //htim3.Instance->CNT = 0;										//put back the CNT from timer3 (for sampling) to zero
	  //HAL_GPIO_WritePin(SPEED_TEST_GPIO_Port,SPEED_TEST_Pin,GPIO_PIN_SET);
	  sample = 0;
 800b3d6:	4ba1      	ldr	r3, [pc, #644]	; (800b65c <main+0x440>)
 800b3d8:	2200      	movs	r2, #0
 800b3da:	601a      	str	r2, [r3, #0]
	  epoch++;
 800b3dc:	f507 5312 	add.w	r3, r7, #9344	; 0x2480
 800b3e0:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	3301      	adds	r3, #1
 800b3e8:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b3ec:	f102 0224 	add.w	r2, r2, #36	; 0x24
 800b3f0:	6013      	str	r3, [r2, #0]
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN); 					//sTime.Hours .Minutes .Seconds .SubSeconds (up to 255).
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	499a      	ldr	r1, [pc, #616]	; (800b660 <main+0x444>)
 800b3f6:	489b      	ldr	r0, [pc, #620]	; (800b664 <main+0x448>)
 800b3f8:	f7f8 fa24 	bl	8003844 <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);					//read Date to unlock Time values
 800b3fc:	2200      	movs	r2, #0
 800b3fe:	499a      	ldr	r1, [pc, #616]	; (800b668 <main+0x44c>)
 800b400:	4898      	ldr	r0, [pc, #608]	; (800b664 <main+0x448>)
 800b402:	f7f8 fb24 	bl	8003a4e <HAL_RTC_GetDate>
	  timerPostLaunch = __HAL_TIM_GET_COUNTER(&htim2);					//Check time (counter) post launch
 800b406:	4b99      	ldr	r3, [pc, #612]	; (800b66c <main+0x450>)
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b40c:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b410:	f102 0214 	add.w	r2, r2, #20
 800b414:	6013      	str	r3, [r2, #0]
	  DataRawArray.RTC_field[0] = sTime.Hours;								//Put RTC in the frame
 800b416:	4b92      	ldr	r3, [pc, #584]	; (800b660 <main+0x444>)
 800b418:	781a      	ldrb	r2, [r3, #0]
 800b41a:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b41e:	711a      	strb	r2, [r3, #4]
	  DataRawArray.RTC_field[1] = sTime.Minutes;
 800b420:	4b8f      	ldr	r3, [pc, #572]	; (800b660 <main+0x444>)
 800b422:	785a      	ldrb	r2, [r3, #1]
 800b424:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b428:	715a      	strb	r2, [r3, #5]
	  DataRawArray.RTC_field[2] = sTime.Seconds;
 800b42a:	4b8d      	ldr	r3, [pc, #564]	; (800b660 <main+0x444>)
 800b42c:	789a      	ldrb	r2, [r3, #2]
 800b42e:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b432:	719a      	strb	r2, [r3, #6]
	  DataRawArray.RTC_field[3] = (uint8_t) sTime.SubSeconds;
 800b434:	4b8a      	ldr	r3, [pc, #552]	; (800b660 <main+0x444>)
 800b436:	685b      	ldr	r3, [r3, #4]
 800b438:	b2da      	uxtb	r2, r3
 800b43a:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b43e:	71da      	strb	r2, [r3, #7]
	  DataRawArray.Timer = timerPostLaunch;
 800b440:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b444:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b448:	f102 0214 	add.w	r2, r2, #20
 800b44c:	6812      	ldr	r2, [r2, #0]
 800b44e:	609a      	str	r2, [r3, #8]

	  //readIMU((uint8_t*) pointDataRawArray->IMU3, WATERMARK_IMU3, NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3);
	  readIMU((uint8_t*) pointDataRawArray->IMU2, WATERMARK_IMU2, NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2);
 800b450:	f507 5312 	add.w	r3, r7, #9344	; 0x2480
 800b454:	f103 030c 	add.w	r3, r3, #12
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	f103 0010 	add.w	r0, r3, #16
 800b45e:	4b7d      	ldr	r3, [pc, #500]	; (800b654 <main+0x438>)
 800b460:	9300      	str	r3, [sp, #0]
 800b462:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b466:	4a7a      	ldr	r2, [pc, #488]	; (800b650 <main+0x434>)
 800b468:	2138      	movs	r1, #56	; 0x38
 800b46a:	f7fe fd59 	bl	8009f20 <readIMU>

	  convertSensors((ArrayConv*)pointDataConvArray, (ArrayRaw*)pointDataRawArrayFreez);	//Convert the Data if needed (IMU-BMP-MAG-PITOT)
 800b46e:	f507 5312 	add.w	r3, r7, #9344	; 0x2480
 800b472:	f103 0308 	add.w	r3, r3, #8
 800b476:	6819      	ldr	r1, [r3, #0]
 800b478:	f507 5312 	add.w	r3, r7, #9344	; 0x2480
 800b47c:	f103 0304 	add.w	r3, r3, #4
 800b480:	6818      	ldr	r0, [r3, #0]
 800b482:	f000 fefb 	bl	800c27c <convertSensors>

	  if(epoch == 5){
 800b486:	f507 5312 	add.w	r3, r7, #9344	; 0x2480
 800b48a:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	2b05      	cmp	r3, #5
 800b492:	d10e      	bne.n	800b4b2 <main+0x296>
		  DataRawArray.FrameNumber = 2;
 800b494:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b498:	2202      	movs	r2, #2
 800b49a:	701a      	strb	r2, [r3, #0]
		  DataRawArray.Endline1[0] = 0;
 800b49c:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
		  DataRawArray.Endline1[1] = 0;
 800b4a6:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b4aa:	2200      	movs	r2, #0
 800b4ac:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
 800b4b0:	e00d      	b.n	800b4ce <main+0x2b2>

		  //to process the read packets, call this function below
		  //pointParsedGpsStruct = GPS_ProcessRawPacket();
	  }
	  else{
		  DataRawArray.FrameNumber = 1;
 800b4b2:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b4b6:	2201      	movs	r2, #1
 800b4b8:	701a      	strb	r2, [r3, #0]
		  DataRawArray.Endline1[0] = '\r';
 800b4ba:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b4be:	220d      	movs	r2, #13
 800b4c0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
		  DataRawArray.Endline1[1] = '\n';
 800b4c4:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b4c8:	220a      	movs	r2, #10
 800b4ca:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
	  }

	  //DETECT APOGEE FUNCTION		----- ADD THIS -----
	  t_now.tv_sec = (sTime.Hours*60 + sTime.Minutes)*60 + sTime.Seconds;
 800b4ce:	4b64      	ldr	r3, [pc, #400]	; (800b660 <main+0x444>)
 800b4d0:	781b      	ldrb	r3, [r3, #0]
 800b4d2:	461a      	mov	r2, r3
 800b4d4:	4613      	mov	r3, r2
 800b4d6:	011b      	lsls	r3, r3, #4
 800b4d8:	1a9b      	subs	r3, r3, r2
 800b4da:	009b      	lsls	r3, r3, #2
 800b4dc:	461a      	mov	r2, r3
 800b4de:	4b60      	ldr	r3, [pc, #384]	; (800b660 <main+0x444>)
 800b4e0:	785b      	ldrb	r3, [r3, #1]
 800b4e2:	441a      	add	r2, r3
 800b4e4:	4613      	mov	r3, r2
 800b4e6:	011b      	lsls	r3, r3, #4
 800b4e8:	1a9b      	subs	r3, r3, r2
 800b4ea:	009b      	lsls	r3, r3, #2
 800b4ec:	461a      	mov	r2, r3
 800b4ee:	4b5c      	ldr	r3, [pc, #368]	; (800b660 <main+0x444>)
 800b4f0:	789b      	ldrb	r3, [r3, #2]
 800b4f2:	441a      	add	r2, r3
 800b4f4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b4f8:	3b14      	subs	r3, #20
 800b4fa:	601a      	str	r2, [r3, #0]
	  t_now.tv_msec = (sTime.SubSeconds / (sTime.SecondFraction+1.0))*1000;
 800b4fc:	4b58      	ldr	r3, [pc, #352]	; (800b660 <main+0x444>)
 800b4fe:	685b      	ldr	r3, [r3, #4]
 800b500:	4618      	mov	r0, r3
 800b502:	f7f5 f817 	bl	8000534 <__aeabi_ui2d>
 800b506:	4604      	mov	r4, r0
 800b508:	460d      	mov	r5, r1
 800b50a:	4b55      	ldr	r3, [pc, #340]	; (800b660 <main+0x444>)
 800b50c:	689b      	ldr	r3, [r3, #8]
 800b50e:	4618      	mov	r0, r3
 800b510:	f7f5 f810 	bl	8000534 <__aeabi_ui2d>
 800b514:	f04f 0200 	mov.w	r2, #0
 800b518:	4b55      	ldr	r3, [pc, #340]	; (800b670 <main+0x454>)
 800b51a:	f7f4 fecf 	bl	80002bc <__adddf3>
 800b51e:	4602      	mov	r2, r0
 800b520:	460b      	mov	r3, r1
 800b522:	4620      	mov	r0, r4
 800b524:	4629      	mov	r1, r5
 800b526:	f7f5 f9a5 	bl	8000874 <__aeabi_ddiv>
 800b52a:	4603      	mov	r3, r0
 800b52c:	460c      	mov	r4, r1
 800b52e:	4618      	mov	r0, r3
 800b530:	4621      	mov	r1, r4
 800b532:	f04f 0200 	mov.w	r2, #0
 800b536:	4b4f      	ldr	r3, [pc, #316]	; (800b674 <main+0x458>)
 800b538:	f7f5 f872 	bl	8000620 <__aeabi_dmul>
 800b53c:	4603      	mov	r3, r0
 800b53e:	460c      	mov	r4, r1
 800b540:	4618      	mov	r0, r3
 800b542:	4621      	mov	r1, r4
 800b544:	f7f5 fb1c 	bl	8000b80 <__aeabi_d2iz>
 800b548:	4602      	mov	r2, r0
 800b54a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b54e:	3b14      	subs	r3, #20
 800b550:	605a      	str	r2, [r3, #4]
	  statusEjection = detectEventsAndTriggerParachute((double) DataConvArray.IMU2[2], (double) DataConvArray.PITOT, (double) DataConvArray.BMP3[1], launch, t_now);
 800b552:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b556:	3b0c      	subs	r3, #12
 800b558:	f8d3 3238 	ldr.w	r3, [r3, #568]	; 0x238
 800b55c:	4618      	mov	r0, r3
 800b55e:	f7f5 f80b 	bl	8000578 <__aeabi_f2d>
 800b562:	4604      	mov	r4, r0
 800b564:	460d      	mov	r5, r1
 800b566:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b56a:	3b0c      	subs	r3, #12
 800b56c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b570:	4618      	mov	r0, r3
 800b572:	f7f5 f801 	bl	8000578 <__aeabi_f2d>
 800b576:	4680      	mov	r8, r0
 800b578:	4689      	mov	r9, r1
 800b57a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b57e:	3b0c      	subs	r3, #12
 800b580:	f8d3 32ac 	ldr.w	r3, [r3, #684]	; 0x2ac
 800b584:	4618      	mov	r0, r3
 800b586:	f7f4 fff7 	bl	8000578 <__aeabi_f2d>
 800b58a:	4682      	mov	sl, r0
 800b58c:	468b      	mov	fp, r1
 800b58e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b592:	3b14      	subs	r3, #20
 800b594:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b598:	f102 0222 	add.w	r2, r2, #34	; 0x22
 800b59c:	7810      	ldrb	r0, [r2, #0]
 800b59e:	e893 0006 	ldmia.w	r3, {r1, r2}
 800b5a2:	ec4b ab12 	vmov	d2, sl, fp
 800b5a6:	ec49 8b11 	vmov	d1, r8, r9
 800b5aa:	ec45 4b10 	vmov	d0, r4, r5
 800b5ae:	f7ff fb71 	bl	800ac94 <detectEventsAndTriggerParachute>
 800b5b2:	4603      	mov	r3, r0
 800b5b4:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b5b8:	f102 0223 	add.w	r2, r2, #35	; 0x23
 800b5bc:	7013      	strb	r3, [r2, #0]
	  printf("%d:%d",t_now.tv_sec,statusEjection);
 800b5be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b5c2:	3b14      	subs	r3, #20
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b5ca:	f102 0223 	add.w	r2, r2, #35	; 0x23
 800b5ce:	7812      	ldrb	r2, [r2, #0]
 800b5d0:	4619      	mov	r1, r3
 800b5d2:	4829      	ldr	r0, [pc, #164]	; (800b678 <main+0x45c>)
 800b5d4:	f002 f81a 	bl	800d60c <iprintf>
	  //HAL_ADC_Start(&hadc1);										//Read battery voltage1
	  //HAL_ADC_Start(&hadc2);										//Read battery voltage2

	  //readPITOT((uint8_t*) pointDataRawArray->PITOT, &hi2c1);

	  while(hspi3.State != HAL_SPI_STATE_READY){err_msg |= WAIT_IMU3_FINISH;}
 800b5d8:	e005      	b.n	800b5e6 <main+0x3ca>
 800b5da:	4b1c      	ldr	r3, [pc, #112]	; (800b64c <main+0x430>)
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b5e2:	4a1a      	ldr	r2, [pc, #104]	; (800b64c <main+0x430>)
 800b5e4:	6013      	str	r3, [r2, #0]
 800b5e6:	4b25      	ldr	r3, [pc, #148]	; (800b67c <main+0x460>)
 800b5e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b5ec:	b2db      	uxtb	r3, r3
 800b5ee:	2b01      	cmp	r3, #1
 800b5f0:	d1f3      	bne.n	800b5da <main+0x3be>
	  readBMPCal((int32_t*) pointDataRawArray->BMP3, Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 800b5f2:	f507 5312 	add.w	r3, r7, #9344	; 0x2480
 800b5f6:	f103 030c 	add.w	r3, r3, #12
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	f103 0550 	add.w	r5, r3, #80	; 0x50
 800b600:	4b10      	ldr	r3, [pc, #64]	; (800b644 <main+0x428>)
 800b602:	4a1e      	ldr	r2, [pc, #120]	; (800b67c <main+0x460>)
 800b604:	9205      	str	r2, [sp, #20]
 800b606:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800b60a:	9204      	str	r2, [sp, #16]
 800b60c:	4a0c      	ldr	r2, [pc, #48]	; (800b640 <main+0x424>)
 800b60e:	9203      	str	r2, [sp, #12]
 800b610:	681a      	ldr	r2, [r3, #0]
 800b612:	f04f 0c00 	mov.w	ip, #0
 800b616:	4694      	mov	ip, r2
 800b618:	685a      	ldr	r2, [r3, #4]
 800b61a:	f04f 0e00 	mov.w	lr, #0
 800b61e:	4696      	mov	lr, r2
 800b620:	689a      	ldr	r2, [r3, #8]
 800b622:	2600      	movs	r6, #0
 800b624:	4616      	mov	r6, r2
 800b626:	466c      	mov	r4, sp
 800b628:	330c      	adds	r3, #12
 800b62a:	6818      	ldr	r0, [r3, #0]
 800b62c:	6859      	ldr	r1, [r3, #4]
 800b62e:	689a      	ldr	r2, [r3, #8]
 800b630:	c407      	stmia	r4!, {r0, r1, r2}
 800b632:	4661      	mov	r1, ip
 800b634:	4672      	mov	r2, lr
 800b636:	4633      	mov	r3, r6
 800b638:	4628      	mov	r0, r5
 800b63a:	f7fe fac1 	bl	8009bc0 <readBMPCal>
	  while(hspi2.State != HAL_SPI_STATE_READY){err_msg |= WAIT_GPS_FINISH};
 800b63e:	e025      	b.n	800b68c <main+0x470>
 800b640:	40020800 	.word	0x40020800
 800b644:	20002808 	.word	0x20002808
 800b648:	20002ca0 	.word	0x20002ca0
 800b64c:	20000468 	.word	0x20000468
 800b650:	40020000 	.word	0x40020000
 800b654:	200027b0 	.word	0x200027b0
 800b658:	2000045c 	.word	0x2000045c
 800b65c:	20000464 	.word	0x20000464
 800b660:	20000444 	.word	0x20000444
 800b664:	20002b1c 	.word	0x20002b1c
 800b668:	20000458 	.word	0x20000458
 800b66c:	20002c60 	.word	0x20002c60
 800b670:	3ff00000 	.word	0x3ff00000
 800b674:	408f4000 	.word	0x408f4000
 800b678:	0800e670 	.word	0x0800e670
 800b67c:	2000295c 	.word	0x2000295c
 800b680:	4b53      	ldr	r3, [pc, #332]	; (800b7d0 <main+0x5b4>)
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b688:	4a51      	ldr	r2, [pc, #324]	; (800b7d0 <main+0x5b4>)
 800b68a:	6013      	str	r3, [r2, #0]
 800b68c:	4b51      	ldr	r3, [pc, #324]	; (800b7d4 <main+0x5b8>)
 800b68e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b692:	b2db      	uxtb	r3, r3
 800b694:	2b01      	cmp	r3, #1
 800b696:	d1f3      	bne.n	800b680 <main+0x464>
	  readBMPCal((int32_t*) pointDataRawArray->BMP2, Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 800b698:	f507 5312 	add.w	r3, r7, #9344	; 0x2480
 800b69c:	f103 030c 	add.w	r3, r3, #12
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	f103 0548 	add.w	r5, r3, #72	; 0x48
 800b6a6:	4b4c      	ldr	r3, [pc, #304]	; (800b7d8 <main+0x5bc>)
 800b6a8:	4a4a      	ldr	r2, [pc, #296]	; (800b7d4 <main+0x5b8>)
 800b6aa:	9205      	str	r2, [sp, #20]
 800b6ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b6b0:	9204      	str	r2, [sp, #16]
 800b6b2:	4a4a      	ldr	r2, [pc, #296]	; (800b7dc <main+0x5c0>)
 800b6b4:	9203      	str	r2, [sp, #12]
 800b6b6:	681a      	ldr	r2, [r3, #0]
 800b6b8:	f04f 0c00 	mov.w	ip, #0
 800b6bc:	4694      	mov	ip, r2
 800b6be:	685a      	ldr	r2, [r3, #4]
 800b6c0:	f04f 0e00 	mov.w	lr, #0
 800b6c4:	4696      	mov	lr, r2
 800b6c6:	689a      	ldr	r2, [r3, #8]
 800b6c8:	2600      	movs	r6, #0
 800b6ca:	4616      	mov	r6, r2
 800b6cc:	466c      	mov	r4, sp
 800b6ce:	330c      	adds	r3, #12
 800b6d0:	6818      	ldr	r0, [r3, #0]
 800b6d2:	6859      	ldr	r1, [r3, #4]
 800b6d4:	689a      	ldr	r2, [r3, #8]
 800b6d6:	c407      	stmia	r4!, {r0, r1, r2}
 800b6d8:	4661      	mov	r1, ip
 800b6da:	4672      	mov	r2, lr
 800b6dc:	4633      	mov	r3, r6
 800b6de:	4628      	mov	r0, r5
 800b6e0:	f7fe fa6e 	bl	8009bc0 <readBMPCal>
	  readMAG((uint8_t*) pointDataRawArray->MAG, NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2);
 800b6e4:	f507 5312 	add.w	r3, r7, #9344	; 0x2480
 800b6e8:	f103 030c 	add.w	r3, r3, #12
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	f103 0058 	add.w	r0, r3, #88	; 0x58
 800b6f2:	4b38      	ldr	r3, [pc, #224]	; (800b7d4 <main+0x5b8>)
 800b6f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b6f8:	4938      	ldr	r1, [pc, #224]	; (800b7dc <main+0x5c0>)
 800b6fa:	f7fe fe2a 	bl	800a352 <readMAG>
	  //while(hdma_adc1.State != HAL_DMA_STATE_READY){err_msg |= WAIT_ADC1_TO_FINISH};
	  //while(hdma_adc2.State != HAL_DMA_STATE_READY){err_msg |= WAIT_ADC2_TO_FINISH};

	  HAL_Delay(10);
 800b6fe:	200a      	movs	r0, #10
 800b700:	f7f5 fd00 	bl	8001104 <HAL_Delay>
	  DataRawArray.Battery1 = ADC_battery1;
 800b704:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b708:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b70c:	f102 0220 	add.w	r2, r2, #32
 800b710:	8812      	ldrh	r2, [r2, #0]
 800b712:	819a      	strh	r2, [r3, #12]
	  DataRawArray.Battery2 = ADC_battery2;
 800b714:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b718:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b71c:	f102 021e 	add.w	r2, r2, #30
 800b720:	8812      	ldrh	r2, [r2, #0]
 800b722:	81da      	strh	r2, [r3, #14]
	  DataRawArray.Err_msg = (uint16_t) err_msg;
 800b724:	4b2a      	ldr	r3, [pc, #168]	; (800b7d0 <main+0x5b4>)
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	b29a      	uxth	r2, r3
 800b72a:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b72e:	805a      	strh	r2, [r3, #2]
	  err_msg &= RESET_ERR_MSG;
 800b730:	4b27      	ldr	r3, [pc, #156]	; (800b7d0 <main+0x5b4>)
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	b2db      	uxtb	r3, r3
 800b736:	4a26      	ldr	r2, [pc, #152]	; (800b7d0 <main+0x5b4>)
 800b738:	6013      	str	r3, [r2, #0]
	  //DataRawArray.IMU3[0] = 'b';
	  DataRawArrayFreez = DataRawArray;
 800b73a:	f507 733a 	add.w	r3, r7, #744	; 0x2e8
 800b73e:	3b0c      	subs	r3, #12
 800b740:	f507 725a 	add.w	r2, r7, #872	; 0x368
 800b744:	4618      	mov	r0, r3
 800b746:	4611      	mov	r1, r2
 800b748:	238c      	movs	r3, #140	; 0x8c
 800b74a:	461a      	mov	r2, r3
 800b74c:	f001 ff4a 	bl	800d5e4 <memcpy>
	  memset(pointDataRawArray, 0, sizeof(DataRawArray));
 800b750:	228c      	movs	r2, #140	; 0x8c
 800b752:	2100      	movs	r1, #0
 800b754:	f507 5312 	add.w	r3, r7, #9344	; 0x2480
 800b758:	f103 030c 	add.w	r3, r3, #12
 800b75c:	6818      	ldr	r0, [r3, #0]
 800b75e:	f001 ff4c 	bl	800d5fa <memset>
	  //HAL_GPIO_WritePin(SPEED_TEST_GPIO_Port,SPEED_TEST_Pin,GPIO_PIN_RESET);

	  //WRITE SD CARD DMA			----- ADD THIS -----
	  //SEND TELEM DMA				----- ADD THIS -----
	  FRESULT r;
	  uint8_t testsend[10]={1,2,3,4,5,6,7,8,'\r','\n'};
 800b762:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b766:	3b20      	subs	r3, #32
 800b768:	4a1d      	ldr	r2, [pc, #116]	; (800b7e0 <main+0x5c4>)
 800b76a:	ca07      	ldmia	r2, {r0, r1, r2}
 800b76c:	c303      	stmia	r3!, {r0, r1}
 800b76e:	801a      	strh	r2, [r3, #0]
	  uint8_t testbyte = 2;
 800b770:	2302      	movs	r3, #2
 800b772:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b776:	f102 0203 	add.w	r2, r2, #3
 800b77a:	7013      	strb	r3, [r2, #0]
	  uint8_t newl[2]={'\r','\n'};
 800b77c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b780:	3b24      	subs	r3, #36	; 0x24
 800b782:	4a18      	ldr	r2, [pc, #96]	; (800b7e4 <main+0x5c8>)
 800b784:	8812      	ldrh	r2, [r2, #0]
 800b786:	801a      	strh	r2, [r3, #0]
	  if(epoch == 5){
 800b788:	f507 5312 	add.w	r3, r7, #9344	; 0x2480
 800b78c:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	2b05      	cmp	r3, #5
 800b794:	d109      	bne.n	800b7aa <main+0x58e>
		  epoch = 0;
 800b796:	2300      	movs	r3, #0
 800b798:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b79c:	f102 0224 	add.w	r2, r2, #36	; 0x24
 800b7a0:	6013      	str	r3, [r2, #0]
		  //r = f_sync(&file);
		  HAL_Delay(10);
 800b7a2:	200a      	movs	r0, #10
 800b7a4:	f7f5 fcae 	bl	8001104 <HAL_Delay>
 800b7a8:	e010      	b.n	800b7cc <main+0x5b0>
		  //HAL_UART_Transmit_DMA(&huart6, (uint8_t*) &DataRawArrayFreez.FrameNumber, (uint16_t) SIZEWITHGPS);

	  }
	  else{
		  //r = f_write(&file, (uint8_t*) &DataRawArrayFreez.FrameNumber, SIZEWITHOUTGPS, &bw);
		  HAL_UART_Transmit(&huart6, (uint8_t*) &DataRawArrayFreez.FrameNumber, (uint16_t) SIZEWITHOUTGPS,10);
 800b7aa:	f507 713a 	add.w	r1, r7, #744	; 0x2e8
 800b7ae:	390c      	subs	r1, #12
 800b7b0:	230a      	movs	r3, #10
 800b7b2:	2262      	movs	r2, #98	; 0x62
 800b7b4:	480c      	ldr	r0, [pc, #48]	; (800b7e8 <main+0x5cc>)
 800b7b6:	f7fa fef9 	bl	80065ac <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart6, (uint8_t*)&newl, 2,10);
 800b7ba:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800b7be:	3924      	subs	r1, #36	; 0x24
 800b7c0:	230a      	movs	r3, #10
 800b7c2:	2202      	movs	r2, #2
 800b7c4:	4808      	ldr	r0, [pc, #32]	; (800b7e8 <main+0x5cc>)
 800b7c6:	f7fa fef1 	bl	80065ac <HAL_UART_Transmit>
		  //HAL_UART_Transmit(&huart6, (uint8_t*)&testsend, sizeof(testsend),10);
		  __NOP();
 800b7ca:	bf00      	nop
		  //HAL_Delay(10);
		  //r = f_sync(&file);
	  }
	  __NOP();
 800b7cc:	bf00      	nop
  {
 800b7ce:	e5fe      	b.n	800b3ce <main+0x1b2>
 800b7d0:	20000468 	.word	0x20000468
 800b7d4:	200027b0 	.word	0x200027b0
 800b7d8:	20002ca0 	.word	0x20002ca0
 800b7dc:	40020000 	.word	0x40020000
 800b7e0:	0800e678 	.word	0x0800e678
 800b7e4:	0800e684 	.word	0x0800e684
 800b7e8:	20002c20 	.word	0x20002c20

0800b7ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800b7ec:	b580      	push	{r7, lr}
 800b7ee:	b0ac      	sub	sp, #176	; 0xb0
 800b7f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800b7f2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800b7f6:	2234      	movs	r2, #52	; 0x34
 800b7f8:	2100      	movs	r1, #0
 800b7fa:	4618      	mov	r0, r3
 800b7fc:	f001 fefd 	bl	800d5fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800b800:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800b804:	2200      	movs	r2, #0
 800b806:	601a      	str	r2, [r3, #0]
 800b808:	605a      	str	r2, [r3, #4]
 800b80a:	609a      	str	r2, [r3, #8]
 800b80c:	60da      	str	r2, [r3, #12]
 800b80e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800b810:	f107 030c 	add.w	r3, r7, #12
 800b814:	225c      	movs	r2, #92	; 0x5c
 800b816:	2100      	movs	r1, #0
 800b818:	4618      	mov	r0, r3
 800b81a:	f001 feee 	bl	800d5fa <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800b81e:	2300      	movs	r3, #0
 800b820:	60bb      	str	r3, [r7, #8]
 800b822:	4a3a      	ldr	r2, [pc, #232]	; (800b90c <SystemClock_Config+0x120>)
 800b824:	4b39      	ldr	r3, [pc, #228]	; (800b90c <SystemClock_Config+0x120>)
 800b826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b828:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b82c:	6413      	str	r3, [r2, #64]	; 0x40
 800b82e:	4b37      	ldr	r3, [pc, #220]	; (800b90c <SystemClock_Config+0x120>)
 800b830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b832:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b836:	60bb      	str	r3, [r7, #8]
 800b838:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800b83a:	2300      	movs	r3, #0
 800b83c:	607b      	str	r3, [r7, #4]
 800b83e:	4a34      	ldr	r2, [pc, #208]	; (800b910 <SystemClock_Config+0x124>)
 800b840:	4b33      	ldr	r3, [pc, #204]	; (800b910 <SystemClock_Config+0x124>)
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800b848:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b84c:	6013      	str	r3, [r2, #0]
 800b84e:	4b30      	ldr	r3, [pc, #192]	; (800b910 <SystemClock_Config+0x124>)
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800b856:	607b      	str	r3, [r7, #4]
 800b858:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800b85a:	2306      	movs	r3, #6
 800b85c:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.LSEState = RCC_LSE_BYPASS;
 800b85e:	2305      	movs	r3, #5
 800b860:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800b864:	2301      	movs	r3, #1
 800b866:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800b86a:	2310      	movs	r3, #16
 800b86c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800b870:	2302      	movs	r3, #2
 800b872:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800b876:	2300      	movs	r3, #0
 800b878:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 8;
 800b87c:	2308      	movs	r3, #8
 800b87e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 100;
 800b882:	2364      	movs	r3, #100	; 0x64
 800b884:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800b888:	2302      	movs	r3, #2
 800b88a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800b88e:	2308      	movs	r3, #8
 800b890:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = 2;
 800b894:	2302      	movs	r3, #2
 800b896:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800b89a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800b89e:	4618      	mov	r0, r3
 800b8a0:	f7f7 fc28 	bl	80030f4 <HAL_RCC_OscConfig>
 800b8a4:	4603      	mov	r3, r0
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d001      	beq.n	800b8ae <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800b8aa:	f000 fd85 	bl	800c3b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800b8ae:	230f      	movs	r3, #15
 800b8b0:	66bb      	str	r3, [r7, #104]	; 0x68
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800b8b2:	2302      	movs	r3, #2
 800b8b4:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800b8b6:	2300      	movs	r3, #0
 800b8b8:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800b8ba:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800b8be:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800b8c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b8c4:	67bb      	str	r3, [r7, #120]	; 0x78

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800b8c6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800b8ca:	2103      	movs	r1, #3
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	f7f6 fe7f 	bl	80025d0 <HAL_RCC_ClockConfig>
 800b8d2:	4603      	mov	r3, r0
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d001      	beq.n	800b8dc <SystemClock_Config+0xf0>
  {
    Error_Handler();
 800b8d8:	f000 fd6e 	bl	800c3b8 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SDIO
 800b8dc:	f44f 7348 	mov.w	r3, #800	; 0x320
 800b8e0:	60fb      	str	r3, [r7, #12]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800b8e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b8e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800b8e8:	2300      	movs	r3, #0
 800b8ea:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b8f0:	f107 030c 	add.w	r3, r7, #12
 800b8f4:	4618      	mov	r0, r3
 800b8f6:	f7f6 ff81 	bl	80027fc <HAL_RCCEx_PeriphCLKConfig>
 800b8fa:	4603      	mov	r3, r0
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d001      	beq.n	800b904 <SystemClock_Config+0x118>
  {
    Error_Handler();
 800b900:	f000 fd5a 	bl	800c3b8 <Error_Handler>
  }
}
 800b904:	bf00      	nop
 800b906:	37b0      	adds	r7, #176	; 0xb0
 800b908:	46bd      	mov	sp, r7
 800b90a:	bd80      	pop	{r7, pc}
 800b90c:	40023800 	.word	0x40023800
 800b910:	40007000 	.word	0x40007000

0800b914 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800b914:	b580      	push	{r7, lr}
 800b916:	b084      	sub	sp, #16
 800b918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800b91a:	463b      	mov	r3, r7
 800b91c:	2200      	movs	r2, #0
 800b91e:	601a      	str	r2, [r3, #0]
 800b920:	605a      	str	r2, [r3, #4]
 800b922:	609a      	str	r2, [r3, #8]
 800b924:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800b926:	4b21      	ldr	r3, [pc, #132]	; (800b9ac <MX_ADC1_Init+0x98>)
 800b928:	4a21      	ldr	r2, [pc, #132]	; (800b9b0 <MX_ADC1_Init+0x9c>)
 800b92a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800b92c:	4b1f      	ldr	r3, [pc, #124]	; (800b9ac <MX_ADC1_Init+0x98>)
 800b92e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800b932:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800b934:	4b1d      	ldr	r3, [pc, #116]	; (800b9ac <MX_ADC1_Init+0x98>)
 800b936:	2200      	movs	r2, #0
 800b938:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800b93a:	4b1c      	ldr	r3, [pc, #112]	; (800b9ac <MX_ADC1_Init+0x98>)
 800b93c:	2200      	movs	r2, #0
 800b93e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800b940:	4b1a      	ldr	r3, [pc, #104]	; (800b9ac <MX_ADC1_Init+0x98>)
 800b942:	2200      	movs	r2, #0
 800b944:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800b946:	4b19      	ldr	r3, [pc, #100]	; (800b9ac <MX_ADC1_Init+0x98>)
 800b948:	2200      	movs	r2, #0
 800b94a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800b94e:	4b17      	ldr	r3, [pc, #92]	; (800b9ac <MX_ADC1_Init+0x98>)
 800b950:	2200      	movs	r2, #0
 800b952:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800b954:	4b15      	ldr	r3, [pc, #84]	; (800b9ac <MX_ADC1_Init+0x98>)
 800b956:	4a17      	ldr	r2, [pc, #92]	; (800b9b4 <MX_ADC1_Init+0xa0>)
 800b958:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b95a:	4b14      	ldr	r3, [pc, #80]	; (800b9ac <MX_ADC1_Init+0x98>)
 800b95c:	2200      	movs	r2, #0
 800b95e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800b960:	4b12      	ldr	r3, [pc, #72]	; (800b9ac <MX_ADC1_Init+0x98>)
 800b962:	2201      	movs	r2, #1
 800b964:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800b966:	4b11      	ldr	r3, [pc, #68]	; (800b9ac <MX_ADC1_Init+0x98>)
 800b968:	2200      	movs	r2, #0
 800b96a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800b96e:	4b0f      	ldr	r3, [pc, #60]	; (800b9ac <MX_ADC1_Init+0x98>)
 800b970:	2201      	movs	r2, #1
 800b972:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800b974:	480d      	ldr	r0, [pc, #52]	; (800b9ac <MX_ADC1_Init+0x98>)
 800b976:	f7f5 fbe7 	bl	8001148 <HAL_ADC_Init>
 800b97a:	4603      	mov	r3, r0
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d001      	beq.n	800b984 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800b980:	f000 fd1a 	bl	800c3b8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800b984:	2309      	movs	r3, #9
 800b986:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800b988:	2301      	movs	r3, #1
 800b98a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800b98c:	2301      	movs	r3, #1
 800b98e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800b990:	463b      	mov	r3, r7
 800b992:	4619      	mov	r1, r3
 800b994:	4805      	ldr	r0, [pc, #20]	; (800b9ac <MX_ADC1_Init+0x98>)
 800b996:	f7f5 fc1b 	bl	80011d0 <HAL_ADC_ConfigChannel>
 800b99a:	4603      	mov	r3, r0
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d001      	beq.n	800b9a4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800b9a0:	f000 fd0a 	bl	800c3b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  //hadc1.Init.DMAContinuousRequests = ENABLE;
  /* USER CODE END ADC1_Init 2 */

}
 800b9a4:	bf00      	nop
 800b9a6:	3710      	adds	r7, #16
 800b9a8:	46bd      	mov	sp, r7
 800b9aa:	bd80      	pop	{r7, pc}
 800b9ac:	20002a74 	.word	0x20002a74
 800b9b0:	40012000 	.word	0x40012000
 800b9b4:	0f000001 	.word	0x0f000001

0800b9b8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800b9b8:	b580      	push	{r7, lr}
 800b9ba:	b084      	sub	sp, #16
 800b9bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800b9be:	463b      	mov	r3, r7
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	601a      	str	r2, [r3, #0]
 800b9c4:	605a      	str	r2, [r3, #4]
 800b9c6:	609a      	str	r2, [r3, #8]
 800b9c8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc2.Instance = ADC2;
 800b9ca:	4b21      	ldr	r3, [pc, #132]	; (800ba50 <MX_ADC2_Init+0x98>)
 800b9cc:	4a21      	ldr	r2, [pc, #132]	; (800ba54 <MX_ADC2_Init+0x9c>)
 800b9ce:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800b9d0:	4b1f      	ldr	r3, [pc, #124]	; (800ba50 <MX_ADC2_Init+0x98>)
 800b9d2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800b9d6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800b9d8:	4b1d      	ldr	r3, [pc, #116]	; (800ba50 <MX_ADC2_Init+0x98>)
 800b9da:	2200      	movs	r2, #0
 800b9dc:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800b9de:	4b1c      	ldr	r3, [pc, #112]	; (800ba50 <MX_ADC2_Init+0x98>)
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800b9e4:	4b1a      	ldr	r3, [pc, #104]	; (800ba50 <MX_ADC2_Init+0x98>)
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800b9ea:	4b19      	ldr	r3, [pc, #100]	; (800ba50 <MX_ADC2_Init+0x98>)
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800b9f2:	4b17      	ldr	r3, [pc, #92]	; (800ba50 <MX_ADC2_Init+0x98>)
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800b9f8:	4b15      	ldr	r3, [pc, #84]	; (800ba50 <MX_ADC2_Init+0x98>)
 800b9fa:	4a17      	ldr	r2, [pc, #92]	; (800ba58 <MX_ADC2_Init+0xa0>)
 800b9fc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b9fe:	4b14      	ldr	r3, [pc, #80]	; (800ba50 <MX_ADC2_Init+0x98>)
 800ba00:	2200      	movs	r2, #0
 800ba02:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800ba04:	4b12      	ldr	r3, [pc, #72]	; (800ba50 <MX_ADC2_Init+0x98>)
 800ba06:	2201      	movs	r2, #1
 800ba08:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800ba0a:	4b11      	ldr	r3, [pc, #68]	; (800ba50 <MX_ADC2_Init+0x98>)
 800ba0c:	2200      	movs	r2, #0
 800ba0e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800ba12:	4b0f      	ldr	r3, [pc, #60]	; (800ba50 <MX_ADC2_Init+0x98>)
 800ba14:	2201      	movs	r2, #1
 800ba16:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800ba18:	480d      	ldr	r0, [pc, #52]	; (800ba50 <MX_ADC2_Init+0x98>)
 800ba1a:	f7f5 fb95 	bl	8001148 <HAL_ADC_Init>
 800ba1e:	4603      	mov	r3, r0
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d001      	beq.n	800ba28 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 800ba24:	f000 fcc8 	bl	800c3b8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800ba28:	2308      	movs	r3, #8
 800ba2a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800ba2c:	2301      	movs	r3, #1
 800ba2e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800ba30:	2301      	movs	r3, #1
 800ba32:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800ba34:	463b      	mov	r3, r7
 800ba36:	4619      	mov	r1, r3
 800ba38:	4805      	ldr	r0, [pc, #20]	; (800ba50 <MX_ADC2_Init+0x98>)
 800ba3a:	f7f5 fbc9 	bl	80011d0 <HAL_ADC_ConfigChannel>
 800ba3e:	4603      	mov	r3, r0
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d001      	beq.n	800ba48 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 800ba44:	f000 fcb8 	bl	800c3b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800ba48:	bf00      	nop
 800ba4a:	3710      	adds	r7, #16
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	bd80      	pop	{r7, pc}
 800ba50:	20002820 	.word	0x20002820
 800ba54:	40012100 	.word	0x40012100
 800ba58:	0f000001 	.word	0x0f000001

0800ba5c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800ba5c:	b580      	push	{r7, lr}
 800ba5e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800ba60:	4b12      	ldr	r3, [pc, #72]	; (800baac <MX_I2C1_Init+0x50>)
 800ba62:	4a13      	ldr	r2, [pc, #76]	; (800bab0 <MX_I2C1_Init+0x54>)
 800ba64:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800ba66:	4b11      	ldr	r3, [pc, #68]	; (800baac <MX_I2C1_Init+0x50>)
 800ba68:	4a12      	ldr	r2, [pc, #72]	; (800bab4 <MX_I2C1_Init+0x58>)
 800ba6a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800ba6c:	4b0f      	ldr	r3, [pc, #60]	; (800baac <MX_I2C1_Init+0x50>)
 800ba6e:	2200      	movs	r2, #0
 800ba70:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800ba72:	4b0e      	ldr	r3, [pc, #56]	; (800baac <MX_I2C1_Init+0x50>)
 800ba74:	2200      	movs	r2, #0
 800ba76:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800ba78:	4b0c      	ldr	r3, [pc, #48]	; (800baac <MX_I2C1_Init+0x50>)
 800ba7a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800ba7e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800ba80:	4b0a      	ldr	r3, [pc, #40]	; (800baac <MX_I2C1_Init+0x50>)
 800ba82:	2200      	movs	r2, #0
 800ba84:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800ba86:	4b09      	ldr	r3, [pc, #36]	; (800baac <MX_I2C1_Init+0x50>)
 800ba88:	2200      	movs	r2, #0
 800ba8a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800ba8c:	4b07      	ldr	r3, [pc, #28]	; (800baac <MX_I2C1_Init+0x50>)
 800ba8e:	2200      	movs	r2, #0
 800ba90:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800ba92:	4b06      	ldr	r3, [pc, #24]	; (800baac <MX_I2C1_Init+0x50>)
 800ba94:	2200      	movs	r2, #0
 800ba96:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800ba98:	4804      	ldr	r0, [pc, #16]	; (800baac <MX_I2C1_Init+0x50>)
 800ba9a:	f7f6 fc71 	bl	8002380 <HAL_I2C_Init>
 800ba9e:	4603      	mov	r3, r0
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d001      	beq.n	800baa8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800baa4:	f000 fc88 	bl	800c3b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800baa8:	bf00      	nop
 800baaa:	bd80      	pop	{r7, pc}
 800baac:	20002868 	.word	0x20002868
 800bab0:	40005400 	.word	0x40005400
 800bab4:	000186a0 	.word	0x000186a0

0800bab8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800bab8:	b580      	push	{r7, lr}
 800baba:	b086      	sub	sp, #24
 800babc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800babe:	1d3b      	adds	r3, r7, #4
 800bac0:	2200      	movs	r2, #0
 800bac2:	601a      	str	r2, [r3, #0]
 800bac4:	605a      	str	r2, [r3, #4]
 800bac6:	609a      	str	r2, [r3, #8]
 800bac8:	60da      	str	r2, [r3, #12]
 800baca:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800bacc:	2300      	movs	r3, #0
 800bace:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 800bad0:	4b24      	ldr	r3, [pc, #144]	; (800bb64 <MX_RTC_Init+0xac>)
 800bad2:	4a25      	ldr	r2, [pc, #148]	; (800bb68 <MX_RTC_Init+0xb0>)
 800bad4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800bad6:	4b23      	ldr	r3, [pc, #140]	; (800bb64 <MX_RTC_Init+0xac>)
 800bad8:	2200      	movs	r2, #0
 800bada:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800badc:	4b21      	ldr	r3, [pc, #132]	; (800bb64 <MX_RTC_Init+0xac>)
 800bade:	227f      	movs	r2, #127	; 0x7f
 800bae0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800bae2:	4b20      	ldr	r3, [pc, #128]	; (800bb64 <MX_RTC_Init+0xac>)
 800bae4:	22ff      	movs	r2, #255	; 0xff
 800bae6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800bae8:	4b1e      	ldr	r3, [pc, #120]	; (800bb64 <MX_RTC_Init+0xac>)
 800baea:	2200      	movs	r2, #0
 800baec:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800baee:	4b1d      	ldr	r3, [pc, #116]	; (800bb64 <MX_RTC_Init+0xac>)
 800baf0:	2200      	movs	r2, #0
 800baf2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800baf4:	4b1b      	ldr	r3, [pc, #108]	; (800bb64 <MX_RTC_Init+0xac>)
 800baf6:	2200      	movs	r2, #0
 800baf8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800bafa:	481a      	ldr	r0, [pc, #104]	; (800bb64 <MX_RTC_Init+0xac>)
 800bafc:	f7f7 fd54 	bl	80035a8 <HAL_RTC_Init>
 800bb00:	4603      	mov	r3, r0
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d001      	beq.n	800bb0a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800bb06:	f000 fc57 	bl	800c3b8 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0;
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 800bb0e:	2300      	movs	r3, #0
 800bb10:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 800bb12:	2300      	movs	r3, #0
 800bb14:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800bb16:	2300      	movs	r3, #0
 800bb18:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800bb1a:	2300      	movs	r3, #0
 800bb1c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800bb1e:	1d3b      	adds	r3, r7, #4
 800bb20:	2200      	movs	r2, #0
 800bb22:	4619      	mov	r1, r3
 800bb24:	480f      	ldr	r0, [pc, #60]	; (800bb64 <MX_RTC_Init+0xac>)
 800bb26:	f7f7 fdd0 	bl	80036ca <HAL_RTC_SetTime>
 800bb2a:	4603      	mov	r3, r0
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d001      	beq.n	800bb34 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 800bb30:	f000 fc42 	bl	800c3b8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800bb34:	2301      	movs	r3, #1
 800bb36:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800bb38:	2301      	movs	r3, #1
 800bb3a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 800bb3c:	2301      	movs	r3, #1
 800bb3e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 800bb40:	2300      	movs	r3, #0
 800bb42:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800bb44:	463b      	mov	r3, r7
 800bb46:	2200      	movs	r2, #0
 800bb48:	4619      	mov	r1, r3
 800bb4a:	4806      	ldr	r0, [pc, #24]	; (800bb64 <MX_RTC_Init+0xac>)
 800bb4c:	f7f7 fed8 	bl	8003900 <HAL_RTC_SetDate>
 800bb50:	4603      	mov	r3, r0
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d001      	beq.n	800bb5a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800bb56:	f000 fc2f 	bl	800c3b8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800bb5a:	bf00      	nop
 800bb5c:	3718      	adds	r7, #24
 800bb5e:	46bd      	mov	sp, r7
 800bb60:	bd80      	pop	{r7, pc}
 800bb62:	bf00      	nop
 800bb64:	20002b1c 	.word	0x20002b1c
 800bb68:	40002800 	.word	0x40002800

0800bb6c <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 800bb6c:	b480      	push	{r7}
 800bb6e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 800bb70:	4b0c      	ldr	r3, [pc, #48]	; (800bba4 <MX_SDIO_SD_Init+0x38>)
 800bb72:	4a0d      	ldr	r2, [pc, #52]	; (800bba8 <MX_SDIO_SD_Init+0x3c>)
 800bb74:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800bb76:	4b0b      	ldr	r3, [pc, #44]	; (800bba4 <MX_SDIO_SD_Init+0x38>)
 800bb78:	2200      	movs	r2, #0
 800bb7a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800bb7c:	4b09      	ldr	r3, [pc, #36]	; (800bba4 <MX_SDIO_SD_Init+0x38>)
 800bb7e:	2200      	movs	r2, #0
 800bb80:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800bb82:	4b08      	ldr	r3, [pc, #32]	; (800bba4 <MX_SDIO_SD_Init+0x38>)
 800bb84:	2200      	movs	r2, #0
 800bb86:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800bb88:	4b06      	ldr	r3, [pc, #24]	; (800bba4 <MX_SDIO_SD_Init+0x38>)
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800bb8e:	4b05      	ldr	r3, [pc, #20]	; (800bba4 <MX_SDIO_SD_Init+0x38>)
 800bb90:	2200      	movs	r2, #0
 800bb92:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 3;
 800bb94:	4b03      	ldr	r3, [pc, #12]	; (800bba4 <MX_SDIO_SD_Init+0x38>)
 800bb96:	2203      	movs	r2, #3
 800bb98:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800bb9a:	bf00      	nop
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba2:	4770      	bx	lr
 800bba4:	20002b9c 	.word	0x20002b9c
 800bba8:	40012c00 	.word	0x40012c00

0800bbac <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800bbac:	b580      	push	{r7, lr}
 800bbae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800bbb0:	4b17      	ldr	r3, [pc, #92]	; (800bc10 <MX_SPI2_Init+0x64>)
 800bbb2:	4a18      	ldr	r2, [pc, #96]	; (800bc14 <MX_SPI2_Init+0x68>)
 800bbb4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800bbb6:	4b16      	ldr	r3, [pc, #88]	; (800bc10 <MX_SPI2_Init+0x64>)
 800bbb8:	f44f 7282 	mov.w	r2, #260	; 0x104
 800bbbc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800bbbe:	4b14      	ldr	r3, [pc, #80]	; (800bc10 <MX_SPI2_Init+0x64>)
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800bbc4:	4b12      	ldr	r3, [pc, #72]	; (800bc10 <MX_SPI2_Init+0x64>)
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800bbca:	4b11      	ldr	r3, [pc, #68]	; (800bc10 <MX_SPI2_Init+0x64>)
 800bbcc:	2200      	movs	r2, #0
 800bbce:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800bbd0:	4b0f      	ldr	r3, [pc, #60]	; (800bc10 <MX_SPI2_Init+0x64>)
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800bbd6:	4b0e      	ldr	r3, [pc, #56]	; (800bc10 <MX_SPI2_Init+0x64>)
 800bbd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bbdc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800bbde:	4b0c      	ldr	r3, [pc, #48]	; (800bc10 <MX_SPI2_Init+0x64>)
 800bbe0:	2218      	movs	r2, #24
 800bbe2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800bbe4:	4b0a      	ldr	r3, [pc, #40]	; (800bc10 <MX_SPI2_Init+0x64>)
 800bbe6:	2200      	movs	r2, #0
 800bbe8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800bbea:	4b09      	ldr	r3, [pc, #36]	; (800bc10 <MX_SPI2_Init+0x64>)
 800bbec:	2200      	movs	r2, #0
 800bbee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bbf0:	4b07      	ldr	r3, [pc, #28]	; (800bc10 <MX_SPI2_Init+0x64>)
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800bbf6:	4b06      	ldr	r3, [pc, #24]	; (800bc10 <MX_SPI2_Init+0x64>)
 800bbf8:	220a      	movs	r2, #10
 800bbfa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800bbfc:	4804      	ldr	r0, [pc, #16]	; (800bc10 <MX_SPI2_Init+0x64>)
 800bbfe:	f7f9 facf 	bl	80051a0 <HAL_SPI_Init>
 800bc02:	4603      	mov	r3, r0
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d001      	beq.n	800bc0c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800bc08:	f000 fbd6 	bl	800c3b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800bc0c:	bf00      	nop
 800bc0e:	bd80      	pop	{r7, pc}
 800bc10:	200027b0 	.word	0x200027b0
 800bc14:	40003800 	.word	0x40003800

0800bc18 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800bc1c:	4b17      	ldr	r3, [pc, #92]	; (800bc7c <MX_SPI3_Init+0x64>)
 800bc1e:	4a18      	ldr	r2, [pc, #96]	; (800bc80 <MX_SPI3_Init+0x68>)
 800bc20:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800bc22:	4b16      	ldr	r3, [pc, #88]	; (800bc7c <MX_SPI3_Init+0x64>)
 800bc24:	f44f 7282 	mov.w	r2, #260	; 0x104
 800bc28:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800bc2a:	4b14      	ldr	r3, [pc, #80]	; (800bc7c <MX_SPI3_Init+0x64>)
 800bc2c:	2200      	movs	r2, #0
 800bc2e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800bc30:	4b12      	ldr	r3, [pc, #72]	; (800bc7c <MX_SPI3_Init+0x64>)
 800bc32:	2200      	movs	r2, #0
 800bc34:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800bc36:	4b11      	ldr	r3, [pc, #68]	; (800bc7c <MX_SPI3_Init+0x64>)
 800bc38:	2200      	movs	r2, #0
 800bc3a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800bc3c:	4b0f      	ldr	r3, [pc, #60]	; (800bc7c <MX_SPI3_Init+0x64>)
 800bc3e:	2200      	movs	r2, #0
 800bc40:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800bc42:	4b0e      	ldr	r3, [pc, #56]	; (800bc7c <MX_SPI3_Init+0x64>)
 800bc44:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bc48:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800bc4a:	4b0c      	ldr	r3, [pc, #48]	; (800bc7c <MX_SPI3_Init+0x64>)
 800bc4c:	2218      	movs	r2, #24
 800bc4e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800bc50:	4b0a      	ldr	r3, [pc, #40]	; (800bc7c <MX_SPI3_Init+0x64>)
 800bc52:	2200      	movs	r2, #0
 800bc54:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800bc56:	4b09      	ldr	r3, [pc, #36]	; (800bc7c <MX_SPI3_Init+0x64>)
 800bc58:	2200      	movs	r2, #0
 800bc5a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bc5c:	4b07      	ldr	r3, [pc, #28]	; (800bc7c <MX_SPI3_Init+0x64>)
 800bc5e:	2200      	movs	r2, #0
 800bc60:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800bc62:	4b06      	ldr	r3, [pc, #24]	; (800bc7c <MX_SPI3_Init+0x64>)
 800bc64:	220a      	movs	r2, #10
 800bc66:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800bc68:	4804      	ldr	r0, [pc, #16]	; (800bc7c <MX_SPI3_Init+0x64>)
 800bc6a:	f7f9 fa99 	bl	80051a0 <HAL_SPI_Init>
 800bc6e:	4603      	mov	r3, r0
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d001      	beq.n	800bc78 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800bc74:	f000 fba0 	bl	800c3b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800bc78:	bf00      	nop
 800bc7a:	bd80      	pop	{r7, pc}
 800bc7c:	2000295c 	.word	0x2000295c
 800bc80:	40003c00 	.word	0x40003c00

0800bc84 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800bc84:	b580      	push	{r7, lr}
 800bc86:	b086      	sub	sp, #24
 800bc88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800bc8a:	f107 0308 	add.w	r3, r7, #8
 800bc8e:	2200      	movs	r2, #0
 800bc90:	601a      	str	r2, [r3, #0]
 800bc92:	605a      	str	r2, [r3, #4]
 800bc94:	609a      	str	r2, [r3, #8]
 800bc96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800bc98:	463b      	mov	r3, r7
 800bc9a:	2200      	movs	r2, #0
 800bc9c:	601a      	str	r2, [r3, #0]
 800bc9e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800bca0:	4b1e      	ldr	r3, [pc, #120]	; (800bd1c <MX_TIM2_Init+0x98>)
 800bca2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800bca6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50000;
 800bca8:	4b1c      	ldr	r3, [pc, #112]	; (800bd1c <MX_TIM2_Init+0x98>)
 800bcaa:	f24c 3250 	movw	r2, #50000	; 0xc350
 800bcae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800bcb0:	4b1a      	ldr	r3, [pc, #104]	; (800bd1c <MX_TIM2_Init+0x98>)
 800bcb2:	2200      	movs	r2, #0
 800bcb4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800bcb6:	4b19      	ldr	r3, [pc, #100]	; (800bd1c <MX_TIM2_Init+0x98>)
 800bcb8:	f04f 32ff 	mov.w	r2, #4294967295
 800bcbc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800bcbe:	4b17      	ldr	r3, [pc, #92]	; (800bd1c <MX_TIM2_Init+0x98>)
 800bcc0:	2200      	movs	r2, #0
 800bcc2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800bcc4:	4b15      	ldr	r3, [pc, #84]	; (800bd1c <MX_TIM2_Init+0x98>)
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800bcca:	4814      	ldr	r0, [pc, #80]	; (800bd1c <MX_TIM2_Init+0x98>)
 800bccc:	f7fa f99c 	bl	8006008 <HAL_TIM_Base_Init>
 800bcd0:	4603      	mov	r3, r0
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d001      	beq.n	800bcda <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800bcd6:	f000 fb6f 	bl	800c3b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800bcda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bcde:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800bce0:	f107 0308 	add.w	r3, r7, #8
 800bce4:	4619      	mov	r1, r3
 800bce6:	480d      	ldr	r0, [pc, #52]	; (800bd1c <MX_TIM2_Init+0x98>)
 800bce8:	f7fa f9dd 	bl	80060a6 <HAL_TIM_ConfigClockSource>
 800bcec:	4603      	mov	r3, r0
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d001      	beq.n	800bcf6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800bcf2:	f000 fb61 	bl	800c3b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800bcfa:	2300      	movs	r3, #0
 800bcfc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800bcfe:	463b      	mov	r3, r7
 800bd00:	4619      	mov	r1, r3
 800bd02:	4806      	ldr	r0, [pc, #24]	; (800bd1c <MX_TIM2_Init+0x98>)
 800bd04:	f7fa fbc0 	bl	8006488 <HAL_TIMEx_MasterConfigSynchronization>
 800bd08:	4603      	mov	r3, r0
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d001      	beq.n	800bd12 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800bd0e:	f000 fb53 	bl	800c3b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800bd12:	bf00      	nop
 800bd14:	3718      	adds	r7, #24
 800bd16:	46bd      	mov	sp, r7
 800bd18:	bd80      	pop	{r7, pc}
 800bd1a:	bf00      	nop
 800bd1c:	20002c60 	.word	0x20002c60

0800bd20 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800bd20:	b580      	push	{r7, lr}
 800bd22:	b086      	sub	sp, #24
 800bd24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800bd26:	f107 0308 	add.w	r3, r7, #8
 800bd2a:	2200      	movs	r2, #0
 800bd2c:	601a      	str	r2, [r3, #0]
 800bd2e:	605a      	str	r2, [r3, #4]
 800bd30:	609a      	str	r2, [r3, #8]
 800bd32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800bd34:	463b      	mov	r3, r7
 800bd36:	2200      	movs	r2, #0
 800bd38:	601a      	str	r2, [r3, #0]
 800bd3a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800bd3c:	4b1d      	ldr	r3, [pc, #116]	; (800bdb4 <MX_TIM3_Init+0x94>)
 800bd3e:	4a1e      	ldr	r2, [pc, #120]	; (800bdb8 <MX_TIM3_Init+0x98>)
 800bd40:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10000;
 800bd42:	4b1c      	ldr	r3, [pc, #112]	; (800bdb4 <MX_TIM3_Init+0x94>)
 800bd44:	f242 7210 	movw	r2, #10000	; 0x2710
 800bd48:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800bd4a:	4b1a      	ldr	r3, [pc, #104]	; (800bdb4 <MX_TIM3_Init+0x94>)
 800bd4c:	2200      	movs	r2, #0
 800bd4e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 21000;
 800bd50:	4b18      	ldr	r3, [pc, #96]	; (800bdb4 <MX_TIM3_Init+0x94>)
 800bd52:	f245 2208 	movw	r2, #21000	; 0x5208
 800bd56:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800bd58:	4b16      	ldr	r3, [pc, #88]	; (800bdb4 <MX_TIM3_Init+0x94>)
 800bd5a:	2200      	movs	r2, #0
 800bd5c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800bd5e:	4b15      	ldr	r3, [pc, #84]	; (800bdb4 <MX_TIM3_Init+0x94>)
 800bd60:	2200      	movs	r2, #0
 800bd62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800bd64:	4813      	ldr	r0, [pc, #76]	; (800bdb4 <MX_TIM3_Init+0x94>)
 800bd66:	f7fa f94f 	bl	8006008 <HAL_TIM_Base_Init>
 800bd6a:	4603      	mov	r3, r0
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d001      	beq.n	800bd74 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800bd70:	f000 fb22 	bl	800c3b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800bd74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bd78:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800bd7a:	f107 0308 	add.w	r3, r7, #8
 800bd7e:	4619      	mov	r1, r3
 800bd80:	480c      	ldr	r0, [pc, #48]	; (800bdb4 <MX_TIM3_Init+0x94>)
 800bd82:	f7fa f990 	bl	80060a6 <HAL_TIM_ConfigClockSource>
 800bd86:	4603      	mov	r3, r0
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d001      	beq.n	800bd90 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800bd8c:	f000 fb14 	bl	800c3b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800bd90:	2300      	movs	r3, #0
 800bd92:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800bd94:	2300      	movs	r3, #0
 800bd96:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800bd98:	463b      	mov	r3, r7
 800bd9a:	4619      	mov	r1, r3
 800bd9c:	4805      	ldr	r0, [pc, #20]	; (800bdb4 <MX_TIM3_Init+0x94>)
 800bd9e:	f7fa fb73 	bl	8006488 <HAL_TIMEx_MasterConfigSynchronization>
 800bda2:	4603      	mov	r3, r0
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d001      	beq.n	800bdac <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800bda8:	f000 fb06 	bl	800c3b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800bdac:	bf00      	nop
 800bdae:	3718      	adds	r7, #24
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	bd80      	pop	{r7, pc}
 800bdb4:	2000291c 	.word	0x2000291c
 800bdb8:	40000400 	.word	0x40000400

0800bdbc <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800bdc0:	4b11      	ldr	r3, [pc, #68]	; (800be08 <MX_USART6_UART_Init+0x4c>)
 800bdc2:	4a12      	ldr	r2, [pc, #72]	; (800be0c <MX_USART6_UART_Init+0x50>)
 800bdc4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800bdc6:	4b10      	ldr	r3, [pc, #64]	; (800be08 <MX_USART6_UART_Init+0x4c>)
 800bdc8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800bdcc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800bdce:	4b0e      	ldr	r3, [pc, #56]	; (800be08 <MX_USART6_UART_Init+0x4c>)
 800bdd0:	2200      	movs	r2, #0
 800bdd2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800bdd4:	4b0c      	ldr	r3, [pc, #48]	; (800be08 <MX_USART6_UART_Init+0x4c>)
 800bdd6:	2200      	movs	r2, #0
 800bdd8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800bdda:	4b0b      	ldr	r3, [pc, #44]	; (800be08 <MX_USART6_UART_Init+0x4c>)
 800bddc:	2200      	movs	r2, #0
 800bdde:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800bde0:	4b09      	ldr	r3, [pc, #36]	; (800be08 <MX_USART6_UART_Init+0x4c>)
 800bde2:	220c      	movs	r2, #12
 800bde4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800bde6:	4b08      	ldr	r3, [pc, #32]	; (800be08 <MX_USART6_UART_Init+0x4c>)
 800bde8:	2200      	movs	r2, #0
 800bdea:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800bdec:	4b06      	ldr	r3, [pc, #24]	; (800be08 <MX_USART6_UART_Init+0x4c>)
 800bdee:	2200      	movs	r2, #0
 800bdf0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800bdf2:	4805      	ldr	r0, [pc, #20]	; (800be08 <MX_USART6_UART_Init+0x4c>)
 800bdf4:	f7fa fb8d 	bl	8006512 <HAL_UART_Init>
 800bdf8:	4603      	mov	r3, r0
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d001      	beq.n	800be02 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800bdfe:	f000 fadb 	bl	800c3b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800be02:	bf00      	nop
 800be04:	bd80      	pop	{r7, pc}
 800be06:	bf00      	nop
 800be08:	20002c20 	.word	0x20002c20
 800be0c:	40011400 	.word	0x40011400

0800be10 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800be10:	b580      	push	{r7, lr}
 800be12:	b082      	sub	sp, #8
 800be14:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800be16:	2300      	movs	r3, #0
 800be18:	607b      	str	r3, [r7, #4]
 800be1a:	4a37      	ldr	r2, [pc, #220]	; (800bef8 <MX_DMA_Init+0xe8>)
 800be1c:	4b36      	ldr	r3, [pc, #216]	; (800bef8 <MX_DMA_Init+0xe8>)
 800be1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be20:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800be24:	6313      	str	r3, [r2, #48]	; 0x30
 800be26:	4b34      	ldr	r3, [pc, #208]	; (800bef8 <MX_DMA_Init+0xe8>)
 800be28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800be2e:	607b      	str	r3, [r7, #4]
 800be30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800be32:	2300      	movs	r3, #0
 800be34:	603b      	str	r3, [r7, #0]
 800be36:	4a30      	ldr	r2, [pc, #192]	; (800bef8 <MX_DMA_Init+0xe8>)
 800be38:	4b2f      	ldr	r3, [pc, #188]	; (800bef8 <MX_DMA_Init+0xe8>)
 800be3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be3c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800be40:	6313      	str	r3, [r2, #48]	; 0x30
 800be42:	4b2d      	ldr	r3, [pc, #180]	; (800bef8 <MX_DMA_Init+0xe8>)
 800be44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800be4a:	603b      	str	r3, [r7, #0]
 800be4c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800be4e:	2200      	movs	r2, #0
 800be50:	2100      	movs	r1, #0
 800be52:	200b      	movs	r0, #11
 800be54:	f7f5 fce7 	bl	8001826 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800be58:	200b      	movs	r0, #11
 800be5a:	f7f5 fd00 	bl	800185e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800be5e:	2200      	movs	r2, #0
 800be60:	2100      	movs	r1, #0
 800be62:	200e      	movs	r0, #14
 800be64:	f7f5 fcdf 	bl	8001826 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800be68:	200e      	movs	r0, #14
 800be6a:	f7f5 fcf8 	bl	800185e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800be6e:	2200      	movs	r2, #0
 800be70:	2100      	movs	r1, #0
 800be72:	200f      	movs	r0, #15
 800be74:	f7f5 fcd7 	bl	8001826 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800be78:	200f      	movs	r0, #15
 800be7a:	f7f5 fcf0 	bl	800185e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800be7e:	2200      	movs	r2, #0
 800be80:	2100      	movs	r1, #0
 800be82:	2010      	movs	r0, #16
 800be84:	f7f5 fccf 	bl	8001826 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800be88:	2010      	movs	r0, #16
 800be8a:	f7f5 fce8 	bl	800185e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800be8e:	2200      	movs	r2, #0
 800be90:	2100      	movs	r1, #0
 800be92:	2038      	movs	r0, #56	; 0x38
 800be94:	f7f5 fcc7 	bl	8001826 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800be98:	2038      	movs	r0, #56	; 0x38
 800be9a:	f7f5 fce0 	bl	800185e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800be9e:	2200      	movs	r2, #0
 800bea0:	2100      	movs	r1, #0
 800bea2:	2039      	movs	r0, #57	; 0x39
 800bea4:	f7f5 fcbf 	bl	8001826 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800bea8:	2039      	movs	r0, #57	; 0x39
 800beaa:	f7f5 fcd8 	bl	800185e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800beae:	2200      	movs	r2, #0
 800beb0:	2100      	movs	r1, #0
 800beb2:	203a      	movs	r0, #58	; 0x3a
 800beb4:	f7f5 fcb7 	bl	8001826 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800beb8:	203a      	movs	r0, #58	; 0x3a
 800beba:	f7f5 fcd0 	bl	800185e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800bebe:	2200      	movs	r2, #0
 800bec0:	2100      	movs	r1, #0
 800bec2:	203b      	movs	r0, #59	; 0x3b
 800bec4:	f7f5 fcaf 	bl	8001826 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800bec8:	203b      	movs	r0, #59	; 0x3b
 800beca:	f7f5 fcc8 	bl	800185e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800bece:	2200      	movs	r2, #0
 800bed0:	2100      	movs	r1, #0
 800bed2:	2045      	movs	r0, #69	; 0x45
 800bed4:	f7f5 fca7 	bl	8001826 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800bed8:	2045      	movs	r0, #69	; 0x45
 800beda:	f7f5 fcc0 	bl	800185e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800bede:	2200      	movs	r2, #0
 800bee0:	2100      	movs	r1, #0
 800bee2:	2046      	movs	r0, #70	; 0x46
 800bee4:	f7f5 fc9f 	bl	8001826 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800bee8:	2046      	movs	r0, #70	; 0x46
 800beea:	f7f5 fcb8 	bl	800185e <HAL_NVIC_EnableIRQ>

}
 800beee:	bf00      	nop
 800bef0:	3708      	adds	r7, #8
 800bef2:	46bd      	mov	sp, r7
 800bef4:	bd80      	pop	{r7, pc}
 800bef6:	bf00      	nop
 800bef8:	40023800 	.word	0x40023800

0800befc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800befc:	b580      	push	{r7, lr}
 800befe:	b08a      	sub	sp, #40	; 0x28
 800bf00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bf02:	f107 0314 	add.w	r3, r7, #20
 800bf06:	2200      	movs	r2, #0
 800bf08:	601a      	str	r2, [r3, #0]
 800bf0a:	605a      	str	r2, [r3, #4]
 800bf0c:	609a      	str	r2, [r3, #8]
 800bf0e:	60da      	str	r2, [r3, #12]
 800bf10:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800bf12:	2300      	movs	r3, #0
 800bf14:	613b      	str	r3, [r7, #16]
 800bf16:	4a8f      	ldr	r2, [pc, #572]	; (800c154 <MX_GPIO_Init+0x258>)
 800bf18:	4b8e      	ldr	r3, [pc, #568]	; (800c154 <MX_GPIO_Init+0x258>)
 800bf1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf1c:	f043 0304 	orr.w	r3, r3, #4
 800bf20:	6313      	str	r3, [r2, #48]	; 0x30
 800bf22:	4b8c      	ldr	r3, [pc, #560]	; (800c154 <MX_GPIO_Init+0x258>)
 800bf24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf26:	f003 0304 	and.w	r3, r3, #4
 800bf2a:	613b      	str	r3, [r7, #16]
 800bf2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800bf2e:	2300      	movs	r3, #0
 800bf30:	60fb      	str	r3, [r7, #12]
 800bf32:	4a88      	ldr	r2, [pc, #544]	; (800c154 <MX_GPIO_Init+0x258>)
 800bf34:	4b87      	ldr	r3, [pc, #540]	; (800c154 <MX_GPIO_Init+0x258>)
 800bf36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bf3c:	6313      	str	r3, [r2, #48]	; 0x30
 800bf3e:	4b85      	ldr	r3, [pc, #532]	; (800c154 <MX_GPIO_Init+0x258>)
 800bf40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bf46:	60fb      	str	r3, [r7, #12]
 800bf48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	60bb      	str	r3, [r7, #8]
 800bf4e:	4a81      	ldr	r2, [pc, #516]	; (800c154 <MX_GPIO_Init+0x258>)
 800bf50:	4b80      	ldr	r3, [pc, #512]	; (800c154 <MX_GPIO_Init+0x258>)
 800bf52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf54:	f043 0301 	orr.w	r3, r3, #1
 800bf58:	6313      	str	r3, [r2, #48]	; 0x30
 800bf5a:	4b7e      	ldr	r3, [pc, #504]	; (800c154 <MX_GPIO_Init+0x258>)
 800bf5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf5e:	f003 0301 	and.w	r3, r3, #1
 800bf62:	60bb      	str	r3, [r7, #8]
 800bf64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800bf66:	2300      	movs	r3, #0
 800bf68:	607b      	str	r3, [r7, #4]
 800bf6a:	4a7a      	ldr	r2, [pc, #488]	; (800c154 <MX_GPIO_Init+0x258>)
 800bf6c:	4b79      	ldr	r3, [pc, #484]	; (800c154 <MX_GPIO_Init+0x258>)
 800bf6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf70:	f043 0302 	orr.w	r3, r3, #2
 800bf74:	6313      	str	r3, [r2, #48]	; 0x30
 800bf76:	4b77      	ldr	r3, [pc, #476]	; (800c154 <MX_GPIO_Init+0x258>)
 800bf78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf7a:	f003 0302 	and.w	r3, r3, #2
 800bf7e:	607b      	str	r3, [r7, #4]
 800bf80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800bf82:	2300      	movs	r3, #0
 800bf84:	603b      	str	r3, [r7, #0]
 800bf86:	4a73      	ldr	r2, [pc, #460]	; (800c154 <MX_GPIO_Init+0x258>)
 800bf88:	4b72      	ldr	r3, [pc, #456]	; (800c154 <MX_GPIO_Init+0x258>)
 800bf8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf8c:	f043 0308 	orr.w	r3, r3, #8
 800bf90:	6313      	str	r3, [r2, #48]	; 0x30
 800bf92:	4b70      	ldr	r3, [pc, #448]	; (800c154 <MX_GPIO_Init+0x258>)
 800bf94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf96:	f003 0308 	and.w	r3, r3, #8
 800bf9a:	603b      	str	r3, [r7, #0]
 800bf9c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, GPIO_PIN_SET);
 800bf9e:	2201      	movs	r2, #1
 800bfa0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bfa4:	486c      	ldr	r0, [pc, #432]	; (800c158 <MX_GPIO_Init+0x25c>)
 800bfa6:	f7f6 f9ad 	bl	8002304 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|UMBIL3_Pin, GPIO_PIN_RESET);
 800bfaa:	2200      	movs	r2, #0
 800bfac:	212c      	movs	r1, #44	; 0x2c
 800bfae:	486a      	ldr	r0, [pc, #424]	; (800c158 <MX_GPIO_Init+0x25c>)
 800bfb0:	f7f6 f9a8 	bl	8002304 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TELEM_Pin|SPEED_TEST_Pin, GPIO_PIN_RESET);
 800bfb4:	2200      	movs	r2, #0
 800bfb6:	2184      	movs	r1, #132	; 0x84
 800bfb8:	4868      	ldr	r0, [pc, #416]	; (800c15c <MX_GPIO_Init+0x260>)
 800bfba:	f7f6 f9a3 	bl	8002304 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NSS_BMP2_Pin|NSS_MAG_Pin|NSS_IMU2_Pin|NSS_GPS_Pin 
 800bfbe:	2201      	movs	r2, #1
 800bfc0:	f44f 411e 	mov.w	r1, #40448	; 0x9e00
 800bfc4:	4865      	ldr	r0, [pc, #404]	; (800c15c <MX_GPIO_Init+0x260>)
 800bfc6:	f7f6 f99d 	bl	8002304 <HAL_GPIO_WritePin>
                          |NSS_IMU3_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EJEC_STM_GPIO_Port, EJEC_STM_Pin, GPIO_PIN_RESET);
 800bfca:	2200      	movs	r2, #0
 800bfcc:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bfd0:	4863      	ldr	r0, [pc, #396]	; (800c160 <MX_GPIO_Init+0x264>)
 800bfd2:	f7f6 f997 	bl	8002304 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NSS_BMP3_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = NSS_BMP3_Pin|LED1_Pin|LED2_Pin;
 800bfd6:	f242 030c 	movw	r3, #8204	; 0x200c
 800bfda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bfdc:	2301      	movs	r3, #1
 800bfde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bfe0:	2300      	movs	r3, #0
 800bfe2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bfe8:	f107 0314 	add.w	r3, r7, #20
 800bfec:	4619      	mov	r1, r3
 800bfee:	485a      	ldr	r0, [pc, #360]	; (800c158 <MX_GPIO_Init+0x25c>)
 800bff0:	f7f5 fff6 	bl	8001fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800bff4:	2303      	movs	r3, #3
 800bff6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bff8:	2303      	movs	r3, #3
 800bffa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bffc:	2300      	movs	r3, #0
 800bffe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c000:	f107 0314 	add.w	r3, r7, #20
 800c004:	4619      	mov	r1, r3
 800c006:	4854      	ldr	r0, [pc, #336]	; (800c158 <MX_GPIO_Init+0x25c>)
 800c008:	f7f5 ffea 	bl	8001fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA3 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 800c00c:	2369      	movs	r3, #105	; 0x69
 800c00e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c010:	2303      	movs	r3, #3
 800c012:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c014:	2300      	movs	r3, #0
 800c016:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c018:	f107 0314 	add.w	r3, r7, #20
 800c01c:	4619      	mov	r1, r3
 800c01e:	484f      	ldr	r0, [pc, #316]	; (800c15c <MX_GPIO_Init+0x260>)
 800c020:	f7f5 ffde 	bl	8001fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LIFTOFF_UMB_Pin */
  GPIO_InitStruct.Pin = LIFTOFF_UMB_Pin;
 800c024:	2302      	movs	r3, #2
 800c026:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800c028:	4b4e      	ldr	r3, [pc, #312]	; (800c164 <MX_GPIO_Init+0x268>)
 800c02a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c02c:	2300      	movs	r3, #0
 800c02e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LIFTOFF_UMB_GPIO_Port, &GPIO_InitStruct);
 800c030:	f107 0314 	add.w	r3, r7, #20
 800c034:	4619      	mov	r1, r3
 800c036:	4849      	ldr	r0, [pc, #292]	; (800c15c <MX_GPIO_Init+0x260>)
 800c038:	f7f5 ffd2 	bl	8001fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : TELEM_Pin SPEED_TEST_Pin */
  GPIO_InitStruct.Pin = TELEM_Pin|SPEED_TEST_Pin;
 800c03c:	2384      	movs	r3, #132	; 0x84
 800c03e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c040:	2301      	movs	r3, #1
 800c042:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c044:	2300      	movs	r3, #0
 800c046:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c048:	2300      	movs	r3, #0
 800c04a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c04c:	f107 0314 	add.w	r3, r7, #20
 800c050:	4619      	mov	r1, r3
 800c052:	4842      	ldr	r0, [pc, #264]	; (800c15c <MX_GPIO_Init+0x260>)
 800c054:	f7f5 ffc4 	bl	8001fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : EN_TELEM_UMBIL1_Pin */
  GPIO_InitStruct.Pin = EN_TELEM_UMBIL1_Pin;
 800c058:	2310      	movs	r3, #16
 800c05a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c05c:	2300      	movs	r3, #0
 800c05e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c060:	2301      	movs	r3, #1
 800c062:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(EN_TELEM_UMBIL1_GPIO_Port, &GPIO_InitStruct);
 800c064:	f107 0314 	add.w	r3, r7, #20
 800c068:	4619      	mov	r1, r3
 800c06a:	483c      	ldr	r0, [pc, #240]	; (800c15c <MX_GPIO_Init+0x260>)
 800c06c:	f7f5 ffb8 	bl	8001fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CALIB_UMBIL2_Pin */
  GPIO_InitStruct.Pin = CALIB_UMBIL2_Pin;
 800c070:	2310      	movs	r3, #16
 800c072:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c074:	2300      	movs	r3, #0
 800c076:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800c078:	2302      	movs	r3, #2
 800c07a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CALIB_UMBIL2_GPIO_Port, &GPIO_InitStruct);
 800c07c:	f107 0314 	add.w	r3, r7, #20
 800c080:	4619      	mov	r1, r3
 800c082:	4835      	ldr	r0, [pc, #212]	; (800c158 <MX_GPIO_Init+0x25c>)
 800c084:	f7f5 ffac 	bl	8001fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : UMBIL3_Pin */
  GPIO_InitStruct.Pin = UMBIL3_Pin;
 800c088:	2320      	movs	r3, #32
 800c08a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c08c:	2301      	movs	r3, #1
 800c08e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c090:	2300      	movs	r3, #0
 800c092:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c094:	2302      	movs	r3, #2
 800c096:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(UMBIL3_GPIO_Port, &GPIO_InitStruct);
 800c098:	f107 0314 	add.w	r3, r7, #20
 800c09c:	4619      	mov	r1, r3
 800c09e:	482e      	ldr	r0, [pc, #184]	; (800c158 <MX_GPIO_Init+0x25c>)
 800c0a0:	f7f5 ff9e 	bl	8001fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT2_Pin */
  GPIO_InitStruct.Pin = BOOT2_Pin;
 800c0a4:	2304      	movs	r3, #4
 800c0a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT2_GPIO_Port, &GPIO_InitStruct);
 800c0b0:	f107 0314 	add.w	r3, r7, #20
 800c0b4:	4619      	mov	r1, r3
 800c0b6:	482a      	ldr	r0, [pc, #168]	; (800c160 <MX_GPIO_Init+0x264>)
 800c0b8:	f7f5 ff92 	bl	8001fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB12 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_9;
 800c0bc:	f44f 53b0 	mov.w	r3, #5632	; 0x1600
 800c0c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c0c2:	2303      	movs	r3, #3
 800c0c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c0c6:	2300      	movs	r3, #0
 800c0c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c0ca:	f107 0314 	add.w	r3, r7, #20
 800c0ce:	4619      	mov	r1, r3
 800c0d0:	4823      	ldr	r0, [pc, #140]	; (800c160 <MX_GPIO_Init+0x264>)
 800c0d2:	f7f5 ff85 	bl	8001fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_IMU3_Pin */
  GPIO_InitStruct.Pin = INT_IMU3_Pin;
 800c0d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 800c0da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800c0dc:	4b22      	ldr	r3, [pc, #136]	; (800c168 <MX_GPIO_Init+0x26c>)
 800c0de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT_IMU3_GPIO_Port, &GPIO_InitStruct);
 800c0e4:	f107 0314 	add.w	r3, r7, #20
 800c0e8:	4619      	mov	r1, r3
 800c0ea:	481c      	ldr	r0, [pc, #112]	; (800c15c <MX_GPIO_Init+0x260>)
 800c0ec:	f7f5 ff78 	bl	8001fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_BMP2_Pin NSS_MAG_Pin NSS_IMU2_Pin NSS_GPS_Pin 
                           NSS_IMU3_Pin */
  GPIO_InitStruct.Pin = NSS_BMP2_Pin|NSS_MAG_Pin|NSS_IMU2_Pin|NSS_GPS_Pin 
 800c0f0:	f44f 431e 	mov.w	r3, #40448	; 0x9e00
 800c0f4:	617b      	str	r3, [r7, #20]
                          |NSS_IMU3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c0f6:	2301      	movs	r3, #1
 800c0f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c0fa:	2300      	movs	r3, #0
 800c0fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c0fe:	2302      	movs	r3, #2
 800c100:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c102:	f107 0314 	add.w	r3, r7, #20
 800c106:	4619      	mov	r1, r3
 800c108:	4814      	ldr	r0, [pc, #80]	; (800c15c <MX_GPIO_Init+0x260>)
 800c10a:	f7f5 ff69 	bl	8001fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : EJEC_STM_Pin */
  GPIO_InitStruct.Pin = EJEC_STM_Pin;
 800c10e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800c112:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c114:	2301      	movs	r3, #1
 800c116:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c118:	2300      	movs	r3, #0
 800c11a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c11c:	2300      	movs	r3, #0
 800c11e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EJEC_STM_GPIO_Port, &GPIO_InitStruct);
 800c120:	f107 0314 	add.w	r3, r7, #20
 800c124:	4619      	mov	r1, r3
 800c126:	480e      	ldr	r0, [pc, #56]	; (800c160 <MX_GPIO_Init+0x264>)
 800c128:	f7f5 ff5a 	bl	8001fe0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800c12c:	2200      	movs	r2, #0
 800c12e:	2100      	movs	r1, #0
 800c130:	2007      	movs	r0, #7
 800c132:	f7f5 fb78 	bl	8001826 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800c136:	2007      	movs	r0, #7
 800c138:	f7f5 fb91 	bl	800185e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800c13c:	2200      	movs	r2, #0
 800c13e:	2100      	movs	r1, #0
 800c140:	2017      	movs	r0, #23
 800c142:	f7f5 fb70 	bl	8001826 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800c146:	2017      	movs	r0, #23
 800c148:	f7f5 fb89 	bl	800185e <HAL_NVIC_EnableIRQ>

}
 800c14c:	bf00      	nop
 800c14e:	3728      	adds	r7, #40	; 0x28
 800c150:	46bd      	mov	sp, r7
 800c152:	bd80      	pop	{r7, pc}
 800c154:	40023800 	.word	0x40023800
 800c158:	40020800 	.word	0x40020800
 800c15c:	40020000 	.word	0x40020000
 800c160:	40020400 	.word	0x40020400
 800c164:	10210000 	.word	0x10210000
 800c168:	10110000 	.word	0x10110000

0800c16c <SD_cardMountInit>:

/* USER CODE BEGIN 4 */

void SD_cardMountInit(FATFS* fs, FIL* f){
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b086      	sub	sp, #24
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]
 800c174:	6039      	str	r1, [r7, #0]
	FRESULT r;
	if((r=f_mount(fs,SDPath,1)) == FR_OK){
 800c176:	2201      	movs	r2, #1
 800c178:	4912      	ldr	r1, [pc, #72]	; (800c1c4 <SD_cardMountInit+0x58>)
 800c17a:	6878      	ldr	r0, [r7, #4]
 800c17c:	f7fc ff38 	bl	8008ff0 <f_mount>
 800c180:	4603      	mov	r3, r0
 800c182:	75fb      	strb	r3, [r7, #23]
 800c184:	7dfb      	ldrb	r3, [r7, #23]
 800c186:	2b00      	cmp	r3, #0
 800c188:	d10e      	bne.n	800c1a8 <SD_cardMountInit+0x3c>
		uint8_t path[] = "data.txt\0";
 800c18a:	4a0f      	ldr	r2, [pc, #60]	; (800c1c8 <SD_cardMountInit+0x5c>)
 800c18c:	f107 030c 	add.w	r3, r7, #12
 800c190:	ca07      	ldmia	r2, {r0, r1, r2}
 800c192:	c303      	stmia	r3!, {r0, r1}
 800c194:	801a      	strh	r2, [r3, #0]
		r = f_open(f, (char*)path, FA_WRITE |FA_OPEN_APPEND);
 800c196:	f107 030c 	add.w	r3, r7, #12
 800c19a:	2232      	movs	r2, #50	; 0x32
 800c19c:	4619      	mov	r1, r3
 800c19e:	6838      	ldr	r0, [r7, #0]
 800c1a0:	f7fc ff6c 	bl	800907c <f_open>
 800c1a4:	4603      	mov	r3, r0
 800c1a6:	75fb      	strb	r3, [r7, #23]
	}
	if(r != FR_OK){err_msg |= ERR_INIT_SD_CARD};
 800c1a8:	7dfb      	ldrb	r3, [r7, #23]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d005      	beq.n	800c1ba <SD_cardMountInit+0x4e>
 800c1ae:	4b07      	ldr	r3, [pc, #28]	; (800c1cc <SD_cardMountInit+0x60>)
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c1b6:	4a05      	ldr	r2, [pc, #20]	; (800c1cc <SD_cardMountInit+0x60>)
 800c1b8:	6013      	str	r3, [r2, #0]
}
 800c1ba:	bf00      	nop
 800c1bc:	3718      	adds	r7, #24
 800c1be:	46bd      	mov	sp, r7
 800c1c0:	bd80      	pop	{r7, pc}
 800c1c2:	bf00      	nop
 800c1c4:	20000688 	.word	0x20000688
 800c1c8:	0800e688 	.word	0x0800e688
 800c1cc:	20000468 	.word	0x20000468

0800c1d0 <sensorsInitialization>:


// Initialization of the sensors, report error if any
unsigned int sensorsInitialization(param *Bmp2, param *Bmp3){
 800c1d0:	b580      	push	{r7, lr}
 800c1d2:	b084      	sub	sp, #16
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	6078      	str	r0, [r7, #4]
 800c1d8:	6039      	str	r1, [r7, #0]
	unsigned int err = 0;
 800c1da:	2300      	movs	r3, #0
 800c1dc:	60fb      	str	r3, [r7, #12]
	//if(initIMU_fast(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3) != 1){err |= ERR_INIT_IMU3;}
	if(initIMU_slow(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2) != 1){err |= ERR_INIT_IMU2;}
 800c1de:	4a23      	ldr	r2, [pc, #140]	; (800c26c <sensorsInitialization+0x9c>)
 800c1e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800c1e4:	4822      	ldr	r0, [pc, #136]	; (800c270 <sensorsInitialization+0xa0>)
 800c1e6:	f7fd fd51 	bl	8009c8c <initIMU_slow>
 800c1ea:	4603      	mov	r3, r0
 800c1ec:	2b01      	cmp	r3, #1
 800c1ee:	d003      	beq.n	800c1f8 <sensorsInitialization+0x28>
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	f043 0301 	orr.w	r3, r3, #1
 800c1f6:	60fb      	str	r3, [r7, #12]
	if(initBMP(		NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2) != 1){err |= ERR_INIT_BMP2;}
 800c1f8:	4a1c      	ldr	r2, [pc, #112]	; (800c26c <sensorsInitialization+0x9c>)
 800c1fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c1fe:	481c      	ldr	r0, [pc, #112]	; (800c270 <sensorsInitialization+0xa0>)
 800c200:	f7fd fa94 	bl	800972c <initBMP>
 800c204:	4603      	mov	r3, r0
 800c206:	2b01      	cmp	r3, #1
 800c208:	d003      	beq.n	800c212 <sensorsInitialization+0x42>
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	f043 0304 	orr.w	r3, r3, #4
 800c210:	60fb      	str	r3, [r7, #12]
	if(initBMP(		NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3) != 1){err |= ERR_INIT_BMP3;}
 800c212:	4a18      	ldr	r2, [pc, #96]	; (800c274 <sensorsInitialization+0xa4>)
 800c214:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800c218:	4817      	ldr	r0, [pc, #92]	; (800c278 <sensorsInitialization+0xa8>)
 800c21a:	f7fd fa87 	bl	800972c <initBMP>
 800c21e:	4603      	mov	r3, r0
 800c220:	2b01      	cmp	r3, #1
 800c222:	d003      	beq.n	800c22c <sensorsInitialization+0x5c>
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	f043 0308 	orr.w	r3, r3, #8
 800c22a:	60fb      	str	r3, [r7, #12]
	if(initMAG(		NSS_MAG_GPIO_Port , NSS_MAG_Pin , &hspi2) != 1){err |= ERR_INIT_MAG;}
 800c22c:	4a0f      	ldr	r2, [pc, #60]	; (800c26c <sensorsInitialization+0x9c>)
 800c22e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c232:	480f      	ldr	r0, [pc, #60]	; (800c270 <sensorsInitialization+0xa0>)
 800c234:	f7fe f838 	bl	800a2a8 <initMAG>
 800c238:	4603      	mov	r3, r0
 800c23a:	2b01      	cmp	r3, #1
 800c23c:	d003      	beq.n	800c246 <sensorsInitialization+0x76>
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	f043 0310 	orr.w	r3, r3, #16
 800c244:	60fb      	str	r3, [r7, #12]

	readParamBmp(Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 800c246:	4b09      	ldr	r3, [pc, #36]	; (800c26c <sensorsInitialization+0x9c>)
 800c248:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c24c:	4908      	ldr	r1, [pc, #32]	; (800c270 <sensorsInitialization+0xa0>)
 800c24e:	6878      	ldr	r0, [r7, #4]
 800c250:	f7fd f9e8 	bl	8009624 <readParamBmp>
	readParamBmp(Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 800c254:	4b07      	ldr	r3, [pc, #28]	; (800c274 <sensorsInitialization+0xa4>)
 800c256:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800c25a:	4907      	ldr	r1, [pc, #28]	; (800c278 <sensorsInitialization+0xa8>)
 800c25c:	6838      	ldr	r0, [r7, #0]
 800c25e:	f7fd f9e1 	bl	8009624 <readParamBmp>

	return err;
 800c262:	68fb      	ldr	r3, [r7, #12]
}
 800c264:	4618      	mov	r0, r3
 800c266:	3710      	adds	r7, #16
 800c268:	46bd      	mov	sp, r7
 800c26a:	bd80      	pop	{r7, pc}
 800c26c:	200027b0 	.word	0x200027b0
 800c270:	40020000 	.word	0x40020000
 800c274:	2000295c 	.word	0x2000295c
 800c278:	40020800 	.word	0x40020800

0800c27c <convertSensors>:
	readMAG((uint8_t*) Array->MAG, NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2);
	readPITOT((uint8_t*) Array->PITOT, &hi2c1);
}
*/

void convertSensors(ArrayConv *ArrayConverted, ArrayRaw *ArrayToConvert){
 800c27c:	b580      	push	{r7, lr}
 800c27e:	b084      	sub	sp, #16
 800c280:	af00      	add	r7, sp, #0
 800c282:	6078      	str	r0, [r7, #4]
 800c284:	6039      	str	r1, [r7, #0]
	uint32_t cycleIMU3 = 10; //10
 800c286:	230a      	movs	r3, #10
 800c288:	60fb      	str	r3, [r7, #12]
	uint32_t cycleIMU2 = 4; //4
 800c28a:	2304      	movs	r3, #4
 800c28c:	60bb      	str	r3, [r7, #8]

	convIMU((uint8_t*) ArrayToConvert->IMU2, (float*) ArrayConverted->IMU2, cycleIMU2);
 800c28e:	683b      	ldr	r3, [r7, #0]
 800c290:	f103 0010 	add.w	r0, r3, #16
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800c29a:	68ba      	ldr	r2, [r7, #8]
 800c29c:	4619      	mov	r1, r3
 800c29e:	f7fd fe8f 	bl	8009fc0 <convIMU>
	//convIMU((uint8_t*) ArrayToConvert->IMU3, (float*) ArrayConverted->IMU3, cycleIMU3);
	convBMP((int32_t*) ArrayToConvert->BMP2, (float*) ArrayConverted->BMP2);
 800c2a2:	683b      	ldr	r3, [r7, #0]
 800c2a4:	f103 0248 	add.w	r2, r3, #72	; 0x48
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	f503 7328 	add.w	r3, r3, #672	; 0x2a0
 800c2ae:	4619      	mov	r1, r3
 800c2b0:	4610      	mov	r0, r2
 800c2b2:	f7fd fcb5 	bl	8009c20 <convBMP>
	convBMP((int32_t*) ArrayToConvert->BMP3, (float*) ArrayConverted->BMP3);
 800c2b6:	683b      	ldr	r3, [r7, #0]
 800c2b8:	f103 0250 	add.w	r2, r3, #80	; 0x50
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800c2c2:	4619      	mov	r1, r3
 800c2c4:	4610      	mov	r0, r2
 800c2c6:	f7fd fcab 	bl	8009c20 <convBMP>
	convMAG((uint8_t*) ArrayToConvert->MAG , (float*) ArrayConverted->MAG );
 800c2ca:	683b      	ldr	r3, [r7, #0]
 800c2cc:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800c2d6:	4619      	mov	r1, r3
 800c2d8:	4610      	mov	r0, r2
 800c2da:	f7fe f851 	bl	800a380 <convMAG>
	convSpeedPITOT((uint8_t*) &ArrayToConvert->PITOT, (float*) &ArrayConverted->PITOT);
 800c2de:	683b      	ldr	r3, [r7, #0]
 800c2e0:	f103 025e 	add.w	r2, r3, #94	; 0x5e
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800c2ea:	4619      	mov	r1, r3
 800c2ec:	4610      	mov	r0, r2
 800c2ee:	f7fe f8ab 	bl	800a448 <convSpeedPITOT>
}
 800c2f2:	bf00      	nop
 800c2f4:	3710      	adds	r7, #16
 800c2f6:	46bd      	mov	sp, r7
 800c2f8:	bd80      	pop	{r7, pc}
	...

0800c2fc <HAL_SPI_TxRxCpltCallback>:

// Put back the NSS pin high. Since we don't know which sensor was read we put them all high
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi){
 800c2fc:	b580      	push	{r7, lr}
 800c2fe:	b082      	sub	sp, #8
 800c300:	af00      	add	r7, sp, #0
 800c302:	6078      	str	r0, [r7, #4]
	if(hspi == &hspi2){
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	4a15      	ldr	r2, [pc, #84]	; (800c35c <HAL_SPI_TxRxCpltCallback+0x60>)
 800c308:	4293      	cmp	r3, r2
 800c30a:	d112      	bne.n	800c332 <HAL_SPI_TxRxCpltCallback+0x36>
		HAL_GPIO_WritePin(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, GPIO_PIN_SET);
 800c30c:	2201      	movs	r2, #1
 800c30e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800c312:	4813      	ldr	r0, [pc, #76]	; (800c360 <HAL_SPI_TxRxCpltCallback+0x64>)
 800c314:	f7f5 fff6 	bl	8002304 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(NSS_GPS_GPIO_Port , NSS_GPS_Pin , GPIO_PIN_SET);
 800c318:	2201      	movs	r2, #1
 800c31a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800c31e:	4810      	ldr	r0, [pc, #64]	; (800c360 <HAL_SPI_TxRxCpltCallback+0x64>)
 800c320:	f7f5 fff0 	bl	8002304 <HAL_GPIO_WritePin>
		err_msg |= CPLT_SPI2;
 800c324:	4b0f      	ldr	r3, [pc, #60]	; (800c364 <HAL_SPI_TxRxCpltCallback+0x68>)
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c32c:	4a0d      	ldr	r2, [pc, #52]	; (800c364 <HAL_SPI_TxRxCpltCallback+0x68>)
 800c32e:	6013      	str	r3, [r2, #0]
	}
	else if(hspi == &hspi3){
		HAL_GPIO_WritePin(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, GPIO_PIN_SET);
		err_msg |= CPLT_SPI3;
	}
}
 800c330:	e00f      	b.n	800c352 <HAL_SPI_TxRxCpltCallback+0x56>
	else if(hspi == &hspi3){
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	4a0c      	ldr	r2, [pc, #48]	; (800c368 <HAL_SPI_TxRxCpltCallback+0x6c>)
 800c336:	4293      	cmp	r3, r2
 800c338:	d10b      	bne.n	800c352 <HAL_SPI_TxRxCpltCallback+0x56>
		HAL_GPIO_WritePin(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, GPIO_PIN_SET);
 800c33a:	2201      	movs	r2, #1
 800c33c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c340:	4807      	ldr	r0, [pc, #28]	; (800c360 <HAL_SPI_TxRxCpltCallback+0x64>)
 800c342:	f7f5 ffdf 	bl	8002304 <HAL_GPIO_WritePin>
		err_msg |= CPLT_SPI3;
 800c346:	4b07      	ldr	r3, [pc, #28]	; (800c364 <HAL_SPI_TxRxCpltCallback+0x68>)
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800c34e:	4a05      	ldr	r2, [pc, #20]	; (800c364 <HAL_SPI_TxRxCpltCallback+0x68>)
 800c350:	6013      	str	r3, [r2, #0]
}
 800c352:	bf00      	nop
 800c354:	3708      	adds	r7, #8
 800c356:	46bd      	mov	sp, r7
 800c358:	bd80      	pop	{r7, pc}
 800c35a:	bf00      	nop
 800c35c:	200027b0 	.word	0x200027b0
 800c360:	40020000 	.word	0x40020000
 800c364:	20000468 	.word	0x20000468
 800c368:	2000295c 	.word	0x2000295c

0800c36c <HAL_SPI_ErrorCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
	err_msg |= CPLT_UART;
}

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi){
 800c36c:	b480      	push	{r7}
 800c36e:	b083      	sub	sp, #12
 800c370:	af00      	add	r7, sp, #0
 800c372:	6078      	str	r0, [r7, #4]
	if		(hspi == &hspi2){err_msg |= ERR_SPI2_ERRORCALLBACK;}
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	4a0d      	ldr	r2, [pc, #52]	; (800c3ac <HAL_SPI_ErrorCallback+0x40>)
 800c378:	4293      	cmp	r3, r2
 800c37a:	d106      	bne.n	800c38a <HAL_SPI_ErrorCallback+0x1e>
 800c37c:	4b0c      	ldr	r3, [pc, #48]	; (800c3b0 <HAL_SPI_ErrorCallback+0x44>)
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800c384:	4a0a      	ldr	r2, [pc, #40]	; (800c3b0 <HAL_SPI_ErrorCallback+0x44>)
 800c386:	6013      	str	r3, [r2, #0]
	else if	(hspi == &hspi3){err_msg |= ERR_SPI3_ERRORCALLBACK;}
}
 800c388:	e009      	b.n	800c39e <HAL_SPI_ErrorCallback+0x32>
	else if	(hspi == &hspi3){err_msg |= ERR_SPI3_ERRORCALLBACK;}
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	4a09      	ldr	r2, [pc, #36]	; (800c3b4 <HAL_SPI_ErrorCallback+0x48>)
 800c38e:	4293      	cmp	r3, r2
 800c390:	d105      	bne.n	800c39e <HAL_SPI_ErrorCallback+0x32>
 800c392:	4b07      	ldr	r3, [pc, #28]	; (800c3b0 <HAL_SPI_ErrorCallback+0x44>)
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800c39a:	4a05      	ldr	r2, [pc, #20]	; (800c3b0 <HAL_SPI_ErrorCallback+0x44>)
 800c39c:	6013      	str	r3, [r2, #0]
}
 800c39e:	bf00      	nop
 800c3a0:	370c      	adds	r7, #12
 800c3a2:	46bd      	mov	sp, r7
 800c3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a8:	4770      	bx	lr
 800c3aa:	bf00      	nop
 800c3ac:	200027b0 	.word	0x200027b0
 800c3b0:	20000468 	.word	0x20000468
 800c3b4:	2000295c 	.word	0x2000295c

0800c3b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800c3b8:	b480      	push	{r7}
 800c3ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800c3bc:	bf00      	nop
 800c3be:	46bd      	mov	sp, r7
 800c3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c4:	4770      	bx	lr

0800c3c6 <write8>:

#include "readWrite.h"

//Fct to write (SPI) a byte and test if the writing has been successful
uint32_t write8(uint8_t registerAdress, uint8_t command, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 800c3c6:	b580      	push	{r7, lr}
 800c3c8:	b088      	sub	sp, #32
 800c3ca:	af02      	add	r7, sp, #8
 800c3cc:	603a      	str	r2, [r7, #0]
 800c3ce:	461a      	mov	r2, r3
 800c3d0:	4603      	mov	r3, r0
 800c3d2:	71fb      	strb	r3, [r7, #7]
 800c3d4:	460b      	mov	r3, r1
 800c3d6:	71bb      	strb	r3, [r7, #6]
 800c3d8:	4613      	mov	r3, r2
 800c3da:	80bb      	strh	r3, [r7, #4]
	uint16_t Size = 2;
 800c3dc:	2302      	movs	r3, #2
 800c3de:	827b      	strh	r3, [r7, #18]
	uint8_t dataWrite[2] = {0};
 800c3e0:	2300      	movs	r3, #0
 800c3e2:	823b      	strh	r3, [r7, #16]
	dataWrite[0] = registerAdress;
 800c3e4:	79fb      	ldrb	r3, [r7, #7]
 800c3e6:	743b      	strb	r3, [r7, #16]
	dataWrite[1] = command;
 800c3e8:	79bb      	ldrb	r3, [r7, #6]
 800c3ea:	747b      	strb	r3, [r7, #17]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 800c3ec:	88bb      	ldrh	r3, [r7, #4]
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	4619      	mov	r1, r3
 800c3f2:	6838      	ldr	r0, [r7, #0]
 800c3f4:	f7f5 ff86 	bl	8002304 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspiN, (uint8_t*) &dataWrite, Size, 10);
 800c3f8:	8a7a      	ldrh	r2, [r7, #18]
 800c3fa:	f107 0110 	add.w	r1, r7, #16
 800c3fe:	230a      	movs	r3, #10
 800c400:	6a38      	ldr	r0, [r7, #32]
 800c402:	f7f8 ff30 	bl	8005266 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 800c406:	88bb      	ldrh	r3, [r7, #4]
 800c408:	2201      	movs	r2, #1
 800c40a:	4619      	mov	r1, r3
 800c40c:	6838      	ldr	r0, [r7, #0]
 800c40e:	f7f5 ff79 	bl	8002304 <HAL_GPIO_WritePin>

//	TESTING IF WRITING WAS SUCCESSFUL
	uint32_t test = 0;
 800c412:	2300      	movs	r3, #0
 800c414:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 800c416:	2300      	movs	r3, #0
 800c418:	73fb      	strb	r3, [r7, #15]
	read8(registerAdress, &dataRead, GPIO_Port, Pin, hspiN);
 800c41a:	88ba      	ldrh	r2, [r7, #4]
 800c41c:	f107 010f 	add.w	r1, r7, #15
 800c420:	79f8      	ldrb	r0, [r7, #7]
 800c422:	6a3b      	ldr	r3, [r7, #32]
 800c424:	9300      	str	r3, [sp, #0]
 800c426:	4613      	mov	r3, r2
 800c428:	683a      	ldr	r2, [r7, #0]
 800c42a:	f000 f80b 	bl	800c444 <read8>
	if(dataRead == command){test=1;}
 800c42e:	7bfb      	ldrb	r3, [r7, #15]
 800c430:	79ba      	ldrb	r2, [r7, #6]
 800c432:	429a      	cmp	r2, r3
 800c434:	d101      	bne.n	800c43a <write8+0x74>
 800c436:	2301      	movs	r3, #1
 800c438:	617b      	str	r3, [r7, #20]
	return test;
 800c43a:	697b      	ldr	r3, [r7, #20]
}
 800c43c:	4618      	mov	r0, r3
 800c43e:	3718      	adds	r7, #24
 800c440:	46bd      	mov	sp, r7
 800c442:	bd80      	pop	{r7, pc}

0800c444 <read8>:

//Fct to read a byte at the corresponding register address (SPI)
void read8(uint8_t registerAdress, uint8_t *data, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 800c444:	b580      	push	{r7, lr}
 800c446:	b086      	sub	sp, #24
 800c448:	af00      	add	r7, sp, #0
 800c44a:	60b9      	str	r1, [r7, #8]
 800c44c:	607a      	str	r2, [r7, #4]
 800c44e:	461a      	mov	r2, r3
 800c450:	4603      	mov	r3, r0
 800c452:	73fb      	strb	r3, [r7, #15]
 800c454:	4613      	mov	r3, r2
 800c456:	81bb      	strh	r3, [r7, #12]
	uint16_t Size = 2;
 800c458:	2302      	movs	r3, #2
 800c45a:	82fb      	strh	r3, [r7, #22]
	uint8_t dataRead[2] = {0};
 800c45c:	2300      	movs	r3, #0
 800c45e:	82bb      	strh	r3, [r7, #20]
	dataRead[0] = registerAdress | 0x80; //for a read command MSB should be 1
 800c460:	7bfb      	ldrb	r3, [r7, #15]
 800c462:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c466:	b2db      	uxtb	r3, r3
 800c468:	753b      	strb	r3, [r7, #20]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 800c46a:	89bb      	ldrh	r3, [r7, #12]
 800c46c:	2200      	movs	r2, #0
 800c46e:	4619      	mov	r1, r3
 800c470:	6878      	ldr	r0, [r7, #4]
 800c472:	f7f5 ff47 	bl	8002304 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*) &dataRead, Size, 10);
 800c476:	8afa      	ldrh	r2, [r7, #22]
 800c478:	f107 0114 	add.w	r1, r7, #20
 800c47c:	230a      	movs	r3, #10
 800c47e:	6a38      	ldr	r0, [r7, #32]
 800c480:	f7f9 f823 	bl	80054ca <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 800c484:	89bb      	ldrh	r3, [r7, #12]
 800c486:	2201      	movs	r2, #1
 800c488:	4619      	mov	r1, r3
 800c48a:	6878      	ldr	r0, [r7, #4]
 800c48c:	f7f5 ff3a 	bl	8002304 <HAL_GPIO_WritePin>
	*data = dataRead[1];
 800c490:	7d7a      	ldrb	r2, [r7, #21]
 800c492:	68bb      	ldr	r3, [r7, #8]
 800c494:	701a      	strb	r2, [r3, #0]
}
 800c496:	bf00      	nop
 800c498:	3718      	adds	r7, #24
 800c49a:	46bd      	mov	sp, r7
 800c49c:	bd80      	pop	{r7, pc}

0800c49e <readN>:

//Fct to read 2*Number bytes and put them in N uint16_t form (SPI)
void readN(uint8_t registerAdress, uint8_t *data, uint16_t number, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 800c49e:	b580      	push	{r7, lr}
 800c4a0:	b086      	sub	sp, #24
 800c4a2:	af02      	add	r7, sp, #8
 800c4a4:	60b9      	str	r1, [r7, #8]
 800c4a6:	607b      	str	r3, [r7, #4]
 800c4a8:	4603      	mov	r3, r0
 800c4aa:	73fb      	strb	r3, [r7, #15]
 800c4ac:	4613      	mov	r3, r2
 800c4ae:	81bb      	strh	r3, [r7, #12]
	data[0] = registerAdress | 0x80;
 800c4b0:	7bfb      	ldrb	r3, [r7, #15]
 800c4b2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c4b6:	b2da      	uxtb	r2, r3
 800c4b8:	68bb      	ldr	r3, [r7, #8]
 800c4ba:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 800c4bc:	8b3b      	ldrh	r3, [r7, #24]
 800c4be:	2200      	movs	r2, #0
 800c4c0:	4619      	mov	r1, r3
 800c4c2:	6878      	ldr	r0, [r7, #4]
 800c4c4:	f7f5 ff1e 	bl	8002304 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) data, (uint8_t*) data, 1, 1);
 800c4c8:	2301      	movs	r3, #1
 800c4ca:	9300      	str	r3, [sp, #0]
 800c4cc:	2301      	movs	r3, #1
 800c4ce:	68ba      	ldr	r2, [r7, #8]
 800c4d0:	68b9      	ldr	r1, [r7, #8]
 800c4d2:	69f8      	ldr	r0, [r7, #28]
 800c4d4:	f7f9 f8ff 	bl	80056d6 <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) data, (uint8_t*) data, number, 2);
 800c4d8:	89ba      	ldrh	r2, [r7, #12]
 800c4da:	2302      	movs	r3, #2
 800c4dc:	9300      	str	r3, [sp, #0]
 800c4de:	4613      	mov	r3, r2
 800c4e0:	68ba      	ldr	r2, [r7, #8]
 800c4e2:	68b9      	ldr	r1, [r7, #8]
 800c4e4:	69f8      	ldr	r0, [r7, #28]
 800c4e6:	f7f9 f8f6 	bl	80056d6 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 800c4ea:	8b3b      	ldrh	r3, [r7, #24]
 800c4ec:	2201      	movs	r2, #1
 800c4ee:	4619      	mov	r1, r3
 800c4f0:	6878      	ldr	r0, [r7, #4]
 800c4f2:	f7f5 ff07 	bl	8002304 <HAL_GPIO_WritePin>
}
 800c4f6:	bf00      	nop
 800c4f8:	3710      	adds	r7, #16
 800c4fa:	46bd      	mov	sp, r7
 800c4fc:	bd80      	pop	{r7, pc}

0800c4fe <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800c4fe:	b580      	push	{r7, lr}
 800c500:	b084      	sub	sp, #16
 800c502:	af00      	add	r7, sp, #0
 800c504:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800c506:	f7f4 fdf1 	bl	80010ec <HAL_GetTick>
 800c50a:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800c50c:	e006      	b.n	800c51c <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c50e:	f7fe fe1b 	bl	800b148 <BSP_SD_GetCardState>
 800c512:	4603      	mov	r3, r0
 800c514:	2b00      	cmp	r3, #0
 800c516:	d101      	bne.n	800c51c <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800c518:	2300      	movs	r3, #0
 800c51a:	e009      	b.n	800c530 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800c51c:	f7f4 fde6 	bl	80010ec <HAL_GetTick>
 800c520:	4602      	mov	r2, r0
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	1ad2      	subs	r2, r2, r3
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	429a      	cmp	r2, r3
 800c52a:	d3f0      	bcc.n	800c50e <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800c52c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c530:	4618      	mov	r0, r3
 800c532:	3710      	adds	r7, #16
 800c534:	46bd      	mov	sp, r7
 800c536:	bd80      	pop	{r7, pc}

0800c538 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800c538:	b580      	push	{r7, lr}
 800c53a:	b082      	sub	sp, #8
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	4603      	mov	r3, r0
 800c540:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800c542:	4b0b      	ldr	r3, [pc, #44]	; (800c570 <SD_CheckStatus+0x38>)
 800c544:	2201      	movs	r2, #1
 800c546:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800c548:	f7fe fdfe 	bl	800b148 <BSP_SD_GetCardState>
 800c54c:	4603      	mov	r3, r0
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d107      	bne.n	800c562 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800c552:	4b07      	ldr	r3, [pc, #28]	; (800c570 <SD_CheckStatus+0x38>)
 800c554:	781b      	ldrb	r3, [r3, #0]
 800c556:	b2db      	uxtb	r3, r3
 800c558:	f023 0301 	bic.w	r3, r3, #1
 800c55c:	b2da      	uxtb	r2, r3
 800c55e:	4b04      	ldr	r3, [pc, #16]	; (800c570 <SD_CheckStatus+0x38>)
 800c560:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800c562:	4b03      	ldr	r3, [pc, #12]	; (800c570 <SD_CheckStatus+0x38>)
 800c564:	781b      	ldrb	r3, [r3, #0]
 800c566:	b2db      	uxtb	r3, r3
}
 800c568:	4618      	mov	r0, r3
 800c56a:	3708      	adds	r7, #8
 800c56c:	46bd      	mov	sp, r7
 800c56e:	bd80      	pop	{r7, pc}
 800c570:	20000018 	.word	0x20000018

0800c574 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800c574:	b580      	push	{r7, lr}
 800c576:	b082      	sub	sp, #8
 800c578:	af00      	add	r7, sp, #0
 800c57a:	4603      	mov	r3, r0
 800c57c:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800c57e:	f7fe fd89 	bl	800b094 <BSP_SD_Init>
 800c582:	4603      	mov	r3, r0
 800c584:	2b00      	cmp	r3, #0
 800c586:	d107      	bne.n	800c598 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800c588:	79fb      	ldrb	r3, [r7, #7]
 800c58a:	4618      	mov	r0, r3
 800c58c:	f7ff ffd4 	bl	800c538 <SD_CheckStatus>
 800c590:	4603      	mov	r3, r0
 800c592:	461a      	mov	r2, r3
 800c594:	4b04      	ldr	r3, [pc, #16]	; (800c5a8 <SD_initialize+0x34>)
 800c596:	701a      	strb	r2, [r3, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 800c598:	4b03      	ldr	r3, [pc, #12]	; (800c5a8 <SD_initialize+0x34>)
 800c59a:	781b      	ldrb	r3, [r3, #0]
 800c59c:	b2db      	uxtb	r3, r3
}
 800c59e:	4618      	mov	r0, r3
 800c5a0:	3708      	adds	r7, #8
 800c5a2:	46bd      	mov	sp, r7
 800c5a4:	bd80      	pop	{r7, pc}
 800c5a6:	bf00      	nop
 800c5a8:	20000018 	.word	0x20000018

0800c5ac <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800c5ac:	b580      	push	{r7, lr}
 800c5ae:	b082      	sub	sp, #8
 800c5b0:	af00      	add	r7, sp, #0
 800c5b2:	4603      	mov	r3, r0
 800c5b4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800c5b6:	79fb      	ldrb	r3, [r7, #7]
 800c5b8:	4618      	mov	r0, r3
 800c5ba:	f7ff ffbd 	bl	800c538 <SD_CheckStatus>
 800c5be:	4603      	mov	r3, r0
}
 800c5c0:	4618      	mov	r0, r3
 800c5c2:	3708      	adds	r7, #8
 800c5c4:	46bd      	mov	sp, r7
 800c5c6:	bd80      	pop	{r7, pc}

0800c5c8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b088      	sub	sp, #32
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	60b9      	str	r1, [r7, #8]
 800c5d0:	607a      	str	r2, [r7, #4]
 800c5d2:	603b      	str	r3, [r7, #0]
 800c5d4:	4603      	mov	r3, r0
 800c5d6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c5d8:	2301      	movs	r3, #1
 800c5da:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800c5dc:	f247 5030 	movw	r0, #30000	; 0x7530
 800c5e0:	f7ff ff8d 	bl	800c4fe <SD_CheckStatusWithTimeout>
 800c5e4:	4603      	mov	r3, r0
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	da01      	bge.n	800c5ee <SD_read+0x26>
  {
    return res;
 800c5ea:	7ffb      	ldrb	r3, [r7, #31]
 800c5ec:	e08b      	b.n	800c706 <SD_read+0x13e>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 800c5ee:	68bb      	ldr	r3, [r7, #8]
 800c5f0:	f003 0303 	and.w	r3, r3, #3
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	f040 8085 	bne.w	800c704 <SD_read+0x13c>
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800c5fa:	683a      	ldr	r2, [r7, #0]
 800c5fc:	6879      	ldr	r1, [r7, #4]
 800c5fe:	68b8      	ldr	r0, [r7, #8]
 800c600:	f7fe fd6e 	bl	800b0e0 <BSP_SD_ReadBlocks_DMA>
 800c604:	4603      	mov	r3, r0
 800c606:	2b00      	cmp	r3, #0
 800c608:	d133      	bne.n	800c672 <SD_read+0xaa>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800c60a:	4b41      	ldr	r3, [pc, #260]	; (800c710 <SD_read+0x148>)
 800c60c:	2200      	movs	r2, #0
 800c60e:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800c610:	f7f4 fd6c 	bl	80010ec <HAL_GetTick>
 800c614:	6178      	str	r0, [r7, #20]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800c616:	bf00      	nop
 800c618:	4b3d      	ldr	r3, [pc, #244]	; (800c710 <SD_read+0x148>)
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d108      	bne.n	800c632 <SD_read+0x6a>
 800c620:	f7f4 fd64 	bl	80010ec <HAL_GetTick>
 800c624:	4602      	mov	r2, r0
 800c626:	697b      	ldr	r3, [r7, #20]
 800c628:	1ad3      	subs	r3, r2, r3
 800c62a:	f247 522f 	movw	r2, #29999	; 0x752f
 800c62e:	4293      	cmp	r3, r2
 800c630:	d9f2      	bls.n	800c618 <SD_read+0x50>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800c632:	4b37      	ldr	r3, [pc, #220]	; (800c710 <SD_read+0x148>)
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	2b00      	cmp	r3, #0
 800c638:	d102      	bne.n	800c640 <SD_read+0x78>
      {
        res = RES_ERROR;
 800c63a:	2301      	movs	r3, #1
 800c63c:	77fb      	strb	r3, [r7, #31]
 800c63e:	e061      	b.n	800c704 <SD_read+0x13c>
      }
      else
      {
        ReadStatus = 0;
 800c640:	4b33      	ldr	r3, [pc, #204]	; (800c710 <SD_read+0x148>)
 800c642:	2200      	movs	r2, #0
 800c644:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800c646:	f7f4 fd51 	bl	80010ec <HAL_GetTick>
 800c64a:	6178      	str	r0, [r7, #20]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800c64c:	e007      	b.n	800c65e <SD_read+0x96>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c64e:	f7fe fd7b 	bl	800b148 <BSP_SD_GetCardState>
 800c652:	4603      	mov	r3, r0
 800c654:	2b00      	cmp	r3, #0
 800c656:	d102      	bne.n	800c65e <SD_read+0x96>
          {
            res = RES_OK;
 800c658:	2300      	movs	r3, #0
 800c65a:	77fb      	strb	r3, [r7, #31]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800c65c:	e052      	b.n	800c704 <SD_read+0x13c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800c65e:	f7f4 fd45 	bl	80010ec <HAL_GetTick>
 800c662:	4602      	mov	r2, r0
 800c664:	697b      	ldr	r3, [r7, #20]
 800c666:	1ad3      	subs	r3, r2, r3
 800c668:	f247 522f 	movw	r2, #29999	; 0x752f
 800c66c:	4293      	cmp	r3, r2
 800c66e:	d9ee      	bls.n	800c64e <SD_read+0x86>
 800c670:	e048      	b.n	800c704 <SD_read+0x13c>
#if defined(ENABLE_SCRATCH_BUFFER)
    else {
      /* Slow path, fetch each sector a part and memcpy to destination buffer */
      int i;

      for (i = 0; i < count; i++) {
 800c672:	2300      	movs	r3, #0
 800c674:	61bb      	str	r3, [r7, #24]
 800c676:	e034      	b.n	800c6e2 <SD_read+0x11a>
        ret = BSP_SD_ReadBlocks_DMA((uint32_t*)scratch, (uint32_t)sector++, 1);
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	1c5a      	adds	r2, r3, #1
 800c67c:	607a      	str	r2, [r7, #4]
 800c67e:	2201      	movs	r2, #1
 800c680:	4619      	mov	r1, r3
 800c682:	4824      	ldr	r0, [pc, #144]	; (800c714 <SD_read+0x14c>)
 800c684:	f7fe fd2c 	bl	800b0e0 <BSP_SD_ReadBlocks_DMA>
 800c688:	4603      	mov	r3, r0
 800c68a:	77bb      	strb	r3, [r7, #30]
        if (ret == MSD_OK) {
 800c68c:	7fbb      	ldrb	r3, [r7, #30]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d12c      	bne.n	800c6ec <SD_read+0x124>
          /* wait until the read is successful or a timeout occurs */

          ReadStatus = 0;
 800c692:	4b1f      	ldr	r3, [pc, #124]	; (800c710 <SD_read+0x148>)
 800c694:	2200      	movs	r2, #0
 800c696:	601a      	str	r2, [r3, #0]
          timeout = HAL_GetTick();
 800c698:	f7f4 fd28 	bl	80010ec <HAL_GetTick>
 800c69c:	6178      	str	r0, [r7, #20]
          while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800c69e:	bf00      	nop
 800c6a0:	4b1b      	ldr	r3, [pc, #108]	; (800c710 <SD_read+0x148>)
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d108      	bne.n	800c6ba <SD_read+0xf2>
 800c6a8:	f7f4 fd20 	bl	80010ec <HAL_GetTick>
 800c6ac:	4602      	mov	r2, r0
 800c6ae:	697b      	ldr	r3, [r7, #20]
 800c6b0:	1ad3      	subs	r3, r2, r3
 800c6b2:	f247 522f 	movw	r2, #29999	; 0x752f
 800c6b6:	4293      	cmp	r3, r2
 800c6b8:	d9f2      	bls.n	800c6a0 <SD_read+0xd8>
          {
          }
          if (ReadStatus == 0)
 800c6ba:	4b15      	ldr	r3, [pc, #84]	; (800c710 <SD_read+0x148>)
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d016      	beq.n	800c6f0 <SD_read+0x128>
          *
          * invalidate the scratch buffer before the next read to get the actual data instead of the cached one
          */
          SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
#endif
          memcpy(buff, scratch, BLOCKSIZE);
 800c6c2:	68bb      	ldr	r3, [r7, #8]
 800c6c4:	4a13      	ldr	r2, [pc, #76]	; (800c714 <SD_read+0x14c>)
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	4611      	mov	r1, r2
 800c6ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c6ce:	461a      	mov	r2, r3
 800c6d0:	f000 ff88 	bl	800d5e4 <memcpy>
          buff += BLOCKSIZE;
 800c6d4:	68bb      	ldr	r3, [r7, #8]
 800c6d6:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800c6da:	60bb      	str	r3, [r7, #8]
      for (i = 0; i < count; i++) {
 800c6dc:	69bb      	ldr	r3, [r7, #24]
 800c6de:	3301      	adds	r3, #1
 800c6e0:	61bb      	str	r3, [r7, #24]
 800c6e2:	69ba      	ldr	r2, [r7, #24]
 800c6e4:	683b      	ldr	r3, [r7, #0]
 800c6e6:	429a      	cmp	r2, r3
 800c6e8:	d3c6      	bcc.n	800c678 <SD_read+0xb0>
 800c6ea:	e002      	b.n	800c6f2 <SD_read+0x12a>
        }
        else
        {
          break;
 800c6ec:	bf00      	nop
 800c6ee:	e000      	b.n	800c6f2 <SD_read+0x12a>
            break;
 800c6f0:	bf00      	nop
        }
      }

      if ((i == count) && (ret == MSD_OK))
 800c6f2:	69ba      	ldr	r2, [r7, #24]
 800c6f4:	683b      	ldr	r3, [r7, #0]
 800c6f6:	429a      	cmp	r2, r3
 800c6f8:	d104      	bne.n	800c704 <SD_read+0x13c>
 800c6fa:	7fbb      	ldrb	r3, [r7, #30]
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d101      	bne.n	800c704 <SD_read+0x13c>
        res = RES_OK;
 800c700:	2300      	movs	r3, #0
 800c702:	77fb      	strb	r3, [r7, #31]
    }
#endif
  }

  return res;
 800c704:	7ffb      	ldrb	r3, [r7, #31]
}
 800c706:	4618      	mov	r0, r3
 800c708:	3720      	adds	r7, #32
 800c70a:	46bd      	mov	sp, r7
 800c70c:	bd80      	pop	{r7, pc}
 800c70e:	bf00      	nop
 800c710:	20000670 	.word	0x20000670
 800c714:	2000046c 	.word	0x2000046c

0800c718 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
              
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800c718:	b580      	push	{r7, lr}
 800c71a:	b088      	sub	sp, #32
 800c71c:	af00      	add	r7, sp, #0
 800c71e:	60b9      	str	r1, [r7, #8]
 800c720:	607a      	str	r2, [r7, #4]
 800c722:	603b      	str	r3, [r7, #0]
 800c724:	4603      	mov	r3, r0
 800c726:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c728:	2301      	movs	r3, #1
 800c72a:	77fb      	strb	r3, [r7, #31]
  uint32_t timeout;
  uint8_t ret;
  int i;

   WriteStatus = 0;
 800c72c:	4b4c      	ldr	r3, [pc, #304]	; (800c860 <SD_write+0x148>)
 800c72e:	2200      	movs	r2, #0
 800c730:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)   
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800c732:	f247 5030 	movw	r0, #30000	; 0x7530
 800c736:	f7ff fee2 	bl	800c4fe <SD_CheckStatusWithTimeout>
 800c73a:	4603      	mov	r3, r0
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	da01      	bge.n	800c744 <SD_write+0x2c>
  {
    return res;
 800c740:	7ffb      	ldrb	r3, [r7, #31]
 800c742:	e088      	b.n	800c856 <SD_write+0x13e>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 800c744:	68bb      	ldr	r3, [r7, #8]
 800c746:	f003 0303 	and.w	r3, r3, #3
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	f040 8082 	bne.w	800c854 <SD_write+0x13c>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800c750:	683a      	ldr	r2, [r7, #0]
 800c752:	6879      	ldr	r1, [r7, #4]
 800c754:	68b8      	ldr	r0, [r7, #8]
 800c756:	f7fe fcdd 	bl	800b114 <BSP_SD_WriteBlocks_DMA>
 800c75a:	4603      	mov	r3, r0
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d130      	bne.n	800c7c2 <SD_write+0xaa>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800c760:	f7f4 fcc4 	bl	80010ec <HAL_GetTick>
 800c764:	6178      	str	r0, [r7, #20]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800c766:	bf00      	nop
 800c768:	4b3d      	ldr	r3, [pc, #244]	; (800c860 <SD_write+0x148>)
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d108      	bne.n	800c782 <SD_write+0x6a>
 800c770:	f7f4 fcbc 	bl	80010ec <HAL_GetTick>
 800c774:	4602      	mov	r2, r0
 800c776:	697b      	ldr	r3, [r7, #20]
 800c778:	1ad3      	subs	r3, r2, r3
 800c77a:	f247 522f 	movw	r2, #29999	; 0x752f
 800c77e:	4293      	cmp	r3, r2
 800c780:	d9f2      	bls.n	800c768 <SD_write+0x50>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800c782:	4b37      	ldr	r3, [pc, #220]	; (800c860 <SD_write+0x148>)
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	2b00      	cmp	r3, #0
 800c788:	d102      	bne.n	800c790 <SD_write+0x78>
      {
        res = RES_ERROR;
 800c78a:	2301      	movs	r3, #1
 800c78c:	77fb      	strb	r3, [r7, #31]
 800c78e:	e061      	b.n	800c854 <SD_write+0x13c>
      }
      else
      {
        WriteStatus = 0;
 800c790:	4b33      	ldr	r3, [pc, #204]	; (800c860 <SD_write+0x148>)
 800c792:	2200      	movs	r2, #0
 800c794:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800c796:	f7f4 fca9 	bl	80010ec <HAL_GetTick>
 800c79a:	6178      	str	r0, [r7, #20]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800c79c:	e007      	b.n	800c7ae <SD_write+0x96>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c79e:	f7fe fcd3 	bl	800b148 <BSP_SD_GetCardState>
 800c7a2:	4603      	mov	r3, r0
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d102      	bne.n	800c7ae <SD_write+0x96>
          {
            res = RES_OK;
 800c7a8:	2300      	movs	r3, #0
 800c7aa:	77fb      	strb	r3, [r7, #31]
            break;
 800c7ac:	e052      	b.n	800c854 <SD_write+0x13c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800c7ae:	f7f4 fc9d 	bl	80010ec <HAL_GetTick>
 800c7b2:	4602      	mov	r2, r0
 800c7b4:	697b      	ldr	r3, [r7, #20]
 800c7b6:	1ad3      	subs	r3, r2, r3
 800c7b8:	f247 522f 	movw	r2, #29999	; 0x752f
 800c7bc:	4293      	cmp	r3, r2
 800c7be:	d9ee      	bls.n	800c79e <SD_write+0x86>
 800c7c0:	e048      	b.n	800c854 <SD_write+0x13c>
      * invalidate the scratch buffer before the next write to get the actual data instead of the cached one
      */
      SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
#endif

      for (i = 0; i < count; i++)
 800c7c2:	2300      	movs	r3, #0
 800c7c4:	61bb      	str	r3, [r7, #24]
 800c7c6:	e034      	b.n	800c832 <SD_write+0x11a>
      {
        WriteStatus = 0;
 800c7c8:	4b25      	ldr	r3, [pc, #148]	; (800c860 <SD_write+0x148>)
 800c7ca:	2200      	movs	r2, #0
 800c7cc:	601a      	str	r2, [r3, #0]
        ret = BSP_SD_WriteBlocks_DMA((uint32_t*)scratch, (uint32_t)sector++, 1);
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	1c5a      	adds	r2, r3, #1
 800c7d2:	607a      	str	r2, [r7, #4]
 800c7d4:	2201      	movs	r2, #1
 800c7d6:	4619      	mov	r1, r3
 800c7d8:	4822      	ldr	r0, [pc, #136]	; (800c864 <SD_write+0x14c>)
 800c7da:	f7fe fc9b 	bl	800b114 <BSP_SD_WriteBlocks_DMA>
 800c7de:	4603      	mov	r3, r0
 800c7e0:	77bb      	strb	r3, [r7, #30]
        if (ret == MSD_OK) {
 800c7e2:	7fbb      	ldrb	r3, [r7, #30]
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d129      	bne.n	800c83c <SD_write+0x124>
          /* wait for a message from the queue or a timeout */
          timeout = HAL_GetTick();
 800c7e8:	f7f4 fc80 	bl	80010ec <HAL_GetTick>
 800c7ec:	6178      	str	r0, [r7, #20]
          while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800c7ee:	bf00      	nop
 800c7f0:	4b1b      	ldr	r3, [pc, #108]	; (800c860 <SD_write+0x148>)
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d108      	bne.n	800c80a <SD_write+0xf2>
 800c7f8:	f7f4 fc78 	bl	80010ec <HAL_GetTick>
 800c7fc:	4602      	mov	r2, r0
 800c7fe:	697b      	ldr	r3, [r7, #20]
 800c800:	1ad3      	subs	r3, r2, r3
 800c802:	f247 522f 	movw	r2, #29999	; 0x752f
 800c806:	4293      	cmp	r3, r2
 800c808:	d9f2      	bls.n	800c7f0 <SD_write+0xd8>
          {
          }
          if (WriteStatus == 0)
 800c80a:	4b15      	ldr	r3, [pc, #84]	; (800c860 <SD_write+0x148>)
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d016      	beq.n	800c840 <SD_write+0x128>
          {
            break;
          }

          memcpy((void *)buff, (void *)scratch, BLOCKSIZE);
 800c812:	68bb      	ldr	r3, [r7, #8]
 800c814:	4a13      	ldr	r2, [pc, #76]	; (800c864 <SD_write+0x14c>)
 800c816:	4618      	mov	r0, r3
 800c818:	4611      	mov	r1, r2
 800c81a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c81e:	461a      	mov	r2, r3
 800c820:	f000 fee0 	bl	800d5e4 <memcpy>
          buff += BLOCKSIZE;
 800c824:	68bb      	ldr	r3, [r7, #8]
 800c826:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800c82a:	60bb      	str	r3, [r7, #8]
      for (i = 0; i < count; i++)
 800c82c:	69bb      	ldr	r3, [r7, #24]
 800c82e:	3301      	adds	r3, #1
 800c830:	61bb      	str	r3, [r7, #24]
 800c832:	69ba      	ldr	r2, [r7, #24]
 800c834:	683b      	ldr	r3, [r7, #0]
 800c836:	429a      	cmp	r2, r3
 800c838:	d3c6      	bcc.n	800c7c8 <SD_write+0xb0>
 800c83a:	e002      	b.n	800c842 <SD_write+0x12a>
        }
        else
        {
          break;
 800c83c:	bf00      	nop
 800c83e:	e000      	b.n	800c842 <SD_write+0x12a>
            break;
 800c840:	bf00      	nop
        }
      }
      if ((i == count) && (ret == MSD_OK))
 800c842:	69ba      	ldr	r2, [r7, #24]
 800c844:	683b      	ldr	r3, [r7, #0]
 800c846:	429a      	cmp	r2, r3
 800c848:	d104      	bne.n	800c854 <SD_write+0x13c>
 800c84a:	7fbb      	ldrb	r3, [r7, #30]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d101      	bne.n	800c854 <SD_write+0x13c>
        res = RES_OK;
 800c850:	2300      	movs	r3, #0
 800c852:	77fb      	strb	r3, [r7, #31]
    }

  }
  return res;
 800c854:	7ffb      	ldrb	r3, [r7, #31]
}
 800c856:	4618      	mov	r0, r3
 800c858:	3720      	adds	r7, #32
 800c85a:	46bd      	mov	sp, r7
 800c85c:	bd80      	pop	{r7, pc}
 800c85e:	bf00      	nop
 800c860:	2000066c 	.word	0x2000066c
 800c864:	2000046c 	.word	0x2000046c

0800c868 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800c868:	b580      	push	{r7, lr}
 800c86a:	b08c      	sub	sp, #48	; 0x30
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	4603      	mov	r3, r0
 800c870:	603a      	str	r2, [r7, #0]
 800c872:	71fb      	strb	r3, [r7, #7]
 800c874:	460b      	mov	r3, r1
 800c876:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800c878:	2301      	movs	r3, #1
 800c87a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c87e:	4b25      	ldr	r3, [pc, #148]	; (800c914 <SD_ioctl+0xac>)
 800c880:	781b      	ldrb	r3, [r3, #0]
 800c882:	b2db      	uxtb	r3, r3
 800c884:	f003 0301 	and.w	r3, r3, #1
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d001      	beq.n	800c890 <SD_ioctl+0x28>
 800c88c:	2303      	movs	r3, #3
 800c88e:	e03c      	b.n	800c90a <SD_ioctl+0xa2>

  switch (cmd)
 800c890:	79bb      	ldrb	r3, [r7, #6]
 800c892:	2b03      	cmp	r3, #3
 800c894:	d834      	bhi.n	800c900 <SD_ioctl+0x98>
 800c896:	a201      	add	r2, pc, #4	; (adr r2, 800c89c <SD_ioctl+0x34>)
 800c898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c89c:	0800c8ad 	.word	0x0800c8ad
 800c8a0:	0800c8b5 	.word	0x0800c8b5
 800c8a4:	0800c8cd 	.word	0x0800c8cd
 800c8a8:	0800c8e7 	.word	0x0800c8e7
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c8b2:	e028      	b.n	800c906 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800c8b4:	f107 030c 	add.w	r3, r7, #12
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	f7fe fc55 	bl	800b168 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800c8be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c8c0:	683b      	ldr	r3, [r7, #0]
 800c8c2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c8ca:	e01c      	b.n	800c906 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c8cc:	f107 030c 	add.w	r3, r7, #12
 800c8d0:	4618      	mov	r0, r3
 800c8d2:	f7fe fc49 	bl	800b168 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800c8d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8d8:	b29a      	uxth	r2, r3
 800c8da:	683b      	ldr	r3, [r7, #0]
 800c8dc:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800c8de:	2300      	movs	r3, #0
 800c8e0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c8e4:	e00f      	b.n	800c906 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c8e6:	f107 030c 	add.w	r3, r7, #12
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	f7fe fc3c 	bl	800b168 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800c8f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8f2:	0a5a      	lsrs	r2, r3, #9
 800c8f4:	683b      	ldr	r3, [r7, #0]
 800c8f6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c8f8:	2300      	movs	r3, #0
 800c8fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c8fe:	e002      	b.n	800c906 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800c900:	2304      	movs	r3, #4
 800c902:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800c906:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800c90a:	4618      	mov	r0, r3
 800c90c:	3730      	adds	r7, #48	; 0x30
 800c90e:	46bd      	mov	sp, r7
 800c910:	bd80      	pop	{r7, pc}
 800c912:	bf00      	nop
 800c914:	20000018 	.word	0x20000018

0800c918 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800c918:	b480      	push	{r7}
 800c91a:	af00      	add	r7, sp, #0
             
  WriteStatus = 1;
 800c91c:	4b03      	ldr	r3, [pc, #12]	; (800c92c <BSP_SD_WriteCpltCallback+0x14>)
 800c91e:	2201      	movs	r2, #1
 800c920:	601a      	str	r2, [r3, #0]
}
 800c922:	bf00      	nop
 800c924:	46bd      	mov	sp, r7
 800c926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c92a:	4770      	bx	lr
 800c92c:	2000066c 	.word	0x2000066c

0800c930 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800c930:	b480      	push	{r7}
 800c932:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800c934:	4b03      	ldr	r3, [pc, #12]	; (800c944 <BSP_SD_ReadCpltCallback+0x14>)
 800c936:	2201      	movs	r2, #1
 800c938:	601a      	str	r2, [r3, #0]
}
 800c93a:	bf00      	nop
 800c93c:	46bd      	mov	sp, r7
 800c93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c942:	4770      	bx	lr
 800c944:	20000670 	.word	0x20000670

0800c948 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800c948:	b580      	push	{r7, lr}
 800c94a:	b082      	sub	sp, #8
 800c94c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c94e:	2300      	movs	r3, #0
 800c950:	607b      	str	r3, [r7, #4]
 800c952:	4a10      	ldr	r2, [pc, #64]	; (800c994 <HAL_MspInit+0x4c>)
 800c954:	4b0f      	ldr	r3, [pc, #60]	; (800c994 <HAL_MspInit+0x4c>)
 800c956:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c958:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c95c:	6453      	str	r3, [r2, #68]	; 0x44
 800c95e:	4b0d      	ldr	r3, [pc, #52]	; (800c994 <HAL_MspInit+0x4c>)
 800c960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c962:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c966:	607b      	str	r3, [r7, #4]
 800c968:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800c96a:	2300      	movs	r3, #0
 800c96c:	603b      	str	r3, [r7, #0]
 800c96e:	4a09      	ldr	r2, [pc, #36]	; (800c994 <HAL_MspInit+0x4c>)
 800c970:	4b08      	ldr	r3, [pc, #32]	; (800c994 <HAL_MspInit+0x4c>)
 800c972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c974:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c978:	6413      	str	r3, [r2, #64]	; 0x40
 800c97a:	4b06      	ldr	r3, [pc, #24]	; (800c994 <HAL_MspInit+0x4c>)
 800c97c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c97e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c982:	603b      	str	r3, [r7, #0]
 800c984:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800c986:	2007      	movs	r0, #7
 800c988:	f7f4 ff42 	bl	8001810 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800c98c:	bf00      	nop
 800c98e:	3708      	adds	r7, #8
 800c990:	46bd      	mov	sp, r7
 800c992:	bd80      	pop	{r7, pc}
 800c994:	40023800 	.word	0x40023800

0800c998 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800c998:	b580      	push	{r7, lr}
 800c99a:	b08c      	sub	sp, #48	; 0x30
 800c99c:	af00      	add	r7, sp, #0
 800c99e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c9a0:	f107 031c 	add.w	r3, r7, #28
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	601a      	str	r2, [r3, #0]
 800c9a8:	605a      	str	r2, [r3, #4]
 800c9aa:	609a      	str	r2, [r3, #8]
 800c9ac:	60da      	str	r2, [r3, #12]
 800c9ae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	4a5e      	ldr	r2, [pc, #376]	; (800cb30 <HAL_ADC_MspInit+0x198>)
 800c9b6:	4293      	cmp	r3, r2
 800c9b8:	d158      	bne.n	800ca6c <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800c9ba:	2300      	movs	r3, #0
 800c9bc:	61bb      	str	r3, [r7, #24]
 800c9be:	4a5d      	ldr	r2, [pc, #372]	; (800cb34 <HAL_ADC_MspInit+0x19c>)
 800c9c0:	4b5c      	ldr	r3, [pc, #368]	; (800cb34 <HAL_ADC_MspInit+0x19c>)
 800c9c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c9c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c9c8:	6453      	str	r3, [r2, #68]	; 0x44
 800c9ca:	4b5a      	ldr	r3, [pc, #360]	; (800cb34 <HAL_ADC_MspInit+0x19c>)
 800c9cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c9ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c9d2:	61bb      	str	r3, [r7, #24]
 800c9d4:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c9d6:	2300      	movs	r3, #0
 800c9d8:	617b      	str	r3, [r7, #20]
 800c9da:	4a56      	ldr	r2, [pc, #344]	; (800cb34 <HAL_ADC_MspInit+0x19c>)
 800c9dc:	4b55      	ldr	r3, [pc, #340]	; (800cb34 <HAL_ADC_MspInit+0x19c>)
 800c9de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9e0:	f043 0302 	orr.w	r3, r3, #2
 800c9e4:	6313      	str	r3, [r2, #48]	; 0x30
 800c9e6:	4b53      	ldr	r3, [pc, #332]	; (800cb34 <HAL_ADC_MspInit+0x19c>)
 800c9e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9ea:	f003 0302 	and.w	r3, r3, #2
 800c9ee:	617b      	str	r3, [r7, #20]
 800c9f0:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = VBAT1_Pin;
 800c9f2:	2302      	movs	r3, #2
 800c9f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c9f6:	2303      	movs	r3, #3
 800c9f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VBAT1_GPIO_Port, &GPIO_InitStruct);
 800c9fe:	f107 031c 	add.w	r3, r7, #28
 800ca02:	4619      	mov	r1, r3
 800ca04:	484c      	ldr	r0, [pc, #304]	; (800cb38 <HAL_ADC_MspInit+0x1a0>)
 800ca06:	f7f5 faeb 	bl	8001fe0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800ca0a:	4b4c      	ldr	r3, [pc, #304]	; (800cb3c <HAL_ADC_MspInit+0x1a4>)
 800ca0c:	4a4c      	ldr	r2, [pc, #304]	; (800cb40 <HAL_ADC_MspInit+0x1a8>)
 800ca0e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800ca10:	4b4a      	ldr	r3, [pc, #296]	; (800cb3c <HAL_ADC_MspInit+0x1a4>)
 800ca12:	2200      	movs	r2, #0
 800ca14:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ca16:	4b49      	ldr	r3, [pc, #292]	; (800cb3c <HAL_ADC_MspInit+0x1a4>)
 800ca18:	2200      	movs	r2, #0
 800ca1a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800ca1c:	4b47      	ldr	r3, [pc, #284]	; (800cb3c <HAL_ADC_MspInit+0x1a4>)
 800ca1e:	2200      	movs	r2, #0
 800ca20:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800ca22:	4b46      	ldr	r3, [pc, #280]	; (800cb3c <HAL_ADC_MspInit+0x1a4>)
 800ca24:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ca28:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800ca2a:	4b44      	ldr	r3, [pc, #272]	; (800cb3c <HAL_ADC_MspInit+0x1a4>)
 800ca2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ca30:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800ca32:	4b42      	ldr	r3, [pc, #264]	; (800cb3c <HAL_ADC_MspInit+0x1a4>)
 800ca34:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800ca38:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800ca3a:	4b40      	ldr	r3, [pc, #256]	; (800cb3c <HAL_ADC_MspInit+0x1a4>)
 800ca3c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ca40:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800ca42:	4b3e      	ldr	r3, [pc, #248]	; (800cb3c <HAL_ADC_MspInit+0x1a4>)
 800ca44:	2200      	movs	r2, #0
 800ca46:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800ca48:	4b3c      	ldr	r3, [pc, #240]	; (800cb3c <HAL_ADC_MspInit+0x1a4>)
 800ca4a:	2200      	movs	r2, #0
 800ca4c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800ca4e:	483b      	ldr	r0, [pc, #236]	; (800cb3c <HAL_ADC_MspInit+0x1a4>)
 800ca50:	f7f4 ff2e 	bl	80018b0 <HAL_DMA_Init>
 800ca54:	4603      	mov	r3, r0
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d001      	beq.n	800ca5e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800ca5a:	f7ff fcad 	bl	800c3b8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	4a36      	ldr	r2, [pc, #216]	; (800cb3c <HAL_ADC_MspInit+0x1a4>)
 800ca62:	639a      	str	r2, [r3, #56]	; 0x38
 800ca64:	4a35      	ldr	r2, [pc, #212]	; (800cb3c <HAL_ADC_MspInit+0x1a4>)
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800ca6a:	e05d      	b.n	800cb28 <HAL_ADC_MspInit+0x190>
  else if(hadc->Instance==ADC2)
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	4a34      	ldr	r2, [pc, #208]	; (800cb44 <HAL_ADC_MspInit+0x1ac>)
 800ca72:	4293      	cmp	r3, r2
 800ca74:	d158      	bne.n	800cb28 <HAL_ADC_MspInit+0x190>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800ca76:	2300      	movs	r3, #0
 800ca78:	613b      	str	r3, [r7, #16]
 800ca7a:	4a2e      	ldr	r2, [pc, #184]	; (800cb34 <HAL_ADC_MspInit+0x19c>)
 800ca7c:	4b2d      	ldr	r3, [pc, #180]	; (800cb34 <HAL_ADC_MspInit+0x19c>)
 800ca7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca80:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ca84:	6453      	str	r3, [r2, #68]	; 0x44
 800ca86:	4b2b      	ldr	r3, [pc, #172]	; (800cb34 <HAL_ADC_MspInit+0x19c>)
 800ca88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ca8e:	613b      	str	r3, [r7, #16]
 800ca90:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ca92:	2300      	movs	r3, #0
 800ca94:	60fb      	str	r3, [r7, #12]
 800ca96:	4a27      	ldr	r2, [pc, #156]	; (800cb34 <HAL_ADC_MspInit+0x19c>)
 800ca98:	4b26      	ldr	r3, [pc, #152]	; (800cb34 <HAL_ADC_MspInit+0x19c>)
 800ca9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca9c:	f043 0302 	orr.w	r3, r3, #2
 800caa0:	6313      	str	r3, [r2, #48]	; 0x30
 800caa2:	4b24      	ldr	r3, [pc, #144]	; (800cb34 <HAL_ADC_MspInit+0x19c>)
 800caa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800caa6:	f003 0302 	and.w	r3, r3, #2
 800caaa:	60fb      	str	r3, [r7, #12]
 800caac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VBAT2_Pin;
 800caae:	2301      	movs	r3, #1
 800cab0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cab2:	2303      	movs	r3, #3
 800cab4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cab6:	2300      	movs	r3, #0
 800cab8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VBAT2_GPIO_Port, &GPIO_InitStruct);
 800caba:	f107 031c 	add.w	r3, r7, #28
 800cabe:	4619      	mov	r1, r3
 800cac0:	481d      	ldr	r0, [pc, #116]	; (800cb38 <HAL_ADC_MspInit+0x1a0>)
 800cac2:	f7f5 fa8d 	bl	8001fe0 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800cac6:	4b20      	ldr	r3, [pc, #128]	; (800cb48 <HAL_ADC_MspInit+0x1b0>)
 800cac8:	4a20      	ldr	r2, [pc, #128]	; (800cb4c <HAL_ADC_MspInit+0x1b4>)
 800caca:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800cacc:	4b1e      	ldr	r3, [pc, #120]	; (800cb48 <HAL_ADC_MspInit+0x1b0>)
 800cace:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800cad2:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800cad4:	4b1c      	ldr	r3, [pc, #112]	; (800cb48 <HAL_ADC_MspInit+0x1b0>)
 800cad6:	2200      	movs	r2, #0
 800cad8:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800cada:	4b1b      	ldr	r3, [pc, #108]	; (800cb48 <HAL_ADC_MspInit+0x1b0>)
 800cadc:	2200      	movs	r2, #0
 800cade:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800cae0:	4b19      	ldr	r3, [pc, #100]	; (800cb48 <HAL_ADC_MspInit+0x1b0>)
 800cae2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800cae6:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800cae8:	4b17      	ldr	r3, [pc, #92]	; (800cb48 <HAL_ADC_MspInit+0x1b0>)
 800caea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800caee:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800caf0:	4b15      	ldr	r3, [pc, #84]	; (800cb48 <HAL_ADC_MspInit+0x1b0>)
 800caf2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800caf6:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800caf8:	4b13      	ldr	r3, [pc, #76]	; (800cb48 <HAL_ADC_MspInit+0x1b0>)
 800cafa:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cafe:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800cb00:	4b11      	ldr	r3, [pc, #68]	; (800cb48 <HAL_ADC_MspInit+0x1b0>)
 800cb02:	2200      	movs	r2, #0
 800cb04:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800cb06:	4b10      	ldr	r3, [pc, #64]	; (800cb48 <HAL_ADC_MspInit+0x1b0>)
 800cb08:	2200      	movs	r2, #0
 800cb0a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800cb0c:	480e      	ldr	r0, [pc, #56]	; (800cb48 <HAL_ADC_MspInit+0x1b0>)
 800cb0e:	f7f4 fecf 	bl	80018b0 <HAL_DMA_Init>
 800cb12:	4603      	mov	r3, r0
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d001      	beq.n	800cb1c <HAL_ADC_MspInit+0x184>
      Error_Handler();
 800cb18:	f7ff fc4e 	bl	800c3b8 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	4a0a      	ldr	r2, [pc, #40]	; (800cb48 <HAL_ADC_MspInit+0x1b0>)
 800cb20:	639a      	str	r2, [r3, #56]	; 0x38
 800cb22:	4a09      	ldr	r2, [pc, #36]	; (800cb48 <HAL_ADC_MspInit+0x1b0>)
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	6393      	str	r3, [r2, #56]	; 0x38
}
 800cb28:	bf00      	nop
 800cb2a:	3730      	adds	r7, #48	; 0x30
 800cb2c:	46bd      	mov	sp, r7
 800cb2e:	bd80      	pop	{r7, pc}
 800cb30:	40012000 	.word	0x40012000
 800cb34:	40023800 	.word	0x40023800
 800cb38:	40020400 	.word	0x40020400
 800cb3c:	20002abc 	.word	0x20002abc
 800cb40:	40026410 	.word	0x40026410
 800cb44:	40012100 	.word	0x40012100
 800cb48:	20002cb8 	.word	0x20002cb8
 800cb4c:	40026440 	.word	0x40026440

0800cb50 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800cb50:	b580      	push	{r7, lr}
 800cb52:	b08a      	sub	sp, #40	; 0x28
 800cb54:	af00      	add	r7, sp, #0
 800cb56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cb58:	f107 0314 	add.w	r3, r7, #20
 800cb5c:	2200      	movs	r2, #0
 800cb5e:	601a      	str	r2, [r3, #0]
 800cb60:	605a      	str	r2, [r3, #4]
 800cb62:	609a      	str	r2, [r3, #8]
 800cb64:	60da      	str	r2, [r3, #12]
 800cb66:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	4a19      	ldr	r2, [pc, #100]	; (800cbd4 <HAL_I2C_MspInit+0x84>)
 800cb6e:	4293      	cmp	r3, r2
 800cb70:	d12b      	bne.n	800cbca <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cb72:	2300      	movs	r3, #0
 800cb74:	613b      	str	r3, [r7, #16]
 800cb76:	4a18      	ldr	r2, [pc, #96]	; (800cbd8 <HAL_I2C_MspInit+0x88>)
 800cb78:	4b17      	ldr	r3, [pc, #92]	; (800cbd8 <HAL_I2C_MspInit+0x88>)
 800cb7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb7c:	f043 0302 	orr.w	r3, r3, #2
 800cb80:	6313      	str	r3, [r2, #48]	; 0x30
 800cb82:	4b15      	ldr	r3, [pc, #84]	; (800cbd8 <HAL_I2C_MspInit+0x88>)
 800cb84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb86:	f003 0302 	and.w	r3, r3, #2
 800cb8a:	613b      	str	r3, [r7, #16]
 800cb8c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800cb8e:	23c0      	movs	r3, #192	; 0xc0
 800cb90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800cb92:	2312      	movs	r3, #18
 800cb94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800cb96:	2301      	movs	r3, #1
 800cb98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cb9a:	2303      	movs	r3, #3
 800cb9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800cb9e:	2304      	movs	r3, #4
 800cba0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cba2:	f107 0314 	add.w	r3, r7, #20
 800cba6:	4619      	mov	r1, r3
 800cba8:	480c      	ldr	r0, [pc, #48]	; (800cbdc <HAL_I2C_MspInit+0x8c>)
 800cbaa:	f7f5 fa19 	bl	8001fe0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800cbae:	2300      	movs	r3, #0
 800cbb0:	60fb      	str	r3, [r7, #12]
 800cbb2:	4a09      	ldr	r2, [pc, #36]	; (800cbd8 <HAL_I2C_MspInit+0x88>)
 800cbb4:	4b08      	ldr	r3, [pc, #32]	; (800cbd8 <HAL_I2C_MspInit+0x88>)
 800cbb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbb8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800cbbc:	6413      	str	r3, [r2, #64]	; 0x40
 800cbbe:	4b06      	ldr	r3, [pc, #24]	; (800cbd8 <HAL_I2C_MspInit+0x88>)
 800cbc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbc2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800cbc6:	60fb      	str	r3, [r7, #12]
 800cbc8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800cbca:	bf00      	nop
 800cbcc:	3728      	adds	r7, #40	; 0x28
 800cbce:	46bd      	mov	sp, r7
 800cbd0:	bd80      	pop	{r7, pc}
 800cbd2:	bf00      	nop
 800cbd4:	40005400 	.word	0x40005400
 800cbd8:	40023800 	.word	0x40023800
 800cbdc:	40020400 	.word	0x40020400

0800cbe0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800cbe0:	b480      	push	{r7}
 800cbe2:	b083      	sub	sp, #12
 800cbe4:	af00      	add	r7, sp, #0
 800cbe6:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	4a05      	ldr	r2, [pc, #20]	; (800cc04 <HAL_RTC_MspInit+0x24>)
 800cbee:	4293      	cmp	r3, r2
 800cbf0:	d102      	bne.n	800cbf8 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800cbf2:	4b05      	ldr	r3, [pc, #20]	; (800cc08 <HAL_RTC_MspInit+0x28>)
 800cbf4:	2201      	movs	r2, #1
 800cbf6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800cbf8:	bf00      	nop
 800cbfa:	370c      	adds	r7, #12
 800cbfc:	46bd      	mov	sp, r7
 800cbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc02:	4770      	bx	lr
 800cc04:	40002800 	.word	0x40002800
 800cc08:	42470e3c 	.word	0x42470e3c

0800cc0c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800cc0c:	b580      	push	{r7, lr}
 800cc0e:	b08a      	sub	sp, #40	; 0x28
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cc14:	f107 0314 	add.w	r3, r7, #20
 800cc18:	2200      	movs	r2, #0
 800cc1a:	601a      	str	r2, [r3, #0]
 800cc1c:	605a      	str	r2, [r3, #4]
 800cc1e:	609a      	str	r2, [r3, #8]
 800cc20:	60da      	str	r2, [r3, #12]
 800cc22:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	4a68      	ldr	r2, [pc, #416]	; (800cdcc <HAL_SD_MspInit+0x1c0>)
 800cc2a:	4293      	cmp	r3, r2
 800cc2c:	f040 80c9 	bne.w	800cdc2 <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800cc30:	2300      	movs	r3, #0
 800cc32:	613b      	str	r3, [r7, #16]
 800cc34:	4a66      	ldr	r2, [pc, #408]	; (800cdd0 <HAL_SD_MspInit+0x1c4>)
 800cc36:	4b66      	ldr	r3, [pc, #408]	; (800cdd0 <HAL_SD_MspInit+0x1c4>)
 800cc38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cc3a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800cc3e:	6453      	str	r3, [r2, #68]	; 0x44
 800cc40:	4b63      	ldr	r3, [pc, #396]	; (800cdd0 <HAL_SD_MspInit+0x1c4>)
 800cc42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cc44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800cc48:	613b      	str	r3, [r7, #16]
 800cc4a:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800cc4c:	2300      	movs	r3, #0
 800cc4e:	60fb      	str	r3, [r7, #12]
 800cc50:	4a5f      	ldr	r2, [pc, #380]	; (800cdd0 <HAL_SD_MspInit+0x1c4>)
 800cc52:	4b5f      	ldr	r3, [pc, #380]	; (800cdd0 <HAL_SD_MspInit+0x1c4>)
 800cc54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc56:	f043 0304 	orr.w	r3, r3, #4
 800cc5a:	6313      	str	r3, [r2, #48]	; 0x30
 800cc5c:	4b5c      	ldr	r3, [pc, #368]	; (800cdd0 <HAL_SD_MspInit+0x1c4>)
 800cc5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc60:	f003 0304 	and.w	r3, r3, #4
 800cc64:	60fb      	str	r3, [r7, #12]
 800cc66:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800cc68:	2300      	movs	r3, #0
 800cc6a:	60bb      	str	r3, [r7, #8]
 800cc6c:	4a58      	ldr	r2, [pc, #352]	; (800cdd0 <HAL_SD_MspInit+0x1c4>)
 800cc6e:	4b58      	ldr	r3, [pc, #352]	; (800cdd0 <HAL_SD_MspInit+0x1c4>)
 800cc70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc72:	f043 0308 	orr.w	r3, r3, #8
 800cc76:	6313      	str	r3, [r2, #48]	; 0x30
 800cc78:	4b55      	ldr	r3, [pc, #340]	; (800cdd0 <HAL_SD_MspInit+0x1c4>)
 800cc7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc7c:	f003 0308 	and.w	r3, r3, #8
 800cc80:	60bb      	str	r3, [r7, #8]
 800cc82:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800cc84:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800cc88:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cc8a:	2302      	movs	r3, #2
 800cc8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cc8e:	2300      	movs	r3, #0
 800cc90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cc92:	2303      	movs	r3, #3
 800cc94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800cc96:	230c      	movs	r3, #12
 800cc98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cc9a:	f107 0314 	add.w	r3, r7, #20
 800cc9e:	4619      	mov	r1, r3
 800cca0:	484c      	ldr	r0, [pc, #304]	; (800cdd4 <HAL_SD_MspInit+0x1c8>)
 800cca2:	f7f5 f99d 	bl	8001fe0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800cca6:	2304      	movs	r3, #4
 800cca8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ccaa:	2302      	movs	r3, #2
 800ccac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ccae:	2300      	movs	r3, #0
 800ccb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ccb2:	2303      	movs	r3, #3
 800ccb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800ccb6:	230c      	movs	r3, #12
 800ccb8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800ccba:	f107 0314 	add.w	r3, r7, #20
 800ccbe:	4619      	mov	r1, r3
 800ccc0:	4845      	ldr	r0, [pc, #276]	; (800cdd8 <HAL_SD_MspInit+0x1cc>)
 800ccc2:	f7f5 f98d 	bl	8001fe0 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 800ccc6:	4b45      	ldr	r3, [pc, #276]	; (800cddc <HAL_SD_MspInit+0x1d0>)
 800ccc8:	4a45      	ldr	r2, [pc, #276]	; (800cde0 <HAL_SD_MspInit+0x1d4>)
 800ccca:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 800cccc:	4b43      	ldr	r3, [pc, #268]	; (800cddc <HAL_SD_MspInit+0x1d0>)
 800ccce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800ccd2:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ccd4:	4b41      	ldr	r3, [pc, #260]	; (800cddc <HAL_SD_MspInit+0x1d0>)
 800ccd6:	2200      	movs	r2, #0
 800ccd8:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ccda:	4b40      	ldr	r3, [pc, #256]	; (800cddc <HAL_SD_MspInit+0x1d0>)
 800ccdc:	2200      	movs	r2, #0
 800ccde:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800cce0:	4b3e      	ldr	r3, [pc, #248]	; (800cddc <HAL_SD_MspInit+0x1d0>)
 800cce2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800cce6:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800cce8:	4b3c      	ldr	r3, [pc, #240]	; (800cddc <HAL_SD_MspInit+0x1d0>)
 800ccea:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ccee:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800ccf0:	4b3a      	ldr	r3, [pc, #232]	; (800cddc <HAL_SD_MspInit+0x1d0>)
 800ccf2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800ccf6:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 800ccf8:	4b38      	ldr	r3, [pc, #224]	; (800cddc <HAL_SD_MspInit+0x1d0>)
 800ccfa:	2220      	movs	r2, #32
 800ccfc:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 800ccfe:	4b37      	ldr	r3, [pc, #220]	; (800cddc <HAL_SD_MspInit+0x1d0>)
 800cd00:	2200      	movs	r2, #0
 800cd02:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800cd04:	4b35      	ldr	r3, [pc, #212]	; (800cddc <HAL_SD_MspInit+0x1d0>)
 800cd06:	2204      	movs	r2, #4
 800cd08:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800cd0a:	4b34      	ldr	r3, [pc, #208]	; (800cddc <HAL_SD_MspInit+0x1d0>)
 800cd0c:	2203      	movs	r2, #3
 800cd0e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800cd10:	4b32      	ldr	r3, [pc, #200]	; (800cddc <HAL_SD_MspInit+0x1d0>)
 800cd12:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800cd16:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 800cd18:	4b30      	ldr	r3, [pc, #192]	; (800cddc <HAL_SD_MspInit+0x1d0>)
 800cd1a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800cd1e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800cd20:	482e      	ldr	r0, [pc, #184]	; (800cddc <HAL_SD_MspInit+0x1d0>)
 800cd22:	f7f4 fdc5 	bl	80018b0 <HAL_DMA_Init>
 800cd26:	4603      	mov	r3, r0
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d001      	beq.n	800cd30 <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 800cd2c:	f7ff fb44 	bl	800c3b8 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	4a2a      	ldr	r2, [pc, #168]	; (800cddc <HAL_SD_MspInit+0x1d0>)
 800cd34:	63da      	str	r2, [r3, #60]	; 0x3c
 800cd36:	4a29      	ldr	r2, [pc, #164]	; (800cddc <HAL_SD_MspInit+0x1d0>)
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 800cd3c:	4b29      	ldr	r3, [pc, #164]	; (800cde4 <HAL_SD_MspInit+0x1d8>)
 800cd3e:	4a2a      	ldr	r2, [pc, #168]	; (800cde8 <HAL_SD_MspInit+0x1dc>)
 800cd40:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800cd42:	4b28      	ldr	r3, [pc, #160]	; (800cde4 <HAL_SD_MspInit+0x1d8>)
 800cd44:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800cd48:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800cd4a:	4b26      	ldr	r3, [pc, #152]	; (800cde4 <HAL_SD_MspInit+0x1d8>)
 800cd4c:	2240      	movs	r2, #64	; 0x40
 800cd4e:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800cd50:	4b24      	ldr	r3, [pc, #144]	; (800cde4 <HAL_SD_MspInit+0x1d8>)
 800cd52:	2200      	movs	r2, #0
 800cd54:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 800cd56:	4b23      	ldr	r3, [pc, #140]	; (800cde4 <HAL_SD_MspInit+0x1d8>)
 800cd58:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800cd5c:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800cd5e:	4b21      	ldr	r3, [pc, #132]	; (800cde4 <HAL_SD_MspInit+0x1d8>)
 800cd60:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800cd64:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800cd66:	4b1f      	ldr	r3, [pc, #124]	; (800cde4 <HAL_SD_MspInit+0x1d8>)
 800cd68:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800cd6c:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 800cd6e:	4b1d      	ldr	r3, [pc, #116]	; (800cde4 <HAL_SD_MspInit+0x1d8>)
 800cd70:	2220      	movs	r2, #32
 800cd72:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 800cd74:	4b1b      	ldr	r3, [pc, #108]	; (800cde4 <HAL_SD_MspInit+0x1d8>)
 800cd76:	2200      	movs	r2, #0
 800cd78:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800cd7a:	4b1a      	ldr	r3, [pc, #104]	; (800cde4 <HAL_SD_MspInit+0x1d8>)
 800cd7c:	2204      	movs	r2, #4
 800cd7e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800cd80:	4b18      	ldr	r3, [pc, #96]	; (800cde4 <HAL_SD_MspInit+0x1d8>)
 800cd82:	2203      	movs	r2, #3
 800cd84:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 800cd86:	4b17      	ldr	r3, [pc, #92]	; (800cde4 <HAL_SD_MspInit+0x1d8>)
 800cd88:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800cd8c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800cd8e:	4b15      	ldr	r3, [pc, #84]	; (800cde4 <HAL_SD_MspInit+0x1d8>)
 800cd90:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800cd94:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 800cd96:	4813      	ldr	r0, [pc, #76]	; (800cde4 <HAL_SD_MspInit+0x1d8>)
 800cd98:	f7f4 fd8a 	bl	80018b0 <HAL_DMA_Init>
 800cd9c:	4603      	mov	r3, r0
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d001      	beq.n	800cda6 <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 800cda2:	f7ff fb09 	bl	800c3b8 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	4a0e      	ldr	r2, [pc, #56]	; (800cde4 <HAL_SD_MspInit+0x1d8>)
 800cdaa:	641a      	str	r2, [r3, #64]	; 0x40
 800cdac:	4a0d      	ldr	r2, [pc, #52]	; (800cde4 <HAL_SD_MspInit+0x1d8>)
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 800cdb2:	2200      	movs	r2, #0
 800cdb4:	2100      	movs	r1, #0
 800cdb6:	2031      	movs	r0, #49	; 0x31
 800cdb8:	f7f4 fd35 	bl	8001826 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 800cdbc:	2031      	movs	r0, #49	; 0x31
 800cdbe:	f7f4 fd4e 	bl	800185e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800cdc2:	bf00      	nop
 800cdc4:	3728      	adds	r7, #40	; 0x28
 800cdc6:	46bd      	mov	sp, r7
 800cdc8:	bd80      	pop	{r7, pc}
 800cdca:	bf00      	nop
 800cdcc:	40012c00 	.word	0x40012c00
 800cdd0:	40023800 	.word	0x40023800
 800cdd4:	40020800 	.word	0x40020800
 800cdd8:	40020c00 	.word	0x40020c00
 800cddc:	200026f0 	.word	0x200026f0
 800cde0:	40026458 	.word	0x40026458
 800cde4:	20002b3c 	.word	0x20002b3c
 800cde8:	400264a0 	.word	0x400264a0

0800cdec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800cdec:	b580      	push	{r7, lr}
 800cdee:	b08c      	sub	sp, #48	; 0x30
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cdf4:	f107 031c 	add.w	r3, r7, #28
 800cdf8:	2200      	movs	r2, #0
 800cdfa:	601a      	str	r2, [r3, #0]
 800cdfc:	605a      	str	r2, [r3, #4]
 800cdfe:	609a      	str	r2, [r3, #8]
 800ce00:	60da      	str	r2, [r3, #12]
 800ce02:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	4a8f      	ldr	r2, [pc, #572]	; (800d048 <HAL_SPI_MspInit+0x25c>)
 800ce0a:	4293      	cmp	r3, r2
 800ce0c:	f040 808a 	bne.w	800cf24 <HAL_SPI_MspInit+0x138>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800ce10:	2300      	movs	r3, #0
 800ce12:	61bb      	str	r3, [r7, #24]
 800ce14:	4a8d      	ldr	r2, [pc, #564]	; (800d04c <HAL_SPI_MspInit+0x260>)
 800ce16:	4b8d      	ldr	r3, [pc, #564]	; (800d04c <HAL_SPI_MspInit+0x260>)
 800ce18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce1a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ce1e:	6413      	str	r3, [r2, #64]	; 0x40
 800ce20:	4b8a      	ldr	r3, [pc, #552]	; (800d04c <HAL_SPI_MspInit+0x260>)
 800ce22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ce28:	61bb      	str	r3, [r7, #24]
 800ce2a:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	617b      	str	r3, [r7, #20]
 800ce30:	4a86      	ldr	r2, [pc, #536]	; (800d04c <HAL_SPI_MspInit+0x260>)
 800ce32:	4b86      	ldr	r3, [pc, #536]	; (800d04c <HAL_SPI_MspInit+0x260>)
 800ce34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce36:	f043 0302 	orr.w	r3, r3, #2
 800ce3a:	6313      	str	r3, [r2, #48]	; 0x30
 800ce3c:	4b83      	ldr	r3, [pc, #524]	; (800d04c <HAL_SPI_MspInit+0x260>)
 800ce3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce40:	f003 0302 	and.w	r3, r3, #2
 800ce44:	617b      	str	r3, [r7, #20]
 800ce46:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800ce48:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800ce4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ce4e:	2302      	movs	r3, #2
 800ce50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce52:	2300      	movs	r3, #0
 800ce54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ce56:	2303      	movs	r3, #3
 800ce58:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800ce5a:	2305      	movs	r3, #5
 800ce5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ce5e:	f107 031c 	add.w	r3, r7, #28
 800ce62:	4619      	mov	r1, r3
 800ce64:	487a      	ldr	r0, [pc, #488]	; (800d050 <HAL_SPI_MspInit+0x264>)
 800ce66:	f7f5 f8bb 	bl	8001fe0 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 800ce6a:	4b7a      	ldr	r3, [pc, #488]	; (800d054 <HAL_SPI_MspInit+0x268>)
 800ce6c:	4a7a      	ldr	r2, [pc, #488]	; (800d058 <HAL_SPI_MspInit+0x26c>)
 800ce6e:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800ce70:	4b78      	ldr	r3, [pc, #480]	; (800d054 <HAL_SPI_MspInit+0x268>)
 800ce72:	2200      	movs	r2, #0
 800ce74:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ce76:	4b77      	ldr	r3, [pc, #476]	; (800d054 <HAL_SPI_MspInit+0x268>)
 800ce78:	2200      	movs	r2, #0
 800ce7a:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ce7c:	4b75      	ldr	r3, [pc, #468]	; (800d054 <HAL_SPI_MspInit+0x268>)
 800ce7e:	2200      	movs	r2, #0
 800ce80:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800ce82:	4b74      	ldr	r3, [pc, #464]	; (800d054 <HAL_SPI_MspInit+0x268>)
 800ce84:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ce88:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800ce8a:	4b72      	ldr	r3, [pc, #456]	; (800d054 <HAL_SPI_MspInit+0x268>)
 800ce8c:	2200      	movs	r2, #0
 800ce8e:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800ce90:	4b70      	ldr	r3, [pc, #448]	; (800d054 <HAL_SPI_MspInit+0x268>)
 800ce92:	2200      	movs	r2, #0
 800ce94:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800ce96:	4b6f      	ldr	r3, [pc, #444]	; (800d054 <HAL_SPI_MspInit+0x268>)
 800ce98:	2200      	movs	r2, #0
 800ce9a:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800ce9c:	4b6d      	ldr	r3, [pc, #436]	; (800d054 <HAL_SPI_MspInit+0x268>)
 800ce9e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800cea2:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800cea4:	4b6b      	ldr	r3, [pc, #428]	; (800d054 <HAL_SPI_MspInit+0x268>)
 800cea6:	2200      	movs	r2, #0
 800cea8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800ceaa:	486a      	ldr	r0, [pc, #424]	; (800d054 <HAL_SPI_MspInit+0x268>)
 800ceac:	f7f4 fd00 	bl	80018b0 <HAL_DMA_Init>
 800ceb0:	4603      	mov	r3, r0
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d001      	beq.n	800ceba <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 800ceb6:	f7ff fa7f 	bl	800c3b8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	4a65      	ldr	r2, [pc, #404]	; (800d054 <HAL_SPI_MspInit+0x268>)
 800cebe:	64da      	str	r2, [r3, #76]	; 0x4c
 800cec0:	4a64      	ldr	r2, [pc, #400]	; (800d054 <HAL_SPI_MspInit+0x268>)
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800cec6:	4b65      	ldr	r3, [pc, #404]	; (800d05c <HAL_SPI_MspInit+0x270>)
 800cec8:	4a65      	ldr	r2, [pc, #404]	; (800d060 <HAL_SPI_MspInit+0x274>)
 800ceca:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800cecc:	4b63      	ldr	r3, [pc, #396]	; (800d05c <HAL_SPI_MspInit+0x270>)
 800cece:	2200      	movs	r2, #0
 800ced0:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ced2:	4b62      	ldr	r3, [pc, #392]	; (800d05c <HAL_SPI_MspInit+0x270>)
 800ced4:	2240      	movs	r2, #64	; 0x40
 800ced6:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ced8:	4b60      	ldr	r3, [pc, #384]	; (800d05c <HAL_SPI_MspInit+0x270>)
 800ceda:	2200      	movs	r2, #0
 800cedc:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800cede:	4b5f      	ldr	r3, [pc, #380]	; (800d05c <HAL_SPI_MspInit+0x270>)
 800cee0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800cee4:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800cee6:	4b5d      	ldr	r3, [pc, #372]	; (800d05c <HAL_SPI_MspInit+0x270>)
 800cee8:	2200      	movs	r2, #0
 800ceea:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800ceec:	4b5b      	ldr	r3, [pc, #364]	; (800d05c <HAL_SPI_MspInit+0x270>)
 800ceee:	2200      	movs	r2, #0
 800cef0:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800cef2:	4b5a      	ldr	r3, [pc, #360]	; (800d05c <HAL_SPI_MspInit+0x270>)
 800cef4:	2200      	movs	r2, #0
 800cef6:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800cef8:	4b58      	ldr	r3, [pc, #352]	; (800d05c <HAL_SPI_MspInit+0x270>)
 800cefa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800cefe:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800cf00:	4b56      	ldr	r3, [pc, #344]	; (800d05c <HAL_SPI_MspInit+0x270>)
 800cf02:	2200      	movs	r2, #0
 800cf04:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800cf06:	4855      	ldr	r0, [pc, #340]	; (800d05c <HAL_SPI_MspInit+0x270>)
 800cf08:	f7f4 fcd2 	bl	80018b0 <HAL_DMA_Init>
 800cf0c:	4603      	mov	r3, r0
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d001      	beq.n	800cf16 <HAL_SPI_MspInit+0x12a>
    {
      Error_Handler();
 800cf12:	f7ff fa51 	bl	800c3b8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	4a50      	ldr	r2, [pc, #320]	; (800d05c <HAL_SPI_MspInit+0x270>)
 800cf1a:	649a      	str	r2, [r3, #72]	; 0x48
 800cf1c:	4a4f      	ldr	r2, [pc, #316]	; (800d05c <HAL_SPI_MspInit+0x270>)
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800cf22:	e08d      	b.n	800d040 <HAL_SPI_MspInit+0x254>
  else if(hspi->Instance==SPI3)
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	4a4e      	ldr	r2, [pc, #312]	; (800d064 <HAL_SPI_MspInit+0x278>)
 800cf2a:	4293      	cmp	r3, r2
 800cf2c:	f040 8088 	bne.w	800d040 <HAL_SPI_MspInit+0x254>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800cf30:	2300      	movs	r3, #0
 800cf32:	613b      	str	r3, [r7, #16]
 800cf34:	4a45      	ldr	r2, [pc, #276]	; (800d04c <HAL_SPI_MspInit+0x260>)
 800cf36:	4b45      	ldr	r3, [pc, #276]	; (800d04c <HAL_SPI_MspInit+0x260>)
 800cf38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cf3e:	6413      	str	r3, [r2, #64]	; 0x40
 800cf40:	4b42      	ldr	r3, [pc, #264]	; (800d04c <HAL_SPI_MspInit+0x260>)
 800cf42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf44:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cf48:	613b      	str	r3, [r7, #16]
 800cf4a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	60fb      	str	r3, [r7, #12]
 800cf50:	4a3e      	ldr	r2, [pc, #248]	; (800d04c <HAL_SPI_MspInit+0x260>)
 800cf52:	4b3e      	ldr	r3, [pc, #248]	; (800d04c <HAL_SPI_MspInit+0x260>)
 800cf54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf56:	f043 0302 	orr.w	r3, r3, #2
 800cf5a:	6313      	str	r3, [r2, #48]	; 0x30
 800cf5c:	4b3b      	ldr	r3, [pc, #236]	; (800d04c <HAL_SPI_MspInit+0x260>)
 800cf5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf60:	f003 0302 	and.w	r3, r3, #2
 800cf64:	60fb      	str	r3, [r7, #12]
 800cf66:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800cf68:	2338      	movs	r3, #56	; 0x38
 800cf6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cf6c:	2302      	movs	r3, #2
 800cf6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cf70:	2300      	movs	r3, #0
 800cf72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cf74:	2303      	movs	r3, #3
 800cf76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800cf78:	2306      	movs	r3, #6
 800cf7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cf7c:	f107 031c 	add.w	r3, r7, #28
 800cf80:	4619      	mov	r1, r3
 800cf82:	4833      	ldr	r0, [pc, #204]	; (800d050 <HAL_SPI_MspInit+0x264>)
 800cf84:	f7f5 f82c 	bl	8001fe0 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream0;
 800cf88:	4b37      	ldr	r3, [pc, #220]	; (800d068 <HAL_SPI_MspInit+0x27c>)
 800cf8a:	4a38      	ldr	r2, [pc, #224]	; (800d06c <HAL_SPI_MspInit+0x280>)
 800cf8c:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 800cf8e:	4b36      	ldr	r3, [pc, #216]	; (800d068 <HAL_SPI_MspInit+0x27c>)
 800cf90:	2200      	movs	r2, #0
 800cf92:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800cf94:	4b34      	ldr	r3, [pc, #208]	; (800d068 <HAL_SPI_MspInit+0x27c>)
 800cf96:	2200      	movs	r2, #0
 800cf98:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800cf9a:	4b33      	ldr	r3, [pc, #204]	; (800d068 <HAL_SPI_MspInit+0x27c>)
 800cf9c:	2200      	movs	r2, #0
 800cf9e:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800cfa0:	4b31      	ldr	r3, [pc, #196]	; (800d068 <HAL_SPI_MspInit+0x27c>)
 800cfa2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800cfa6:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800cfa8:	4b2f      	ldr	r3, [pc, #188]	; (800d068 <HAL_SPI_MspInit+0x27c>)
 800cfaa:	2200      	movs	r2, #0
 800cfac:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800cfae:	4b2e      	ldr	r3, [pc, #184]	; (800d068 <HAL_SPI_MspInit+0x27c>)
 800cfb0:	2200      	movs	r2, #0
 800cfb2:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 800cfb4:	4b2c      	ldr	r3, [pc, #176]	; (800d068 <HAL_SPI_MspInit+0x27c>)
 800cfb6:	2200      	movs	r2, #0
 800cfb8:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800cfba:	4b2b      	ldr	r3, [pc, #172]	; (800d068 <HAL_SPI_MspInit+0x27c>)
 800cfbc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800cfc0:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800cfc2:	4b29      	ldr	r3, [pc, #164]	; (800d068 <HAL_SPI_MspInit+0x27c>)
 800cfc4:	2200      	movs	r2, #0
 800cfc6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 800cfc8:	4827      	ldr	r0, [pc, #156]	; (800d068 <HAL_SPI_MspInit+0x27c>)
 800cfca:	f7f4 fc71 	bl	80018b0 <HAL_DMA_Init>
 800cfce:	4603      	mov	r3, r0
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d001      	beq.n	800cfd8 <HAL_SPI_MspInit+0x1ec>
      Error_Handler();
 800cfd4:	f7ff f9f0 	bl	800c3b8 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi3_rx);
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	4a23      	ldr	r2, [pc, #140]	; (800d068 <HAL_SPI_MspInit+0x27c>)
 800cfdc:	64da      	str	r2, [r3, #76]	; 0x4c
 800cfde:	4a22      	ldr	r2, [pc, #136]	; (800d068 <HAL_SPI_MspInit+0x27c>)
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi3_tx.Instance = DMA1_Stream5;
 800cfe4:	4b22      	ldr	r3, [pc, #136]	; (800d070 <HAL_SPI_MspInit+0x284>)
 800cfe6:	4a23      	ldr	r2, [pc, #140]	; (800d074 <HAL_SPI_MspInit+0x288>)
 800cfe8:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 800cfea:	4b21      	ldr	r3, [pc, #132]	; (800d070 <HAL_SPI_MspInit+0x284>)
 800cfec:	2200      	movs	r2, #0
 800cfee:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800cff0:	4b1f      	ldr	r3, [pc, #124]	; (800d070 <HAL_SPI_MspInit+0x284>)
 800cff2:	2240      	movs	r2, #64	; 0x40
 800cff4:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800cff6:	4b1e      	ldr	r3, [pc, #120]	; (800d070 <HAL_SPI_MspInit+0x284>)
 800cff8:	2200      	movs	r2, #0
 800cffa:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800cffc:	4b1c      	ldr	r3, [pc, #112]	; (800d070 <HAL_SPI_MspInit+0x284>)
 800cffe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d002:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800d004:	4b1a      	ldr	r3, [pc, #104]	; (800d070 <HAL_SPI_MspInit+0x284>)
 800d006:	2200      	movs	r2, #0
 800d008:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800d00a:	4b19      	ldr	r3, [pc, #100]	; (800d070 <HAL_SPI_MspInit+0x284>)
 800d00c:	2200      	movs	r2, #0
 800d00e:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 800d010:	4b17      	ldr	r3, [pc, #92]	; (800d070 <HAL_SPI_MspInit+0x284>)
 800d012:	2200      	movs	r2, #0
 800d014:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800d016:	4b16      	ldr	r3, [pc, #88]	; (800d070 <HAL_SPI_MspInit+0x284>)
 800d018:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d01c:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800d01e:	4b14      	ldr	r3, [pc, #80]	; (800d070 <HAL_SPI_MspInit+0x284>)
 800d020:	2200      	movs	r2, #0
 800d022:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 800d024:	4812      	ldr	r0, [pc, #72]	; (800d070 <HAL_SPI_MspInit+0x284>)
 800d026:	f7f4 fc43 	bl	80018b0 <HAL_DMA_Init>
 800d02a:	4603      	mov	r3, r0
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d001      	beq.n	800d034 <HAL_SPI_MspInit+0x248>
      Error_Handler();
 800d030:	f7ff f9c2 	bl	800c3b8 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	4a0e      	ldr	r2, [pc, #56]	; (800d070 <HAL_SPI_MspInit+0x284>)
 800d038:	649a      	str	r2, [r3, #72]	; 0x48
 800d03a:	4a0d      	ldr	r2, [pc, #52]	; (800d070 <HAL_SPI_MspInit+0x284>)
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	6393      	str	r3, [r2, #56]	; 0x38
}
 800d040:	bf00      	nop
 800d042:	3730      	adds	r7, #48	; 0x30
 800d044:	46bd      	mov	sp, r7
 800d046:	bd80      	pop	{r7, pc}
 800d048:	40003800 	.word	0x40003800
 800d04c:	40023800 	.word	0x40023800
 800d050:	40020400 	.word	0x40020400
 800d054:	200028bc 	.word	0x200028bc
 800d058:	40026058 	.word	0x40026058
 800d05c:	20002d18 	.word	0x20002d18
 800d060:	40026070 	.word	0x40026070
 800d064:	40003c00 	.word	0x40003c00
 800d068:	20002d78 	.word	0x20002d78
 800d06c:	40026010 	.word	0x40026010
 800d070:	200029b4 	.word	0x200029b4
 800d074:	40026088 	.word	0x40026088

0800d078 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800d078:	b480      	push	{r7}
 800d07a:	b085      	sub	sp, #20
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d088:	d10e      	bne.n	800d0a8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800d08a:	2300      	movs	r3, #0
 800d08c:	60fb      	str	r3, [r7, #12]
 800d08e:	4a13      	ldr	r2, [pc, #76]	; (800d0dc <HAL_TIM_Base_MspInit+0x64>)
 800d090:	4b12      	ldr	r3, [pc, #72]	; (800d0dc <HAL_TIM_Base_MspInit+0x64>)
 800d092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d094:	f043 0301 	orr.w	r3, r3, #1
 800d098:	6413      	str	r3, [r2, #64]	; 0x40
 800d09a:	4b10      	ldr	r3, [pc, #64]	; (800d0dc <HAL_TIM_Base_MspInit+0x64>)
 800d09c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d09e:	f003 0301 	and.w	r3, r3, #1
 800d0a2:	60fb      	str	r3, [r7, #12]
 800d0a4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800d0a6:	e012      	b.n	800d0ce <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	4a0c      	ldr	r2, [pc, #48]	; (800d0e0 <HAL_TIM_Base_MspInit+0x68>)
 800d0ae:	4293      	cmp	r3, r2
 800d0b0:	d10d      	bne.n	800d0ce <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	60bb      	str	r3, [r7, #8]
 800d0b6:	4a09      	ldr	r2, [pc, #36]	; (800d0dc <HAL_TIM_Base_MspInit+0x64>)
 800d0b8:	4b08      	ldr	r3, [pc, #32]	; (800d0dc <HAL_TIM_Base_MspInit+0x64>)
 800d0ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0bc:	f043 0302 	orr.w	r3, r3, #2
 800d0c0:	6413      	str	r3, [r2, #64]	; 0x40
 800d0c2:	4b06      	ldr	r3, [pc, #24]	; (800d0dc <HAL_TIM_Base_MspInit+0x64>)
 800d0c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0c6:	f003 0302 	and.w	r3, r3, #2
 800d0ca:	60bb      	str	r3, [r7, #8]
 800d0cc:	68bb      	ldr	r3, [r7, #8]
}
 800d0ce:	bf00      	nop
 800d0d0:	3714      	adds	r7, #20
 800d0d2:	46bd      	mov	sp, r7
 800d0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d8:	4770      	bx	lr
 800d0da:	bf00      	nop
 800d0dc:	40023800 	.word	0x40023800
 800d0e0:	40000400 	.word	0x40000400

0800d0e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800d0e4:	b580      	push	{r7, lr}
 800d0e6:	b08a      	sub	sp, #40	; 0x28
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d0ec:	f107 0314 	add.w	r3, r7, #20
 800d0f0:	2200      	movs	r2, #0
 800d0f2:	601a      	str	r2, [r3, #0]
 800d0f4:	605a      	str	r2, [r3, #4]
 800d0f6:	609a      	str	r2, [r3, #8]
 800d0f8:	60da      	str	r2, [r3, #12]
 800d0fa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	4a47      	ldr	r2, [pc, #284]	; (800d220 <HAL_UART_MspInit+0x13c>)
 800d102:	4293      	cmp	r3, r2
 800d104:	f040 8088 	bne.w	800d218 <HAL_UART_MspInit+0x134>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800d108:	2300      	movs	r3, #0
 800d10a:	613b      	str	r3, [r7, #16]
 800d10c:	4a45      	ldr	r2, [pc, #276]	; (800d224 <HAL_UART_MspInit+0x140>)
 800d10e:	4b45      	ldr	r3, [pc, #276]	; (800d224 <HAL_UART_MspInit+0x140>)
 800d110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d112:	f043 0320 	orr.w	r3, r3, #32
 800d116:	6453      	str	r3, [r2, #68]	; 0x44
 800d118:	4b42      	ldr	r3, [pc, #264]	; (800d224 <HAL_UART_MspInit+0x140>)
 800d11a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d11c:	f003 0320 	and.w	r3, r3, #32
 800d120:	613b      	str	r3, [r7, #16]
 800d122:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d124:	2300      	movs	r3, #0
 800d126:	60fb      	str	r3, [r7, #12]
 800d128:	4a3e      	ldr	r2, [pc, #248]	; (800d224 <HAL_UART_MspInit+0x140>)
 800d12a:	4b3e      	ldr	r3, [pc, #248]	; (800d224 <HAL_UART_MspInit+0x140>)
 800d12c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d12e:	f043 0304 	orr.w	r3, r3, #4
 800d132:	6313      	str	r3, [r2, #48]	; 0x30
 800d134:	4b3b      	ldr	r3, [pc, #236]	; (800d224 <HAL_UART_MspInit+0x140>)
 800d136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d138:	f003 0304 	and.w	r3, r3, #4
 800d13c:	60fb      	str	r3, [r7, #12]
 800d13e:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration    
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800d140:	23c0      	movs	r3, #192	; 0xc0
 800d142:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d144:	2302      	movs	r3, #2
 800d146:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800d148:	2301      	movs	r3, #1
 800d14a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d14c:	2303      	movs	r3, #3
 800d14e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800d150:	2308      	movs	r3, #8
 800d152:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d154:	f107 0314 	add.w	r3, r7, #20
 800d158:	4619      	mov	r1, r3
 800d15a:	4833      	ldr	r0, [pc, #204]	; (800d228 <HAL_UART_MspInit+0x144>)
 800d15c:	f7f4 ff40 	bl	8001fe0 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 800d160:	4b32      	ldr	r3, [pc, #200]	; (800d22c <HAL_UART_MspInit+0x148>)
 800d162:	4a33      	ldr	r2, [pc, #204]	; (800d230 <HAL_UART_MspInit+0x14c>)
 800d164:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800d166:	4b31      	ldr	r3, [pc, #196]	; (800d22c <HAL_UART_MspInit+0x148>)
 800d168:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800d16c:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800d16e:	4b2f      	ldr	r3, [pc, #188]	; (800d22c <HAL_UART_MspInit+0x148>)
 800d170:	2200      	movs	r2, #0
 800d172:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800d174:	4b2d      	ldr	r3, [pc, #180]	; (800d22c <HAL_UART_MspInit+0x148>)
 800d176:	2200      	movs	r2, #0
 800d178:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800d17a:	4b2c      	ldr	r3, [pc, #176]	; (800d22c <HAL_UART_MspInit+0x148>)
 800d17c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d180:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800d182:	4b2a      	ldr	r3, [pc, #168]	; (800d22c <HAL_UART_MspInit+0x148>)
 800d184:	2200      	movs	r2, #0
 800d186:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800d188:	4b28      	ldr	r3, [pc, #160]	; (800d22c <HAL_UART_MspInit+0x148>)
 800d18a:	2200      	movs	r2, #0
 800d18c:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 800d18e:	4b27      	ldr	r3, [pc, #156]	; (800d22c <HAL_UART_MspInit+0x148>)
 800d190:	2200      	movs	r2, #0
 800d192:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 800d194:	4b25      	ldr	r3, [pc, #148]	; (800d22c <HAL_UART_MspInit+0x148>)
 800d196:	2200      	movs	r2, #0
 800d198:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800d19a:	4b24      	ldr	r3, [pc, #144]	; (800d22c <HAL_UART_MspInit+0x148>)
 800d19c:	2200      	movs	r2, #0
 800d19e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800d1a0:	4822      	ldr	r0, [pc, #136]	; (800d22c <HAL_UART_MspInit+0x148>)
 800d1a2:	f7f4 fb85 	bl	80018b0 <HAL_DMA_Init>
 800d1a6:	4603      	mov	r3, r0
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d001      	beq.n	800d1b0 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 800d1ac:	f7ff f904 	bl	800c3b8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	4a1e      	ldr	r2, [pc, #120]	; (800d22c <HAL_UART_MspInit+0x148>)
 800d1b4:	635a      	str	r2, [r3, #52]	; 0x34
 800d1b6:	4a1d      	ldr	r2, [pc, #116]	; (800d22c <HAL_UART_MspInit+0x148>)
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream7;
 800d1bc:	4b1d      	ldr	r3, [pc, #116]	; (800d234 <HAL_UART_MspInit+0x150>)
 800d1be:	4a1e      	ldr	r2, [pc, #120]	; (800d238 <HAL_UART_MspInit+0x154>)
 800d1c0:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800d1c2:	4b1c      	ldr	r3, [pc, #112]	; (800d234 <HAL_UART_MspInit+0x150>)
 800d1c4:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800d1c8:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800d1ca:	4b1a      	ldr	r3, [pc, #104]	; (800d234 <HAL_UART_MspInit+0x150>)
 800d1cc:	2240      	movs	r2, #64	; 0x40
 800d1ce:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800d1d0:	4b18      	ldr	r3, [pc, #96]	; (800d234 <HAL_UART_MspInit+0x150>)
 800d1d2:	2200      	movs	r2, #0
 800d1d4:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 800d1d6:	4b17      	ldr	r3, [pc, #92]	; (800d234 <HAL_UART_MspInit+0x150>)
 800d1d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d1dc:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800d1de:	4b15      	ldr	r3, [pc, #84]	; (800d234 <HAL_UART_MspInit+0x150>)
 800d1e0:	2200      	movs	r2, #0
 800d1e2:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800d1e4:	4b13      	ldr	r3, [pc, #76]	; (800d234 <HAL_UART_MspInit+0x150>)
 800d1e6:	2200      	movs	r2, #0
 800d1e8:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 800d1ea:	4b12      	ldr	r3, [pc, #72]	; (800d234 <HAL_UART_MspInit+0x150>)
 800d1ec:	2200      	movs	r2, #0
 800d1ee:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 800d1f0:	4b10      	ldr	r3, [pc, #64]	; (800d234 <HAL_UART_MspInit+0x150>)
 800d1f2:	2200      	movs	r2, #0
 800d1f4:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800d1f6:	4b0f      	ldr	r3, [pc, #60]	; (800d234 <HAL_UART_MspInit+0x150>)
 800d1f8:	2200      	movs	r2, #0
 800d1fa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800d1fc:	480d      	ldr	r0, [pc, #52]	; (800d234 <HAL_UART_MspInit+0x150>)
 800d1fe:	f7f4 fb57 	bl	80018b0 <HAL_DMA_Init>
 800d202:	4603      	mov	r3, r0
 800d204:	2b00      	cmp	r3, #0
 800d206:	d001      	beq.n	800d20c <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 800d208:	f7ff f8d6 	bl	800c3b8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	4a09      	ldr	r2, [pc, #36]	; (800d234 <HAL_UART_MspInit+0x150>)
 800d210:	631a      	str	r2, [r3, #48]	; 0x30
 800d212:	4a08      	ldr	r2, [pc, #32]	; (800d234 <HAL_UART_MspInit+0x150>)
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800d218:	bf00      	nop
 800d21a:	3728      	adds	r7, #40	; 0x28
 800d21c:	46bd      	mov	sp, r7
 800d21e:	bd80      	pop	{r7, pc}
 800d220:	40011400 	.word	0x40011400
 800d224:	40023800 	.word	0x40023800
 800d228:	40020800 	.word	0x40020800
 800d22c:	20002750 	.word	0x20002750
 800d230:	40026428 	.word	0x40026428
 800d234:	20002a14 	.word	0x20002a14
 800d238:	400264b8 	.word	0x400264b8

0800d23c <SVC_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800d23c:	b480      	push	{r7}
 800d23e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800d240:	bf00      	nop
 800d242:	46bd      	mov	sp, r7
 800d244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d248:	4770      	bx	lr

0800d24a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800d24a:	b480      	push	{r7}
 800d24c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800d24e:	bf00      	nop
 800d250:	46bd      	mov	sp, r7
 800d252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d256:	4770      	bx	lr

0800d258 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800d258:	b580      	push	{r7, lr}
 800d25a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800d25c:	f7f3 ff32 	bl	80010c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800d260:	bf00      	nop
 800d262:	bd80      	pop	{r7, pc}

0800d264 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800d264:	b580      	push	{r7, lr}
 800d266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	/* This interrupt occurs when LIFTOFF_UMB Pin falls from 3.3V to GND (which means liftoff has occured)
	 *cancel same interrupt, activate post launch timer, update variable launch*/
	if(arm == 1){
 800d268:	4b08      	ldr	r3, [pc, #32]	; (800d28c <EXTI1_IRQHandler+0x28>)
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	2b01      	cmp	r3, #1
 800d26e:	d108      	bne.n	800d282 <EXTI1_IRQHandler+0x1e>
	HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 800d270:	2007      	movs	r0, #7
 800d272:	f7f4 fb02 	bl	800187a <HAL_NVIC_DisableIRQ>
	HAL_TIM_Base_Start_IT(&htim2);
 800d276:	4806      	ldr	r0, [pc, #24]	; (800d290 <EXTI1_IRQHandler+0x2c>)
 800d278:	f7f8 fef1 	bl	800605e <HAL_TIM_Base_Start_IT>
	launch = 1;
 800d27c:	4b05      	ldr	r3, [pc, #20]	; (800d294 <EXTI1_IRQHandler+0x30>)
 800d27e:	2201      	movs	r2, #1
 800d280:	601a      	str	r2, [r3, #0]
	}
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800d282:	2002      	movs	r0, #2
 800d284:	f7f5 f858 	bl	8002338 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800d288:	bf00      	nop
 800d28a:	bd80      	pop	{r7, pc}
 800d28c:	2000045c 	.word	0x2000045c
 800d290:	20002c60 	.word	0x20002c60
 800d294:	20000460 	.word	0x20000460

0800d298 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800d298:	b580      	push	{r7, lr}
 800d29a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 800d29c:	4802      	ldr	r0, [pc, #8]	; (800d2a8 <DMA1_Stream0_IRQHandler+0x10>)
 800d29e:	f7f4 fc37 	bl	8001b10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800d2a2:	bf00      	nop
 800d2a4:	bd80      	pop	{r7, pc}
 800d2a6:	bf00      	nop
 800d2a8:	20002d78 	.word	0x20002d78

0800d2ac <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800d2ac:	b580      	push	{r7, lr}
 800d2ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800d2b0:	4802      	ldr	r0, [pc, #8]	; (800d2bc <DMA1_Stream3_IRQHandler+0x10>)
 800d2b2:	f7f4 fc2d 	bl	8001b10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800d2b6:	bf00      	nop
 800d2b8:	bd80      	pop	{r7, pc}
 800d2ba:	bf00      	nop
 800d2bc:	200028bc 	.word	0x200028bc

0800d2c0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800d2c0:	b580      	push	{r7, lr}
 800d2c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800d2c4:	4802      	ldr	r0, [pc, #8]	; (800d2d0 <DMA1_Stream4_IRQHandler+0x10>)
 800d2c6:	f7f4 fc23 	bl	8001b10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800d2ca:	bf00      	nop
 800d2cc:	bd80      	pop	{r7, pc}
 800d2ce:	bf00      	nop
 800d2d0:	20002d18 	.word	0x20002d18

0800d2d4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800d2d4:	b580      	push	{r7, lr}
 800d2d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 800d2d8:	4802      	ldr	r0, [pc, #8]	; (800d2e4 <DMA1_Stream5_IRQHandler+0x10>)
 800d2da:	f7f4 fc19 	bl	8001b10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800d2de:	bf00      	nop
 800d2e0:	bd80      	pop	{r7, pc}
 800d2e2:	bf00      	nop
 800d2e4:	200029b4 	.word	0x200029b4

0800d2e8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800d2e8:	b580      	push	{r7, lr}
 800d2ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	if(arm == 1){sample = 1;}
 800d2ec:	4b06      	ldr	r3, [pc, #24]	; (800d308 <EXTI9_5_IRQHandler+0x20>)
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	2b01      	cmp	r3, #1
 800d2f2:	d102      	bne.n	800d2fa <EXTI9_5_IRQHandler+0x12>
 800d2f4:	4b05      	ldr	r3, [pc, #20]	; (800d30c <EXTI9_5_IRQHandler+0x24>)
 800d2f6:	2201      	movs	r2, #1
 800d2f8:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800d2fa:	f44f 7080 	mov.w	r0, #256	; 0x100
 800d2fe:	f7f5 f81b 	bl	8002338 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800d302:	bf00      	nop
 800d304:	bd80      	pop	{r7, pc}
 800d306:	bf00      	nop
 800d308:	2000045c 	.word	0x2000045c
 800d30c:	20000464 	.word	0x20000464

0800d310 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 800d310:	b580      	push	{r7, lr}
 800d312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800d314:	4802      	ldr	r0, [pc, #8]	; (800d320 <SDIO_IRQHandler+0x10>)
 800d316:	f7f6 fe95 	bl	8004044 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800d31a:	bf00      	nop
 800d31c:	bd80      	pop	{r7, pc}
 800d31e:	bf00      	nop
 800d320:	20002b9c 	.word	0x20002b9c

0800d324 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800d324:	b580      	push	{r7, lr}
 800d326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800d328:	4802      	ldr	r0, [pc, #8]	; (800d334 <DMA2_Stream0_IRQHandler+0x10>)
 800d32a:	f7f4 fbf1 	bl	8001b10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800d32e:	bf00      	nop
 800d330:	bd80      	pop	{r7, pc}
 800d332:	bf00      	nop
 800d334:	20002abc 	.word	0x20002abc

0800d338 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800d338:	b580      	push	{r7, lr}
 800d33a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800d33c:	4802      	ldr	r0, [pc, #8]	; (800d348 <DMA2_Stream1_IRQHandler+0x10>)
 800d33e:	f7f4 fbe7 	bl	8001b10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800d342:	bf00      	nop
 800d344:	bd80      	pop	{r7, pc}
 800d346:	bf00      	nop
 800d348:	20002750 	.word	0x20002750

0800d34c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800d34c:	b580      	push	{r7, lr}
 800d34e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800d350:	4802      	ldr	r0, [pc, #8]	; (800d35c <DMA2_Stream2_IRQHandler+0x10>)
 800d352:	f7f4 fbdd 	bl	8001b10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800d356:	bf00      	nop
 800d358:	bd80      	pop	{r7, pc}
 800d35a:	bf00      	nop
 800d35c:	20002cb8 	.word	0x20002cb8

0800d360 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800d360:	b580      	push	{r7, lr}
 800d362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800d364:	4802      	ldr	r0, [pc, #8]	; (800d370 <DMA2_Stream3_IRQHandler+0x10>)
 800d366:	f7f4 fbd3 	bl	8001b10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800d36a:	bf00      	nop
 800d36c:	bd80      	pop	{r7, pc}
 800d36e:	bf00      	nop
 800d370:	200026f0 	.word	0x200026f0

0800d374 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800d374:	b580      	push	{r7, lr}
 800d376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 800d378:	4802      	ldr	r0, [pc, #8]	; (800d384 <DMA2_Stream6_IRQHandler+0x10>)
 800d37a:	f7f4 fbc9 	bl	8001b10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800d37e:	bf00      	nop
 800d380:	bd80      	pop	{r7, pc}
 800d382:	bf00      	nop
 800d384:	20002b3c 	.word	0x20002b3c

0800d388 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800d388:	b580      	push	{r7, lr}
 800d38a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 800d38c:	4802      	ldr	r0, [pc, #8]	; (800d398 <DMA2_Stream7_IRQHandler+0x10>)
 800d38e:	f7f4 fbbf 	bl	8001b10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800d392:	bf00      	nop
 800d394:	bd80      	pop	{r7, pc}
 800d396:	bf00      	nop
 800d398:	20002a14 	.word	0x20002a14

0800d39c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800d39c:	b590      	push	{r4, r7, lr}
 800d39e:	b087      	sub	sp, #28
 800d3a0:	af00      	add	r7, sp, #0
 800d3a2:	60f8      	str	r0, [r7, #12]
 800d3a4:	60b9      	str	r1, [r7, #8]
 800d3a6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d3a8:	2300      	movs	r3, #0
 800d3aa:	617b      	str	r3, [r7, #20]
 800d3ac:	e00a      	b.n	800d3c4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800d3ae:	68bc      	ldr	r4, [r7, #8]
 800d3b0:	1c63      	adds	r3, r4, #1
 800d3b2:	60bb      	str	r3, [r7, #8]
 800d3b4:	f3af 8000 	nop.w
 800d3b8:	4603      	mov	r3, r0
 800d3ba:	b2db      	uxtb	r3, r3
 800d3bc:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d3be:	697b      	ldr	r3, [r7, #20]
 800d3c0:	3301      	adds	r3, #1
 800d3c2:	617b      	str	r3, [r7, #20]
 800d3c4:	697a      	ldr	r2, [r7, #20]
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	429a      	cmp	r2, r3
 800d3ca:	dbf0      	blt.n	800d3ae <_read+0x12>
	}

return len;
 800d3cc:	687b      	ldr	r3, [r7, #4]
}
 800d3ce:	4618      	mov	r0, r3
 800d3d0:	371c      	adds	r7, #28
 800d3d2:	46bd      	mov	sp, r7
 800d3d4:	bd90      	pop	{r4, r7, pc}

0800d3d6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800d3d6:	b580      	push	{r7, lr}
 800d3d8:	b086      	sub	sp, #24
 800d3da:	af00      	add	r7, sp, #0
 800d3dc:	60f8      	str	r0, [r7, #12]
 800d3de:	60b9      	str	r1, [r7, #8]
 800d3e0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d3e2:	2300      	movs	r3, #0
 800d3e4:	617b      	str	r3, [r7, #20]
 800d3e6:	e009      	b.n	800d3fc <_write+0x26>
	{
		__io_putchar(*ptr++);
 800d3e8:	68bb      	ldr	r3, [r7, #8]
 800d3ea:	1c5a      	adds	r2, r3, #1
 800d3ec:	60ba      	str	r2, [r7, #8]
 800d3ee:	781b      	ldrb	r3, [r3, #0]
 800d3f0:	4618      	mov	r0, r3
 800d3f2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d3f6:	697b      	ldr	r3, [r7, #20]
 800d3f8:	3301      	adds	r3, #1
 800d3fa:	617b      	str	r3, [r7, #20]
 800d3fc:	697a      	ldr	r2, [r7, #20]
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	429a      	cmp	r2, r3
 800d402:	dbf1      	blt.n	800d3e8 <_write+0x12>
	}
	return len;
 800d404:	687b      	ldr	r3, [r7, #4]
}
 800d406:	4618      	mov	r0, r3
 800d408:	3718      	adds	r7, #24
 800d40a:	46bd      	mov	sp, r7
 800d40c:	bd80      	pop	{r7, pc}
	...

0800d410 <_sbrk>:

caddr_t _sbrk(int incr)
{
 800d410:	b580      	push	{r7, lr}
 800d412:	b084      	sub	sp, #16
 800d414:	af00      	add	r7, sp, #0
 800d416:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800d418:	4b11      	ldr	r3, [pc, #68]	; (800d460 <_sbrk+0x50>)
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d102      	bne.n	800d426 <_sbrk+0x16>
		heap_end = &end;
 800d420:	4b0f      	ldr	r3, [pc, #60]	; (800d460 <_sbrk+0x50>)
 800d422:	4a10      	ldr	r2, [pc, #64]	; (800d464 <_sbrk+0x54>)
 800d424:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800d426:	4b0e      	ldr	r3, [pc, #56]	; (800d460 <_sbrk+0x50>)
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800d42c:	4b0c      	ldr	r3, [pc, #48]	; (800d460 <_sbrk+0x50>)
 800d42e:	681a      	ldr	r2, [r3, #0]
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	4413      	add	r3, r2
 800d434:	466a      	mov	r2, sp
 800d436:	4293      	cmp	r3, r2
 800d438:	d907      	bls.n	800d44a <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800d43a:	f000 f8a9 	bl	800d590 <__errno>
 800d43e:	4602      	mov	r2, r0
 800d440:	230c      	movs	r3, #12
 800d442:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800d444:	f04f 33ff 	mov.w	r3, #4294967295
 800d448:	e006      	b.n	800d458 <_sbrk+0x48>
	}

	heap_end += incr;
 800d44a:	4b05      	ldr	r3, [pc, #20]	; (800d460 <_sbrk+0x50>)
 800d44c:	681a      	ldr	r2, [r3, #0]
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	4413      	add	r3, r2
 800d452:	4a03      	ldr	r2, [pc, #12]	; (800d460 <_sbrk+0x50>)
 800d454:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800d456:	68fb      	ldr	r3, [r7, #12]
}
 800d458:	4618      	mov	r0, r3
 800d45a:	3710      	adds	r7, #16
 800d45c:	46bd      	mov	sp, r7
 800d45e:	bd80      	pop	{r7, pc}
 800d460:	20000674 	.word	0x20000674
 800d464:	20002ddc 	.word	0x20002ddc

0800d468 <_close>:

int _close(int file)
{
 800d468:	b480      	push	{r7}
 800d46a:	b083      	sub	sp, #12
 800d46c:	af00      	add	r7, sp, #0
 800d46e:	6078      	str	r0, [r7, #4]
	return -1;
 800d470:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d474:	4618      	mov	r0, r3
 800d476:	370c      	adds	r7, #12
 800d478:	46bd      	mov	sp, r7
 800d47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47e:	4770      	bx	lr

0800d480 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800d480:	b480      	push	{r7}
 800d482:	b083      	sub	sp, #12
 800d484:	af00      	add	r7, sp, #0
 800d486:	6078      	str	r0, [r7, #4]
 800d488:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800d48a:	683b      	ldr	r3, [r7, #0]
 800d48c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800d490:	605a      	str	r2, [r3, #4]
	return 0;
 800d492:	2300      	movs	r3, #0
}
 800d494:	4618      	mov	r0, r3
 800d496:	370c      	adds	r7, #12
 800d498:	46bd      	mov	sp, r7
 800d49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d49e:	4770      	bx	lr

0800d4a0 <_isatty>:

int _isatty(int file)
{
 800d4a0:	b480      	push	{r7}
 800d4a2:	b083      	sub	sp, #12
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	6078      	str	r0, [r7, #4]
	return 1;
 800d4a8:	2301      	movs	r3, #1
}
 800d4aa:	4618      	mov	r0, r3
 800d4ac:	370c      	adds	r7, #12
 800d4ae:	46bd      	mov	sp, r7
 800d4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4b4:	4770      	bx	lr

0800d4b6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800d4b6:	b480      	push	{r7}
 800d4b8:	b085      	sub	sp, #20
 800d4ba:	af00      	add	r7, sp, #0
 800d4bc:	60f8      	str	r0, [r7, #12]
 800d4be:	60b9      	str	r1, [r7, #8]
 800d4c0:	607a      	str	r2, [r7, #4]
	return 0;
 800d4c2:	2300      	movs	r3, #0
}
 800d4c4:	4618      	mov	r0, r3
 800d4c6:	3714      	adds	r7, #20
 800d4c8:	46bd      	mov	sp, r7
 800d4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ce:	4770      	bx	lr

0800d4d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800d4d0:	b480      	push	{r7}
 800d4d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800d4d4:	4a16      	ldr	r2, [pc, #88]	; (800d530 <SystemInit+0x60>)
 800d4d6:	4b16      	ldr	r3, [pc, #88]	; (800d530 <SystemInit+0x60>)
 800d4d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d4dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d4e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800d4e4:	4a13      	ldr	r2, [pc, #76]	; (800d534 <SystemInit+0x64>)
 800d4e6:	4b13      	ldr	r3, [pc, #76]	; (800d534 <SystemInit+0x64>)
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	f043 0301 	orr.w	r3, r3, #1
 800d4ee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800d4f0:	4b10      	ldr	r3, [pc, #64]	; (800d534 <SystemInit+0x64>)
 800d4f2:	2200      	movs	r2, #0
 800d4f4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800d4f6:	4a0f      	ldr	r2, [pc, #60]	; (800d534 <SystemInit+0x64>)
 800d4f8:	4b0e      	ldr	r3, [pc, #56]	; (800d534 <SystemInit+0x64>)
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800d500:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d504:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800d506:	4b0b      	ldr	r3, [pc, #44]	; (800d534 <SystemInit+0x64>)
 800d508:	4a0b      	ldr	r2, [pc, #44]	; (800d538 <SystemInit+0x68>)
 800d50a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800d50c:	4a09      	ldr	r2, [pc, #36]	; (800d534 <SystemInit+0x64>)
 800d50e:	4b09      	ldr	r3, [pc, #36]	; (800d534 <SystemInit+0x64>)
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d516:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800d518:	4b06      	ldr	r3, [pc, #24]	; (800d534 <SystemInit+0x64>)
 800d51a:	2200      	movs	r2, #0
 800d51c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800d51e:	4b04      	ldr	r3, [pc, #16]	; (800d530 <SystemInit+0x60>)
 800d520:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800d524:	609a      	str	r2, [r3, #8]
#endif
}
 800d526:	bf00      	nop
 800d528:	46bd      	mov	sp, r7
 800d52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d52e:	4770      	bx	lr
 800d530:	e000ed00 	.word	0xe000ed00
 800d534:	40023800 	.word	0x40023800
 800d538:	24003010 	.word	0x24003010

0800d53c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800d53c:	f8df d034 	ldr.w	sp, [pc, #52]	; 800d574 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800d540:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800d542:	e003      	b.n	800d54c <LoopCopyDataInit>

0800d544 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800d544:	4b0c      	ldr	r3, [pc, #48]	; (800d578 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800d546:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800d548:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800d54a:	3104      	adds	r1, #4

0800d54c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800d54c:	480b      	ldr	r0, [pc, #44]	; (800d57c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800d54e:	4b0c      	ldr	r3, [pc, #48]	; (800d580 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800d550:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800d552:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800d554:	d3f6      	bcc.n	800d544 <CopyDataInit>
  ldr  r2, =_sbss
 800d556:	4a0b      	ldr	r2, [pc, #44]	; (800d584 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800d558:	e002      	b.n	800d560 <LoopFillZerobss>

0800d55a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800d55a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800d55c:	f842 3b04 	str.w	r3, [r2], #4

0800d560 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800d560:	4b09      	ldr	r3, [pc, #36]	; (800d588 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800d562:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800d564:	d3f9      	bcc.n	800d55a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800d566:	f7ff ffb3 	bl	800d4d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800d56a:	f000 f817 	bl	800d59c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800d56e:	f7fd fe55 	bl	800b21c <main>
  bx  lr    
 800d572:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800d574:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800d578:	0800e7f4 	.word	0x0800e7f4
  ldr  r0, =_sdata
 800d57c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800d580:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 800d584:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 800d588:	20002ddc 	.word	0x20002ddc

0800d58c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800d58c:	e7fe      	b.n	800d58c <ADC_IRQHandler>
	...

0800d590 <__errno>:
 800d590:	4b01      	ldr	r3, [pc, #4]	; (800d598 <__errno+0x8>)
 800d592:	6818      	ldr	r0, [r3, #0]
 800d594:	4770      	bx	lr
 800d596:	bf00      	nop
 800d598:	20000020 	.word	0x20000020

0800d59c <__libc_init_array>:
 800d59c:	b570      	push	{r4, r5, r6, lr}
 800d59e:	4e0d      	ldr	r6, [pc, #52]	; (800d5d4 <__libc_init_array+0x38>)
 800d5a0:	4c0d      	ldr	r4, [pc, #52]	; (800d5d8 <__libc_init_array+0x3c>)
 800d5a2:	1ba4      	subs	r4, r4, r6
 800d5a4:	10a4      	asrs	r4, r4, #2
 800d5a6:	2500      	movs	r5, #0
 800d5a8:	42a5      	cmp	r5, r4
 800d5aa:	d109      	bne.n	800d5c0 <__libc_init_array+0x24>
 800d5ac:	4e0b      	ldr	r6, [pc, #44]	; (800d5dc <__libc_init_array+0x40>)
 800d5ae:	4c0c      	ldr	r4, [pc, #48]	; (800d5e0 <__libc_init_array+0x44>)
 800d5b0:	f001 f830 	bl	800e614 <_init>
 800d5b4:	1ba4      	subs	r4, r4, r6
 800d5b6:	10a4      	asrs	r4, r4, #2
 800d5b8:	2500      	movs	r5, #0
 800d5ba:	42a5      	cmp	r5, r4
 800d5bc:	d105      	bne.n	800d5ca <__libc_init_array+0x2e>
 800d5be:	bd70      	pop	{r4, r5, r6, pc}
 800d5c0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d5c4:	4798      	blx	r3
 800d5c6:	3501      	adds	r5, #1
 800d5c8:	e7ee      	b.n	800d5a8 <__libc_init_array+0xc>
 800d5ca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d5ce:	4798      	blx	r3
 800d5d0:	3501      	adds	r5, #1
 800d5d2:	e7f2      	b.n	800d5ba <__libc_init_array+0x1e>
 800d5d4:	0800e7ec 	.word	0x0800e7ec
 800d5d8:	0800e7ec 	.word	0x0800e7ec
 800d5dc:	0800e7ec 	.word	0x0800e7ec
 800d5e0:	0800e7f0 	.word	0x0800e7f0

0800d5e4 <memcpy>:
 800d5e4:	b510      	push	{r4, lr}
 800d5e6:	1e43      	subs	r3, r0, #1
 800d5e8:	440a      	add	r2, r1
 800d5ea:	4291      	cmp	r1, r2
 800d5ec:	d100      	bne.n	800d5f0 <memcpy+0xc>
 800d5ee:	bd10      	pop	{r4, pc}
 800d5f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d5f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d5f8:	e7f7      	b.n	800d5ea <memcpy+0x6>

0800d5fa <memset>:
 800d5fa:	4402      	add	r2, r0
 800d5fc:	4603      	mov	r3, r0
 800d5fe:	4293      	cmp	r3, r2
 800d600:	d100      	bne.n	800d604 <memset+0xa>
 800d602:	4770      	bx	lr
 800d604:	f803 1b01 	strb.w	r1, [r3], #1
 800d608:	e7f9      	b.n	800d5fe <memset+0x4>
	...

0800d60c <iprintf>:
 800d60c:	b40f      	push	{r0, r1, r2, r3}
 800d60e:	4b0a      	ldr	r3, [pc, #40]	; (800d638 <iprintf+0x2c>)
 800d610:	b513      	push	{r0, r1, r4, lr}
 800d612:	681c      	ldr	r4, [r3, #0]
 800d614:	b124      	cbz	r4, 800d620 <iprintf+0x14>
 800d616:	69a3      	ldr	r3, [r4, #24]
 800d618:	b913      	cbnz	r3, 800d620 <iprintf+0x14>
 800d61a:	4620      	mov	r0, r4
 800d61c:	f000 f9c0 	bl	800d9a0 <__sinit>
 800d620:	ab05      	add	r3, sp, #20
 800d622:	9a04      	ldr	r2, [sp, #16]
 800d624:	68a1      	ldr	r1, [r4, #8]
 800d626:	9301      	str	r3, [sp, #4]
 800d628:	4620      	mov	r0, r4
 800d62a:	f000 fb7d 	bl	800dd28 <_vfiprintf_r>
 800d62e:	b002      	add	sp, #8
 800d630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d634:	b004      	add	sp, #16
 800d636:	4770      	bx	lr
 800d638:	20000020 	.word	0x20000020

0800d63c <__swbuf_r>:
 800d63c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d63e:	460e      	mov	r6, r1
 800d640:	4614      	mov	r4, r2
 800d642:	4605      	mov	r5, r0
 800d644:	b118      	cbz	r0, 800d64e <__swbuf_r+0x12>
 800d646:	6983      	ldr	r3, [r0, #24]
 800d648:	b90b      	cbnz	r3, 800d64e <__swbuf_r+0x12>
 800d64a:	f000 f9a9 	bl	800d9a0 <__sinit>
 800d64e:	4b21      	ldr	r3, [pc, #132]	; (800d6d4 <__swbuf_r+0x98>)
 800d650:	429c      	cmp	r4, r3
 800d652:	d12a      	bne.n	800d6aa <__swbuf_r+0x6e>
 800d654:	686c      	ldr	r4, [r5, #4]
 800d656:	69a3      	ldr	r3, [r4, #24]
 800d658:	60a3      	str	r3, [r4, #8]
 800d65a:	89a3      	ldrh	r3, [r4, #12]
 800d65c:	071a      	lsls	r2, r3, #28
 800d65e:	d52e      	bpl.n	800d6be <__swbuf_r+0x82>
 800d660:	6923      	ldr	r3, [r4, #16]
 800d662:	b363      	cbz	r3, 800d6be <__swbuf_r+0x82>
 800d664:	6923      	ldr	r3, [r4, #16]
 800d666:	6820      	ldr	r0, [r4, #0]
 800d668:	1ac0      	subs	r0, r0, r3
 800d66a:	6963      	ldr	r3, [r4, #20]
 800d66c:	b2f6      	uxtb	r6, r6
 800d66e:	4298      	cmp	r0, r3
 800d670:	4637      	mov	r7, r6
 800d672:	db04      	blt.n	800d67e <__swbuf_r+0x42>
 800d674:	4621      	mov	r1, r4
 800d676:	4628      	mov	r0, r5
 800d678:	f000 f928 	bl	800d8cc <_fflush_r>
 800d67c:	bb28      	cbnz	r0, 800d6ca <__swbuf_r+0x8e>
 800d67e:	68a3      	ldr	r3, [r4, #8]
 800d680:	3b01      	subs	r3, #1
 800d682:	60a3      	str	r3, [r4, #8]
 800d684:	6823      	ldr	r3, [r4, #0]
 800d686:	1c5a      	adds	r2, r3, #1
 800d688:	6022      	str	r2, [r4, #0]
 800d68a:	701e      	strb	r6, [r3, #0]
 800d68c:	6963      	ldr	r3, [r4, #20]
 800d68e:	3001      	adds	r0, #1
 800d690:	4298      	cmp	r0, r3
 800d692:	d004      	beq.n	800d69e <__swbuf_r+0x62>
 800d694:	89a3      	ldrh	r3, [r4, #12]
 800d696:	07db      	lsls	r3, r3, #31
 800d698:	d519      	bpl.n	800d6ce <__swbuf_r+0x92>
 800d69a:	2e0a      	cmp	r6, #10
 800d69c:	d117      	bne.n	800d6ce <__swbuf_r+0x92>
 800d69e:	4621      	mov	r1, r4
 800d6a0:	4628      	mov	r0, r5
 800d6a2:	f000 f913 	bl	800d8cc <_fflush_r>
 800d6a6:	b190      	cbz	r0, 800d6ce <__swbuf_r+0x92>
 800d6a8:	e00f      	b.n	800d6ca <__swbuf_r+0x8e>
 800d6aa:	4b0b      	ldr	r3, [pc, #44]	; (800d6d8 <__swbuf_r+0x9c>)
 800d6ac:	429c      	cmp	r4, r3
 800d6ae:	d101      	bne.n	800d6b4 <__swbuf_r+0x78>
 800d6b0:	68ac      	ldr	r4, [r5, #8]
 800d6b2:	e7d0      	b.n	800d656 <__swbuf_r+0x1a>
 800d6b4:	4b09      	ldr	r3, [pc, #36]	; (800d6dc <__swbuf_r+0xa0>)
 800d6b6:	429c      	cmp	r4, r3
 800d6b8:	bf08      	it	eq
 800d6ba:	68ec      	ldreq	r4, [r5, #12]
 800d6bc:	e7cb      	b.n	800d656 <__swbuf_r+0x1a>
 800d6be:	4621      	mov	r1, r4
 800d6c0:	4628      	mov	r0, r5
 800d6c2:	f000 f80d 	bl	800d6e0 <__swsetup_r>
 800d6c6:	2800      	cmp	r0, #0
 800d6c8:	d0cc      	beq.n	800d664 <__swbuf_r+0x28>
 800d6ca:	f04f 37ff 	mov.w	r7, #4294967295
 800d6ce:	4638      	mov	r0, r7
 800d6d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d6d2:	bf00      	nop
 800d6d4:	0800e76c 	.word	0x0800e76c
 800d6d8:	0800e78c 	.word	0x0800e78c
 800d6dc:	0800e74c 	.word	0x0800e74c

0800d6e0 <__swsetup_r>:
 800d6e0:	4b32      	ldr	r3, [pc, #200]	; (800d7ac <__swsetup_r+0xcc>)
 800d6e2:	b570      	push	{r4, r5, r6, lr}
 800d6e4:	681d      	ldr	r5, [r3, #0]
 800d6e6:	4606      	mov	r6, r0
 800d6e8:	460c      	mov	r4, r1
 800d6ea:	b125      	cbz	r5, 800d6f6 <__swsetup_r+0x16>
 800d6ec:	69ab      	ldr	r3, [r5, #24]
 800d6ee:	b913      	cbnz	r3, 800d6f6 <__swsetup_r+0x16>
 800d6f0:	4628      	mov	r0, r5
 800d6f2:	f000 f955 	bl	800d9a0 <__sinit>
 800d6f6:	4b2e      	ldr	r3, [pc, #184]	; (800d7b0 <__swsetup_r+0xd0>)
 800d6f8:	429c      	cmp	r4, r3
 800d6fa:	d10f      	bne.n	800d71c <__swsetup_r+0x3c>
 800d6fc:	686c      	ldr	r4, [r5, #4]
 800d6fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d702:	b29a      	uxth	r2, r3
 800d704:	0715      	lsls	r5, r2, #28
 800d706:	d42c      	bmi.n	800d762 <__swsetup_r+0x82>
 800d708:	06d0      	lsls	r0, r2, #27
 800d70a:	d411      	bmi.n	800d730 <__swsetup_r+0x50>
 800d70c:	2209      	movs	r2, #9
 800d70e:	6032      	str	r2, [r6, #0]
 800d710:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d714:	81a3      	strh	r3, [r4, #12]
 800d716:	f04f 30ff 	mov.w	r0, #4294967295
 800d71a:	bd70      	pop	{r4, r5, r6, pc}
 800d71c:	4b25      	ldr	r3, [pc, #148]	; (800d7b4 <__swsetup_r+0xd4>)
 800d71e:	429c      	cmp	r4, r3
 800d720:	d101      	bne.n	800d726 <__swsetup_r+0x46>
 800d722:	68ac      	ldr	r4, [r5, #8]
 800d724:	e7eb      	b.n	800d6fe <__swsetup_r+0x1e>
 800d726:	4b24      	ldr	r3, [pc, #144]	; (800d7b8 <__swsetup_r+0xd8>)
 800d728:	429c      	cmp	r4, r3
 800d72a:	bf08      	it	eq
 800d72c:	68ec      	ldreq	r4, [r5, #12]
 800d72e:	e7e6      	b.n	800d6fe <__swsetup_r+0x1e>
 800d730:	0751      	lsls	r1, r2, #29
 800d732:	d512      	bpl.n	800d75a <__swsetup_r+0x7a>
 800d734:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d736:	b141      	cbz	r1, 800d74a <__swsetup_r+0x6a>
 800d738:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d73c:	4299      	cmp	r1, r3
 800d73e:	d002      	beq.n	800d746 <__swsetup_r+0x66>
 800d740:	4630      	mov	r0, r6
 800d742:	f000 fa1b 	bl	800db7c <_free_r>
 800d746:	2300      	movs	r3, #0
 800d748:	6363      	str	r3, [r4, #52]	; 0x34
 800d74a:	89a3      	ldrh	r3, [r4, #12]
 800d74c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d750:	81a3      	strh	r3, [r4, #12]
 800d752:	2300      	movs	r3, #0
 800d754:	6063      	str	r3, [r4, #4]
 800d756:	6923      	ldr	r3, [r4, #16]
 800d758:	6023      	str	r3, [r4, #0]
 800d75a:	89a3      	ldrh	r3, [r4, #12]
 800d75c:	f043 0308 	orr.w	r3, r3, #8
 800d760:	81a3      	strh	r3, [r4, #12]
 800d762:	6923      	ldr	r3, [r4, #16]
 800d764:	b94b      	cbnz	r3, 800d77a <__swsetup_r+0x9a>
 800d766:	89a3      	ldrh	r3, [r4, #12]
 800d768:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d76c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d770:	d003      	beq.n	800d77a <__swsetup_r+0x9a>
 800d772:	4621      	mov	r1, r4
 800d774:	4630      	mov	r0, r6
 800d776:	f000 f9c1 	bl	800dafc <__smakebuf_r>
 800d77a:	89a2      	ldrh	r2, [r4, #12]
 800d77c:	f012 0301 	ands.w	r3, r2, #1
 800d780:	d00c      	beq.n	800d79c <__swsetup_r+0xbc>
 800d782:	2300      	movs	r3, #0
 800d784:	60a3      	str	r3, [r4, #8]
 800d786:	6963      	ldr	r3, [r4, #20]
 800d788:	425b      	negs	r3, r3
 800d78a:	61a3      	str	r3, [r4, #24]
 800d78c:	6923      	ldr	r3, [r4, #16]
 800d78e:	b953      	cbnz	r3, 800d7a6 <__swsetup_r+0xc6>
 800d790:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d794:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800d798:	d1ba      	bne.n	800d710 <__swsetup_r+0x30>
 800d79a:	bd70      	pop	{r4, r5, r6, pc}
 800d79c:	0792      	lsls	r2, r2, #30
 800d79e:	bf58      	it	pl
 800d7a0:	6963      	ldrpl	r3, [r4, #20]
 800d7a2:	60a3      	str	r3, [r4, #8]
 800d7a4:	e7f2      	b.n	800d78c <__swsetup_r+0xac>
 800d7a6:	2000      	movs	r0, #0
 800d7a8:	e7f7      	b.n	800d79a <__swsetup_r+0xba>
 800d7aa:	bf00      	nop
 800d7ac:	20000020 	.word	0x20000020
 800d7b0:	0800e76c 	.word	0x0800e76c
 800d7b4:	0800e78c 	.word	0x0800e78c
 800d7b8:	0800e74c 	.word	0x0800e74c

0800d7bc <__sflush_r>:
 800d7bc:	898a      	ldrh	r2, [r1, #12]
 800d7be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7c2:	4605      	mov	r5, r0
 800d7c4:	0710      	lsls	r0, r2, #28
 800d7c6:	460c      	mov	r4, r1
 800d7c8:	d45a      	bmi.n	800d880 <__sflush_r+0xc4>
 800d7ca:	684b      	ldr	r3, [r1, #4]
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	dc05      	bgt.n	800d7dc <__sflush_r+0x20>
 800d7d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	dc02      	bgt.n	800d7dc <__sflush_r+0x20>
 800d7d6:	2000      	movs	r0, #0
 800d7d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d7dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d7de:	2e00      	cmp	r6, #0
 800d7e0:	d0f9      	beq.n	800d7d6 <__sflush_r+0x1a>
 800d7e2:	2300      	movs	r3, #0
 800d7e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d7e8:	682f      	ldr	r7, [r5, #0]
 800d7ea:	602b      	str	r3, [r5, #0]
 800d7ec:	d033      	beq.n	800d856 <__sflush_r+0x9a>
 800d7ee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d7f0:	89a3      	ldrh	r3, [r4, #12]
 800d7f2:	075a      	lsls	r2, r3, #29
 800d7f4:	d505      	bpl.n	800d802 <__sflush_r+0x46>
 800d7f6:	6863      	ldr	r3, [r4, #4]
 800d7f8:	1ac0      	subs	r0, r0, r3
 800d7fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d7fc:	b10b      	cbz	r3, 800d802 <__sflush_r+0x46>
 800d7fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d800:	1ac0      	subs	r0, r0, r3
 800d802:	2300      	movs	r3, #0
 800d804:	4602      	mov	r2, r0
 800d806:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d808:	6a21      	ldr	r1, [r4, #32]
 800d80a:	4628      	mov	r0, r5
 800d80c:	47b0      	blx	r6
 800d80e:	1c43      	adds	r3, r0, #1
 800d810:	89a3      	ldrh	r3, [r4, #12]
 800d812:	d106      	bne.n	800d822 <__sflush_r+0x66>
 800d814:	6829      	ldr	r1, [r5, #0]
 800d816:	291d      	cmp	r1, #29
 800d818:	d84b      	bhi.n	800d8b2 <__sflush_r+0xf6>
 800d81a:	4a2b      	ldr	r2, [pc, #172]	; (800d8c8 <__sflush_r+0x10c>)
 800d81c:	40ca      	lsrs	r2, r1
 800d81e:	07d6      	lsls	r6, r2, #31
 800d820:	d547      	bpl.n	800d8b2 <__sflush_r+0xf6>
 800d822:	2200      	movs	r2, #0
 800d824:	6062      	str	r2, [r4, #4]
 800d826:	04d9      	lsls	r1, r3, #19
 800d828:	6922      	ldr	r2, [r4, #16]
 800d82a:	6022      	str	r2, [r4, #0]
 800d82c:	d504      	bpl.n	800d838 <__sflush_r+0x7c>
 800d82e:	1c42      	adds	r2, r0, #1
 800d830:	d101      	bne.n	800d836 <__sflush_r+0x7a>
 800d832:	682b      	ldr	r3, [r5, #0]
 800d834:	b903      	cbnz	r3, 800d838 <__sflush_r+0x7c>
 800d836:	6560      	str	r0, [r4, #84]	; 0x54
 800d838:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d83a:	602f      	str	r7, [r5, #0]
 800d83c:	2900      	cmp	r1, #0
 800d83e:	d0ca      	beq.n	800d7d6 <__sflush_r+0x1a>
 800d840:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d844:	4299      	cmp	r1, r3
 800d846:	d002      	beq.n	800d84e <__sflush_r+0x92>
 800d848:	4628      	mov	r0, r5
 800d84a:	f000 f997 	bl	800db7c <_free_r>
 800d84e:	2000      	movs	r0, #0
 800d850:	6360      	str	r0, [r4, #52]	; 0x34
 800d852:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d856:	6a21      	ldr	r1, [r4, #32]
 800d858:	2301      	movs	r3, #1
 800d85a:	4628      	mov	r0, r5
 800d85c:	47b0      	blx	r6
 800d85e:	1c41      	adds	r1, r0, #1
 800d860:	d1c6      	bne.n	800d7f0 <__sflush_r+0x34>
 800d862:	682b      	ldr	r3, [r5, #0]
 800d864:	2b00      	cmp	r3, #0
 800d866:	d0c3      	beq.n	800d7f0 <__sflush_r+0x34>
 800d868:	2b1d      	cmp	r3, #29
 800d86a:	d001      	beq.n	800d870 <__sflush_r+0xb4>
 800d86c:	2b16      	cmp	r3, #22
 800d86e:	d101      	bne.n	800d874 <__sflush_r+0xb8>
 800d870:	602f      	str	r7, [r5, #0]
 800d872:	e7b0      	b.n	800d7d6 <__sflush_r+0x1a>
 800d874:	89a3      	ldrh	r3, [r4, #12]
 800d876:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d87a:	81a3      	strh	r3, [r4, #12]
 800d87c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d880:	690f      	ldr	r7, [r1, #16]
 800d882:	2f00      	cmp	r7, #0
 800d884:	d0a7      	beq.n	800d7d6 <__sflush_r+0x1a>
 800d886:	0793      	lsls	r3, r2, #30
 800d888:	680e      	ldr	r6, [r1, #0]
 800d88a:	bf08      	it	eq
 800d88c:	694b      	ldreq	r3, [r1, #20]
 800d88e:	600f      	str	r7, [r1, #0]
 800d890:	bf18      	it	ne
 800d892:	2300      	movne	r3, #0
 800d894:	eba6 0807 	sub.w	r8, r6, r7
 800d898:	608b      	str	r3, [r1, #8]
 800d89a:	f1b8 0f00 	cmp.w	r8, #0
 800d89e:	dd9a      	ble.n	800d7d6 <__sflush_r+0x1a>
 800d8a0:	4643      	mov	r3, r8
 800d8a2:	463a      	mov	r2, r7
 800d8a4:	6a21      	ldr	r1, [r4, #32]
 800d8a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d8a8:	4628      	mov	r0, r5
 800d8aa:	47b0      	blx	r6
 800d8ac:	2800      	cmp	r0, #0
 800d8ae:	dc07      	bgt.n	800d8c0 <__sflush_r+0x104>
 800d8b0:	89a3      	ldrh	r3, [r4, #12]
 800d8b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d8b6:	81a3      	strh	r3, [r4, #12]
 800d8b8:	f04f 30ff 	mov.w	r0, #4294967295
 800d8bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8c0:	4407      	add	r7, r0
 800d8c2:	eba8 0800 	sub.w	r8, r8, r0
 800d8c6:	e7e8      	b.n	800d89a <__sflush_r+0xde>
 800d8c8:	20400001 	.word	0x20400001

0800d8cc <_fflush_r>:
 800d8cc:	b538      	push	{r3, r4, r5, lr}
 800d8ce:	690b      	ldr	r3, [r1, #16]
 800d8d0:	4605      	mov	r5, r0
 800d8d2:	460c      	mov	r4, r1
 800d8d4:	b1db      	cbz	r3, 800d90e <_fflush_r+0x42>
 800d8d6:	b118      	cbz	r0, 800d8e0 <_fflush_r+0x14>
 800d8d8:	6983      	ldr	r3, [r0, #24]
 800d8da:	b90b      	cbnz	r3, 800d8e0 <_fflush_r+0x14>
 800d8dc:	f000 f860 	bl	800d9a0 <__sinit>
 800d8e0:	4b0c      	ldr	r3, [pc, #48]	; (800d914 <_fflush_r+0x48>)
 800d8e2:	429c      	cmp	r4, r3
 800d8e4:	d109      	bne.n	800d8fa <_fflush_r+0x2e>
 800d8e6:	686c      	ldr	r4, [r5, #4]
 800d8e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8ec:	b17b      	cbz	r3, 800d90e <_fflush_r+0x42>
 800d8ee:	4621      	mov	r1, r4
 800d8f0:	4628      	mov	r0, r5
 800d8f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d8f6:	f7ff bf61 	b.w	800d7bc <__sflush_r>
 800d8fa:	4b07      	ldr	r3, [pc, #28]	; (800d918 <_fflush_r+0x4c>)
 800d8fc:	429c      	cmp	r4, r3
 800d8fe:	d101      	bne.n	800d904 <_fflush_r+0x38>
 800d900:	68ac      	ldr	r4, [r5, #8]
 800d902:	e7f1      	b.n	800d8e8 <_fflush_r+0x1c>
 800d904:	4b05      	ldr	r3, [pc, #20]	; (800d91c <_fflush_r+0x50>)
 800d906:	429c      	cmp	r4, r3
 800d908:	bf08      	it	eq
 800d90a:	68ec      	ldreq	r4, [r5, #12]
 800d90c:	e7ec      	b.n	800d8e8 <_fflush_r+0x1c>
 800d90e:	2000      	movs	r0, #0
 800d910:	bd38      	pop	{r3, r4, r5, pc}
 800d912:	bf00      	nop
 800d914:	0800e76c 	.word	0x0800e76c
 800d918:	0800e78c 	.word	0x0800e78c
 800d91c:	0800e74c 	.word	0x0800e74c

0800d920 <_cleanup_r>:
 800d920:	4901      	ldr	r1, [pc, #4]	; (800d928 <_cleanup_r+0x8>)
 800d922:	f000 b8a9 	b.w	800da78 <_fwalk_reent>
 800d926:	bf00      	nop
 800d928:	0800d8cd 	.word	0x0800d8cd

0800d92c <std.isra.0>:
 800d92c:	2300      	movs	r3, #0
 800d92e:	b510      	push	{r4, lr}
 800d930:	4604      	mov	r4, r0
 800d932:	6003      	str	r3, [r0, #0]
 800d934:	6043      	str	r3, [r0, #4]
 800d936:	6083      	str	r3, [r0, #8]
 800d938:	8181      	strh	r1, [r0, #12]
 800d93a:	6643      	str	r3, [r0, #100]	; 0x64
 800d93c:	81c2      	strh	r2, [r0, #14]
 800d93e:	6103      	str	r3, [r0, #16]
 800d940:	6143      	str	r3, [r0, #20]
 800d942:	6183      	str	r3, [r0, #24]
 800d944:	4619      	mov	r1, r3
 800d946:	2208      	movs	r2, #8
 800d948:	305c      	adds	r0, #92	; 0x5c
 800d94a:	f7ff fe56 	bl	800d5fa <memset>
 800d94e:	4b05      	ldr	r3, [pc, #20]	; (800d964 <std.isra.0+0x38>)
 800d950:	6263      	str	r3, [r4, #36]	; 0x24
 800d952:	4b05      	ldr	r3, [pc, #20]	; (800d968 <std.isra.0+0x3c>)
 800d954:	62a3      	str	r3, [r4, #40]	; 0x28
 800d956:	4b05      	ldr	r3, [pc, #20]	; (800d96c <std.isra.0+0x40>)
 800d958:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d95a:	4b05      	ldr	r3, [pc, #20]	; (800d970 <std.isra.0+0x44>)
 800d95c:	6224      	str	r4, [r4, #32]
 800d95e:	6323      	str	r3, [r4, #48]	; 0x30
 800d960:	bd10      	pop	{r4, pc}
 800d962:	bf00      	nop
 800d964:	0800e2a1 	.word	0x0800e2a1
 800d968:	0800e2c3 	.word	0x0800e2c3
 800d96c:	0800e2fb 	.word	0x0800e2fb
 800d970:	0800e31f 	.word	0x0800e31f

0800d974 <__sfmoreglue>:
 800d974:	b570      	push	{r4, r5, r6, lr}
 800d976:	1e4a      	subs	r2, r1, #1
 800d978:	2568      	movs	r5, #104	; 0x68
 800d97a:	4355      	muls	r5, r2
 800d97c:	460e      	mov	r6, r1
 800d97e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d982:	f000 f949 	bl	800dc18 <_malloc_r>
 800d986:	4604      	mov	r4, r0
 800d988:	b140      	cbz	r0, 800d99c <__sfmoreglue+0x28>
 800d98a:	2100      	movs	r1, #0
 800d98c:	e880 0042 	stmia.w	r0, {r1, r6}
 800d990:	300c      	adds	r0, #12
 800d992:	60a0      	str	r0, [r4, #8]
 800d994:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d998:	f7ff fe2f 	bl	800d5fa <memset>
 800d99c:	4620      	mov	r0, r4
 800d99e:	bd70      	pop	{r4, r5, r6, pc}

0800d9a0 <__sinit>:
 800d9a0:	6983      	ldr	r3, [r0, #24]
 800d9a2:	b510      	push	{r4, lr}
 800d9a4:	4604      	mov	r4, r0
 800d9a6:	bb33      	cbnz	r3, 800d9f6 <__sinit+0x56>
 800d9a8:	6483      	str	r3, [r0, #72]	; 0x48
 800d9aa:	64c3      	str	r3, [r0, #76]	; 0x4c
 800d9ac:	6503      	str	r3, [r0, #80]	; 0x50
 800d9ae:	4b12      	ldr	r3, [pc, #72]	; (800d9f8 <__sinit+0x58>)
 800d9b0:	4a12      	ldr	r2, [pc, #72]	; (800d9fc <__sinit+0x5c>)
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	6282      	str	r2, [r0, #40]	; 0x28
 800d9b6:	4298      	cmp	r0, r3
 800d9b8:	bf04      	itt	eq
 800d9ba:	2301      	moveq	r3, #1
 800d9bc:	6183      	streq	r3, [r0, #24]
 800d9be:	f000 f81f 	bl	800da00 <__sfp>
 800d9c2:	6060      	str	r0, [r4, #4]
 800d9c4:	4620      	mov	r0, r4
 800d9c6:	f000 f81b 	bl	800da00 <__sfp>
 800d9ca:	60a0      	str	r0, [r4, #8]
 800d9cc:	4620      	mov	r0, r4
 800d9ce:	f000 f817 	bl	800da00 <__sfp>
 800d9d2:	2200      	movs	r2, #0
 800d9d4:	60e0      	str	r0, [r4, #12]
 800d9d6:	2104      	movs	r1, #4
 800d9d8:	6860      	ldr	r0, [r4, #4]
 800d9da:	f7ff ffa7 	bl	800d92c <std.isra.0>
 800d9de:	2201      	movs	r2, #1
 800d9e0:	2109      	movs	r1, #9
 800d9e2:	68a0      	ldr	r0, [r4, #8]
 800d9e4:	f7ff ffa2 	bl	800d92c <std.isra.0>
 800d9e8:	2202      	movs	r2, #2
 800d9ea:	2112      	movs	r1, #18
 800d9ec:	68e0      	ldr	r0, [r4, #12]
 800d9ee:	f7ff ff9d 	bl	800d92c <std.isra.0>
 800d9f2:	2301      	movs	r3, #1
 800d9f4:	61a3      	str	r3, [r4, #24]
 800d9f6:	bd10      	pop	{r4, pc}
 800d9f8:	0800e748 	.word	0x0800e748
 800d9fc:	0800d921 	.word	0x0800d921

0800da00 <__sfp>:
 800da00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da02:	4b1c      	ldr	r3, [pc, #112]	; (800da74 <__sfp+0x74>)
 800da04:	681e      	ldr	r6, [r3, #0]
 800da06:	69b3      	ldr	r3, [r6, #24]
 800da08:	4607      	mov	r7, r0
 800da0a:	b913      	cbnz	r3, 800da12 <__sfp+0x12>
 800da0c:	4630      	mov	r0, r6
 800da0e:	f7ff ffc7 	bl	800d9a0 <__sinit>
 800da12:	3648      	adds	r6, #72	; 0x48
 800da14:	68b4      	ldr	r4, [r6, #8]
 800da16:	6873      	ldr	r3, [r6, #4]
 800da18:	3b01      	subs	r3, #1
 800da1a:	d503      	bpl.n	800da24 <__sfp+0x24>
 800da1c:	6833      	ldr	r3, [r6, #0]
 800da1e:	b133      	cbz	r3, 800da2e <__sfp+0x2e>
 800da20:	6836      	ldr	r6, [r6, #0]
 800da22:	e7f7      	b.n	800da14 <__sfp+0x14>
 800da24:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800da28:	b16d      	cbz	r5, 800da46 <__sfp+0x46>
 800da2a:	3468      	adds	r4, #104	; 0x68
 800da2c:	e7f4      	b.n	800da18 <__sfp+0x18>
 800da2e:	2104      	movs	r1, #4
 800da30:	4638      	mov	r0, r7
 800da32:	f7ff ff9f 	bl	800d974 <__sfmoreglue>
 800da36:	6030      	str	r0, [r6, #0]
 800da38:	2800      	cmp	r0, #0
 800da3a:	d1f1      	bne.n	800da20 <__sfp+0x20>
 800da3c:	230c      	movs	r3, #12
 800da3e:	603b      	str	r3, [r7, #0]
 800da40:	4604      	mov	r4, r0
 800da42:	4620      	mov	r0, r4
 800da44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800da46:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800da4a:	81e3      	strh	r3, [r4, #14]
 800da4c:	2301      	movs	r3, #1
 800da4e:	81a3      	strh	r3, [r4, #12]
 800da50:	6665      	str	r5, [r4, #100]	; 0x64
 800da52:	6025      	str	r5, [r4, #0]
 800da54:	60a5      	str	r5, [r4, #8]
 800da56:	6065      	str	r5, [r4, #4]
 800da58:	6125      	str	r5, [r4, #16]
 800da5a:	6165      	str	r5, [r4, #20]
 800da5c:	61a5      	str	r5, [r4, #24]
 800da5e:	2208      	movs	r2, #8
 800da60:	4629      	mov	r1, r5
 800da62:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800da66:	f7ff fdc8 	bl	800d5fa <memset>
 800da6a:	6365      	str	r5, [r4, #52]	; 0x34
 800da6c:	63a5      	str	r5, [r4, #56]	; 0x38
 800da6e:	64a5      	str	r5, [r4, #72]	; 0x48
 800da70:	64e5      	str	r5, [r4, #76]	; 0x4c
 800da72:	e7e6      	b.n	800da42 <__sfp+0x42>
 800da74:	0800e748 	.word	0x0800e748

0800da78 <_fwalk_reent>:
 800da78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da7c:	4680      	mov	r8, r0
 800da7e:	4689      	mov	r9, r1
 800da80:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800da84:	2600      	movs	r6, #0
 800da86:	b914      	cbnz	r4, 800da8e <_fwalk_reent+0x16>
 800da88:	4630      	mov	r0, r6
 800da8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da8e:	68a5      	ldr	r5, [r4, #8]
 800da90:	6867      	ldr	r7, [r4, #4]
 800da92:	3f01      	subs	r7, #1
 800da94:	d501      	bpl.n	800da9a <_fwalk_reent+0x22>
 800da96:	6824      	ldr	r4, [r4, #0]
 800da98:	e7f5      	b.n	800da86 <_fwalk_reent+0xe>
 800da9a:	89ab      	ldrh	r3, [r5, #12]
 800da9c:	2b01      	cmp	r3, #1
 800da9e:	d907      	bls.n	800dab0 <_fwalk_reent+0x38>
 800daa0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800daa4:	3301      	adds	r3, #1
 800daa6:	d003      	beq.n	800dab0 <_fwalk_reent+0x38>
 800daa8:	4629      	mov	r1, r5
 800daaa:	4640      	mov	r0, r8
 800daac:	47c8      	blx	r9
 800daae:	4306      	orrs	r6, r0
 800dab0:	3568      	adds	r5, #104	; 0x68
 800dab2:	e7ee      	b.n	800da92 <_fwalk_reent+0x1a>

0800dab4 <__swhatbuf_r>:
 800dab4:	b570      	push	{r4, r5, r6, lr}
 800dab6:	460e      	mov	r6, r1
 800dab8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dabc:	2900      	cmp	r1, #0
 800dabe:	b090      	sub	sp, #64	; 0x40
 800dac0:	4614      	mov	r4, r2
 800dac2:	461d      	mov	r5, r3
 800dac4:	da07      	bge.n	800dad6 <__swhatbuf_r+0x22>
 800dac6:	2300      	movs	r3, #0
 800dac8:	602b      	str	r3, [r5, #0]
 800daca:	89b3      	ldrh	r3, [r6, #12]
 800dacc:	061a      	lsls	r2, r3, #24
 800dace:	d410      	bmi.n	800daf2 <__swhatbuf_r+0x3e>
 800dad0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dad4:	e00e      	b.n	800daf4 <__swhatbuf_r+0x40>
 800dad6:	aa01      	add	r2, sp, #4
 800dad8:	f000 fc48 	bl	800e36c <_fstat_r>
 800dadc:	2800      	cmp	r0, #0
 800dade:	dbf2      	blt.n	800dac6 <__swhatbuf_r+0x12>
 800dae0:	9a02      	ldr	r2, [sp, #8]
 800dae2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800dae6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800daea:	425a      	negs	r2, r3
 800daec:	415a      	adcs	r2, r3
 800daee:	602a      	str	r2, [r5, #0]
 800daf0:	e7ee      	b.n	800dad0 <__swhatbuf_r+0x1c>
 800daf2:	2340      	movs	r3, #64	; 0x40
 800daf4:	2000      	movs	r0, #0
 800daf6:	6023      	str	r3, [r4, #0]
 800daf8:	b010      	add	sp, #64	; 0x40
 800dafa:	bd70      	pop	{r4, r5, r6, pc}

0800dafc <__smakebuf_r>:
 800dafc:	898b      	ldrh	r3, [r1, #12]
 800dafe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800db00:	079d      	lsls	r5, r3, #30
 800db02:	4606      	mov	r6, r0
 800db04:	460c      	mov	r4, r1
 800db06:	d507      	bpl.n	800db18 <__smakebuf_r+0x1c>
 800db08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800db0c:	6023      	str	r3, [r4, #0]
 800db0e:	6123      	str	r3, [r4, #16]
 800db10:	2301      	movs	r3, #1
 800db12:	6163      	str	r3, [r4, #20]
 800db14:	b002      	add	sp, #8
 800db16:	bd70      	pop	{r4, r5, r6, pc}
 800db18:	ab01      	add	r3, sp, #4
 800db1a:	466a      	mov	r2, sp
 800db1c:	f7ff ffca 	bl	800dab4 <__swhatbuf_r>
 800db20:	9900      	ldr	r1, [sp, #0]
 800db22:	4605      	mov	r5, r0
 800db24:	4630      	mov	r0, r6
 800db26:	f000 f877 	bl	800dc18 <_malloc_r>
 800db2a:	b948      	cbnz	r0, 800db40 <__smakebuf_r+0x44>
 800db2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db30:	059a      	lsls	r2, r3, #22
 800db32:	d4ef      	bmi.n	800db14 <__smakebuf_r+0x18>
 800db34:	f023 0303 	bic.w	r3, r3, #3
 800db38:	f043 0302 	orr.w	r3, r3, #2
 800db3c:	81a3      	strh	r3, [r4, #12]
 800db3e:	e7e3      	b.n	800db08 <__smakebuf_r+0xc>
 800db40:	4b0d      	ldr	r3, [pc, #52]	; (800db78 <__smakebuf_r+0x7c>)
 800db42:	62b3      	str	r3, [r6, #40]	; 0x28
 800db44:	89a3      	ldrh	r3, [r4, #12]
 800db46:	6020      	str	r0, [r4, #0]
 800db48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800db4c:	81a3      	strh	r3, [r4, #12]
 800db4e:	9b00      	ldr	r3, [sp, #0]
 800db50:	6163      	str	r3, [r4, #20]
 800db52:	9b01      	ldr	r3, [sp, #4]
 800db54:	6120      	str	r0, [r4, #16]
 800db56:	b15b      	cbz	r3, 800db70 <__smakebuf_r+0x74>
 800db58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800db5c:	4630      	mov	r0, r6
 800db5e:	f000 fc17 	bl	800e390 <_isatty_r>
 800db62:	b128      	cbz	r0, 800db70 <__smakebuf_r+0x74>
 800db64:	89a3      	ldrh	r3, [r4, #12]
 800db66:	f023 0303 	bic.w	r3, r3, #3
 800db6a:	f043 0301 	orr.w	r3, r3, #1
 800db6e:	81a3      	strh	r3, [r4, #12]
 800db70:	89a3      	ldrh	r3, [r4, #12]
 800db72:	431d      	orrs	r5, r3
 800db74:	81a5      	strh	r5, [r4, #12]
 800db76:	e7cd      	b.n	800db14 <__smakebuf_r+0x18>
 800db78:	0800d921 	.word	0x0800d921

0800db7c <_free_r>:
 800db7c:	b538      	push	{r3, r4, r5, lr}
 800db7e:	4605      	mov	r5, r0
 800db80:	2900      	cmp	r1, #0
 800db82:	d045      	beq.n	800dc10 <_free_r+0x94>
 800db84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db88:	1f0c      	subs	r4, r1, #4
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	bfb8      	it	lt
 800db8e:	18e4      	addlt	r4, r4, r3
 800db90:	f000 fc20 	bl	800e3d4 <__malloc_lock>
 800db94:	4a1f      	ldr	r2, [pc, #124]	; (800dc14 <_free_r+0x98>)
 800db96:	6813      	ldr	r3, [r2, #0]
 800db98:	4610      	mov	r0, r2
 800db9a:	b933      	cbnz	r3, 800dbaa <_free_r+0x2e>
 800db9c:	6063      	str	r3, [r4, #4]
 800db9e:	6014      	str	r4, [r2, #0]
 800dba0:	4628      	mov	r0, r5
 800dba2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dba6:	f000 bc16 	b.w	800e3d6 <__malloc_unlock>
 800dbaa:	42a3      	cmp	r3, r4
 800dbac:	d90c      	bls.n	800dbc8 <_free_r+0x4c>
 800dbae:	6821      	ldr	r1, [r4, #0]
 800dbb0:	1862      	adds	r2, r4, r1
 800dbb2:	4293      	cmp	r3, r2
 800dbb4:	bf04      	itt	eq
 800dbb6:	681a      	ldreq	r2, [r3, #0]
 800dbb8:	685b      	ldreq	r3, [r3, #4]
 800dbba:	6063      	str	r3, [r4, #4]
 800dbbc:	bf04      	itt	eq
 800dbbe:	1852      	addeq	r2, r2, r1
 800dbc0:	6022      	streq	r2, [r4, #0]
 800dbc2:	6004      	str	r4, [r0, #0]
 800dbc4:	e7ec      	b.n	800dba0 <_free_r+0x24>
 800dbc6:	4613      	mov	r3, r2
 800dbc8:	685a      	ldr	r2, [r3, #4]
 800dbca:	b10a      	cbz	r2, 800dbd0 <_free_r+0x54>
 800dbcc:	42a2      	cmp	r2, r4
 800dbce:	d9fa      	bls.n	800dbc6 <_free_r+0x4a>
 800dbd0:	6819      	ldr	r1, [r3, #0]
 800dbd2:	1858      	adds	r0, r3, r1
 800dbd4:	42a0      	cmp	r0, r4
 800dbd6:	d10b      	bne.n	800dbf0 <_free_r+0x74>
 800dbd8:	6820      	ldr	r0, [r4, #0]
 800dbda:	4401      	add	r1, r0
 800dbdc:	1858      	adds	r0, r3, r1
 800dbde:	4282      	cmp	r2, r0
 800dbe0:	6019      	str	r1, [r3, #0]
 800dbe2:	d1dd      	bne.n	800dba0 <_free_r+0x24>
 800dbe4:	6810      	ldr	r0, [r2, #0]
 800dbe6:	6852      	ldr	r2, [r2, #4]
 800dbe8:	605a      	str	r2, [r3, #4]
 800dbea:	4401      	add	r1, r0
 800dbec:	6019      	str	r1, [r3, #0]
 800dbee:	e7d7      	b.n	800dba0 <_free_r+0x24>
 800dbf0:	d902      	bls.n	800dbf8 <_free_r+0x7c>
 800dbf2:	230c      	movs	r3, #12
 800dbf4:	602b      	str	r3, [r5, #0]
 800dbf6:	e7d3      	b.n	800dba0 <_free_r+0x24>
 800dbf8:	6820      	ldr	r0, [r4, #0]
 800dbfa:	1821      	adds	r1, r4, r0
 800dbfc:	428a      	cmp	r2, r1
 800dbfe:	bf04      	itt	eq
 800dc00:	6811      	ldreq	r1, [r2, #0]
 800dc02:	6852      	ldreq	r2, [r2, #4]
 800dc04:	6062      	str	r2, [r4, #4]
 800dc06:	bf04      	itt	eq
 800dc08:	1809      	addeq	r1, r1, r0
 800dc0a:	6021      	streq	r1, [r4, #0]
 800dc0c:	605c      	str	r4, [r3, #4]
 800dc0e:	e7c7      	b.n	800dba0 <_free_r+0x24>
 800dc10:	bd38      	pop	{r3, r4, r5, pc}
 800dc12:	bf00      	nop
 800dc14:	20000678 	.word	0x20000678

0800dc18 <_malloc_r>:
 800dc18:	b570      	push	{r4, r5, r6, lr}
 800dc1a:	1ccd      	adds	r5, r1, #3
 800dc1c:	f025 0503 	bic.w	r5, r5, #3
 800dc20:	3508      	adds	r5, #8
 800dc22:	2d0c      	cmp	r5, #12
 800dc24:	bf38      	it	cc
 800dc26:	250c      	movcc	r5, #12
 800dc28:	2d00      	cmp	r5, #0
 800dc2a:	4606      	mov	r6, r0
 800dc2c:	db01      	blt.n	800dc32 <_malloc_r+0x1a>
 800dc2e:	42a9      	cmp	r1, r5
 800dc30:	d903      	bls.n	800dc3a <_malloc_r+0x22>
 800dc32:	230c      	movs	r3, #12
 800dc34:	6033      	str	r3, [r6, #0]
 800dc36:	2000      	movs	r0, #0
 800dc38:	bd70      	pop	{r4, r5, r6, pc}
 800dc3a:	f000 fbcb 	bl	800e3d4 <__malloc_lock>
 800dc3e:	4a23      	ldr	r2, [pc, #140]	; (800dccc <_malloc_r+0xb4>)
 800dc40:	6814      	ldr	r4, [r2, #0]
 800dc42:	4621      	mov	r1, r4
 800dc44:	b991      	cbnz	r1, 800dc6c <_malloc_r+0x54>
 800dc46:	4c22      	ldr	r4, [pc, #136]	; (800dcd0 <_malloc_r+0xb8>)
 800dc48:	6823      	ldr	r3, [r4, #0]
 800dc4a:	b91b      	cbnz	r3, 800dc54 <_malloc_r+0x3c>
 800dc4c:	4630      	mov	r0, r6
 800dc4e:	f000 fb17 	bl	800e280 <_sbrk_r>
 800dc52:	6020      	str	r0, [r4, #0]
 800dc54:	4629      	mov	r1, r5
 800dc56:	4630      	mov	r0, r6
 800dc58:	f000 fb12 	bl	800e280 <_sbrk_r>
 800dc5c:	1c43      	adds	r3, r0, #1
 800dc5e:	d126      	bne.n	800dcae <_malloc_r+0x96>
 800dc60:	230c      	movs	r3, #12
 800dc62:	6033      	str	r3, [r6, #0]
 800dc64:	4630      	mov	r0, r6
 800dc66:	f000 fbb6 	bl	800e3d6 <__malloc_unlock>
 800dc6a:	e7e4      	b.n	800dc36 <_malloc_r+0x1e>
 800dc6c:	680b      	ldr	r3, [r1, #0]
 800dc6e:	1b5b      	subs	r3, r3, r5
 800dc70:	d41a      	bmi.n	800dca8 <_malloc_r+0x90>
 800dc72:	2b0b      	cmp	r3, #11
 800dc74:	d90f      	bls.n	800dc96 <_malloc_r+0x7e>
 800dc76:	600b      	str	r3, [r1, #0]
 800dc78:	50cd      	str	r5, [r1, r3]
 800dc7a:	18cc      	adds	r4, r1, r3
 800dc7c:	4630      	mov	r0, r6
 800dc7e:	f000 fbaa 	bl	800e3d6 <__malloc_unlock>
 800dc82:	f104 000b 	add.w	r0, r4, #11
 800dc86:	1d23      	adds	r3, r4, #4
 800dc88:	f020 0007 	bic.w	r0, r0, #7
 800dc8c:	1ac3      	subs	r3, r0, r3
 800dc8e:	d01b      	beq.n	800dcc8 <_malloc_r+0xb0>
 800dc90:	425a      	negs	r2, r3
 800dc92:	50e2      	str	r2, [r4, r3]
 800dc94:	bd70      	pop	{r4, r5, r6, pc}
 800dc96:	428c      	cmp	r4, r1
 800dc98:	bf0d      	iteet	eq
 800dc9a:	6863      	ldreq	r3, [r4, #4]
 800dc9c:	684b      	ldrne	r3, [r1, #4]
 800dc9e:	6063      	strne	r3, [r4, #4]
 800dca0:	6013      	streq	r3, [r2, #0]
 800dca2:	bf18      	it	ne
 800dca4:	460c      	movne	r4, r1
 800dca6:	e7e9      	b.n	800dc7c <_malloc_r+0x64>
 800dca8:	460c      	mov	r4, r1
 800dcaa:	6849      	ldr	r1, [r1, #4]
 800dcac:	e7ca      	b.n	800dc44 <_malloc_r+0x2c>
 800dcae:	1cc4      	adds	r4, r0, #3
 800dcb0:	f024 0403 	bic.w	r4, r4, #3
 800dcb4:	42a0      	cmp	r0, r4
 800dcb6:	d005      	beq.n	800dcc4 <_malloc_r+0xac>
 800dcb8:	1a21      	subs	r1, r4, r0
 800dcba:	4630      	mov	r0, r6
 800dcbc:	f000 fae0 	bl	800e280 <_sbrk_r>
 800dcc0:	3001      	adds	r0, #1
 800dcc2:	d0cd      	beq.n	800dc60 <_malloc_r+0x48>
 800dcc4:	6025      	str	r5, [r4, #0]
 800dcc6:	e7d9      	b.n	800dc7c <_malloc_r+0x64>
 800dcc8:	bd70      	pop	{r4, r5, r6, pc}
 800dcca:	bf00      	nop
 800dccc:	20000678 	.word	0x20000678
 800dcd0:	2000067c 	.word	0x2000067c

0800dcd4 <__sfputc_r>:
 800dcd4:	6893      	ldr	r3, [r2, #8]
 800dcd6:	3b01      	subs	r3, #1
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	b410      	push	{r4}
 800dcdc:	6093      	str	r3, [r2, #8]
 800dcde:	da09      	bge.n	800dcf4 <__sfputc_r+0x20>
 800dce0:	6994      	ldr	r4, [r2, #24]
 800dce2:	42a3      	cmp	r3, r4
 800dce4:	db02      	blt.n	800dcec <__sfputc_r+0x18>
 800dce6:	b2cb      	uxtb	r3, r1
 800dce8:	2b0a      	cmp	r3, #10
 800dcea:	d103      	bne.n	800dcf4 <__sfputc_r+0x20>
 800dcec:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dcf0:	f7ff bca4 	b.w	800d63c <__swbuf_r>
 800dcf4:	6813      	ldr	r3, [r2, #0]
 800dcf6:	1c58      	adds	r0, r3, #1
 800dcf8:	6010      	str	r0, [r2, #0]
 800dcfa:	7019      	strb	r1, [r3, #0]
 800dcfc:	b2c8      	uxtb	r0, r1
 800dcfe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dd02:	4770      	bx	lr

0800dd04 <__sfputs_r>:
 800dd04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd06:	4606      	mov	r6, r0
 800dd08:	460f      	mov	r7, r1
 800dd0a:	4614      	mov	r4, r2
 800dd0c:	18d5      	adds	r5, r2, r3
 800dd0e:	42ac      	cmp	r4, r5
 800dd10:	d101      	bne.n	800dd16 <__sfputs_r+0x12>
 800dd12:	2000      	movs	r0, #0
 800dd14:	e007      	b.n	800dd26 <__sfputs_r+0x22>
 800dd16:	463a      	mov	r2, r7
 800dd18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd1c:	4630      	mov	r0, r6
 800dd1e:	f7ff ffd9 	bl	800dcd4 <__sfputc_r>
 800dd22:	1c43      	adds	r3, r0, #1
 800dd24:	d1f3      	bne.n	800dd0e <__sfputs_r+0xa>
 800dd26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800dd28 <_vfiprintf_r>:
 800dd28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd2c:	b09d      	sub	sp, #116	; 0x74
 800dd2e:	460c      	mov	r4, r1
 800dd30:	4617      	mov	r7, r2
 800dd32:	9303      	str	r3, [sp, #12]
 800dd34:	4606      	mov	r6, r0
 800dd36:	b118      	cbz	r0, 800dd40 <_vfiprintf_r+0x18>
 800dd38:	6983      	ldr	r3, [r0, #24]
 800dd3a:	b90b      	cbnz	r3, 800dd40 <_vfiprintf_r+0x18>
 800dd3c:	f7ff fe30 	bl	800d9a0 <__sinit>
 800dd40:	4b7c      	ldr	r3, [pc, #496]	; (800df34 <_vfiprintf_r+0x20c>)
 800dd42:	429c      	cmp	r4, r3
 800dd44:	d157      	bne.n	800ddf6 <_vfiprintf_r+0xce>
 800dd46:	6874      	ldr	r4, [r6, #4]
 800dd48:	89a3      	ldrh	r3, [r4, #12]
 800dd4a:	0718      	lsls	r0, r3, #28
 800dd4c:	d55d      	bpl.n	800de0a <_vfiprintf_r+0xe2>
 800dd4e:	6923      	ldr	r3, [r4, #16]
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d05a      	beq.n	800de0a <_vfiprintf_r+0xe2>
 800dd54:	2300      	movs	r3, #0
 800dd56:	9309      	str	r3, [sp, #36]	; 0x24
 800dd58:	2320      	movs	r3, #32
 800dd5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dd5e:	2330      	movs	r3, #48	; 0x30
 800dd60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dd64:	f04f 0b01 	mov.w	fp, #1
 800dd68:	46b8      	mov	r8, r7
 800dd6a:	4645      	mov	r5, r8
 800dd6c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d155      	bne.n	800de20 <_vfiprintf_r+0xf8>
 800dd74:	ebb8 0a07 	subs.w	sl, r8, r7
 800dd78:	d00b      	beq.n	800dd92 <_vfiprintf_r+0x6a>
 800dd7a:	4653      	mov	r3, sl
 800dd7c:	463a      	mov	r2, r7
 800dd7e:	4621      	mov	r1, r4
 800dd80:	4630      	mov	r0, r6
 800dd82:	f7ff ffbf 	bl	800dd04 <__sfputs_r>
 800dd86:	3001      	adds	r0, #1
 800dd88:	f000 80c4 	beq.w	800df14 <_vfiprintf_r+0x1ec>
 800dd8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd8e:	4453      	add	r3, sl
 800dd90:	9309      	str	r3, [sp, #36]	; 0x24
 800dd92:	f898 3000 	ldrb.w	r3, [r8]
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	f000 80bc 	beq.w	800df14 <_vfiprintf_r+0x1ec>
 800dd9c:	2300      	movs	r3, #0
 800dd9e:	f04f 32ff 	mov.w	r2, #4294967295
 800dda2:	9304      	str	r3, [sp, #16]
 800dda4:	9307      	str	r3, [sp, #28]
 800dda6:	9205      	str	r2, [sp, #20]
 800dda8:	9306      	str	r3, [sp, #24]
 800ddaa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ddae:	931a      	str	r3, [sp, #104]	; 0x68
 800ddb0:	2205      	movs	r2, #5
 800ddb2:	7829      	ldrb	r1, [r5, #0]
 800ddb4:	4860      	ldr	r0, [pc, #384]	; (800df38 <_vfiprintf_r+0x210>)
 800ddb6:	f7f2 fa2b 	bl	8000210 <memchr>
 800ddba:	f105 0801 	add.w	r8, r5, #1
 800ddbe:	9b04      	ldr	r3, [sp, #16]
 800ddc0:	2800      	cmp	r0, #0
 800ddc2:	d131      	bne.n	800de28 <_vfiprintf_r+0x100>
 800ddc4:	06d9      	lsls	r1, r3, #27
 800ddc6:	bf44      	itt	mi
 800ddc8:	2220      	movmi	r2, #32
 800ddca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ddce:	071a      	lsls	r2, r3, #28
 800ddd0:	bf44      	itt	mi
 800ddd2:	222b      	movmi	r2, #43	; 0x2b
 800ddd4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ddd8:	782a      	ldrb	r2, [r5, #0]
 800ddda:	2a2a      	cmp	r2, #42	; 0x2a
 800dddc:	d02c      	beq.n	800de38 <_vfiprintf_r+0x110>
 800ddde:	9a07      	ldr	r2, [sp, #28]
 800dde0:	2100      	movs	r1, #0
 800dde2:	200a      	movs	r0, #10
 800dde4:	46a8      	mov	r8, r5
 800dde6:	3501      	adds	r5, #1
 800dde8:	f898 3000 	ldrb.w	r3, [r8]
 800ddec:	3b30      	subs	r3, #48	; 0x30
 800ddee:	2b09      	cmp	r3, #9
 800ddf0:	d96d      	bls.n	800dece <_vfiprintf_r+0x1a6>
 800ddf2:	b371      	cbz	r1, 800de52 <_vfiprintf_r+0x12a>
 800ddf4:	e026      	b.n	800de44 <_vfiprintf_r+0x11c>
 800ddf6:	4b51      	ldr	r3, [pc, #324]	; (800df3c <_vfiprintf_r+0x214>)
 800ddf8:	429c      	cmp	r4, r3
 800ddfa:	d101      	bne.n	800de00 <_vfiprintf_r+0xd8>
 800ddfc:	68b4      	ldr	r4, [r6, #8]
 800ddfe:	e7a3      	b.n	800dd48 <_vfiprintf_r+0x20>
 800de00:	4b4f      	ldr	r3, [pc, #316]	; (800df40 <_vfiprintf_r+0x218>)
 800de02:	429c      	cmp	r4, r3
 800de04:	bf08      	it	eq
 800de06:	68f4      	ldreq	r4, [r6, #12]
 800de08:	e79e      	b.n	800dd48 <_vfiprintf_r+0x20>
 800de0a:	4621      	mov	r1, r4
 800de0c:	4630      	mov	r0, r6
 800de0e:	f7ff fc67 	bl	800d6e0 <__swsetup_r>
 800de12:	2800      	cmp	r0, #0
 800de14:	d09e      	beq.n	800dd54 <_vfiprintf_r+0x2c>
 800de16:	f04f 30ff 	mov.w	r0, #4294967295
 800de1a:	b01d      	add	sp, #116	; 0x74
 800de1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de20:	2b25      	cmp	r3, #37	; 0x25
 800de22:	d0a7      	beq.n	800dd74 <_vfiprintf_r+0x4c>
 800de24:	46a8      	mov	r8, r5
 800de26:	e7a0      	b.n	800dd6a <_vfiprintf_r+0x42>
 800de28:	4a43      	ldr	r2, [pc, #268]	; (800df38 <_vfiprintf_r+0x210>)
 800de2a:	1a80      	subs	r0, r0, r2
 800de2c:	fa0b f000 	lsl.w	r0, fp, r0
 800de30:	4318      	orrs	r0, r3
 800de32:	9004      	str	r0, [sp, #16]
 800de34:	4645      	mov	r5, r8
 800de36:	e7bb      	b.n	800ddb0 <_vfiprintf_r+0x88>
 800de38:	9a03      	ldr	r2, [sp, #12]
 800de3a:	1d11      	adds	r1, r2, #4
 800de3c:	6812      	ldr	r2, [r2, #0]
 800de3e:	9103      	str	r1, [sp, #12]
 800de40:	2a00      	cmp	r2, #0
 800de42:	db01      	blt.n	800de48 <_vfiprintf_r+0x120>
 800de44:	9207      	str	r2, [sp, #28]
 800de46:	e004      	b.n	800de52 <_vfiprintf_r+0x12a>
 800de48:	4252      	negs	r2, r2
 800de4a:	f043 0302 	orr.w	r3, r3, #2
 800de4e:	9207      	str	r2, [sp, #28]
 800de50:	9304      	str	r3, [sp, #16]
 800de52:	f898 3000 	ldrb.w	r3, [r8]
 800de56:	2b2e      	cmp	r3, #46	; 0x2e
 800de58:	d110      	bne.n	800de7c <_vfiprintf_r+0x154>
 800de5a:	f898 3001 	ldrb.w	r3, [r8, #1]
 800de5e:	2b2a      	cmp	r3, #42	; 0x2a
 800de60:	f108 0101 	add.w	r1, r8, #1
 800de64:	d137      	bne.n	800ded6 <_vfiprintf_r+0x1ae>
 800de66:	9b03      	ldr	r3, [sp, #12]
 800de68:	1d1a      	adds	r2, r3, #4
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	9203      	str	r2, [sp, #12]
 800de6e:	2b00      	cmp	r3, #0
 800de70:	bfb8      	it	lt
 800de72:	f04f 33ff 	movlt.w	r3, #4294967295
 800de76:	f108 0802 	add.w	r8, r8, #2
 800de7a:	9305      	str	r3, [sp, #20]
 800de7c:	4d31      	ldr	r5, [pc, #196]	; (800df44 <_vfiprintf_r+0x21c>)
 800de7e:	f898 1000 	ldrb.w	r1, [r8]
 800de82:	2203      	movs	r2, #3
 800de84:	4628      	mov	r0, r5
 800de86:	f7f2 f9c3 	bl	8000210 <memchr>
 800de8a:	b140      	cbz	r0, 800de9e <_vfiprintf_r+0x176>
 800de8c:	2340      	movs	r3, #64	; 0x40
 800de8e:	1b40      	subs	r0, r0, r5
 800de90:	fa03 f000 	lsl.w	r0, r3, r0
 800de94:	9b04      	ldr	r3, [sp, #16]
 800de96:	4303      	orrs	r3, r0
 800de98:	9304      	str	r3, [sp, #16]
 800de9a:	f108 0801 	add.w	r8, r8, #1
 800de9e:	f898 1000 	ldrb.w	r1, [r8]
 800dea2:	4829      	ldr	r0, [pc, #164]	; (800df48 <_vfiprintf_r+0x220>)
 800dea4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dea8:	2206      	movs	r2, #6
 800deaa:	f108 0701 	add.w	r7, r8, #1
 800deae:	f7f2 f9af 	bl	8000210 <memchr>
 800deb2:	2800      	cmp	r0, #0
 800deb4:	d034      	beq.n	800df20 <_vfiprintf_r+0x1f8>
 800deb6:	4b25      	ldr	r3, [pc, #148]	; (800df4c <_vfiprintf_r+0x224>)
 800deb8:	bb03      	cbnz	r3, 800defc <_vfiprintf_r+0x1d4>
 800deba:	9b03      	ldr	r3, [sp, #12]
 800debc:	3307      	adds	r3, #7
 800debe:	f023 0307 	bic.w	r3, r3, #7
 800dec2:	3308      	adds	r3, #8
 800dec4:	9303      	str	r3, [sp, #12]
 800dec6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dec8:	444b      	add	r3, r9
 800deca:	9309      	str	r3, [sp, #36]	; 0x24
 800decc:	e74c      	b.n	800dd68 <_vfiprintf_r+0x40>
 800dece:	fb00 3202 	mla	r2, r0, r2, r3
 800ded2:	2101      	movs	r1, #1
 800ded4:	e786      	b.n	800dde4 <_vfiprintf_r+0xbc>
 800ded6:	2300      	movs	r3, #0
 800ded8:	9305      	str	r3, [sp, #20]
 800deda:	4618      	mov	r0, r3
 800dedc:	250a      	movs	r5, #10
 800dede:	4688      	mov	r8, r1
 800dee0:	3101      	adds	r1, #1
 800dee2:	f898 2000 	ldrb.w	r2, [r8]
 800dee6:	3a30      	subs	r2, #48	; 0x30
 800dee8:	2a09      	cmp	r2, #9
 800deea:	d903      	bls.n	800def4 <_vfiprintf_r+0x1cc>
 800deec:	2b00      	cmp	r3, #0
 800deee:	d0c5      	beq.n	800de7c <_vfiprintf_r+0x154>
 800def0:	9005      	str	r0, [sp, #20]
 800def2:	e7c3      	b.n	800de7c <_vfiprintf_r+0x154>
 800def4:	fb05 2000 	mla	r0, r5, r0, r2
 800def8:	2301      	movs	r3, #1
 800defa:	e7f0      	b.n	800dede <_vfiprintf_r+0x1b6>
 800defc:	ab03      	add	r3, sp, #12
 800defe:	9300      	str	r3, [sp, #0]
 800df00:	4622      	mov	r2, r4
 800df02:	4b13      	ldr	r3, [pc, #76]	; (800df50 <_vfiprintf_r+0x228>)
 800df04:	a904      	add	r1, sp, #16
 800df06:	4630      	mov	r0, r6
 800df08:	f3af 8000 	nop.w
 800df0c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800df10:	4681      	mov	r9, r0
 800df12:	d1d8      	bne.n	800dec6 <_vfiprintf_r+0x19e>
 800df14:	89a3      	ldrh	r3, [r4, #12]
 800df16:	065b      	lsls	r3, r3, #25
 800df18:	f53f af7d 	bmi.w	800de16 <_vfiprintf_r+0xee>
 800df1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800df1e:	e77c      	b.n	800de1a <_vfiprintf_r+0xf2>
 800df20:	ab03      	add	r3, sp, #12
 800df22:	9300      	str	r3, [sp, #0]
 800df24:	4622      	mov	r2, r4
 800df26:	4b0a      	ldr	r3, [pc, #40]	; (800df50 <_vfiprintf_r+0x228>)
 800df28:	a904      	add	r1, sp, #16
 800df2a:	4630      	mov	r0, r6
 800df2c:	f000 f888 	bl	800e040 <_printf_i>
 800df30:	e7ec      	b.n	800df0c <_vfiprintf_r+0x1e4>
 800df32:	bf00      	nop
 800df34:	0800e76c 	.word	0x0800e76c
 800df38:	0800e7ac 	.word	0x0800e7ac
 800df3c:	0800e78c 	.word	0x0800e78c
 800df40:	0800e74c 	.word	0x0800e74c
 800df44:	0800e7b2 	.word	0x0800e7b2
 800df48:	0800e7b6 	.word	0x0800e7b6
 800df4c:	00000000 	.word	0x00000000
 800df50:	0800dd05 	.word	0x0800dd05

0800df54 <_printf_common>:
 800df54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df58:	4691      	mov	r9, r2
 800df5a:	461f      	mov	r7, r3
 800df5c:	688a      	ldr	r2, [r1, #8]
 800df5e:	690b      	ldr	r3, [r1, #16]
 800df60:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800df64:	4293      	cmp	r3, r2
 800df66:	bfb8      	it	lt
 800df68:	4613      	movlt	r3, r2
 800df6a:	f8c9 3000 	str.w	r3, [r9]
 800df6e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800df72:	4606      	mov	r6, r0
 800df74:	460c      	mov	r4, r1
 800df76:	b112      	cbz	r2, 800df7e <_printf_common+0x2a>
 800df78:	3301      	adds	r3, #1
 800df7a:	f8c9 3000 	str.w	r3, [r9]
 800df7e:	6823      	ldr	r3, [r4, #0]
 800df80:	0699      	lsls	r1, r3, #26
 800df82:	bf42      	ittt	mi
 800df84:	f8d9 3000 	ldrmi.w	r3, [r9]
 800df88:	3302      	addmi	r3, #2
 800df8a:	f8c9 3000 	strmi.w	r3, [r9]
 800df8e:	6825      	ldr	r5, [r4, #0]
 800df90:	f015 0506 	ands.w	r5, r5, #6
 800df94:	d107      	bne.n	800dfa6 <_printf_common+0x52>
 800df96:	f104 0a19 	add.w	sl, r4, #25
 800df9a:	68e3      	ldr	r3, [r4, #12]
 800df9c:	f8d9 2000 	ldr.w	r2, [r9]
 800dfa0:	1a9b      	subs	r3, r3, r2
 800dfa2:	429d      	cmp	r5, r3
 800dfa4:	db29      	blt.n	800dffa <_printf_common+0xa6>
 800dfa6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800dfaa:	6822      	ldr	r2, [r4, #0]
 800dfac:	3300      	adds	r3, #0
 800dfae:	bf18      	it	ne
 800dfb0:	2301      	movne	r3, #1
 800dfb2:	0692      	lsls	r2, r2, #26
 800dfb4:	d42e      	bmi.n	800e014 <_printf_common+0xc0>
 800dfb6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800dfba:	4639      	mov	r1, r7
 800dfbc:	4630      	mov	r0, r6
 800dfbe:	47c0      	blx	r8
 800dfc0:	3001      	adds	r0, #1
 800dfc2:	d021      	beq.n	800e008 <_printf_common+0xb4>
 800dfc4:	6823      	ldr	r3, [r4, #0]
 800dfc6:	68e5      	ldr	r5, [r4, #12]
 800dfc8:	f8d9 2000 	ldr.w	r2, [r9]
 800dfcc:	f003 0306 	and.w	r3, r3, #6
 800dfd0:	2b04      	cmp	r3, #4
 800dfd2:	bf08      	it	eq
 800dfd4:	1aad      	subeq	r5, r5, r2
 800dfd6:	68a3      	ldr	r3, [r4, #8]
 800dfd8:	6922      	ldr	r2, [r4, #16]
 800dfda:	bf0c      	ite	eq
 800dfdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dfe0:	2500      	movne	r5, #0
 800dfe2:	4293      	cmp	r3, r2
 800dfe4:	bfc4      	itt	gt
 800dfe6:	1a9b      	subgt	r3, r3, r2
 800dfe8:	18ed      	addgt	r5, r5, r3
 800dfea:	f04f 0900 	mov.w	r9, #0
 800dfee:	341a      	adds	r4, #26
 800dff0:	454d      	cmp	r5, r9
 800dff2:	d11b      	bne.n	800e02c <_printf_common+0xd8>
 800dff4:	2000      	movs	r0, #0
 800dff6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dffa:	2301      	movs	r3, #1
 800dffc:	4652      	mov	r2, sl
 800dffe:	4639      	mov	r1, r7
 800e000:	4630      	mov	r0, r6
 800e002:	47c0      	blx	r8
 800e004:	3001      	adds	r0, #1
 800e006:	d103      	bne.n	800e010 <_printf_common+0xbc>
 800e008:	f04f 30ff 	mov.w	r0, #4294967295
 800e00c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e010:	3501      	adds	r5, #1
 800e012:	e7c2      	b.n	800df9a <_printf_common+0x46>
 800e014:	18e1      	adds	r1, r4, r3
 800e016:	1c5a      	adds	r2, r3, #1
 800e018:	2030      	movs	r0, #48	; 0x30
 800e01a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e01e:	4422      	add	r2, r4
 800e020:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e024:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e028:	3302      	adds	r3, #2
 800e02a:	e7c4      	b.n	800dfb6 <_printf_common+0x62>
 800e02c:	2301      	movs	r3, #1
 800e02e:	4622      	mov	r2, r4
 800e030:	4639      	mov	r1, r7
 800e032:	4630      	mov	r0, r6
 800e034:	47c0      	blx	r8
 800e036:	3001      	adds	r0, #1
 800e038:	d0e6      	beq.n	800e008 <_printf_common+0xb4>
 800e03a:	f109 0901 	add.w	r9, r9, #1
 800e03e:	e7d7      	b.n	800dff0 <_printf_common+0x9c>

0800e040 <_printf_i>:
 800e040:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e044:	4617      	mov	r7, r2
 800e046:	7e0a      	ldrb	r2, [r1, #24]
 800e048:	b085      	sub	sp, #20
 800e04a:	2a6e      	cmp	r2, #110	; 0x6e
 800e04c:	4698      	mov	r8, r3
 800e04e:	4606      	mov	r6, r0
 800e050:	460c      	mov	r4, r1
 800e052:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e054:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800e058:	f000 80bc 	beq.w	800e1d4 <_printf_i+0x194>
 800e05c:	d81a      	bhi.n	800e094 <_printf_i+0x54>
 800e05e:	2a63      	cmp	r2, #99	; 0x63
 800e060:	d02e      	beq.n	800e0c0 <_printf_i+0x80>
 800e062:	d80a      	bhi.n	800e07a <_printf_i+0x3a>
 800e064:	2a00      	cmp	r2, #0
 800e066:	f000 80c8 	beq.w	800e1fa <_printf_i+0x1ba>
 800e06a:	2a58      	cmp	r2, #88	; 0x58
 800e06c:	f000 808a 	beq.w	800e184 <_printf_i+0x144>
 800e070:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e074:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800e078:	e02a      	b.n	800e0d0 <_printf_i+0x90>
 800e07a:	2a64      	cmp	r2, #100	; 0x64
 800e07c:	d001      	beq.n	800e082 <_printf_i+0x42>
 800e07e:	2a69      	cmp	r2, #105	; 0x69
 800e080:	d1f6      	bne.n	800e070 <_printf_i+0x30>
 800e082:	6821      	ldr	r1, [r4, #0]
 800e084:	681a      	ldr	r2, [r3, #0]
 800e086:	f011 0f80 	tst.w	r1, #128	; 0x80
 800e08a:	d023      	beq.n	800e0d4 <_printf_i+0x94>
 800e08c:	1d11      	adds	r1, r2, #4
 800e08e:	6019      	str	r1, [r3, #0]
 800e090:	6813      	ldr	r3, [r2, #0]
 800e092:	e027      	b.n	800e0e4 <_printf_i+0xa4>
 800e094:	2a73      	cmp	r2, #115	; 0x73
 800e096:	f000 80b4 	beq.w	800e202 <_printf_i+0x1c2>
 800e09a:	d808      	bhi.n	800e0ae <_printf_i+0x6e>
 800e09c:	2a6f      	cmp	r2, #111	; 0x6f
 800e09e:	d02a      	beq.n	800e0f6 <_printf_i+0xb6>
 800e0a0:	2a70      	cmp	r2, #112	; 0x70
 800e0a2:	d1e5      	bne.n	800e070 <_printf_i+0x30>
 800e0a4:	680a      	ldr	r2, [r1, #0]
 800e0a6:	f042 0220 	orr.w	r2, r2, #32
 800e0aa:	600a      	str	r2, [r1, #0]
 800e0ac:	e003      	b.n	800e0b6 <_printf_i+0x76>
 800e0ae:	2a75      	cmp	r2, #117	; 0x75
 800e0b0:	d021      	beq.n	800e0f6 <_printf_i+0xb6>
 800e0b2:	2a78      	cmp	r2, #120	; 0x78
 800e0b4:	d1dc      	bne.n	800e070 <_printf_i+0x30>
 800e0b6:	2278      	movs	r2, #120	; 0x78
 800e0b8:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800e0bc:	496e      	ldr	r1, [pc, #440]	; (800e278 <_printf_i+0x238>)
 800e0be:	e064      	b.n	800e18a <_printf_i+0x14a>
 800e0c0:	681a      	ldr	r2, [r3, #0]
 800e0c2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800e0c6:	1d11      	adds	r1, r2, #4
 800e0c8:	6019      	str	r1, [r3, #0]
 800e0ca:	6813      	ldr	r3, [r2, #0]
 800e0cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e0d0:	2301      	movs	r3, #1
 800e0d2:	e0a3      	b.n	800e21c <_printf_i+0x1dc>
 800e0d4:	f011 0f40 	tst.w	r1, #64	; 0x40
 800e0d8:	f102 0104 	add.w	r1, r2, #4
 800e0dc:	6019      	str	r1, [r3, #0]
 800e0de:	d0d7      	beq.n	800e090 <_printf_i+0x50>
 800e0e0:	f9b2 3000 	ldrsh.w	r3, [r2]
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	da03      	bge.n	800e0f0 <_printf_i+0xb0>
 800e0e8:	222d      	movs	r2, #45	; 0x2d
 800e0ea:	425b      	negs	r3, r3
 800e0ec:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800e0f0:	4962      	ldr	r1, [pc, #392]	; (800e27c <_printf_i+0x23c>)
 800e0f2:	220a      	movs	r2, #10
 800e0f4:	e017      	b.n	800e126 <_printf_i+0xe6>
 800e0f6:	6820      	ldr	r0, [r4, #0]
 800e0f8:	6819      	ldr	r1, [r3, #0]
 800e0fa:	f010 0f80 	tst.w	r0, #128	; 0x80
 800e0fe:	d003      	beq.n	800e108 <_printf_i+0xc8>
 800e100:	1d08      	adds	r0, r1, #4
 800e102:	6018      	str	r0, [r3, #0]
 800e104:	680b      	ldr	r3, [r1, #0]
 800e106:	e006      	b.n	800e116 <_printf_i+0xd6>
 800e108:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e10c:	f101 0004 	add.w	r0, r1, #4
 800e110:	6018      	str	r0, [r3, #0]
 800e112:	d0f7      	beq.n	800e104 <_printf_i+0xc4>
 800e114:	880b      	ldrh	r3, [r1, #0]
 800e116:	4959      	ldr	r1, [pc, #356]	; (800e27c <_printf_i+0x23c>)
 800e118:	2a6f      	cmp	r2, #111	; 0x6f
 800e11a:	bf14      	ite	ne
 800e11c:	220a      	movne	r2, #10
 800e11e:	2208      	moveq	r2, #8
 800e120:	2000      	movs	r0, #0
 800e122:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800e126:	6865      	ldr	r5, [r4, #4]
 800e128:	60a5      	str	r5, [r4, #8]
 800e12a:	2d00      	cmp	r5, #0
 800e12c:	f2c0 809c 	blt.w	800e268 <_printf_i+0x228>
 800e130:	6820      	ldr	r0, [r4, #0]
 800e132:	f020 0004 	bic.w	r0, r0, #4
 800e136:	6020      	str	r0, [r4, #0]
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d13f      	bne.n	800e1bc <_printf_i+0x17c>
 800e13c:	2d00      	cmp	r5, #0
 800e13e:	f040 8095 	bne.w	800e26c <_printf_i+0x22c>
 800e142:	4675      	mov	r5, lr
 800e144:	2a08      	cmp	r2, #8
 800e146:	d10b      	bne.n	800e160 <_printf_i+0x120>
 800e148:	6823      	ldr	r3, [r4, #0]
 800e14a:	07da      	lsls	r2, r3, #31
 800e14c:	d508      	bpl.n	800e160 <_printf_i+0x120>
 800e14e:	6923      	ldr	r3, [r4, #16]
 800e150:	6862      	ldr	r2, [r4, #4]
 800e152:	429a      	cmp	r2, r3
 800e154:	bfde      	ittt	le
 800e156:	2330      	movle	r3, #48	; 0x30
 800e158:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e15c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e160:	ebae 0305 	sub.w	r3, lr, r5
 800e164:	6123      	str	r3, [r4, #16]
 800e166:	f8cd 8000 	str.w	r8, [sp]
 800e16a:	463b      	mov	r3, r7
 800e16c:	aa03      	add	r2, sp, #12
 800e16e:	4621      	mov	r1, r4
 800e170:	4630      	mov	r0, r6
 800e172:	f7ff feef 	bl	800df54 <_printf_common>
 800e176:	3001      	adds	r0, #1
 800e178:	d155      	bne.n	800e226 <_printf_i+0x1e6>
 800e17a:	f04f 30ff 	mov.w	r0, #4294967295
 800e17e:	b005      	add	sp, #20
 800e180:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e184:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800e188:	493c      	ldr	r1, [pc, #240]	; (800e27c <_printf_i+0x23c>)
 800e18a:	6822      	ldr	r2, [r4, #0]
 800e18c:	6818      	ldr	r0, [r3, #0]
 800e18e:	f012 0f80 	tst.w	r2, #128	; 0x80
 800e192:	f100 0504 	add.w	r5, r0, #4
 800e196:	601d      	str	r5, [r3, #0]
 800e198:	d001      	beq.n	800e19e <_printf_i+0x15e>
 800e19a:	6803      	ldr	r3, [r0, #0]
 800e19c:	e002      	b.n	800e1a4 <_printf_i+0x164>
 800e19e:	0655      	lsls	r5, r2, #25
 800e1a0:	d5fb      	bpl.n	800e19a <_printf_i+0x15a>
 800e1a2:	8803      	ldrh	r3, [r0, #0]
 800e1a4:	07d0      	lsls	r0, r2, #31
 800e1a6:	bf44      	itt	mi
 800e1a8:	f042 0220 	orrmi.w	r2, r2, #32
 800e1ac:	6022      	strmi	r2, [r4, #0]
 800e1ae:	b91b      	cbnz	r3, 800e1b8 <_printf_i+0x178>
 800e1b0:	6822      	ldr	r2, [r4, #0]
 800e1b2:	f022 0220 	bic.w	r2, r2, #32
 800e1b6:	6022      	str	r2, [r4, #0]
 800e1b8:	2210      	movs	r2, #16
 800e1ba:	e7b1      	b.n	800e120 <_printf_i+0xe0>
 800e1bc:	4675      	mov	r5, lr
 800e1be:	fbb3 f0f2 	udiv	r0, r3, r2
 800e1c2:	fb02 3310 	mls	r3, r2, r0, r3
 800e1c6:	5ccb      	ldrb	r3, [r1, r3]
 800e1c8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800e1cc:	4603      	mov	r3, r0
 800e1ce:	2800      	cmp	r0, #0
 800e1d0:	d1f5      	bne.n	800e1be <_printf_i+0x17e>
 800e1d2:	e7b7      	b.n	800e144 <_printf_i+0x104>
 800e1d4:	6808      	ldr	r0, [r1, #0]
 800e1d6:	681a      	ldr	r2, [r3, #0]
 800e1d8:	6949      	ldr	r1, [r1, #20]
 800e1da:	f010 0f80 	tst.w	r0, #128	; 0x80
 800e1de:	d004      	beq.n	800e1ea <_printf_i+0x1aa>
 800e1e0:	1d10      	adds	r0, r2, #4
 800e1e2:	6018      	str	r0, [r3, #0]
 800e1e4:	6813      	ldr	r3, [r2, #0]
 800e1e6:	6019      	str	r1, [r3, #0]
 800e1e8:	e007      	b.n	800e1fa <_printf_i+0x1ba>
 800e1ea:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e1ee:	f102 0004 	add.w	r0, r2, #4
 800e1f2:	6018      	str	r0, [r3, #0]
 800e1f4:	6813      	ldr	r3, [r2, #0]
 800e1f6:	d0f6      	beq.n	800e1e6 <_printf_i+0x1a6>
 800e1f8:	8019      	strh	r1, [r3, #0]
 800e1fa:	2300      	movs	r3, #0
 800e1fc:	6123      	str	r3, [r4, #16]
 800e1fe:	4675      	mov	r5, lr
 800e200:	e7b1      	b.n	800e166 <_printf_i+0x126>
 800e202:	681a      	ldr	r2, [r3, #0]
 800e204:	1d11      	adds	r1, r2, #4
 800e206:	6019      	str	r1, [r3, #0]
 800e208:	6815      	ldr	r5, [r2, #0]
 800e20a:	6862      	ldr	r2, [r4, #4]
 800e20c:	2100      	movs	r1, #0
 800e20e:	4628      	mov	r0, r5
 800e210:	f7f1 fffe 	bl	8000210 <memchr>
 800e214:	b108      	cbz	r0, 800e21a <_printf_i+0x1da>
 800e216:	1b40      	subs	r0, r0, r5
 800e218:	6060      	str	r0, [r4, #4]
 800e21a:	6863      	ldr	r3, [r4, #4]
 800e21c:	6123      	str	r3, [r4, #16]
 800e21e:	2300      	movs	r3, #0
 800e220:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e224:	e79f      	b.n	800e166 <_printf_i+0x126>
 800e226:	6923      	ldr	r3, [r4, #16]
 800e228:	462a      	mov	r2, r5
 800e22a:	4639      	mov	r1, r7
 800e22c:	4630      	mov	r0, r6
 800e22e:	47c0      	blx	r8
 800e230:	3001      	adds	r0, #1
 800e232:	d0a2      	beq.n	800e17a <_printf_i+0x13a>
 800e234:	6823      	ldr	r3, [r4, #0]
 800e236:	079b      	lsls	r3, r3, #30
 800e238:	d507      	bpl.n	800e24a <_printf_i+0x20a>
 800e23a:	2500      	movs	r5, #0
 800e23c:	f104 0919 	add.w	r9, r4, #25
 800e240:	68e3      	ldr	r3, [r4, #12]
 800e242:	9a03      	ldr	r2, [sp, #12]
 800e244:	1a9b      	subs	r3, r3, r2
 800e246:	429d      	cmp	r5, r3
 800e248:	db05      	blt.n	800e256 <_printf_i+0x216>
 800e24a:	68e0      	ldr	r0, [r4, #12]
 800e24c:	9b03      	ldr	r3, [sp, #12]
 800e24e:	4298      	cmp	r0, r3
 800e250:	bfb8      	it	lt
 800e252:	4618      	movlt	r0, r3
 800e254:	e793      	b.n	800e17e <_printf_i+0x13e>
 800e256:	2301      	movs	r3, #1
 800e258:	464a      	mov	r2, r9
 800e25a:	4639      	mov	r1, r7
 800e25c:	4630      	mov	r0, r6
 800e25e:	47c0      	blx	r8
 800e260:	3001      	adds	r0, #1
 800e262:	d08a      	beq.n	800e17a <_printf_i+0x13a>
 800e264:	3501      	adds	r5, #1
 800e266:	e7eb      	b.n	800e240 <_printf_i+0x200>
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d1a7      	bne.n	800e1bc <_printf_i+0x17c>
 800e26c:	780b      	ldrb	r3, [r1, #0]
 800e26e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e272:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e276:	e765      	b.n	800e144 <_printf_i+0x104>
 800e278:	0800e7ce 	.word	0x0800e7ce
 800e27c:	0800e7bd 	.word	0x0800e7bd

0800e280 <_sbrk_r>:
 800e280:	b538      	push	{r3, r4, r5, lr}
 800e282:	4c06      	ldr	r4, [pc, #24]	; (800e29c <_sbrk_r+0x1c>)
 800e284:	2300      	movs	r3, #0
 800e286:	4605      	mov	r5, r0
 800e288:	4608      	mov	r0, r1
 800e28a:	6023      	str	r3, [r4, #0]
 800e28c:	f7ff f8c0 	bl	800d410 <_sbrk>
 800e290:	1c43      	adds	r3, r0, #1
 800e292:	d102      	bne.n	800e29a <_sbrk_r+0x1a>
 800e294:	6823      	ldr	r3, [r4, #0]
 800e296:	b103      	cbz	r3, 800e29a <_sbrk_r+0x1a>
 800e298:	602b      	str	r3, [r5, #0]
 800e29a:	bd38      	pop	{r3, r4, r5, pc}
 800e29c:	20002dd8 	.word	0x20002dd8

0800e2a0 <__sread>:
 800e2a0:	b510      	push	{r4, lr}
 800e2a2:	460c      	mov	r4, r1
 800e2a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2a8:	f000 f896 	bl	800e3d8 <_read_r>
 800e2ac:	2800      	cmp	r0, #0
 800e2ae:	bfab      	itete	ge
 800e2b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e2b2:	89a3      	ldrhlt	r3, [r4, #12]
 800e2b4:	181b      	addge	r3, r3, r0
 800e2b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e2ba:	bfac      	ite	ge
 800e2bc:	6563      	strge	r3, [r4, #84]	; 0x54
 800e2be:	81a3      	strhlt	r3, [r4, #12]
 800e2c0:	bd10      	pop	{r4, pc}

0800e2c2 <__swrite>:
 800e2c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2c6:	461f      	mov	r7, r3
 800e2c8:	898b      	ldrh	r3, [r1, #12]
 800e2ca:	05db      	lsls	r3, r3, #23
 800e2cc:	4605      	mov	r5, r0
 800e2ce:	460c      	mov	r4, r1
 800e2d0:	4616      	mov	r6, r2
 800e2d2:	d505      	bpl.n	800e2e0 <__swrite+0x1e>
 800e2d4:	2302      	movs	r3, #2
 800e2d6:	2200      	movs	r2, #0
 800e2d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2dc:	f000 f868 	bl	800e3b0 <_lseek_r>
 800e2e0:	89a3      	ldrh	r3, [r4, #12]
 800e2e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e2e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e2ea:	81a3      	strh	r3, [r4, #12]
 800e2ec:	4632      	mov	r2, r6
 800e2ee:	463b      	mov	r3, r7
 800e2f0:	4628      	mov	r0, r5
 800e2f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e2f6:	f000 b817 	b.w	800e328 <_write_r>

0800e2fa <__sseek>:
 800e2fa:	b510      	push	{r4, lr}
 800e2fc:	460c      	mov	r4, r1
 800e2fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e302:	f000 f855 	bl	800e3b0 <_lseek_r>
 800e306:	1c43      	adds	r3, r0, #1
 800e308:	89a3      	ldrh	r3, [r4, #12]
 800e30a:	bf15      	itete	ne
 800e30c:	6560      	strne	r0, [r4, #84]	; 0x54
 800e30e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e312:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e316:	81a3      	strheq	r3, [r4, #12]
 800e318:	bf18      	it	ne
 800e31a:	81a3      	strhne	r3, [r4, #12]
 800e31c:	bd10      	pop	{r4, pc}

0800e31e <__sclose>:
 800e31e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e322:	f000 b813 	b.w	800e34c <_close_r>
	...

0800e328 <_write_r>:
 800e328:	b538      	push	{r3, r4, r5, lr}
 800e32a:	4c07      	ldr	r4, [pc, #28]	; (800e348 <_write_r+0x20>)
 800e32c:	4605      	mov	r5, r0
 800e32e:	4608      	mov	r0, r1
 800e330:	4611      	mov	r1, r2
 800e332:	2200      	movs	r2, #0
 800e334:	6022      	str	r2, [r4, #0]
 800e336:	461a      	mov	r2, r3
 800e338:	f7ff f84d 	bl	800d3d6 <_write>
 800e33c:	1c43      	adds	r3, r0, #1
 800e33e:	d102      	bne.n	800e346 <_write_r+0x1e>
 800e340:	6823      	ldr	r3, [r4, #0]
 800e342:	b103      	cbz	r3, 800e346 <_write_r+0x1e>
 800e344:	602b      	str	r3, [r5, #0]
 800e346:	bd38      	pop	{r3, r4, r5, pc}
 800e348:	20002dd8 	.word	0x20002dd8

0800e34c <_close_r>:
 800e34c:	b538      	push	{r3, r4, r5, lr}
 800e34e:	4c06      	ldr	r4, [pc, #24]	; (800e368 <_close_r+0x1c>)
 800e350:	2300      	movs	r3, #0
 800e352:	4605      	mov	r5, r0
 800e354:	4608      	mov	r0, r1
 800e356:	6023      	str	r3, [r4, #0]
 800e358:	f7ff f886 	bl	800d468 <_close>
 800e35c:	1c43      	adds	r3, r0, #1
 800e35e:	d102      	bne.n	800e366 <_close_r+0x1a>
 800e360:	6823      	ldr	r3, [r4, #0]
 800e362:	b103      	cbz	r3, 800e366 <_close_r+0x1a>
 800e364:	602b      	str	r3, [r5, #0]
 800e366:	bd38      	pop	{r3, r4, r5, pc}
 800e368:	20002dd8 	.word	0x20002dd8

0800e36c <_fstat_r>:
 800e36c:	b538      	push	{r3, r4, r5, lr}
 800e36e:	4c07      	ldr	r4, [pc, #28]	; (800e38c <_fstat_r+0x20>)
 800e370:	2300      	movs	r3, #0
 800e372:	4605      	mov	r5, r0
 800e374:	4608      	mov	r0, r1
 800e376:	4611      	mov	r1, r2
 800e378:	6023      	str	r3, [r4, #0]
 800e37a:	f7ff f881 	bl	800d480 <_fstat>
 800e37e:	1c43      	adds	r3, r0, #1
 800e380:	d102      	bne.n	800e388 <_fstat_r+0x1c>
 800e382:	6823      	ldr	r3, [r4, #0]
 800e384:	b103      	cbz	r3, 800e388 <_fstat_r+0x1c>
 800e386:	602b      	str	r3, [r5, #0]
 800e388:	bd38      	pop	{r3, r4, r5, pc}
 800e38a:	bf00      	nop
 800e38c:	20002dd8 	.word	0x20002dd8

0800e390 <_isatty_r>:
 800e390:	b538      	push	{r3, r4, r5, lr}
 800e392:	4c06      	ldr	r4, [pc, #24]	; (800e3ac <_isatty_r+0x1c>)
 800e394:	2300      	movs	r3, #0
 800e396:	4605      	mov	r5, r0
 800e398:	4608      	mov	r0, r1
 800e39a:	6023      	str	r3, [r4, #0]
 800e39c:	f7ff f880 	bl	800d4a0 <_isatty>
 800e3a0:	1c43      	adds	r3, r0, #1
 800e3a2:	d102      	bne.n	800e3aa <_isatty_r+0x1a>
 800e3a4:	6823      	ldr	r3, [r4, #0]
 800e3a6:	b103      	cbz	r3, 800e3aa <_isatty_r+0x1a>
 800e3a8:	602b      	str	r3, [r5, #0]
 800e3aa:	bd38      	pop	{r3, r4, r5, pc}
 800e3ac:	20002dd8 	.word	0x20002dd8

0800e3b0 <_lseek_r>:
 800e3b0:	b538      	push	{r3, r4, r5, lr}
 800e3b2:	4c07      	ldr	r4, [pc, #28]	; (800e3d0 <_lseek_r+0x20>)
 800e3b4:	4605      	mov	r5, r0
 800e3b6:	4608      	mov	r0, r1
 800e3b8:	4611      	mov	r1, r2
 800e3ba:	2200      	movs	r2, #0
 800e3bc:	6022      	str	r2, [r4, #0]
 800e3be:	461a      	mov	r2, r3
 800e3c0:	f7ff f879 	bl	800d4b6 <_lseek>
 800e3c4:	1c43      	adds	r3, r0, #1
 800e3c6:	d102      	bne.n	800e3ce <_lseek_r+0x1e>
 800e3c8:	6823      	ldr	r3, [r4, #0]
 800e3ca:	b103      	cbz	r3, 800e3ce <_lseek_r+0x1e>
 800e3cc:	602b      	str	r3, [r5, #0]
 800e3ce:	bd38      	pop	{r3, r4, r5, pc}
 800e3d0:	20002dd8 	.word	0x20002dd8

0800e3d4 <__malloc_lock>:
 800e3d4:	4770      	bx	lr

0800e3d6 <__malloc_unlock>:
 800e3d6:	4770      	bx	lr

0800e3d8 <_read_r>:
 800e3d8:	b538      	push	{r3, r4, r5, lr}
 800e3da:	4c07      	ldr	r4, [pc, #28]	; (800e3f8 <_read_r+0x20>)
 800e3dc:	4605      	mov	r5, r0
 800e3de:	4608      	mov	r0, r1
 800e3e0:	4611      	mov	r1, r2
 800e3e2:	2200      	movs	r2, #0
 800e3e4:	6022      	str	r2, [r4, #0]
 800e3e6:	461a      	mov	r2, r3
 800e3e8:	f7fe ffd8 	bl	800d39c <_read>
 800e3ec:	1c43      	adds	r3, r0, #1
 800e3ee:	d102      	bne.n	800e3f6 <_read_r+0x1e>
 800e3f0:	6823      	ldr	r3, [r4, #0]
 800e3f2:	b103      	cbz	r3, 800e3f6 <_read_r+0x1e>
 800e3f4:	602b      	str	r3, [r5, #0]
 800e3f6:	bd38      	pop	{r3, r4, r5, pc}
 800e3f8:	20002dd8 	.word	0x20002dd8

0800e3fc <sqrt>:
 800e3fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e400:	ed2d 8b02 	vpush	{d8}
 800e404:	b08b      	sub	sp, #44	; 0x2c
 800e406:	ec55 4b10 	vmov	r4, r5, d0
 800e40a:	f000 f851 	bl	800e4b0 <__ieee754_sqrt>
 800e40e:	4b26      	ldr	r3, [pc, #152]	; (800e4a8 <sqrt+0xac>)
 800e410:	eeb0 8a40 	vmov.f32	s16, s0
 800e414:	eef0 8a60 	vmov.f32	s17, s1
 800e418:	f993 6000 	ldrsb.w	r6, [r3]
 800e41c:	1c73      	adds	r3, r6, #1
 800e41e:	d02a      	beq.n	800e476 <sqrt+0x7a>
 800e420:	4622      	mov	r2, r4
 800e422:	462b      	mov	r3, r5
 800e424:	4620      	mov	r0, r4
 800e426:	4629      	mov	r1, r5
 800e428:	f7f2 fb94 	bl	8000b54 <__aeabi_dcmpun>
 800e42c:	4607      	mov	r7, r0
 800e42e:	bb10      	cbnz	r0, 800e476 <sqrt+0x7a>
 800e430:	f04f 0800 	mov.w	r8, #0
 800e434:	f04f 0900 	mov.w	r9, #0
 800e438:	4642      	mov	r2, r8
 800e43a:	464b      	mov	r3, r9
 800e43c:	4620      	mov	r0, r4
 800e43e:	4629      	mov	r1, r5
 800e440:	f7f2 fb60 	bl	8000b04 <__aeabi_dcmplt>
 800e444:	b1b8      	cbz	r0, 800e476 <sqrt+0x7a>
 800e446:	2301      	movs	r3, #1
 800e448:	9300      	str	r3, [sp, #0]
 800e44a:	4b18      	ldr	r3, [pc, #96]	; (800e4ac <sqrt+0xb0>)
 800e44c:	9301      	str	r3, [sp, #4]
 800e44e:	9708      	str	r7, [sp, #32]
 800e450:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800e454:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800e458:	b9b6      	cbnz	r6, 800e488 <sqrt+0x8c>
 800e45a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800e45e:	4668      	mov	r0, sp
 800e460:	f000 f8d6 	bl	800e610 <matherr>
 800e464:	b1d0      	cbz	r0, 800e49c <sqrt+0xa0>
 800e466:	9b08      	ldr	r3, [sp, #32]
 800e468:	b11b      	cbz	r3, 800e472 <sqrt+0x76>
 800e46a:	f7ff f891 	bl	800d590 <__errno>
 800e46e:	9b08      	ldr	r3, [sp, #32]
 800e470:	6003      	str	r3, [r0, #0]
 800e472:	ed9d 8b06 	vldr	d8, [sp, #24]
 800e476:	eeb0 0a48 	vmov.f32	s0, s16
 800e47a:	eef0 0a68 	vmov.f32	s1, s17
 800e47e:	b00b      	add	sp, #44	; 0x2c
 800e480:	ecbd 8b02 	vpop	{d8}
 800e484:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e488:	4642      	mov	r2, r8
 800e48a:	464b      	mov	r3, r9
 800e48c:	4640      	mov	r0, r8
 800e48e:	4649      	mov	r1, r9
 800e490:	f7f2 f9f0 	bl	8000874 <__aeabi_ddiv>
 800e494:	2e02      	cmp	r6, #2
 800e496:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e49a:	d1e0      	bne.n	800e45e <sqrt+0x62>
 800e49c:	f7ff f878 	bl	800d590 <__errno>
 800e4a0:	2321      	movs	r3, #33	; 0x21
 800e4a2:	6003      	str	r3, [r0, #0]
 800e4a4:	e7df      	b.n	800e466 <sqrt+0x6a>
 800e4a6:	bf00      	nop
 800e4a8:	20000084 	.word	0x20000084
 800e4ac:	0800e7df 	.word	0x0800e7df

0800e4b0 <__ieee754_sqrt>:
 800e4b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e4b4:	ec55 4b10 	vmov	r4, r5, d0
 800e4b8:	4e54      	ldr	r6, [pc, #336]	; (800e60c <__ieee754_sqrt+0x15c>)
 800e4ba:	43ae      	bics	r6, r5
 800e4bc:	ee10 0a10 	vmov	r0, s0
 800e4c0:	462b      	mov	r3, r5
 800e4c2:	462a      	mov	r2, r5
 800e4c4:	4621      	mov	r1, r4
 800e4c6:	d113      	bne.n	800e4f0 <__ieee754_sqrt+0x40>
 800e4c8:	ee10 2a10 	vmov	r2, s0
 800e4cc:	462b      	mov	r3, r5
 800e4ce:	ee10 0a10 	vmov	r0, s0
 800e4d2:	4629      	mov	r1, r5
 800e4d4:	f7f2 f8a4 	bl	8000620 <__aeabi_dmul>
 800e4d8:	4602      	mov	r2, r0
 800e4da:	460b      	mov	r3, r1
 800e4dc:	4620      	mov	r0, r4
 800e4de:	4629      	mov	r1, r5
 800e4e0:	f7f1 feec 	bl	80002bc <__adddf3>
 800e4e4:	4604      	mov	r4, r0
 800e4e6:	460d      	mov	r5, r1
 800e4e8:	ec45 4b10 	vmov	d0, r4, r5
 800e4ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4f0:	2d00      	cmp	r5, #0
 800e4f2:	dc10      	bgt.n	800e516 <__ieee754_sqrt+0x66>
 800e4f4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e4f8:	4330      	orrs	r0, r6
 800e4fa:	d0f5      	beq.n	800e4e8 <__ieee754_sqrt+0x38>
 800e4fc:	b15d      	cbz	r5, 800e516 <__ieee754_sqrt+0x66>
 800e4fe:	ee10 2a10 	vmov	r2, s0
 800e502:	462b      	mov	r3, r5
 800e504:	4620      	mov	r0, r4
 800e506:	4629      	mov	r1, r5
 800e508:	f7f1 fed6 	bl	80002b8 <__aeabi_dsub>
 800e50c:	4602      	mov	r2, r0
 800e50e:	460b      	mov	r3, r1
 800e510:	f7f2 f9b0 	bl	8000874 <__aeabi_ddiv>
 800e514:	e7e6      	b.n	800e4e4 <__ieee754_sqrt+0x34>
 800e516:	151b      	asrs	r3, r3, #20
 800e518:	d10c      	bne.n	800e534 <__ieee754_sqrt+0x84>
 800e51a:	2a00      	cmp	r2, #0
 800e51c:	d06d      	beq.n	800e5fa <__ieee754_sqrt+0x14a>
 800e51e:	2000      	movs	r0, #0
 800e520:	02d6      	lsls	r6, r2, #11
 800e522:	d56e      	bpl.n	800e602 <__ieee754_sqrt+0x152>
 800e524:	1e44      	subs	r4, r0, #1
 800e526:	1b1b      	subs	r3, r3, r4
 800e528:	f1c0 0420 	rsb	r4, r0, #32
 800e52c:	fa21 f404 	lsr.w	r4, r1, r4
 800e530:	4322      	orrs	r2, r4
 800e532:	4081      	lsls	r1, r0
 800e534:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e538:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800e53c:	07dd      	lsls	r5, r3, #31
 800e53e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800e542:	bf42      	ittt	mi
 800e544:	0052      	lslmi	r2, r2, #1
 800e546:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 800e54a:	0049      	lslmi	r1, r1, #1
 800e54c:	1058      	asrs	r0, r3, #1
 800e54e:	2500      	movs	r5, #0
 800e550:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 800e554:	441a      	add	r2, r3
 800e556:	0049      	lsls	r1, r1, #1
 800e558:	2316      	movs	r3, #22
 800e55a:	462c      	mov	r4, r5
 800e55c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800e560:	19a7      	adds	r7, r4, r6
 800e562:	4297      	cmp	r7, r2
 800e564:	bfde      	ittt	le
 800e566:	1bd2      	suble	r2, r2, r7
 800e568:	19bc      	addle	r4, r7, r6
 800e56a:	19ad      	addle	r5, r5, r6
 800e56c:	0052      	lsls	r2, r2, #1
 800e56e:	3b01      	subs	r3, #1
 800e570:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800e574:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800e578:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e57c:	d1f0      	bne.n	800e560 <__ieee754_sqrt+0xb0>
 800e57e:	f04f 0e20 	mov.w	lr, #32
 800e582:	469c      	mov	ip, r3
 800e584:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800e588:	42a2      	cmp	r2, r4
 800e58a:	eb06 070c 	add.w	r7, r6, ip
 800e58e:	dc02      	bgt.n	800e596 <__ieee754_sqrt+0xe6>
 800e590:	d112      	bne.n	800e5b8 <__ieee754_sqrt+0x108>
 800e592:	428f      	cmp	r7, r1
 800e594:	d810      	bhi.n	800e5b8 <__ieee754_sqrt+0x108>
 800e596:	2f00      	cmp	r7, #0
 800e598:	eb07 0c06 	add.w	ip, r7, r6
 800e59c:	da34      	bge.n	800e608 <__ieee754_sqrt+0x158>
 800e59e:	f1bc 0f00 	cmp.w	ip, #0
 800e5a2:	db31      	blt.n	800e608 <__ieee754_sqrt+0x158>
 800e5a4:	f104 0801 	add.w	r8, r4, #1
 800e5a8:	1b12      	subs	r2, r2, r4
 800e5aa:	428f      	cmp	r7, r1
 800e5ac:	bf88      	it	hi
 800e5ae:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800e5b2:	1bc9      	subs	r1, r1, r7
 800e5b4:	4433      	add	r3, r6
 800e5b6:	4644      	mov	r4, r8
 800e5b8:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 800e5bc:	f1be 0e01 	subs.w	lr, lr, #1
 800e5c0:	443a      	add	r2, r7
 800e5c2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e5c6:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800e5ca:	d1dd      	bne.n	800e588 <__ieee754_sqrt+0xd8>
 800e5cc:	430a      	orrs	r2, r1
 800e5ce:	d006      	beq.n	800e5de <__ieee754_sqrt+0x12e>
 800e5d0:	1c5c      	adds	r4, r3, #1
 800e5d2:	bf13      	iteet	ne
 800e5d4:	3301      	addne	r3, #1
 800e5d6:	3501      	addeq	r5, #1
 800e5d8:	4673      	moveq	r3, lr
 800e5da:	f023 0301 	bicne.w	r3, r3, #1
 800e5de:	106a      	asrs	r2, r5, #1
 800e5e0:	085b      	lsrs	r3, r3, #1
 800e5e2:	07e9      	lsls	r1, r5, #31
 800e5e4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800e5e8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800e5ec:	bf48      	it	mi
 800e5ee:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800e5f2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800e5f6:	461c      	mov	r4, r3
 800e5f8:	e776      	b.n	800e4e8 <__ieee754_sqrt+0x38>
 800e5fa:	0aca      	lsrs	r2, r1, #11
 800e5fc:	3b15      	subs	r3, #21
 800e5fe:	0549      	lsls	r1, r1, #21
 800e600:	e78b      	b.n	800e51a <__ieee754_sqrt+0x6a>
 800e602:	0052      	lsls	r2, r2, #1
 800e604:	3001      	adds	r0, #1
 800e606:	e78b      	b.n	800e520 <__ieee754_sqrt+0x70>
 800e608:	46a0      	mov	r8, r4
 800e60a:	e7cd      	b.n	800e5a8 <__ieee754_sqrt+0xf8>
 800e60c:	7ff00000 	.word	0x7ff00000

0800e610 <matherr>:
 800e610:	2000      	movs	r0, #0
 800e612:	4770      	bx	lr

0800e614 <_init>:
 800e614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e616:	bf00      	nop
 800e618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e61a:	bc08      	pop	{r3}
 800e61c:	469e      	mov	lr, r3
 800e61e:	4770      	bx	lr

0800e620 <_fini>:
 800e620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e622:	bf00      	nop
 800e624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e626:	bc08      	pop	{r3}
 800e628:	469e      	mov	lr, r3
 800e62a:	4770      	bx	lr
