#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002224eebe470 .scope module, "test_ripple_counter" "test_ripple_counter" 2 25;
 .timescale -9 -12;
v000002224ee28bd0_0 .var "clk", 0 0;
L_000002224ee32888 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_000002224eddc7b8 .resolv tri, L_000002224ee32888, L_000002224ee2a4d0;
v000002224ee29f30_0 .net8 "q", 3 0, RS_000002224eddc7b8;  2 drivers
v000002224ee297b0_0 .var "reset_outer", 0 0;
S_000002224eebe600 .scope module, "uut" "ripple_counter" 2 35, 3 6 0, S_000002224eebe470;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset_outer";
L_000002224edcba40 .functor AND 1, v000002224ee297b0_0, L_000002224ee29c10, C4<1>, C4<1>;
v000002224ee29cb0_0 .net *"_ivl_3", 0 0, L_000002224ee29c10;  1 drivers
v000002224ee28f90_0 .net "clk", 0 0, v000002224ee28bd0_0;  1 drivers
v000002224ee2a430_0 .net8 "q", 3 0, RS_000002224eddc7b8;  alias, 2 drivers
v000002224ee298f0_0 .net "reset", 0 0, L_000002224edcba40;  1 drivers
v000002224ee28c70_0 .net "reset_outer", 0 0, v000002224ee297b0_0;  1 drivers
L_000002224ee29c10 .part RS_000002224eddc7b8, 3, 1;
L_000002224ee29030 .part RS_000002224eddc7b8, 0, 1;
L_000002224ee29850 .part RS_000002224eddc7b8, 1, 1;
L_000002224ee2a4d0 .concat8 [ 1 1 1 1], v000002224edcc910_0, v000002224edcbb50_0, v000002224edcbe70_0, v000002224ee29e90_0;
L_000002224ee29490 .part RS_000002224eddc7b8, 2, 1;
S_000002224eebce50 .scope module, "tff0" "T_FF" 3 14, 4 22 0, S_000002224eebe600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_000002224edcb960 .functor NOT 1, v000002224edcc910_0, C4<0>, C4<0>, C4<0>;
v000002224edcc870_0 .net "clk", 0 0, v000002224ee28bd0_0;  alias, 1 drivers
v000002224edcbf10_0 .net "d", 0 0, L_000002224edcb960;  1 drivers
v000002224edcca50_0 .net "q", 0 0, v000002224edcc910_0;  1 drivers
v000002224edcc5f0_0 .net "reset", 0 0, L_000002224edcba40;  alias, 1 drivers
S_000002224eebcfe0 .scope module, "dff_0" "D_FF" 4 28, 5 22 0, S_000002224eebce50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000002224edcbd30_0 .net "clk", 0 0, v000002224ee28bd0_0;  alias, 1 drivers
v000002224edcc550_0 .net "d", 0 0, L_000002224edcb960;  alias, 1 drivers
v000002224edcc910_0 .var "q", 0 0;
v000002224edcc9b0_0 .net "reset", 0 0, L_000002224edcba40;  alias, 1 drivers
E_000002224edc5910/0 .event negedge, v000002224edcbd30_0;
E_000002224edc5910/1 .event posedge, v000002224edcc9b0_0;
E_000002224edc5910 .event/or E_000002224edc5910/0, E_000002224edc5910/1;
S_000002224eeb65a0 .scope module, "tff1" "T_FF" 3 15, 4 22 0, S_000002224eebe600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_000002224edcb8f0 .functor NOT 1, v000002224edcbb50_0, C4<0>, C4<0>, C4<0>;
v000002224edcc0f0_0 .net "clk", 0 0, L_000002224ee29030;  1 drivers
v000002224edcc730_0 .net "d", 0 0, L_000002224edcb8f0;  1 drivers
v000002224edcc050_0 .net "q", 0 0, v000002224edcbb50_0;  1 drivers
v000002224edcbbf0_0 .net "reset", 0 0, L_000002224edcba40;  alias, 1 drivers
S_000002224eeb6730 .scope module, "dff_0" "D_FF" 4 28, 5 22 0, S_000002224eeb65a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000002224edcc690_0 .net "clk", 0 0, L_000002224ee29030;  alias, 1 drivers
v000002224edcbdd0_0 .net "d", 0 0, L_000002224edcb8f0;  alias, 1 drivers
v000002224edcbb50_0 .var "q", 0 0;
v000002224edcbfb0_0 .net "reset", 0 0, L_000002224edcba40;  alias, 1 drivers
E_000002224edc5c50/0 .event negedge, v000002224edcc690_0;
E_000002224edc5c50/1 .event posedge, v000002224edcc9b0_0;
E_000002224edc5c50 .event/or E_000002224edc5c50/0, E_000002224edc5c50/1;
S_000002224edd3a40 .scope module, "tff2" "T_FF" 3 16, 4 22 0, S_000002224eebe600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_000002224edcb650 .functor NOT 1, v000002224edcbe70_0, C4<0>, C4<0>, C4<0>;
v000002224edcc410_0 .net "clk", 0 0, L_000002224ee29850;  1 drivers
v000002224ee2a110_0 .net "d", 0 0, L_000002224edcb650;  1 drivers
v000002224ee2a6b0_0 .net "q", 0 0, v000002224edcbe70_0;  1 drivers
v000002224ee29350_0 .net "reset", 0 0, L_000002224edcba40;  alias, 1 drivers
S_000002224edd3bd0 .scope module, "dff_0" "D_FF" 4 28, 5 22 0, S_000002224edd3a40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000002224edcbc90_0 .net "clk", 0 0, L_000002224ee29850;  alias, 1 drivers
v000002224edcc230_0 .net "d", 0 0, L_000002224edcb650;  alias, 1 drivers
v000002224edcbe70_0 .var "q", 0 0;
v000002224edcc2d0_0 .net "reset", 0 0, L_000002224edcba40;  alias, 1 drivers
E_000002224edc5e90/0 .event negedge, v000002224edcbc90_0;
E_000002224edc5e90/1 .event posedge, v000002224edcc9b0_0;
E_000002224edc5e90 .event/or E_000002224edc5e90/0, E_000002224edc5e90/1;
S_000002224edd3d60 .scope module, "tff3" "T_FF" 3 17, 4 22 0, S_000002224eebe600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_000002224edcb490 .functor NOT 1, v000002224ee29e90_0, C4<0>, C4<0>, C4<0>;
v000002224ee28ef0_0 .net "clk", 0 0, L_000002224ee29490;  1 drivers
v000002224ee29170_0 .net "d", 0 0, L_000002224edcb490;  1 drivers
v000002224ee29210_0 .net "q", 0 0, v000002224ee29e90_0;  1 drivers
v000002224ee28db0_0 .net "reset", 0 0, L_000002224edcba40;  alias, 1 drivers
S_000002224edd3ef0 .scope module, "dff_0" "D_FF" 4 28, 5 22 0, S_000002224edd3d60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000002224ee290d0_0 .net "clk", 0 0, L_000002224ee29490;  alias, 1 drivers
v000002224ee28e50_0 .net "d", 0 0, L_000002224edcb490;  alias, 1 drivers
v000002224ee29e90_0 .var "q", 0 0;
v000002224ee29990_0 .net "reset", 0 0, L_000002224edcba40;  alias, 1 drivers
E_000002224edc6150/0 .event negedge, v000002224ee290d0_0;
E_000002224edc6150/1 .event posedge, v000002224edcc9b0_0;
E_000002224edc6150 .event/or E_000002224edc6150/0, E_000002224edc6150/1;
    .scope S_000002224eebcfe0;
T_0 ;
    %wait E_000002224edc5910;
    %load/vec4 v000002224edcc9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002224edcc910_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002224edcc550_0;
    %assign/vec4 v000002224edcc910_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002224eeb6730;
T_1 ;
    %wait E_000002224edc5c50;
    %load/vec4 v000002224edcbfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002224edcbb50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002224edcbdd0_0;
    %assign/vec4 v000002224edcbb50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002224edd3bd0;
T_2 ;
    %wait E_000002224edc5e90;
    %load/vec4 v000002224edcc2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002224edcbe70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002224edcc230_0;
    %assign/vec4 v000002224edcbe70_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002224edd3ef0;
T_3 ;
    %wait E_000002224edc6150;
    %load/vec4 v000002224ee29990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002224ee29e90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002224ee28e50_0;
    %assign/vec4 v000002224ee29e90_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002224eebe470;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002224ee28bd0_0, 0;
T_4.0 ;
    %delay 1000, 0;
    %load/vec4 v000002224ee28bd0_0;
    %inv;
    %assign/vec4 v000002224ee28bd0_0, 0;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000002224eebe470;
T_5 ;
    %vpi_call 2 48 "$dumpfile", "test_ripple_counter.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002224eebe470 {0 0 0};
    %vpi_call 2 50 "$monitor", "%d %d", v000002224ee29f30_0, v000002224ee297b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224ee28bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002224ee297b0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002224ee28bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224ee297b0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002224ee297b0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224ee297b0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002224ee297b0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "test_ripple_counter.v";
    "./ripple_counter.v";
    "./T_FF.v";
    "./D_FF.v";
