

================================================================
== Vivado HLS Report for 'hlsStrm2Array'
================================================================
* Date:           Tue Dec 30 00:00:34 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Canny
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |   11|  921610|   11|  921610|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |    2|  921601|         3|          1|          1| 1 ~ 921600 |    yes   |
        +----------+-----+--------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	8  / (!tmp_10_i_i_i)
	6  / (tmp_10_i_i_i)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%dstPtr_V_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %dstPtr_V_offset)"   --->   Operation 13 'read' 'dstPtr_V_offset_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_i = sext i32 %dstPtr_V_offset_read to i64" [./include\common/xf_utility.h:698->./include\common/xf_utility.h:724]   --->   Operation 14 'sext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%dstPtr_V_addr = getelementptr i8* %dstPtr_V, i64 %tmp_i" [./include\common/xf_utility.h:698->./include\common/xf_utility.h:724]   --->   Operation 15 'getelementptr' 'dstPtr_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%srcMat_rows_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %srcMat_rows)" [./include\common/xf_utility.h:720]   --->   Operation 16 'read' 'srcMat_rows_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%srcMat_cols_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %srcMat_cols)" [./include\common/xf_utility.h:721]   --->   Operation 17 'read' 'srcMat_cols_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 18 [1/1] (8.51ns)   --->   "%tmp_1_i_i_i = mul i32 %srcMat_cols_read, %srcMat_rows_read" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 18 'mul' 'tmp_1_i_i_i' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %tmp_1_i_i_i to i29" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 19 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_1_i_i_i, i32 28)" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 20 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.78>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_9_cast_i_i_i = zext i29 %tmp to i30" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 21 'zext' 'tmp_9_cast_i_i_i' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node p_neg_i_i_i)   --->   "%tmp_5 = shl i32 %tmp_1_i_i_i, 3" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 22 'shl' 'tmp_5' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (2.55ns) (out node of the LUT)   --->   "%p_neg_i_i_i = sub i32 0, %tmp_5" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 23 'sub' 'p_neg_i_i_i' <Predicate = (tmp_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4_i = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %p_neg_i_i_i, i32 3, i32 31)" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 24 'partselect' 'tmp_4_i' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_lshr_cast_i_i_i = zext i29 %tmp_4_i to i30" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 25 'zext' 'p_lshr_cast_i_i_i' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (2.46ns)   --->   "%p_neg_t_i_i_i = sub i30 0, %p_lshr_cast_i_i_i" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 26 'sub' 'p_neg_t_i_i_i' <Predicate = (tmp_6)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.76ns)   --->   "%loop_count = select i1 %tmp_6, i30 %p_neg_t_i_i_i, i30 %tmp_9_cast_i_i_i" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 27 'select' 'loop_count' <Predicate = true> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %srcStrm_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dstPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dstPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %srcMat_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %srcMat_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstPtr_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %srcStrm_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dstPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %srcMat_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %srcMat_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dstPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1_i = zext i30 %loop_count to i32" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 39 'zext' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (8.75ns)   --->   "%dstPtr_V_addr_i_wr_r = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %dstPtr_V_addr, i32 %tmp_1_i)" [./include\common/xf_utility.h:706->./include\common/xf_utility.h:724]   --->   Operation 40 'writereq' 'dstPtr_V_addr_i_wr_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 41 [1/1] (1.76ns)   --->   "br label %0" [./include\common/xf_utility.h:703->./include\common/xf_utility.h:724]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.46>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%i_i_i_i = phi i29 [ 0, %entry ], [ %i, %1 ]"   --->   Operation 42 'phi' 'i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%i_cast_i_i_i = zext i29 %i_i_i_i to i30" [./include\common/xf_utility.h:703->./include\common/xf_utility.h:724]   --->   Operation 43 'zext' 'i_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (2.46ns)   --->   "%tmp_10_i_i_i = icmp slt i30 %i_cast_i_i_i, %loop_count" [./include\common/xf_utility.h:703->./include\common/xf_utility.h:724]   --->   Operation 44 'icmp' 'tmp_10_i_i_i' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (2.46ns)   --->   "%i = add i29 %i_i_i_i, 1" [./include\common/xf_utility.h:703->./include\common/xf_utility.h:724]   --->   Operation 45 'add' 'i' <Predicate = true> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_10_i_i_i, label %1, label %.exit" [./include\common/xf_utility.h:703->./include\common/xf_utility.h:724]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 47 [1/1] (3.63ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %srcStrm_V_V)" [./include\common/xf_utility.h:706->./include\common/xf_utility.h:724]   --->   Operation 47 'read' 'tmp_V' <Predicate = (tmp_10_i_i_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str10)" [./include\common/xf_utility.h:703->./include\common/xf_utility.h:724]   --->   Operation 48 'specregionbegin' 'tmp_i_i_i' <Predicate = (tmp_10_i_i_i)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 921600, i32 0, [1 x i8]* @p_str1) nounwind" [./include\common/xf_utility.h:704->./include\common/xf_utility.h:724]   --->   Operation 49 'speclooptripcount' <Predicate = (tmp_10_i_i_i)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./include\common/xf_utility.h:705->./include\common/xf_utility.h:724]   --->   Operation 50 'specpipeline' <Predicate = (tmp_10_i_i_i)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %dstPtr_V_addr, i8 %tmp_V, i1 true)" [./include\common/xf_utility.h:706->./include\common/xf_utility.h:724]   --->   Operation 51 'write' <Predicate = (tmp_10_i_i_i)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str10, i32 %tmp_i_i_i)" [./include\common/xf_utility.h:707->./include\common/xf_utility.h:724]   --->   Operation 52 'specregionend' 'empty' <Predicate = (tmp_10_i_i_i)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "br label %0" [./include\common/xf_utility.h:703->./include\common/xf_utility.h:724]   --->   Operation 53 'br' <Predicate = (tmp_10_i_i_i)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 8.75>
ST_8 : Operation 54 [5/5] (8.75ns)   --->   "%dstPtr_V_addr_i_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %dstPtr_V_addr)" [./include\common/xf_utility.h:706->./include\common/xf_utility.h:724]   --->   Operation 54 'writeresp' 'dstPtr_V_addr_i_wr_r_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 8.75>
ST_9 : Operation 55 [4/5] (8.75ns)   --->   "%dstPtr_V_addr_i_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %dstPtr_V_addr)" [./include\common/xf_utility.h:706->./include\common/xf_utility.h:724]   --->   Operation 55 'writeresp' 'dstPtr_V_addr_i_wr_r_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 8.75>
ST_10 : Operation 56 [3/5] (8.75ns)   --->   "%dstPtr_V_addr_i_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %dstPtr_V_addr)" [./include\common/xf_utility.h:706->./include\common/xf_utility.h:724]   --->   Operation 56 'writeresp' 'dstPtr_V_addr_i_wr_r_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 8.75>
ST_11 : Operation 57 [2/5] (8.75ns)   --->   "%dstPtr_V_addr_i_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %dstPtr_V_addr)" [./include\common/xf_utility.h:706->./include\common/xf_utility.h:724]   --->   Operation 57 'writeresp' 'dstPtr_V_addr_i_wr_r_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 8.75>
ST_12 : Operation 58 [1/5] (8.75ns)   --->   "%dstPtr_V_addr_i_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %dstPtr_V_addr)" [./include\common/xf_utility.h:706->./include\common/xf_utility.h:724]   --->   Operation 58 'writeresp' 'dstPtr_V_addr_i_wr_r_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'dstPtr_V_offset' [12]  (3.63 ns)

 <State 2>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_1_i_i_i', ./include\common/xf_utility.h:701->./include\common/xf_utility.h:724) [22]  (8.51 ns)

 <State 3>: 5.78ns
The critical path consists of the following:
	'shl' operation ('tmp_5', ./include\common/xf_utility.h:701->./include\common/xf_utility.h:724) [25]  (0 ns)
	'sub' operation ('p_neg_i_i_i', ./include\common/xf_utility.h:701->./include\common/xf_utility.h:724) [27]  (2.55 ns)
	'sub' operation ('p_neg_t_i_i_i', ./include\common/xf_utility.h:701->./include\common/xf_utility.h:724) [30]  (2.46 ns)
	'select' operation ('loop_count', ./include\common/xf_utility.h:701->./include\common/xf_utility.h:724) [31]  (0.768 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'dstPtr_V' (./include\common/xf_utility.h:706->./include\common/xf_utility.h:724) [33]  (8.75 ns)

 <State 5>: 2.47ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./include\common/xf_utility.h:703->./include\common/xf_utility.h:724) [36]  (0 ns)
	'icmp' operation ('tmp_10_i_i_i', ./include\common/xf_utility.h:703->./include\common/xf_utility.h:724) [38]  (2.47 ns)

 <State 6>: 3.63ns
The critical path consists of the following:
	fifo read on port 'srcStrm_V_V' (./include\common/xf_utility.h:706->./include\common/xf_utility.h:724) [45]  (3.63 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus write on port 'dstPtr_V' (./include\common/xf_utility.h:706->./include\common/xf_utility.h:724) [46]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus access on port 'dstPtr_V' (./include\common/xf_utility.h:706->./include\common/xf_utility.h:724) [50]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus access on port 'dstPtr_V' (./include\common/xf_utility.h:706->./include\common/xf_utility.h:724) [50]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus access on port 'dstPtr_V' (./include\common/xf_utility.h:706->./include\common/xf_utility.h:724) [50]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus access on port 'dstPtr_V' (./include\common/xf_utility.h:706->./include\common/xf_utility.h:724) [50]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus access on port 'dstPtr_V' (./include\common/xf_utility.h:706->./include\common/xf_utility.h:724) [50]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
