Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Sun Jan 10 20:25:00 2021
| Host         : DESKTOP-1KM19P5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.801        0.000                      0                 2406        0.033        0.000                      0                 2406        7.000        0.000                       0                  1103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 10.000}       20.000          50.000          
clk_fpga_1                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_0_0    {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                              12.801        0.000                      0                 2268        0.033        0.000                      0                 2268        9.020        0.000                       0                  1023  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         94.324        0.000                      0                  138        0.172        0.000                      0                  138       49.500        0.000                       0                    76  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       13.682        0.000                      0                    1        0.848        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.801ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 1.736ns (27.361%)  route 4.609ns (72.639%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 23.267 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.078     7.219    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.343 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.460     7.803    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.927 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.136     9.063    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.154     9.217 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.935    10.152    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X11Y41         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.509    23.267    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y41         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                         clock pessimism              0.397    23.663    
                         clock uncertainty           -0.302    23.361    
    SLICE_X11Y41         FDRE (Setup_fdre_C_CE)      -0.408    22.953    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         22.953    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                 12.801    

Slack (MET) :             12.801ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 1.736ns (27.361%)  route 4.609ns (72.639%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 23.267 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.078     7.219    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.343 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.460     7.803    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.927 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.136     9.063    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.154     9.217 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.935    10.152    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X11Y41         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.509    23.267    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y41         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                         clock pessimism              0.397    23.663    
                         clock uncertainty           -0.302    23.361    
    SLICE_X11Y41         FDRE (Setup_fdre_C_CE)      -0.408    22.953    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         22.953    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                 12.801    

Slack (MET) :             12.801ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 1.736ns (27.361%)  route 4.609ns (72.639%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 23.267 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.078     7.219    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.343 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.460     7.803    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.927 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.136     9.063    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.154     9.217 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.935    10.152    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X11Y41         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.509    23.267    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y41         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                         clock pessimism              0.397    23.663    
                         clock uncertainty           -0.302    23.361    
    SLICE_X11Y41         FDRE (Setup_fdre_C_CE)      -0.408    22.953    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         22.953    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                 12.801    

Slack (MET) :             12.801ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 1.736ns (27.361%)  route 4.609ns (72.639%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 23.267 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.078     7.219    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.343 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.460     7.803    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.927 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.136     9.063    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.154     9.217 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.935    10.152    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X11Y41         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.509    23.267    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y41         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
                         clock pessimism              0.397    23.663    
                         clock uncertainty           -0.302    23.361    
    SLICE_X11Y41         FDRE (Setup_fdre_C_CE)      -0.408    22.953    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         22.953    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                 12.801    

Slack (MET) :             12.812ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 1.732ns (27.187%)  route 4.639ns (72.813%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 23.266 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.078     7.219    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.343 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.460     7.803    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.927 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.404     9.331    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.150     9.481 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.697    10.178    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.508    23.266    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                         clock pessimism              0.397    23.662    
                         clock uncertainty           -0.302    23.360    
    SLICE_X12Y40         FDRE (Setup_fdre_C_CE)      -0.371    22.989    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         22.989    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                 12.812    

Slack (MET) :             12.812ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 1.732ns (27.187%)  route 4.639ns (72.813%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 23.266 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.078     7.219    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.343 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.460     7.803    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.927 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.404     9.331    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.150     9.481 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.697    10.178    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.508    23.266    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                         clock pessimism              0.397    23.662    
                         clock uncertainty           -0.302    23.360    
    SLICE_X12Y40         FDRE (Setup_fdre_C_CE)      -0.371    22.989    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         22.989    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                 12.812    

Slack (MET) :             12.812ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 1.732ns (27.187%)  route 4.639ns (72.813%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 23.266 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.078     7.219    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.343 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.460     7.803    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.927 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.404     9.331    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.150     9.481 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.697    10.178    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.508    23.266    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                         clock pessimism              0.397    23.662    
                         clock uncertainty           -0.302    23.360    
    SLICE_X12Y40         FDRE (Setup_fdre_C_CE)      -0.371    22.989    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         22.989    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                 12.812    

Slack (MET) :             12.812ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 1.732ns (27.187%)  route 4.639ns (72.813%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 23.266 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.078     7.219    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.343 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.460     7.803    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.927 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.404     9.331    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.150     9.481 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.697    10.178    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.508    23.266    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[7]/C
                         clock pessimism              0.397    23.662    
                         clock uncertainty           -0.302    23.360    
    SLICE_X12Y40         FDRE (Setup_fdre_C_CE)      -0.371    22.989    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         22.989    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                 12.812    

Slack (MET) :             12.889ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 1.732ns (27.709%)  route 4.519ns (72.291%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 23.260 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.078     7.219    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.343 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.460     7.803    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.927 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.404     9.331    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.150     9.481 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.577    10.058    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X14Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.502    23.260    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                         clock pessimism              0.397    23.656    
                         clock uncertainty           -0.302    23.354    
    SLICE_X14Y40         FDRE (Setup_fdre_C_CE)      -0.407    22.947    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         22.947    
                         arrival time                         -10.058    
  -------------------------------------------------------------------
                         slack                                 12.889    

Slack (MET) :             12.889ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 1.732ns (27.709%)  route 4.519ns (72.291%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 23.260 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.078     7.219    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.343 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.460     7.803    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.927 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.404     9.331    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.150     9.481 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.577    10.058    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X14Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.502    23.260    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                         clock pessimism              0.397    23.656    
                         clock uncertainty           -0.302    23.354    
    SLICE_X14Y40         FDRE (Setup_fdre_C_CE)      -0.407    22.947    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         22.947    
                         arrival time                         -10.058    
  -------------------------------------------------------------------
                         slack                                 12.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/slv_reg2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.227ns (58.109%)  route 0.164ns (41.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.566     1.396    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y49         FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/slv_reg2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.128     1.524 r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/slv_reg2_reg[20]/Q
                         net (fo=1, routed)           0.164     1.688    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/slv_reg2[20]
    SLICE_X13Y50         LUT6 (Prop_lut6_I5_O)        0.099     1.787 r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     1.787    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X13Y50         FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.832     1.780    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y50         FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.091     1.753    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.585     1.415    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.141     1.556 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.103     1.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X4Y40          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.854     1.802    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y40          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.370     1.432    
    SLICE_X4Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.615    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.226ns (56.203%)  route 0.176ns (43.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.569     1.399    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y49          FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.128     1.527 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=1, routed)           0.176     1.703    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X7Y50          LUT6 (Prop_lut6_I2_O)        0.098     1.801 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     1.801    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X7Y50          FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.832     1.780    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y50          FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.091     1.753    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.367ns (82.123%)  route 0.080ns (17.877%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.569     1.399    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/s00_axi_aclk
    SLICE_X12Y49         FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.563 r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[25]/Q
                         net (fo=3, routed)           0.079     1.642    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[24]
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.792 r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.793    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[24]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.846 r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/u0_n_32
    SLICE_X12Y50         FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.832     1.780    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/s00_axi_aclk
    SLICE_X12Y50         FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[28]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     1.796    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.226ns (53.884%)  route 0.193ns (46.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.566     1.396    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y49         FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.128     1.524 r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/slv_reg2_reg[22]/Q
                         net (fo=1, routed)           0.193     1.717    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/slv_reg2[22]
    SLICE_X13Y50         LUT6 (Prop_lut6_I5_O)        0.098     1.815 r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     1.815    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X13Y50         FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.832     1.780    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y50         FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.092     1.754    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.800%)  route 0.194ns (60.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.582     1.412    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.540 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.734    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.895     1.843    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.672    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.380ns (82.628%)  route 0.080ns (17.372%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.569     1.399    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/s00_axi_aclk
    SLICE_X12Y49         FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.563 r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[25]/Q
                         net (fo=3, routed)           0.079     1.642    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[24]
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.792 r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.793    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[24]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.859 r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/u0_n_30
    SLICE_X12Y50         FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.832     1.780    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/s00_axi_aclk
    SLICE_X12Y50         FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[30]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     1.796    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.246ns (53.337%)  route 0.215ns (46.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.569     1.399    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y49         FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.148     1.547 r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=1, routed)           0.215     1.762    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X10Y50         LUT6 (Prop_lut6_I1_O)        0.098     1.860 r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     1.860    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X10Y50         FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.832     1.780    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y50         FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.121     1.783    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.438%)  route 0.214ns (62.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.582     1.412    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.540 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.214     1.754    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.895     1.843    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.672    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.226ns (50.296%)  route 0.223ns (49.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.580     1.410    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.538 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.223     1.761    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X1Y47          LUT4 (Prop_lut4_I3_O)        0.098     1.859 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.859    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X1Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.854     1.802    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.118     1.684    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.092     1.776    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X13Y46    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X11Y44    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X10Y44    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y44    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y46    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y46    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X14Y50    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y46    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y48     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y49     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y49     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y49     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       94.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.324ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.391ns  (logic 1.946ns (36.099%)  route 3.445ns (63.901%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 101.496 - 100.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.665     1.668    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.456     2.124 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/Q
                         net (fo=3, routed)           0.853     2.977    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]
    SLICE_X20Y33         LUT2 (Prop_lut2_I1_O)        0.124     3.101 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.101    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.634 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.634    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.751    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.868    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.759     5.744    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X22Y40         LUT5 (Prop_lut5_I4_O)        0.150     5.894 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS[2]_i_2/O
                         net (fo=3, routed)           0.833     6.727    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS[2]_i_2_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I2_O)        0.332     7.059 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS[0]_i_1/O
                         net (fo=1, routed)           0.000     7.059    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS[0]_i_1_n_0
    SLICE_X23Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.493   101.496    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X23Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[0]/C
                         clock pessimism              0.004   101.500    
                         clock uncertainty           -0.147   101.353    
    SLICE_X23Y39         FDRE (Setup_fdre_C_D)        0.029   101.382    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[0]
  -------------------------------------------------------------------
                         required time                        101.382    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                 94.324    

Slack (MET) :             94.324ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 1.946ns (36.086%)  route 3.447ns (63.914%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 101.496 - 100.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.665     1.668    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.456     2.124 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/Q
                         net (fo=3, routed)           0.853     2.977    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]
    SLICE_X20Y33         LUT2 (Prop_lut2_I1_O)        0.124     3.101 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.101    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.634 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.634    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.751    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.868    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.759     5.744    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X22Y40         LUT5 (Prop_lut5_I4_O)        0.150     5.894 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS[2]_i_2/O
                         net (fo=3, routed)           0.835     6.729    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS[2]_i_2_n_0
    SLICE_X23Y39         LUT5 (Prop_lut5_I1_O)        0.332     7.061 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS[1]_i_1/O
                         net (fo=1, routed)           0.000     7.061    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS[1]_i_1_n_0
    SLICE_X23Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.493   101.496    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X23Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[1]/C
                         clock pessimism              0.004   101.500    
                         clock uncertainty           -0.147   101.353    
    SLICE_X23Y39         FDRE (Setup_fdre_C_D)        0.031   101.384    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[1]
  -------------------------------------------------------------------
                         required time                        101.384    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                 94.324    

Slack (MET) :             94.413ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 3.156ns (57.671%)  route 2.316ns (42.329%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.665     1.668    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.456     2.124 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/Q
                         net (fo=3, routed)           0.853     2.977    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]
    SLICE_X20Y33         LUT2 (Prop_lut2_I1_O)        0.124     3.101 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.101    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.634 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.634    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.751    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.868    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.463     5.448    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X21Y33         LUT2 (Prop_lut2_I1_O)        0.124     5.572 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     5.572    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_6_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.122 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.122    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.236 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.236    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.350 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.464 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.578 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.578    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.692 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.806    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.140 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.140    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_6
    SLICE_X21Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.497   101.500    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]/C
                         clock pessimism              0.139   101.639    
                         clock uncertainty           -0.147   101.492    
    SLICE_X21Y40         FDRE (Setup_fdre_C_D)        0.062   101.554    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]
  -------------------------------------------------------------------
                         required time                        101.554    
                         arrival time                          -7.140    
  -------------------------------------------------------------------
                         slack                                 94.413    

Slack (MET) :             94.434ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 3.135ns (57.508%)  route 2.316ns (42.492%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.665     1.668    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.456     2.124 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/Q
                         net (fo=3, routed)           0.853     2.977    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]
    SLICE_X20Y33         LUT2 (Prop_lut2_I1_O)        0.124     3.101 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.101    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.634 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.634    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.751    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.868    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.463     5.448    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X21Y33         LUT2 (Prop_lut2_I1_O)        0.124     5.572 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     5.572    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_6_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.122 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.122    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.236 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.236    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.350 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.464 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.578 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.578    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.692 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.806    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.119 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_4
    SLICE_X21Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.497   101.500    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/C
                         clock pessimism              0.139   101.639    
                         clock uncertainty           -0.147   101.492    
    SLICE_X21Y40         FDRE (Setup_fdre_C_D)        0.062   101.554    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]
  -------------------------------------------------------------------
                         required time                        101.554    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                 94.434    

Slack (MET) :             94.508ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 3.061ns (56.923%)  route 2.316ns (43.077%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.665     1.668    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.456     2.124 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/Q
                         net (fo=3, routed)           0.853     2.977    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]
    SLICE_X20Y33         LUT2 (Prop_lut2_I1_O)        0.124     3.101 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.101    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.634 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.634    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.751    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.868    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.463     5.448    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X21Y33         LUT2 (Prop_lut2_I1_O)        0.124     5.572 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     5.572    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_6_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.122 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.122    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.236 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.236    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.350 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.464 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.578 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.578    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.692 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.806    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.045 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.045    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_5
    SLICE_X21Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.497   101.500    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]/C
                         clock pessimism              0.139   101.639    
                         clock uncertainty           -0.147   101.492    
    SLICE_X21Y40         FDRE (Setup_fdre_C_D)        0.062   101.554    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]
  -------------------------------------------------------------------
                         required time                        101.554    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                 94.508    

Slack (MET) :             94.524ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 3.045ns (56.795%)  route 2.316ns (43.205%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.665     1.668    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.456     2.124 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/Q
                         net (fo=3, routed)           0.853     2.977    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]
    SLICE_X20Y33         LUT2 (Prop_lut2_I1_O)        0.124     3.101 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.101    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.634 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.634    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.751    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.868    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.463     5.448    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X21Y33         LUT2 (Prop_lut2_I1_O)        0.124     5.572 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     5.572    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_6_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.122 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.122    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.236 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.236    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.350 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.464 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.578 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.578    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.692 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.806    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.029 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.029    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_7
    SLICE_X21Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.497   101.500    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/C
                         clock pessimism              0.139   101.639    
                         clock uncertainty           -0.147   101.492    
    SLICE_X21Y40         FDRE (Setup_fdre_C_D)        0.062   101.554    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]
  -------------------------------------------------------------------
                         required time                        101.554    
                         arrival time                          -7.029    
  -------------------------------------------------------------------
                         slack                                 94.524    

Slack (MET) :             94.527ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 3.042ns (56.770%)  route 2.316ns (43.230%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.665     1.668    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.456     2.124 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/Q
                         net (fo=3, routed)           0.853     2.977    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]
    SLICE_X20Y33         LUT2 (Prop_lut2_I1_O)        0.124     3.101 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.101    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.634 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.634    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.751    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.868    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.463     5.448    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X21Y33         LUT2 (Prop_lut2_I1_O)        0.124     5.572 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     5.572    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_6_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.122 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.122    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.236 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.236    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.350 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.464 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.578 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.578    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.692 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.026 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.026    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_6
    SLICE_X21Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.497   101.500    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/C
                         clock pessimism              0.139   101.639    
                         clock uncertainty           -0.147   101.492    
    SLICE_X21Y39         FDRE (Setup_fdre_C_D)        0.062   101.554    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]
  -------------------------------------------------------------------
                         required time                        101.554    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                 94.527    

Slack (MET) :             94.548ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 3.021ns (56.600%)  route 2.316ns (43.400%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.665     1.668    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.456     2.124 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/Q
                         net (fo=3, routed)           0.853     2.977    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]
    SLICE_X20Y33         LUT2 (Prop_lut2_I1_O)        0.124     3.101 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.101    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.634 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.634    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.751    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.868    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.463     5.448    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X21Y33         LUT2 (Prop_lut2_I1_O)        0.124     5.572 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     5.572    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_6_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.122 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.122    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.236 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.236    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.350 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.464 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.578 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.578    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.692 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.005 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_4
    SLICE_X21Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.497   101.500    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/C
                         clock pessimism              0.139   101.639    
                         clock uncertainty           -0.147   101.492    
    SLICE_X21Y39         FDRE (Setup_fdre_C_D)        0.062   101.554    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]
  -------------------------------------------------------------------
                         required time                        101.554    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                 94.548    

Slack (MET) :             94.622ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 2.947ns (55.990%)  route 2.316ns (44.010%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.665     1.668    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.456     2.124 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/Q
                         net (fo=3, routed)           0.853     2.977    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]
    SLICE_X20Y33         LUT2 (Prop_lut2_I1_O)        0.124     3.101 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.101    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.634 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.634    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.751    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.868    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.463     5.448    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X21Y33         LUT2 (Prop_lut2_I1_O)        0.124     5.572 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     5.572    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_6_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.122 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.122    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.236 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.236    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.350 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.464 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.578 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.578    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.692 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.931 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.931    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_5
    SLICE_X21Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.497   101.500    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]/C
                         clock pessimism              0.139   101.639    
                         clock uncertainty           -0.147   101.492    
    SLICE_X21Y39         FDRE (Setup_fdre_C_D)        0.062   101.554    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]
  -------------------------------------------------------------------
                         required time                        101.554    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                 94.622    

Slack (MET) :             94.638ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 2.931ns (55.856%)  route 2.316ns (44.144%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.665     1.668    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.456     2.124 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/Q
                         net (fo=3, routed)           0.853     2.977    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]
    SLICE_X20Y33         LUT2 (Prop_lut2_I1_O)        0.124     3.101 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.101    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.634 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.634    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.751    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.868    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.463     5.448    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X21Y33         LUT2 (Prop_lut2_I1_O)        0.124     5.572 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     5.572    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_6_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.122 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.122    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.236 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.236    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.350 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.464 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.578 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.578    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.692 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.915 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.915    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_7
    SLICE_X21Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.497   101.500    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]/C
                         clock pessimism              0.139   101.639    
                         clock uncertainty           -0.147   101.492    
    SLICE_X21Y39         FDRE (Setup_fdre_C_D)        0.062   101.554    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]
  -------------------------------------------------------------------
                         required time                        101.554    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                 94.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.189ns (34.592%)  route 0.357ns (65.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.558     0.560    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X22Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/Q
                         net (fo=47, routed)          0.357     1.058    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS[1]
    SLICE_X19Y40         LUT3 (Prop_lut3_I1_O)        0.048     1.106 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.106    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[11]
    SLICE_X19Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.832    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X19Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[11]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)         0.107     0.934    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.187ns (33.907%)  route 0.365ns (66.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.558     0.560    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X22Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/Q
                         net (fo=47, routed)          0.365     1.065    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS[1]
    SLICE_X21Y41         LUT3 (Prop_lut3_I1_O)        0.046     1.111 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     1.111    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[13]
    SLICE_X21Y41         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.829     0.831    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y41         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[13]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X21Y41         FDRE (Hold_fdre_C_D)         0.107     0.933    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.185ns (31.957%)  route 0.394ns (68.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.558     0.560    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X22Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/Q
                         net (fo=47, routed)          0.394     1.095    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS[1]
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.044     1.139 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.139    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[1]
    SLICE_X20Y37         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.826     0.828    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y37         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[1]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X20Y37         FDRE (Hold_fdre_C_D)         0.131     0.954    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.231%)  route 0.357ns (65.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.558     0.560    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X22Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/Q
                         net (fo=47, routed)          0.357     1.058    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS[1]
    SLICE_X19Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.103 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.103    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[10]
    SLICE_X19Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.832    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X19Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[10]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)         0.091     0.918    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.973%)  route 0.378ns (67.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.559     0.561    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X22Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/Q
                         net (fo=50, routed)          0.378     1.080    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS[2]
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.045     1.125 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.125    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[9]
    SLICE_X19Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.829     0.831    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X19Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[9]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X19Y39         FDRE (Hold_fdre_C_D)         0.107     0.933    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.787%)  route 0.365ns (66.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.558     0.560    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X22Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/Q
                         net (fo=47, routed)          0.365     1.065    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS[1]
    SLICE_X21Y41         LUT3 (Prop_lut3_I1_O)        0.045     1.110 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.110    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[12]
    SLICE_X21Y41         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.829     0.831    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y41         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[12]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X21Y41         FDRE (Hold_fdre_C_D)         0.091     0.917    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.074%)  route 0.394ns (67.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.558     0.560    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X22Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/Q
                         net (fo=47, routed)          0.394     1.095    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS[1]
    SLICE_X20Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.140 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.140    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[0]
    SLICE_X20Y37         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.826     0.828    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y37         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[0]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X20Y37         FDRE (Hold_fdre_C_D)         0.120     0.943    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.973%)  route 0.378ns (67.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.559     0.561    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X22Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/Q
                         net (fo=50, routed)          0.378     1.080    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS[2]
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.045     1.125 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.125    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[8]
    SLICE_X19Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.829     0.831    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X19Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[8]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X19Y39         FDRE (Hold_fdre_C_D)         0.092     0.918    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.558     0.560    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X23Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[0]/Q
                         net (fo=3, routed)           0.114     0.815    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg_n_0_[0]
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.045     0.860 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.860    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS[0]_i_1_n_0
    SLICE_X23Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.826     0.828    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X23Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[0]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X23Y39         FDRE (Hold_fdre_C_D)         0.091     0.651    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.558     0.560    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X23Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[1]/Q
                         net (fo=3, routed)           0.122     0.822    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg_n_0_[1]
    SLICE_X23Y39         LUT5 (Prop_lut5_I4_O)        0.045     0.867 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.867    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS[1]_i_1_n_0
    SLICE_X23Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.826     0.828    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X23Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[1]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X23Y39         FDRE (Hold_fdre_C_D)         0.092     0.652    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y38     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y38     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y38     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y39     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y39     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y39     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y39     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y40     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y40     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y40     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y33     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y40     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y40     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y33     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y41     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y41     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y35     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y35     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y38     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y38     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y38     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X19Y40     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X19Y40     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y41     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y41     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y34     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y34     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y34     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.682ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        3.692ns  (logic 1.171ns (31.719%)  route 2.521ns (68.281%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -2.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 101.496 - 100.000 ) 
    Source Clock Delay      (SCD):    3.715ns = ( 83.715 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    81.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    82.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.676    83.715    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y42         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.478    84.193 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q
                         net (fo=2, routed)           0.875    85.068    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/Q[7]
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.295    85.363 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_9/O
                         net (fo=1, routed)           0.304    85.667    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_9_n_0
    SLICE_X17Y41         LUT6 (Prop_lut6_I5_O)        0.124    85.791 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_3/O
                         net (fo=1, routed)           0.564    86.356    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_3_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I0_O)        0.124    86.480 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_2/O
                         net (fo=1, routed)           0.777    87.257    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data
    SLICE_X24Y39         LUT5 (Prop_lut5_I0_O)        0.150    87.407 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1/O
                         net (fo=1, routed)           0.000    87.407    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0
    SLICE_X24Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.493   101.496    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X24Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/C
                         clock pessimism              0.000   101.496    
                         clock uncertainty           -0.499   100.997    
    SLICE_X24Y39         FDRE (Setup_fdre_C_D)        0.092   101.089    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg
  -------------------------------------------------------------------
                         required time                        101.089    
                         arrival time                         -87.407    
  -------------------------------------------------------------------
                         slack                                 13.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.272ns (29.797%)  route 0.641ns (70.203%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.565     1.395    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y44         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.128     1.523 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q
                         net (fo=3, routed)           0.368     1.890    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/Q[15]
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.098     1.988 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_2/O
                         net (fo=1, routed)           0.273     2.262    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data
    SLICE_X24Y39         LUT5 (Prop_lut5_I0_O)        0.046     2.308 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1/O
                         net (fo=1, routed)           0.000     2.308    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0
    SLICE_X24Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.826     0.828    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X24Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.499     1.327    
    SLICE_X24Y39         FDRE (Hold_fdre_C_D)         0.133     1.460    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.848    





