
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.070693                       # Number of seconds simulated
sim_ticks                                 70693444000                       # Number of ticks simulated
final_tick                                70693444000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  74213                       # Simulator instruction rate (inst/s)
host_op_rate                                   115008                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              940560450                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660356                       # Number of bytes of host memory used
host_seconds                                    75.16                       # Real time elapsed on the host
sim_insts                                     5577908                       # Number of instructions simulated
sim_ops                                       8644102                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  70693444000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           54656                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        30019584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            30074240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        54656                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          54656                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        30272                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            30272                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              854                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           469056                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               469910                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           473                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 473                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             773141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          424644526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              425417667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        773141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            773141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          428215                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                428215                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          428215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            773141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         424644526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             425845882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       473.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       854.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    469051.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000533438750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            28                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            28                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               958382                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 426                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       469910                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         473                       # Number of write requests accepted
system.mem_ctrl.readBursts                     469910                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       473                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                30073920                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      320                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    28928                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 30074240                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 30272                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              29367                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              29426                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              29650                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              29078                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              29261                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              29419                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              29417                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              29505                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              29371                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              29322                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             29469                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             29340                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             29287                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             29306                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             29286                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             29401                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 84                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                119                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 70                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 16                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 98                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 33                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                30                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    70693302000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 469910                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   473                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   469681                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      214                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       450740                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean      66.783973                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     65.752351                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev     19.659653                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127        434516     96.40%     96.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        15691      3.48%     99.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          310      0.07%     99.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           92      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           43      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           16      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           13      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            7      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           52      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        450740                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      311.250000                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     175.513832                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     639.192293                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127             10     35.71%     35.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255           14     50.00%     85.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            1      3.57%     89.29% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            1      3.57%     92.86% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1151            1      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3328-3455            1      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             28                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.142857                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.135177                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.524531                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                26     92.86%     92.86% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 2      7.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             28                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        54656                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     30019264                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        28928                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 773141.000175348716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 424639999.149001717567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 409203.433348076825                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          854                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       469056                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          473                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     25480500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  23703703500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  18993850000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     29836.65                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     50534.91                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  40156131.08                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                   14918465250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat              23729184000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                  2349525000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      31747.83                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 50497.83                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        425.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     425.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          3.33                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      3.32                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       20.91                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     19255                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      359                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                   4.10                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 75.90                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      150288.81                       # Average gap between requests
system.mem_ctrl.pageHitRate                      4.17                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                1610798280                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                 856152000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy               1678778220                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                 2202840                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          5580316560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy            6056973330                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy             122174400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy      25574448210                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        387022080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      614640.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             41869577610                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             592.269597                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           57096671500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      48564000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF     2360540000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF         45250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   1006745000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT    11187602750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  56089947000                       # Time in different power states
system.mem_ctrl_1.actEnergy                1607506740                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                 854406300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy               1676343480                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                  156600                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          5579087280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy            6046707060                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy             125299680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy      25596274650                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        368321280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy           4265040                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             41858368110                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             592.111032                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           57111059750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      54525000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF     2360020000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF      15470000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    959299500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT    11167405000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN  56136724500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  70693444000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      70                       # Number of BP lookups
system.cpu.branchPred.condPredicted                70                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                26                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   36                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              36                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               36                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  70693444000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1024189                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        9964                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439881                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            18                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  70693444000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  70693444000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1525341                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            68                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     70693444000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         70693444                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     5577908                       # Number of instructions committed
system.cpu.committedOps                       8644102                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                       2522749                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                              12.673828                       # CPI: cycles per instruction
system.cpu.ipc                               0.078903                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                1155      0.01%      0.01% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 8109863     93.82%     93.83% # Class of committed instruction
system.cpu.op_class_0::IntMult                     11      0.00%     93.83% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1083      0.01%     93.85% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                    18      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    284      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    403      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                    664      0.01%     93.86% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                   482      0.01%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdShift                  102      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::MemRead                 519611      6.01%     99.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  9422      0.11%     99.99% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               662      0.01%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              336      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  8644102                       # Class of committed instruction
system.cpu.tickCycles                        12194499                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                        58498945                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions                 74                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70693444000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.844488                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1033413                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            499818                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.067579                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            226000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.844488                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999393                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999393                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2567282                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2567282                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  70693444000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       524609                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          524609                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         8986                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           8986                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       533595                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           533595                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       533595                       # number of overall hits
system.cpu.dcache.overall_hits::total          533595                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       499365                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        499365                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          772                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          772                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       500137                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         500137                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       500137                       # number of overall misses
system.cpu.dcache.overall_misses::total        500137                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  60409219000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  60409219000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     75646000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     75646000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  60484865000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60484865000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  60484865000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60484865000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1023974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1023974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9758                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9758                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      1033732                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1033732                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1033732                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1033732                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.487674                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.487674                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.079115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.079115                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.483817                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.483817                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.483817                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.483817                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 120972.072532                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 120972.072532                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 97987.046632                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 97987.046632                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 120936.593373                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 120936.593373                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 120936.593373                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 120936.593373                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          675                       # number of writebacks
system.cpu.dcache.writebacks::total               675                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          291                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          291                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          319                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          319                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          319                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          319                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       499337                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       499337                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          481                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          481                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       499818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       499818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       499818                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       499818                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  59408895000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  59408895000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     48753000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     48753000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  59457648000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  59457648000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  59457648000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59457648000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.487646                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.487646                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049293                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049293                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.483508                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.483508                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.483508                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.483508                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 118975.551581                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 118975.551581                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 101357.588358                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 101357.588358                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 118958.596929                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 118958.596929                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 118958.596929                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 118958.596929                       # average overall mshr miss latency
system.cpu.dcache.replacements                 499562                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  70693444000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.911411                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1525341                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1047                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1456.868195                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.911411                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999654                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999654                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          201                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3051729                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3051729                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  70693444000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1524294                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1524294                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1524294                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1524294                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1524294                       # number of overall hits
system.cpu.icache.overall_hits::total         1524294                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1047                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1047                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1047                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1047                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1047                       # number of overall misses
system.cpu.icache.overall_misses::total          1047                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     95664000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     95664000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     95664000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     95664000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     95664000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     95664000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1525341                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1525341                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1525341                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1525341                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1525341                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1525341                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000686                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000686                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000686                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000686                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000686                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000686                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 91369.627507                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 91369.627507                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 91369.627507                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 91369.627507                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 91369.627507                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 91369.627507                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1047                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1047                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1047                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1047                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1047                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1047                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     93570000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     93570000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     93570000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     93570000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     93570000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     93570000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000686                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000686                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000686                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000686                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000686                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000686                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 89369.627507                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89369.627507                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 89369.627507                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89369.627507                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 89369.627507                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89369.627507                       # average overall mshr miss latency
system.cpu.icache.replacements                    791                       # number of replacements
system.l2bus.snoop_filter.tot_requests        1001218                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       500354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              257                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          257                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  70693444000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              500384                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          1148                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            965019                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                481                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               481                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         500384                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2885                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1499198                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 1502083                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        67008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     32031552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 32098560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            465814                       # Total snoops (count)
system.l2bus.snoopTraffic                       30272                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             966679                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000270                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.016429                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   966418     99.97%     99.97% # Request fanout histogram
system.l2bus.snoop_fanout::1                      261      0.03%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               966679                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy           1002568000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3141000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy          1499454000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  70693444000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4075.733583                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1001160                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               469910                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.130536                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                87000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst     7.835615                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  4067.897968                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.001913                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.993139                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.995052                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          595                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         3329                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              8479630                       # Number of tag accesses
system.l2cache.tags.data_accesses             8479630                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  70693444000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          675                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          675                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           36                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               36                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          193                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        30726                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        30919                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             193                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           30762                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               30955                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            193                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          30762                       # number of overall hits
system.l2cache.overall_hits::total              30955                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          445                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            445                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          854                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data       468611                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       469465                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           854                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        469056                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            469910                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          854                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       469056                       # number of overall misses
system.l2cache.overall_misses::total           469910                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     46545000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     46545000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     86369000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data  57265627000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  57351996000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     86369000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  57312172000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  57398541000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     86369000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  57312172000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  57398541000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          675                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          675                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          481                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          481                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1047                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       499337                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       500384                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1047                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       499818                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          500865                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1047                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       499818                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         500865                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.925156                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.925156                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.815664                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.938466                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.938209                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.815664                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.938454                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.938197                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.815664                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.938454                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.938197                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 104595.505618                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 104595.505618                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 101134.660422                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 122202.908169                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 122164.583089                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 101134.660422                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 122186.203780                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 122147.945351                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 101134.660422                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 122186.203780                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 122147.945351                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            473                       # number of writebacks
system.l2cache.writebacks::total                  473                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::.writebacks           55                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           55                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu.data          445                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          445                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          854                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data       468611                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       469465                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          854                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       469056                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       469910                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          854                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       469056                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       469910                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     37645000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     37645000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     69289000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data  47893407000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  47962696000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     69289000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  47931052000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  48000341000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     69289000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  47931052000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  48000341000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.925156                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.925156                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.815664                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.938466                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.938209                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.815664                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.938454                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.938197                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.815664                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.938454                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.938197                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 84595.505618                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 84595.505618                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 81134.660422                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 102202.908169                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 102164.583089                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 81134.660422                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 102186.203780                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 102147.945351                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 81134.660422                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 102186.203780                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 102147.945351                       # average overall mshr miss latency
system.l2cache.replacements                    465814                       # number of replacements
system.membus.snoop_filter.tot_requests        935521                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       465612                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  70693444000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             469465                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          473                       # Transaction distribution
system.membus.trans_dist::CleanEvict           465138                       # Transaction distribution
system.membus.trans_dist::ReadExReq               445                       # Transaction distribution
system.membus.trans_dist::ReadExResp              445                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        469465                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port      1405431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total      1405431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1405431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port     30104512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total     30104512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30104512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            469910                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  469910    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              469910                       # Request fanout histogram
system.membus.reqLayer2.occupancy           937413000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy         2655323750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
