/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [40:0] _00_;
  reg [10:0] _01_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [6:0] celloutsig_0_43z;
  wire [12:0] celloutsig_0_45z;
  wire [2:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [17:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = !(celloutsig_0_2z ? celloutsig_0_34z : celloutsig_0_12z);
  assign celloutsig_1_6z = !(celloutsig_1_3z ? celloutsig_1_4z : celloutsig_1_1z);
  assign celloutsig_1_7z = !(celloutsig_1_3z ? celloutsig_1_4z : celloutsig_1_3z);
  assign celloutsig_1_19z = !(celloutsig_1_14z ? celloutsig_1_2z : celloutsig_1_7z);
  assign celloutsig_0_35z = ~(celloutsig_0_24z | celloutsig_0_0z);
  assign celloutsig_0_18z = ~(celloutsig_0_15z | celloutsig_0_0z);
  assign celloutsig_0_34z = ~celloutsig_0_5z;
  assign celloutsig_0_39z = ~celloutsig_0_6z;
  assign celloutsig_0_12z = ~celloutsig_0_11z;
  assign celloutsig_0_7z = ~((celloutsig_0_4z | celloutsig_0_2z) & (celloutsig_0_3z[3] | celloutsig_0_6z));
  assign celloutsig_0_32z = celloutsig_0_5z | celloutsig_0_29z;
  assign celloutsig_0_64z = celloutsig_0_49z[13] | celloutsig_0_26z[4];
  assign celloutsig_1_1z = celloutsig_1_0z[2] | in_data[158];
  assign celloutsig_0_1z = in_data[62] | celloutsig_0_0z;
  assign celloutsig_0_0z = in_data[78] ^ in_data[68];
  assign celloutsig_1_14z = celloutsig_1_3z ^ in_data[136];
  reg [40:0] _18_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _18_ <= 41'h00000000000;
    else _18_ <= { celloutsig_0_61z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_42z, celloutsig_0_20z, celloutsig_0_50z, celloutsig_0_46z };
  assign { _00_[40:37], out_data[63:32], _00_[4:0] } = _18_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 11'h000;
    else _01_ <= { celloutsig_0_3z[2:0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_45z = { celloutsig_0_23z[4:0], celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_23z } & { celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_32z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_39z };
  assign celloutsig_0_46z = { celloutsig_0_33z, celloutsig_0_12z, celloutsig_0_21z } / { 1'h1, in_data[6:5] };
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z } / { 1'h1, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_20z = in_data[74:68] / { 1'h1, in_data[38:34], celloutsig_0_15z };
  assign celloutsig_0_23z = { celloutsig_0_14z[2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_7z } / { 1'h1, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_21z };
  assign celloutsig_0_17z = { celloutsig_0_6z, celloutsig_0_10z } === { celloutsig_0_10z[6:2], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_48z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_25z } > { celloutsig_0_18z, celloutsig_0_47z, celloutsig_0_36z, celloutsig_0_34z, celloutsig_0_36z, celloutsig_0_11z };
  assign celloutsig_0_2z = in_data[29:24] > { in_data[48:45], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } && { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_4z = { celloutsig_1_0z[1], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } && { in_data[182], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_13z } && { celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_29z = { celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_4z } && { celloutsig_0_14z[5], celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z } || { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_36z = { celloutsig_0_18z, celloutsig_0_27z, celloutsig_0_10z } < { celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_35z, celloutsig_0_32z };
  assign celloutsig_0_4z = { celloutsig_0_3z[2:0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z } < { celloutsig_0_3z[0], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_20z[3:0], celloutsig_0_17z } < { celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_50z = celloutsig_0_14z[4] & ~(celloutsig_0_19z[1]);
  assign celloutsig_0_6z = celloutsig_0_0z & ~(celloutsig_0_1z);
  assign celloutsig_1_2z = celloutsig_1_1z & ~(celloutsig_1_1z);
  assign celloutsig_0_13z = _01_[1] & ~(_01_[2]);
  assign celloutsig_0_49z = { celloutsig_0_40z[8:5], celloutsig_0_24z, celloutsig_0_48z, _01_, celloutsig_0_34z } % { 1'h1, celloutsig_0_23z[1], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_45z };
  assign celloutsig_0_14z = { celloutsig_0_9z[8:0], celloutsig_0_7z } % { 1'h1, celloutsig_0_9z[8:0] };
  assign celloutsig_0_19z = { celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_18z } % { 1'h1, celloutsig_0_10z[5], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_1_18z = celloutsig_1_2z ? { celloutsig_1_10z[5:0], celloutsig_1_1z } : { celloutsig_1_10z[7:2], celloutsig_1_14z };
  assign celloutsig_0_26z = celloutsig_0_3z[3] ? { 1'h1, celloutsig_0_3z[2], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_22z } : { celloutsig_0_19z[3:0], celloutsig_0_7z };
  assign celloutsig_1_8z = { in_data[121:102], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z } != in_data[191:166];
  assign celloutsig_0_15z = { _01_[10:5], celloutsig_0_12z, celloutsig_0_1z } != { in_data[27:26], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_25z = { celloutsig_0_19z[4:3], celloutsig_0_17z } != { celloutsig_0_3z[2:1], celloutsig_0_12z };
  assign celloutsig_0_40z = { celloutsig_0_19z[4:3], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_19z } | { celloutsig_0_14z[8:2], celloutsig_0_36z, celloutsig_0_4z, celloutsig_0_18z };
  assign celloutsig_0_10z = _01_[9:3] | { celloutsig_0_3z[1], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_47z = | { celloutsig_0_40z[6:1], celloutsig_0_43z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_38z, celloutsig_0_19z };
  assign celloutsig_0_27z = | { celloutsig_0_26z[4:1], celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_21z };
  assign celloutsig_1_5z = in_data[156] & celloutsig_1_0z[2];
  assign celloutsig_0_11z = celloutsig_0_7z & celloutsig_0_4z;
  assign celloutsig_0_22z = celloutsig_0_6z & celloutsig_0_14z[8];
  assign celloutsig_0_42z = ^ { celloutsig_0_26z[3:0], celloutsig_0_35z, celloutsig_0_19z, celloutsig_0_33z, celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_0_5z = ^ { in_data[45:40], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_43z = celloutsig_0_40z[9:3] >> _01_[6:0];
  assign celloutsig_0_9z = { _01_[9:1], celloutsig_0_2z } >>> { _01_[8:1], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } - { in_data[77:75], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[106:104] - in_data[110:108];
  assign celloutsig_0_61z = ~((celloutsig_0_3z[3] & celloutsig_0_49z[2]) | celloutsig_0_9z[3]);
  assign celloutsig_0_33z = ~((celloutsig_0_25z & _01_[5]) | (celloutsig_0_0z & celloutsig_0_14z[1]));
  assign celloutsig_0_21z = ~((celloutsig_0_10z[1] & celloutsig_0_2z) | (celloutsig_0_3z[0] & celloutsig_0_18z));
  assign _00_[36:5] = out_data[63:32];
  assign { out_data[134:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z };
endmodule
