@MastersThesis{masud_1999,
    title={FPGA routing structures: a novel switch block and depopulated interconnect matrix architectures},
    author={Masud, Muhammad Imran.},
    year={1999},
    school={The University of British Columbia}
}

@INPROCEEDINGS{6653592, 
author={A. B. Dhia and L. Naviner and P. Matherat}, 
booktitle={2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)}, 
title={Evaluating CLB designs under multiple SETs in SRAM-based FPGAs}, 
year={2013}, 
volume={}, 
number={}, 
pages={112-117}, 
keywords={CMOS memory circuits;SRAM chips;field programmable gate arrays;integrated circuit reliability;logic design;logic testing;SET;SRAM-based FPGA;STM CMOS technology;cost penalties;defects;design criterion;logic blocks;logical masking;microelectronics;nanoelectronics;reliability gain;single event effects;single event transients;size 65 nm;soft errors;Circuit faults;Computer architecture;Fault tolerance;Fault tolerant systems;Reliability engineering;Tunneling magnetoresistance}, 
doi={10.1109/DFT.2013.6653592}, 
ISSN={1550-5774}, 
month={Oct}}

@INPROCEEDINGS{6463643, 
author={A. Ben Dhia and L. Naviner and P. Matherat}, 
booktitle={2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)}, 
title={a new fault-tolerant architecture for clbs in sram-based fpgas}, 
year={2012}, 
volume={}, 
number={}, 
pages={761-764}, 
keywords={SRAM chips;fault tolerance;field programmable gate arrays;CLB structure;Matlab simulations;SRAM-based FPGA;bit-inversion errors;butterfly architecture;butterfly shape;configurable logic block;digital reconfigurable circuits;fault emulation platform;fault-tolerant architecture;intrinsic redundance;Circuit faults;Fault tolerance;Fault tolerant systems;Field programmable gate arrays;Table lookup;Logical masking;SRAM-based FPGA;fault tolerance;reliability analysis}, 
doi={10.1109/ICECS.2012.6463643}, 
ISSN={}, 
month={Dec},}

@INPROCEEDINGS{933857, 
author={N. Nedjah and L. de Macedo Mourelle}, 
booktitle={Proceedings 12th International Workshop on Rapid System Prototyping. RSP 2001}, 
title={How many CLBs does your circuit need to be implemented? [Configurable logic blocks]}, 
year={2001}, 
volume={}, 
number={}, 
pages={174-179}, 
keywords={logic design;chip area estimation;circuit implementation;configurable logic blocks;economics;hardware devices;logic design;logic synthesis sessions;Circuit simulation;Circuit synthesis;Design engineering;Economic forecasting;Field programmable gate arrays;Hardware;Logic devices;Routing;Statistics;Systems engineering and theory}, 
doi={10.1109/IWRSP.2001.933857}, 
ISSN={}, 
month={},}


