// Seed: 1531619549
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4, id_5;
  module_2(
      id_4, id_4, id_5, id_4
  );
endmodule
module module_1 (
    output tri1  id_0,
    output uwire id_1
);
  wire id_3 = id_3;
  module_0(
      id_3, id_3, id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_5;
  wand id_6, id_7;
  final $display(1);
  assign id_7 = 1;
  initial begin
    id_5 = new;
  end
  assign id_6 = id_6;
  final $display(id_5, id_5, (1));
endmodule
