\hypertarget{dir_c319213ecf7c211576cfd27cbc9ec2ee}{}\section{C\+M\+S\+I\+S/device Directory Reference}
\label{dir_c319213ecf7c211576cfd27cbc9ec2ee}\index{C\+M\+S\+I\+S/device Directory Reference@{C\+M\+S\+I\+S/device Directory Reference}}
\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \hyperlink{stm32f030x6_8h}{stm32f030x6.\+h}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M0 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F0xx devices. \end{DoxyCompactList}\item 
file \hyperlink{stm32f030x8_8h}{stm32f030x8.\+h}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M0 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F0xx devices. \end{DoxyCompactList}\item 
file \hyperlink{stm32f030xc_8h}{stm32f030xc.\+h}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M0 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F0xx devices. \end{DoxyCompactList}\item 
file \hyperlink{stm32f031x6_8h}{stm32f031x6.\+h}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M0 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F0xx devices. \end{DoxyCompactList}\item 
file \hyperlink{stm32f038xx_8h}{stm32f038xx.\+h}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M0 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F0xx devices. \end{DoxyCompactList}\item 
file \hyperlink{stm32f042x6_8h}{stm32f042x6.\+h}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M0 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F0xx devices. \end{DoxyCompactList}\item 
file \hyperlink{stm32f048xx_8h}{stm32f048xx.\+h}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M0 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F0xx devices. \end{DoxyCompactList}\item 
file \hyperlink{stm32f051x8_8h}{stm32f051x8.\+h}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M0 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F0xx devices. \end{DoxyCompactList}\item 
file \hyperlink{stm32f058xx_8h}{stm32f058xx.\+h}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M0 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F0xx devices. \end{DoxyCompactList}\item 
file \hyperlink{stm32f070x6_8h}{stm32f070x6.\+h}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M0 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F0xx devices. \end{DoxyCompactList}\item 
file \hyperlink{stm32f070xb_8h}{stm32f070xb.\+h}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M0 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F0xx devices. \end{DoxyCompactList}\item 
file \hyperlink{stm32f071xb_8h}{stm32f071xb.\+h}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M0 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F0xx devices. \end{DoxyCompactList}\item 
file \hyperlink{stm32f072xb_8h}{stm32f072xb.\+h}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M0 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F0xx devices. \end{DoxyCompactList}\item 
file \hyperlink{stm32f078xx_8h}{stm32f078xx.\+h}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M0 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F0xx devices. \end{DoxyCompactList}\item 
file \hyperlink{stm32f091xc_8h}{stm32f091xc.\+h}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M0 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F0xx devices. \end{DoxyCompactList}\item 
file \hyperlink{stm32f098xx_8h}{stm32f098xx.\+h}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M0 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F0xx devices. \end{DoxyCompactList}\item 
file \hyperlink{stm32f0xx_8h}{stm32f0xx.\+h}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS S\+T\+M32\+F0xx Device Peripheral Access Layer Header File. \end{DoxyCompactList}\item 
file \hyperlink{system__stm32f0xx_8h}{system\+\_\+stm32f0xx.\+h}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M0 Device System Source File for S\+T\+M32\+F0xx devices. \end{DoxyCompactList}\end{DoxyCompactItemize}
