

================================================================
== Vivado HLS Report for 'ultra'
================================================================
* Date:           Wed Jun 12 19:04:21 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ULTRA_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.716|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+----------+-----+----------+----------+
    |      Latency      |    Interval    | Pipeline |
    |   min  |    max   | min |    max   |   Type   |
    +--------+----------+-----+----------+----------+
    |  712220|  48717456|  435|  48652313| dataflow |
    +--------+----------+-----+----------+----------+

    + Detail: 
        * Instance: 
        +-------------------+------------------+-----+----------+-----+----------+---------+
        |                   |                  |     Latency    |    Interval    | Pipeline|
        |      Instance     |      Module      | min |    max   | min |    max   |   Type  |
        +-------------------+------------------+-----+----------+-----+----------+---------+
        |Conv_S_U0          |Conv_S            |  431|  48652312|  431|  48652312|   none  |
        |Conv_3_U0          |Conv_3            |  433|  27235921|  433|  27235921|   none  |
        |Conv_1_U0          |Conv_1            |  433|  25822792|  433|  25822792|   none  |
        |Conv_U0            |Conv              |  433|  13407272|  433|  13407272|   none  |
        |Conv_2_U0          |Conv_2            |  433|   1276232|  433|   1276232|   none  |
        |FC_144_128_U0      |FC_144_128_s      |  433|   2362209|  433|   2362209|   none  |
        |FC_128_8_U0        |FC_128_8_s        |  433|    149361|  433|    149361|   none  |
        |Pool_16_63_3_0_U0  |Pool_16_63_3_0_s  |  433|  32260803|  433|  32260803|   none  |
        |AXI_DMA_MASTER_U0  |AXI_DMA_MASTER    |   28|     18580|   28|     18580|   none  |
        |AXI_DMA_SLAVE_U0   |AXI_DMA_SLAVE     |  434|   8323090|  434|   8323090|   none  |
        +-------------------+------------------+-----+----------+-----+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        9|      -|     459|    792|
|Instance         |      195|    167|   33111|  41197|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      204|    167|   33570|  41989|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       72|     75|      31|     78|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+------------------+---------+-------+------+-------+
    |      Instance     |      Module      | BRAM_18K| DSP48E|  FF  |  LUT  |
    +-------------------+------------------+---------+-------+------+-------+
    |AXI_DMA_MASTER_U0  |AXI_DMA_MASTER    |        0|     12|   978|    627|
    |AXI_DMA_SLAVE_U0   |AXI_DMA_SLAVE     |        0|     12|   903|    454|
    |Conv_U0            |Conv              |       25|     20|  3637|   3396|
    |Conv_1_U0          |Conv_1            |       27|     20|  3730|   3575|
    |Conv_2_U0          |Conv_2            |       11|     20|  3442|   3130|
    |Conv_3_U0          |Conv_3            |       36|     37|  5950|   5826|
    |Conv_S_U0          |Conv_S            |        5|     16|  9122|  19710|
    |FC_128_8_U0        |FC_128_8_s        |       16|     12|  2004|   1485|
    |FC_144_128_U0      |FC_144_128_s      |       27|     12|  2080|   1538|
    |Pool_16_63_3_0_U0  |Pool_16_63_3_0_s  |       48|      6|  1265|   1456|
    +-------------------+------------------+---------+-------+------+-------+
    |Total              |                  |      195|    167| 33111|  41197|
    +-------------------+------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+----+----+------+-----+---------+
    |       Name      | BRAM_18K| FF | LUT| Depth| Bits| Size:D*B|
    +-----------------+---------+----+----+------+-----+---------+
    |connect_0_V_V_U  |        1|  51|  88|  1024|   16|    16384|
    |connect_1_V_V_U  |        1|  51|  88|  1024|   16|    16384|
    |connect_2_V_V_U  |        1|  51|  88|  1024|   16|    16384|
    |connect_3_V_V_U  |        1|  51|  88|  1024|   16|    16384|
    |connect_4_V_V_U  |        1|  51|  88|  1024|   16|    16384|
    |connect_5_V_V_U  |        1|  51|  88|  1024|   16|    16384|
    |connect_6_V_V_U  |        1|  51|  88|  1024|   16|    16384|
    |connect_7_V_V_U  |        1|  51|  88|  1024|   16|    16384|
    |connect_8_V_V_U  |        1|  51|  88|  1024|   16|    16384|
    +-----------------+---------+----+----+------+-----+---------+
    |Total            |        9| 459| 792|  9216|  144|   147456|
    +-----------------+---------+----+----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   |    Source Object    |    C Type    |
+-------------------+-----+-----+--------------+---------------------+--------------+
|stream_in_TDATA    |  in |   16|     axis     |  stream_in_V_data_V |    pointer   |
|stream_in_TLAST    |  in |    1|     axis     |   stream_in_V_last  |    pointer   |
|stream_in_TVALID   |  in |    1|     axis     |   stream_in_V_last  |    pointer   |
|stream_in_TREADY   | out |    1|     axis     |   stream_in_V_last  |    pointer   |
|stream_out_TDATA   | out |   16|     axis     | stream_out_V_data_V |    pointer   |
|stream_out_TLAST   | out |    1|     axis     |  stream_out_V_last  |    pointer   |
|stream_out_TVALID  | out |    1|     axis     |  stream_out_V_last  |    pointer   |
|stream_out_TREADY  |  in |    1|     axis     |  stream_out_V_last  |    pointer   |
|ap_clk             |  in |    1| ap_ctrl_none |        ultra        | return value |
|ap_rst_n           |  in |    1| ap_ctrl_none |        ultra        | return value |
+-------------------+-----+-----+--------------+---------------------+--------------+

