digraph "CFG for '_Z24arr_times_const_scramblePffS_iiiiii' function" {
	label="CFG for '_Z24arr_times_const_scramblePffS_iiiiii' function";

	Node0x5f1e860 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%9:\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %12 = getelementptr i8, i8 addrspace(4)* %11, i64 4\l  %13 = bitcast i8 addrspace(4)* %12 to i16 addrspace(4)*\l  %14 = load i16, i16 addrspace(4)* %13, align 4, !range !4, !invariant.load !5\l  %15 = zext i16 %14 to i32\l  %16 = mul i32 %10, %15\l  %17 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %18 = add i32 %16, %17\l  %19 = sdiv i32 %3, 2\l  %20 = freeze i32 %18\l  %21 = freeze i32 %19\l  %22 = sdiv i32 %20, %21\l  %23 = mul i32 %22, %21\l  %24 = sub i32 %20, %23\l  %25 = icmp sgt i32 %3, -2\l  %26 = sdiv i32 %4, 2\l  %27 = icmp slt i32 %22, %26\l  %28 = select i1 %25, i1 %27, i1 false\l  br i1 %28, label %29, label %52\l|{<s0>T|<s1>F}}"];
	Node0x5f1e860:s0 -> Node0x5f21a80;
	Node0x5f1e860:s1 -> Node0x5f21b10;
	Node0x5f21a80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%29:\l29:                                               \l  %30 = mul nsw i32 %22, %3\l  %31 = add nsw i32 %30, %24\l  %32 = shl nsw i32 %31, 1\l  %33 = add nsw i32 %24, %6\l  %34 = add nsw i32 %22, %7\l  %35 = mul nsw i32 %34, %3\l  %36 = add nsw i32 %33, %35\l  %37 = shl nsw i32 %36, 1\l  %38 = sext i32 %37 to i64\l  %39 = getelementptr inbounds float, float addrspace(1)* %2, i64 %38\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %41 = add nuw nsw i32 %37, 1\l  %42 = sext i32 %41 to i64\l  %43 = getelementptr inbounds float, float addrspace(1)* %2, i64 %42\l  %44 = load float, float addrspace(1)* %43, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %45 = sext i32 %32 to i64\l  %46 = getelementptr inbounds float, float addrspace(1)* %0, i64 %45\l  %47 = load float, float addrspace(1)* %46, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  store float %47, float addrspace(1)* %39, align 4, !tbaa !7\l  %48 = add nuw nsw i32 %32, 1\l  %49 = sext i32 %48 to i64\l  %50 = getelementptr inbounds float, float addrspace(1)* %0, i64 %49\l  %51 = load float, float addrspace(1)* %50, align 4, !tbaa !7\l  store float %51, float addrspace(1)* %43, align 4, !tbaa !7\l  store float %40, float addrspace(1)* %46, align 4, !tbaa !7\l  store float %44, float addrspace(1)* %50, align 4, !tbaa !7\l  br label %52\l}"];
	Node0x5f21a80 -> Node0x5f21b10;
	Node0x5f21b10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%52:\l52:                                               \l  ret void\l}"];
}
