<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PDS-2023: sequential_divider Entity Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">PDS-2023
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Libraries">Libraries</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle"><div class="title">sequential_divider Entity Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Sequential divider entity description @structure clk_i - Clock input signal - This port is used for the clock signal that drives the sequential divider. rst_i- Reset input signal - This port is the reset signal for the sequential divider. start_i- Activating process of division - This input signal is used to trigger the start of the division process. a_i- Dividend - This input port represents the dividend, an 8-bit vector. b_i- Divisor - This input port represents the divisor, an 8-bit vector. q_o: Quotient - This output port provides the result of the division in the form of an 8-bit quotient. r_o: Remainder - This output port provides the remainder of the division as an 8-bit vector. ready_o: Signalizing whether the process of division is over - This output port signals when the division process is complete.  
 <a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html">sequential_divider.arch</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architecture definition of Sequential divider.  <a href="classsequential__divider_1_1arch.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Libraries" name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256" id="r_a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0a6af6eef40212dbaf130d57ce711256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use standard library.  <a href="#a0a6af6eef40212dbaf130d57ce711256"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Use_20Clauses" name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb" id="r_acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:acd03516902501cd1c7296a98e22c6fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use logic elements.  <a href="#acd03516902501cd1c7296a98e22c6fcb"></a><br /></td></tr>
<tr class="memitem:a2edc34402b573437d5f25fa90ba4013e" id="r_a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:a2edc34402b573437d5f25fa90ba4013e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use numeric elements.  <a href="#a2edc34402b573437d5f25fa90ba4013e"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a id="Ports" name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:ae8d3e5458b0e3cd523d6461463e36fe8" id="r_ae8d3e5458b0e3cd523d6461463e36fe8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ae8d3e5458b0e3cd523d6461463e36fe8">clk_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae8d3e5458b0e3cd523d6461463e36fe8"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock input signal.  <a href="#ae8d3e5458b0e3cd523d6461463e36fe8"></a><br /></td></tr>
<tr class="memitem:ab86c7a8eec3a8327e506892977f85708" id="r_ab86c7a8eec3a8327e506892977f85708"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ab86c7a8eec3a8327e506892977f85708">rst_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab86c7a8eec3a8327e506892977f85708"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset input signal.  <a href="#ab86c7a8eec3a8327e506892977f85708"></a><br /></td></tr>
<tr class="memitem:aa95b3129a62cbf95e328fe1bf0d3fcb9" id="r_aa95b3129a62cbf95e328fe1bf0d3fcb9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#aa95b3129a62cbf95e328fe1bf0d3fcb9">start_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa95b3129a62cbf95e328fe1bf0d3fcb9"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Activating process of division.  <a href="#aa95b3129a62cbf95e328fe1bf0d3fcb9"></a><br /></td></tr>
<tr class="memitem:a6efc80214fd042989784059710facf1e" id="r_a6efc80214fd042989784059710facf1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a6efc80214fd042989784059710facf1e">a_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6efc80214fd042989784059710facf1e"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Dividend.  <a href="#a6efc80214fd042989784059710facf1e"></a><br /></td></tr>
<tr class="memitem:a3b83b94ce784292f2fa14651f226b61c" id="r_a3b83b94ce784292f2fa14651f226b61c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a3b83b94ce784292f2fa14651f226b61c">b_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3b83b94ce784292f2fa14651f226b61c"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor.  <a href="#a3b83b94ce784292f2fa14651f226b61c"></a><br /></td></tr>
<tr class="memitem:a825dd0878610e714350b54f7877ebaa0" id="r_a825dd0878610e714350b54f7877ebaa0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a825dd0878610e714350b54f7877ebaa0">q_o</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a825dd0878610e714350b54f7877ebaa0"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Quotient, result of division.  <a href="#a825dd0878610e714350b54f7877ebaa0"></a><br /></td></tr>
<tr class="memitem:ac3992e2d3aee38edf6102ae0d9ef0393" id="r_ac3992e2d3aee38edf6102ae0d9ef0393"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ac3992e2d3aee38edf6102ae0d9ef0393">r_o</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac3992e2d3aee38edf6102ae0d9ef0393"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Remainder.  <a href="#ac3992e2d3aee38edf6102ae0d9ef0393"></a><br /></td></tr>
<tr class="memitem:a1eee7aa1c7736b4fef002293cec8af26" id="r_a1eee7aa1c7736b4fef002293cec8af26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a1eee7aa1c7736b4fef002293cec8af26">ready_o</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1eee7aa1c7736b4fef002293cec8af26"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Signalizing whether process of division is over.  <a href="#a1eee7aa1c7736b4fef002293cec8af26"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Sequential divider entity description @structure clk_i - Clock input signal - This port is used for the clock signal that drives the sequential divider. rst_i- Reset input signal - This port is the reset signal for the sequential divider. start_i- Activating process of division - This input signal is used to trigger the start of the division process. a_i- Dividend - This input port represents the dividend, an 8-bit vector. b_i- Divisor - This input port represents the divisor, an 8-bit vector. q_o: Quotient - This output port provides the result of the division in the form of an 8-bit quotient. r_o: Remainder - This output port provides the remainder of the division as an 8-bit vector. ready_o: Signalizing whether the process of division is over - This output port signals when the division process is complete. </p>
<p>Implementation of sequential divider with repeated subtraction using Register-Transfer methodology.</p>
<p>This file contains the VHDL implementation of a sequential divider with repeated subtraction algorithm.</p>
<p>It includes an entity description and the architecture implementation using FSM. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a6efc80214fd042989784059710facf1e" name="a6efc80214fd042989784059710facf1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6efc80214fd042989784059710facf1e">&#9670;&#160;</a></span>a_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a6efc80214fd042989784059710facf1e">a_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dividend. </p>

</div>
</div>
<a id="a3b83b94ce784292f2fa14651f226b61c" name="a3b83b94ce784292f2fa14651f226b61c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b83b94ce784292f2fa14651f226b61c">&#9670;&#160;</a></span>b_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a3b83b94ce784292f2fa14651f226b61c">b_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Divisor. </p>

</div>
</div>
<a id="ae8d3e5458b0e3cd523d6461463e36fe8" name="ae8d3e5458b0e3cd523d6461463e36fe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8d3e5458b0e3cd523d6461463e36fe8">&#9670;&#160;</a></span>clk_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ae8d3e5458b0e3cd523d6461463e36fe8">clk_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock input signal. </p>

</div>
</div>
<a id="a0a6af6eef40212dbaf130d57ce711256" name="a0a6af6eef40212dbaf130d57ce711256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a6af6eef40212dbaf130d57ce711256">&#9670;&#160;</a></span>ieee</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a0a6af6eef40212dbaf130d57ce711256">ieee</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use standard library. </p>

</div>
</div>
<a id="a2edc34402b573437d5f25fa90ba4013e" name="a2edc34402b573437d5f25fa90ba4013e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2edc34402b573437d5f25fa90ba4013e">&#9670;&#160;</a></span>numeric_std</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use numeric elements. </p>

</div>
</div>
<a id="a825dd0878610e714350b54f7877ebaa0" name="a825dd0878610e714350b54f7877ebaa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a825dd0878610e714350b54f7877ebaa0">&#9670;&#160;</a></span>q_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a825dd0878610e714350b54f7877ebaa0">q_o</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Quotient, result of division. </p>

</div>
</div>
<a id="ac3992e2d3aee38edf6102ae0d9ef0393" name="ac3992e2d3aee38edf6102ae0d9ef0393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3992e2d3aee38edf6102ae0d9ef0393">&#9670;&#160;</a></span>r_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ac3992e2d3aee38edf6102ae0d9ef0393">r_o</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Remainder. </p>

</div>
</div>
<a id="a1eee7aa1c7736b4fef002293cec8af26" name="a1eee7aa1c7736b4fef002293cec8af26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eee7aa1c7736b4fef002293cec8af26">&#9670;&#160;</a></span>ready_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a1eee7aa1c7736b4fef002293cec8af26">ready_o</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signalizing whether process of division is over. </p>

</div>
</div>
<a id="ab86c7a8eec3a8327e506892977f85708" name="ab86c7a8eec3a8327e506892977f85708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab86c7a8eec3a8327e506892977f85708">&#9670;&#160;</a></span>rst_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ab86c7a8eec3a8327e506892977f85708">rst_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset input signal. </p>

</div>
</div>
<a id="aa95b3129a62cbf95e328fe1bf0d3fcb9" name="aa95b3129a62cbf95e328fe1bf0d3fcb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa95b3129a62cbf95e328fe1bf0d3fcb9">&#9670;&#160;</a></span>start_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#aa95b3129a62cbf95e328fe1bf0d3fcb9">start_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activating process of division. </p>

</div>
</div>
<a id="acd03516902501cd1c7296a98e22c6fcb" name="acd03516902501cd1c7296a98e22c6fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd03516902501cd1c7296a98e22c6fcb">&#9670;&#160;</a></span>std_logic_1164</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use logic elements. </p>

</div>
</div>
<hr/>The documentation for this design unit was generated from the following file:<ul>
<li>97/<a class="el" href="sequential__divider_8vhd.html">sequential_divider.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
