

================================================================
== Vitis HLS Report for 'insert_sort_Pipeline_VITIS_LOOP_7_2'
================================================================
* Date:           Thu May 22 09:26:21 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        insert_sort
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.124 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_2  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      141|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       92|    -|
|Register             |        -|     -|      183|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      183|      233|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                           |                             |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln9_fu_165_p2       |         +|   0|  0|  22|          15|           2|
    |and_ln7_1_fu_263_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln7_fu_257_p2       |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_183_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln7_1_fu_233_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln7_2_fu_239_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln7_3_fu_198_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln7_fu_159_p2      |      icmp|   0|  0|  12|          15|           1|
    |or_ln7_1_fu_253_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln7_fu_249_p2        |        or|   0|  0|   2|           1|           1|
    |reuse_select_fu_207_p3  |    select|   0|  0|  32|           1|          32|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 141|         138|         108|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |A_address0            |  14|          3|   14|         42|
    |ap_NS_fsm             |  37|          7|    1|          7|
    |j_1_out               |  14|          3|   14|         42|
    |j_fu_72               |   9|          2|   15|         30|
    |reuse_addr_reg_fu_64  |   9|          2|   64|        128|
    |reuse_reg_fu_68       |   9|          2|   32|         64|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  92|         19|  140|        313|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln9_reg_328       |  15|   0|   15|          0|
    |addr_cmp_reg_338      |   1|   0|    1|          0|
    |ap_CS_fsm             |   6|   0|    6|          0|
    |empty_reg_318         |  14|   0|   14|          0|
    |icmp_ln7_1_reg_359    |   1|   0|    1|          0|
    |icmp_ln7_2_reg_364    |   1|   0|    1|          0|
    |icmp_ln7_3_reg_343    |   1|   0|    1|          0|
    |icmp_ln7_reg_324      |   1|   0|    1|          0|
    |j_fu_72               |  15|   0|   15|          0|
    |reuse_addr_reg_fu_64  |  64|   0|   64|          0|
    |reuse_reg_fu_68       |  32|   0|   32|          0|
    |reuse_select_reg_348  |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 183|   0|  183|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  insert_sort_Pipeline_VITIS_LOOP_7_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  insert_sort_Pipeline_VITIS_LOOP_7_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  insert_sort_Pipeline_VITIS_LOOP_7_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  insert_sort_Pipeline_VITIS_LOOP_7_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  insert_sort_Pipeline_VITIS_LOOP_7_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  insert_sort_Pipeline_VITIS_LOOP_7_2|  return value|
|zext_ln4_1      |   in|   14|     ap_none|                           zext_ln4_1|        scalar|
|A_address0      |  out|   14|   ap_memory|                                    A|         array|
|A_ce0           |  out|    1|   ap_memory|                                    A|         array|
|A_we0           |  out|    1|   ap_memory|                                    A|         array|
|A_d0            |  out|   32|   ap_memory|                                    A|         array|
|A_q0            |   in|   32|   ap_memory|                                    A|         array|
|A_load          |   in|   31|     ap_none|                               A_load|        scalar|
|icmp_ln7_4      |   in|    1|     ap_none|                           icmp_ln7_4|        scalar|
|item            |   in|   32|     ap_none|                                 item|        scalar|
|j_1_out         |  out|   14|      ap_vld|                              j_1_out|       pointer|
|j_1_out_ap_vld  |  out|    1|      ap_vld|                              j_1_out|       pointer|
+----------------+-----+-----+------------+-------------------------------------+--------------+

