Verilator Tree Dump (format 0x3900) from <e0> to <e55>
     NETLIST 0x555556b62000 <e1#> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x555556b6c140 <e55#> {c1ai}  mux_2to1_Datastream  L0 [1ps]
    1:2: PORT 0x555556b8a2a0 <e8#> {c1bd}  a
    1:2: PORT 0x555556b8a380 <e10#> {c1bg}  b
    1:2: PORT 0x555556b8a460 <e12#> {c1bj}  s
    1:2: PORT 0x555556b8a540 <e14#> {c1bm}  y
    1:2: VAR 0x555556bb4000 <e54#> {c2al} @dt=0@  a INPUT PORT
    1:2:1: BASICDTYPE 0x555556b720d0 <e18#> {c2al} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556bb4180 <e23#> {c2ao} @dt=0@  b INPUT PORT
    1:2:1: BASICDTYPE 0x555556b721a0 <e22#> {c2ao} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556bb4300 <e28#> {c2ar} @dt=0@  s INPUT PORT
    1:2:1: BASICDTYPE 0x555556b72270 <e27#> {c2ar} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556bb4480 <e33#> {c3am} @dt=0@  y OUTPUT PORT
    1:2:1: BASICDTYPE 0x555556b72340 <e32#> {c3am} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: ASSIGNW 0x555556bb6300 <e53#> {c4ao} @dt=0@
    1:2:1: OR 0x555556bb6240 <e51#> {c4az} @dt=0@
    1:2:1:1: AND 0x555556bb60c0 <e48#> {c4au} @dt=0@
    1:2:1:1:1: NOT 0x555556bb6000 <e40#> {c4ar} @dt=0@
    1:2:1:1:1:1: PARSEREF 0x555556b8a700 <e37#> {c4as}  s [TEXT]
    1:2:1:1:2: PARSEREF 0x555556b8a7e0 <e41#> {c4aw}  a [TEXT]
    1:2:1:2: AND 0x555556bb6180 <e49#> {c4be} @dt=0@
    1:2:1:2:1: PARSEREF 0x555556b8a8c0 <e45#> {c4bc}  s [TEXT]
    1:2:1:2:2: PARSEREF 0x555556b8a9a0 <e46#> {c4bg}  b [TEXT]
    1:2:2: PARSEREF 0x555556b8a620 <e52#> {c4am}  y [TEXT]
    3: TYPETABLE 0x555556b68000 <e2#> {a0aa}
    3: CONSTPOOL 0x555556b6a000 <e6#> {a0aa}
    3:1: MODULE 0x555556b6c000 <e4#> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556b620f0 <e5#> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556b6c000]
