# RISCV-with-branch-prediction-single-precision-FPU-and-cache

The research content of this project focuses on the overall data path of a 5-stage pipeline RV32I CPU, floating-point instructions such as addition, subtraction, multiplication, division, load and store, and cache.
![image](https://github.com/HocLee/RISCV-with-branch-prediction-single-precision-FPU-and-cache/assets/97019009/e61eb644-bb37-42d9-beeb-a62e921cf7cc)




