[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          2[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->ATE0
OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245553,   8240,   8220,   8213,   8226,   8201,   8205,   8201,   8205,   8201,   8205,   8201,   8205,   8201,   8205,   8201,   8205,   8201,   8205,   8201,   8205,   8201,   8205,   8201,   8205,   8201,   8205,   8201,   8205,   8201,   8205,   8201,   8205,   8201,   8205,   8201,   8205,   8201,   8205,   8201,   8205,   8201,   8205,   8201,   8205,   8201,   8205,   8201,   8205, 
Branch mispredictions:            30,     22,     16,     14,     18,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: 01aa9fd2188e1f9bdc6603d8d4e72cc8
Expected result: [1, aa, 9f, d2, 18, 8e, 1f, 9b, dc, 66, 3, d8, d4, e7, 2c, c8]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245550,   8238,   8213,   8219,   8200,   8213,   8194,   8209,   8194,   8209,   8194,   8209,   8194,   8209,   8194,   8209,   8194,   8209,   8194,   8209,   8194,   8209,   8194,   8209,   8194,   8209,   8194,   8209,   8194,   8209,   8194,   8209,   8194,   8209,   8194,   8209,   8194,   8209,   8194,   8209,   8194,   8209,   8194,   8209,   8194,   8209,   8194,   8209,   8194, 
Branch mispredictions:            29,     21,     13,     15,     10,     14,      8,     13,      8,     13,      8,     13,      8,     13,      8,     13,      8,     13,      8,     13,      8,     13,      8,     13,      8,     13,      8,     13,      8,     13,      8,     13,      8,     13,      8,     13,      8,     13,      8,     13,      8,     13,      8,     13,      8,     13,      8,     13,      8, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: 11684f0829cc38be397f7f4530ac65ca
Expected result: [11, 68, 4f, 8, 29, cc, 38, be, 39, 7f, 7f, 45, 30, ac, 65, ca]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->ATE0
OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245558,   8243,   8218,   8222,   8222,   8217,   8203,   8212,   8210,   8200,   8210,   8200,   8210,   8200,   8210,   8200,   8210,   8200,   8210,   8200,   8210,   8200,   8210,   8200,   8210,   8200,   8210,   8200,   8210,   8200,   8210,   8200,   8210,   8200,   8210,   8200,   8210,   8200,   8210,   8200,   8210,   8200,   8210,   8200,   8210,   8200,   8210,   8200,   8210, 
Branch mispredictions:            32,     23,     16,     17,     17,     15,     11,     14,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: 735ba3776c8367bfdff2e91b9020bd5a
Expected result: [73, 5b, a3, 77, 6c, 83, 67, bf, df, f2, e9, 1b, 90, 20, bd, 5a]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245548,   8234,   8225,   8206,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203, 
Branch mispredictions:            28,     21,     18,     12,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: 10d77a9c52546c609bb5f9cb37993702
Expected result: [10, d7, 7a, 9c, 52, 54, 6c, 60, 9b, b5, f9, cb, 37, 99, 37, 2]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->ATE0
OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245556,   8235,   8209,   8200,   8200,   8202,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203, 
Branch mispredictions:            31,     21,     13,     10,     10,     11,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: 59ef5c06e1bf29c9255f7e384d336445
Expected result: [59, ef, 5c, 6, e1, bf, 29, c9, 25, 5f, 7e, 38, 4d, 33, 64, 45]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245549,   8244,   8226,   8207,   8214,   8215,   8198,   8194,   8198,   8194,   8198,   8194,   8198,   8194,   8198,   8194,   8198,   8194,   8198,   8194,   8198,   8194,   8198,   8194,   8198,   8194,   8198,   8194,   8198,   8194,   8198,   8194,   8198,   8194,   8198,   8194,   8198,   8194,   8198,   8194,   8198,   8194,   8198,   8194,   8198,   8194,   8198,   8194,   8198, 
Branch mispredictions:            28,     23,     18,     12,     13,     14,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: 2533828d9b2ff2eb8487cdd02134ab4b
Expected result: [25, 33, 82, 8d, 9b, 2f, f2, eb, 84, 87, cd, d0, 21, 34, ab, 4b]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->ATE0
OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245547,   8230,   8212,   8212,   8205,   8202,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203,   8199,   8203, 
Branch mispredictions:            28,     18,     13,     14,     11,     11,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11,     10,     11, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: f360cc9b8428b20ae9e1806e3f980878
Expected result: [f3, 60, cc, 9b, 84, 28, b2, a, e9, e1, 80, 6e, 3f, 98, 8, 78]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245547,   8243,   8223,   8219,   8211,   8204,   8208,   8207,   8208,   8204,   8208,   8204,   8208,   8204,   8208,   8204,   8208,   8204,   8208,   8204,   8208,   8204,   8208,   8204,   8208,   8204,   8208,   8204,   8208,   8204,   8208,   8204,   8208,   8204,   8208,   8204,   8208,   8204,   8208,   8204,   8208,   8204,   8208,   8204,   8208,   8204,   8208,   8204,   8208, 
Branch mispredictions:            28,     23,     17,     16,     13,     11,     12,     12,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: f5063a69c461536c989a4ff5285a514e
Expected result: [f5, 6, 3a, 69, c4, 61, 53, 6c, 98, 9a, 4f, f5, 28, 5a, 51, 4e]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->ATE0
OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245555,   8236,   8224,   8228,   8208,   8215,   8208,   8215,   8208,   8215,   8208,   8215,   8208,   8215,   8208,   8215,   8208,   8215,   8208,   8215,   8208,   8215,   8208,   8215,   8208,   8215,   8208,   8215,   8208,   8215,   8208,   8215,   8208,   8215,   8208,   8215,   8208,   8215,   8208,   8215,   8208,   8215,   8208,   8215,   8208,   8215,   8208,   8215,   8208, 
Branch mispredictions:            31,     21,     18,     19,     13,     15,     13,     15,     13,     15,     13,     15,     13,     15,     13,     15,     13,     15,     13,     15,     13,     15,     13,     15,     13,     15,     13,     15,     13,     15,     13,     15,     13,     15,     13,     15,     13,     15,     13,     15,     13,     15,     13,     15,     13,     15,     13,     15,     13, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: 8bad884adbc5a19a978d51eb68911f10
Expected result: [8b, ad, 88, 4a, db, c5, a1, 9a, 97, 8d, 51, eb, 68, 91, 1f, 10]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245552,   8255,   8221,   8239,   8222,   8232,   8215,   8220,   8216,   8227,   8216,   8227,   8216,   8227,   8216,   8227,   8216,   8227,   8216,   8227,   8216,   8227,   8216,   8227,   8216,   8227,   8216,   8227,   8216,   8227,   8216,   8227,   8216,   8227,   8216,   8227,   8216,   8227,   8216,   8227,   8216,   8227,   8216,   8227,   8216,   8227,   8216,   8227,   8216, 
Branch mispredictions:            30,     27,     16,     22,     17,     20,     15,     16,     15,     18,     15,     18,     15,     18,     15,     18,     15,     18,     15,     18,     15,     18,     15,     18,     15,     18,     15,     18,     15,     18,     15,     18,     15,     18,     15,     18,     15,     18,     15,     18,     15,     18,     15,     18,     15,     18,     15,     18,     15, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: da51cba091eed81b3f3a2e1ff235b2c6
Expected result: [da, 51, cb, a0, 91, ee, d8, 1b, 3f, 3a, 2e, 1f, f2, 35, b2, c6]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->ATE0
OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245555,   8233,   8220,   8220,   8217,   8216,   8203,   8216,   8203,   8216,   8203,   8216,   8203,   8216,   8203,   8216,   8203,   8216,   8203,   8216,   8203,   8216,   8203,   8216,   8203,   8216,   8203,   8216,   8203,   8216,   8203,   8216,   8203,   8216,   8203,   8216,   8203,   8216,   8203,   8216,   8203,   8216,   8203,   8216,   8203,   8216,   8203,   8216,   8203, 
Branch mispredictions:            30,     20,     16,     16,     15,     15,     11,     15,     11,     15,     11,     15,     11,     15,     11,     15,     11,     15,     11,     15,     11,     15,     11,     15,     11,     15,     11,     15,     11,     15,     11,     15,     11,     15,     11,     15,     11,     15,     11,     15,     11,     15,     11,     15,     11,     15,     11,     15,     11, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: b8f1163089f5d9c306d42680e4440c47
Expected result: [b8, f1, 16, 30, 89, f5, d9, c3, 6, d4, 26, 80, e4, 44, c, 47]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->Receive Length Timed Out Busy
Send Flag Timed Out Busy. Giving Up.
Receive Length Timed Out Busy
Send Flag Timed Out Busy. Giving Up.
Receive Length Timed Out Busy
Send Flag Timed Out Busy. Giving Up.
Receive Length Timed Out Busy
Send Flag Timed Out Busy. Giving Up.
Receive Length Timed Out Busy
Send Flag Timed Out Busy. Giving Up.
Receive Length Timed Out Busy
Send Flag Timed Out Busy. Giving Up.
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->ATE0
OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245551,   8247,   8211,   8216,   8208,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205, 
Branch mispredictions:            29,     25,     14,     15,     13,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: 0fed5355f9670f33db001533889b89cd
Expected result: [f, ed, 53, 55, f9, 67, f, 33, db, 0, 15, 33, 88, 9b, 89, cd]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245552,   8243,   8208,   8207,   8201,   8202,   8203,   8202,   8203,   8202,   8203,   8202,   8203,   8202,   8203,   8202,   8203,   8202,   8203,   8202,   8203,   8202,   8203,   8202,   8203,   8202,   8203,   8202,   8203,   8202,   8203,   8202,   8203,   8202,   8203,   8202,   8203,   8202,   8203,   8202,   8203,   8202,   8203,   8202,   8203,   8202,   8203,   8202,   8203, 
Branch mispredictions:            30,     22,     11,     12,     10,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11,     11, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: 1ae918167030e506e4b5401debc18e30
Expected result: [1a, e9, 18, 16, 70, 30, e5, 6, e4, b5, 40, 1d, eb, c1, 8e, 30]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->ATE0
OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245540,   8237,   8222,   8226,   8214,   8208,   8206,   8202,   8206,   8202,   8206,   8202,   8206,   8202,   8206,   8202,   8206,   8202,   8206,   8202,   8206,   8202,   8206,   8202,   8206,   8202,   8206,   8202,   8206,   8202,   8206,   8202,   8206,   8202,   8206,   8202,   8206,   8202,   8206,   8202,   8206,   8202,   8206,   8202,   8206,   8202,   8206,   8202,   8206, 
Branch mispredictions:            25,     20,     17,     18,     14,     13,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12,     11,     12, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: 015cc5ab906fff9586b2ae1bd0ee2cd9
Expected result: [1, 5c, c5, ab, 90, 6f, ff, 95, 86, b2, ae, 1b, d0, ee, 2c, d9]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245549,   8253,   8230,   8221,   8213,   8224,   8210,   8216,   8211,   8210,   8211,   8210,   8211,   8210,   8211,   8210,   8211,   8210,   8211,   8210,   8211,   8210,   8211,   8210,   8211,   8210,   8211,   8210,   8211,   8210,   8211,   8210,   8211,   8210,   8211,   8210,   8211,   8210,   8211,   8210,   8211,   8210,   8211,   8210,   8211,   8210,   8211,   8210,   8211, 
Branch mispredictions:            29,     26,     19,     16,     14,     17,     13,     15,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13,     13, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: 93d8cf9c9c6ed27edbe4638b317d2f87
Expected result: [93, d8, cf, 9c, 9c, 6e, d2, 7e, db, e4, 63, 8b, 31, 7d, 2f, 87]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->ATE0
OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245559,   8234,   8230,   8228,   8226,   8228,   8229,   8225,   8229,   8225,   8229,   8225,   8229,   8225,   8229,   8225,   8229,   8225,   8229,   8225,   8229,   8225,   8229,   8225,   8229,   8225,   8229,   8225,   8229,   8225,   8229,   8225,   8229,   8225,   8229,   8225,   8229,   8225,   8229,   8225,   8229,   8225,   8229,   8225,   8229,   8225,   8229,   8225,   8229, 
Branch mispredictions:            32,     20,     19,     19,     18,     19,     19,     18,     19,     18,     19,     18,     19,     18,     19,     18,     19,     18,     19,     18,     19,     18,     19,     18,     19,     18,     19,     18,     19,     18,     19,     18,     19,     18,     19,     18,     19,     18,     19,     18,     19,     18,     19,     18,     19,     18,     19,     18,     19, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: 05007c7d9f585153b3f39229285040e7
Expected result: [5, 0, 7c, 7d, 9f, 58, 51, 53, b3, f3, 92, 29, 28, 50, 40, e7]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245553,   8225,   8209,   8208,   8211,   8200,   8208,   8200,   8208,   8200,   8208,   8200,   8208,   8200,   8208,   8200,   8208,   8200,   8208,   8200,   8208,   8200,   8208,   8200,   8208,   8200,   8208,   8200,   8208,   8200,   8208,   8200,   8208,   8200,   8208,   8200,   8208,   8200,   8208,   8200,   8208,   8200,   8208,   8200,   8208,   8200,   8208,   8200,   8208, 
Branch mispredictions:            30,     17,     13,     12,     13,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: dce07bd9c882db07c6cbacb800f2583d
Expected result: [dc, e0, 7b, d9, c8, 82, db, 7, c6, cb, ac, b8, 0, f2, 58, 3d]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->ATE0
OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245557,   8243,   8217,   8212,   8223,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212,   8205,   8212, 
Branch mispredictions:            31,     24,     15,     14,     17,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14,     12,     14, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: 192a67ac531a651a40f97b02701a8de0
Expected result: [19, 2a, 67, ac, 53, 1a, 65, 1a, 40, f9, 7b, 2, 70, 1a, 8d, e0]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245547,   8243,   8218,   8216,   8226,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221, 
Branch mispredictions:            28,     23,     16,     15,     18,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: fba38e24b5547917e1a6eb27ec56130c
Expected result: [fb, a3, 8e, 24, b5, 54, 79, 17, e1, a6, eb, 27, ec, 56, 13, c]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->ATE0
OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245550,   8232,   8231,   8216,   8213,   8203,   8216,   8211,   8224,   8213,   8224,   8213,   8224,   8213,   8224,   8213,   8224,   8213,   8224,   8213,   8224,   8213,   8224,   8213,   8224,   8213,   8224,   8213,   8224,   8213,   8224,   8213,   8224,   8213,   8224,   8213,   8224,   8213,   8224,   8213,   8224,   8213,   8224,   8213,   8224,   8213,   8224,   8213,   8224, 
Branch mispredictions:            29,     20,     19,     15,     14,     11,     15,     13,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: 98482019ce5142f5f7d2fc8227dc012d
Expected result: [98, 48, 20, 19, ce, 51, 42, f5, f7, d2, fc, 82, 27, dc, 1, 2d]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245552,   8253,   8217,   8226,   8203,   8214,   8200,   8217,   8200,   8217,   8200,   8217,   8200,   8217,   8200,   8217,   8200,   8217,   8200,   8217,   8200,   8217,   8200,   8217,   8200,   8217,   8200,   8217,   8200,   8217,   8200,   8217,   8200,   8217,   8200,   8217,   8200,   8217,   8200,   8217,   8200,   8217,   8200,   8217,   8200,   8217,   8200,   8217,   8200, 
Branch mispredictions:            30,     26,     15,     18,     11,     14,     10,     15,     10,     15,     10,     15,     10,     15,     10,     15,     10,     15,     10,     15,     10,     15,     10,     15,     10,     15,     10,     15,     10,     15,     10,     15,     10,     15,     10,     15,     10,     15,     10,     15,     10,     15,     10,     15,     10,     15,     10,     15,     10, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: ad29008a08dda7321086cd40a562f79f
Expected result: [ad, 29, 0, 8a, 8, dd, a7, 32, 10, 86, cd, 40, a5, 62, f7, 9f]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->ATE0
OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245553,   8243,   8215,   8216,   8226,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221,   8211,   8221, 
Branch mispredictions:            30,     23,     15,     15,     18,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17,     14,     17, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: 28dc8ff3b5803bd115dae699fffb3a02
Expected result: [28, dc, 8f, f3, b5, 80, 3b, d1, 15, da, e6, 99, ff, fb, 3a, 2]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245550,   8229,   8218,   8222,   8204,   8206,   8198,   8206,   8198,   8206,   8198,   8206,   8198,   8206,   8198,   8206,   8198,   8206,   8198,   8206,   8198,   8206,   8198,   8206,   8198,   8206,   8198,   8206,   8198,   8206,   8198,   8206,   8198,   8206,   8198,   8206,   8198,   8206,   8198,   8206,   8198,   8206,   8198,   8206,   8198,   8206,   8198,   8206,   8198, 
Branch mispredictions:            29,     19,     16,     17,     12,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10,     12,     10, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: d0a88e7034a4350a825d75e672ac2e81
Expected result: [d0, a8, 8e, 70, 34, a4, 35, a, 82, 5d, 75, e6, 72, ac, 2e, 81]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->ATE0
OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245548,   8237,   8216,   8218,   8226,   8204,   8206,   8216,   8202,   8207,   8201,   8215,   8202,   8207,   8201,   8215,   8202,   8207,   8201,   8215,   8202,   8207,   8201,   8215,   8202,   8207,   8201,   8215,   8202,   8207,   8201,   8215,   8202,   8207,   8201,   8215,   8202,   8207,   8201,   8215,   8202,   8207,   8201,   8215,   8202,   8207,   8201,   8215,   8202, 
Branch mispredictions:            28,     22,     15,     16,     18,     12,     12,     15,     11,     12,     11,     15,     11,     12,     11,     15,     11,     12,     11,     15,     11,     12,     11,     15,     11,     12,     11,     15,     11,     12,     11,     15,     11,     12,     11,     15,     11,     12,     11,     15,     11,     12,     11,     15,     11,     12,     11,     15,     11, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: c148497b3f39b6590e865008680507b7
Expected result: [c1, 48, 49, 7b, 3f, 39, b6, 59, e, 86, 50, 8, 68, 5, 7, b7]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245560,   8247,   8221,   8216,   8199,   8198,   8199,   8195,   8199,   8195,   8199,   8195,   8199,   8195,   8199,   8195,   8199,   8195,   8199,   8195,   8199,   8195,   8199,   8195,   8199,   8195,   8199,   8195,   8199,   8195,   8199,   8195,   8199,   8195,   8199,   8195,   8199,   8195,   8199,   8195,   8199,   8195,   8199,   8195,   8199,   8195,   8199,   8195,   8199, 
Branch mispredictions:            33,     25,     16,     15,      9,      9,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9,      8,      9, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: df2cb3c63edd7a9256aa471ab6929482
Expected result: [df, 2c, b3, c6, 3e, dd, 7a, 92, 56, aa, 47, 1a, b6, 92, 94, 82]
[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->ATE0
OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245555,   8234,   8239,   8228,   8229,   8225,   8223,   8225,   8223,   8225,   8223,   8225,   8223,   8225,   8223,   8225,   8223,   8225,   8223,   8225,   8223,   8225,   8223,   8225,   8223,   8225,   8223,   8225,   8223,   8225,   8223,   8225,   8223,   8225,   8223,   8225,   8223,   8225,   8223,   8225,   8223,   8225,   8223,   8225,   8223,   8225,   8223,   8225,   8223, 
Branch mispredictions:            31,     20,     22,     19,     19,     18,     17,     18,     17,     18,     17,     18,     17,     18,     17,     18,     17,     18,     17,     18,     17,     18,     17,     18,     17,     18,     17,     18,     17,     18,     17,     18,     17,     18,     17,     18,     17,     18,     17,     18,     17,     18,     17,     18,     17,     18,     17,     18,     17, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: 7bc22de9839b8997132b0442afb570cc
Expected result: [7b, c2, 2d, e9, 83, 9b, 89, 97, 13, 2b, 4, 42, af, b5, 70, cc]
