module IF_ID(clk,INSTRin,PCin,PCout,INSTRout);
input [31:0] INSTRin;
input [31:0] PCin;
input clk;
output reg [31:0] PCout,INSTRout;
always @(posedge clk) begin
PCout<=PCin;
INSTRout<=INSTRin;
end
endmodule