
ESD_FINAL_PROJECT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc4c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a84  0800bdf0  0800bdf0  0000cdf0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c874  0800c874  0000e1ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800c874  0800c874  0000d874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c87c  0800c87c  0000e1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c87c  0800c87c  0000d87c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c880  0800c880  0000d880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800c884  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000015f8  200001ec  0800ca70  0000e1ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200017e4  0800ca70  0000e7e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000148ee  00000000  00000000  0000e21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003838  00000000  00000000  00022b0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001200  00000000  00000000  00026348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000de3  00000000  00000000  00027548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007120  00000000  00000000  0002832b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c228  00000000  00000000  0002f44b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e57e  00000000  00000000  0004b673  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d9bf1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005900  00000000  00000000  000d9c34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000df534  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001ec 	.word	0x200001ec
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800bdd4 	.word	0x0800bdd4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f0 	.word	0x200001f0
 80001dc:	0800bdd4 	.word	0x0800bdd4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <HAL_UART_RxCpltCallback>:
    is_received = 0; // Reset is_received after read is complete
    return value;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
	is_received=1;
 8000eb0:	4b04      	ldr	r3, [pc, #16]	@ (8000ec4 <HAL_UART_RxCpltCallback+0x1c>)
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	601a      	str	r2, [r3, #0]
}
 8000eb6:	bf00      	nop
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	20000208 	.word	0x20000208

08000ec8 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8000ecc:	2200      	movs	r2, #0
 8000ece:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ed2:	4804      	ldr	r0, [pc, #16]	@ (8000ee4 <SELECT+0x1c>)
 8000ed4:	f002 fe3a 	bl	8003b4c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8000ed8:	2001      	movs	r0, #1
 8000eda:	f002 f801 	bl	8002ee0 <HAL_Delay>
}
 8000ede:	bf00      	nop
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	40020c00 	.word	0x40020c00

08000ee8 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000eec:	2201      	movs	r2, #1
 8000eee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ef2:	4804      	ldr	r0, [pc, #16]	@ (8000f04 <DESELECT+0x1c>)
 8000ef4:	f002 fe2a 	bl	8003b4c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8000ef8:	2001      	movs	r0, #1
 8000efa:	f001 fff1 	bl	8002ee0 <HAL_Delay>
}
 8000efe:	bf00      	nop
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	40020c00 	.word	0x40020c00

08000f08 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	4603      	mov	r3, r0
 8000f10:	71fb      	strb	r3, [r7, #7]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000f12:	bf00      	nop
 8000f14:	4b08      	ldr	r3, [pc, #32]	@ (8000f38 <SPI_TxByte+0x30>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	689b      	ldr	r3, [r3, #8]
 8000f1a:	f003 0302 	and.w	r3, r3, #2
 8000f1e:	2b02      	cmp	r3, #2
 8000f20:	d1f8      	bne.n	8000f14 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8000f22:	1df9      	adds	r1, r7, #7
 8000f24:	2364      	movs	r3, #100	@ 0x64
 8000f26:	2201      	movs	r2, #1
 8000f28:	4803      	ldr	r0, [pc, #12]	@ (8000f38 <SPI_TxByte+0x30>)
 8000f2a:	f003 fca6 	bl	800487a <HAL_SPI_Transmit>
}
 8000f2e:	bf00      	nop
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	200012a8 	.word	0x200012a8

08000f3c <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	460b      	mov	r3, r1
 8000f46:	807b      	strh	r3, [r7, #2]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000f48:	bf00      	nop
 8000f4a:	4b08      	ldr	r3, [pc, #32]	@ (8000f6c <SPI_TxBuffer+0x30>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	689b      	ldr	r3, [r3, #8]
 8000f50:	f003 0302 	and.w	r3, r3, #2
 8000f54:	2b02      	cmp	r3, #2
 8000f56:	d1f8      	bne.n	8000f4a <SPI_TxBuffer+0xe>
  HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8000f58:	887a      	ldrh	r2, [r7, #2]
 8000f5a:	2364      	movs	r3, #100	@ 0x64
 8000f5c:	6879      	ldr	r1, [r7, #4]
 8000f5e:	4803      	ldr	r0, [pc, #12]	@ (8000f6c <SPI_TxBuffer+0x30>)
 8000f60:	f003 fc8b 	bl	800487a <HAL_SPI_Transmit>
}
 8000f64:	bf00      	nop
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	200012a8 	.word	0x200012a8

08000f70 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 8000f76:	23ff      	movs	r3, #255	@ 0xff
 8000f78:	71fb      	strb	r3, [r7, #7]

  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000f7a:	bf00      	nop
 8000f7c:	4b09      	ldr	r3, [pc, #36]	@ (8000fa4 <SPI_RxByte+0x34>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	689b      	ldr	r3, [r3, #8]
 8000f82:	f003 0302 	and.w	r3, r3, #2
 8000f86:	2b02      	cmp	r3, #2
 8000f88:	d1f8      	bne.n	8000f7c <SPI_RxByte+0xc>
  HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8000f8a:	1dba      	adds	r2, r7, #6
 8000f8c:	1df9      	adds	r1, r7, #7
 8000f8e:	2364      	movs	r3, #100	@ 0x64
 8000f90:	9300      	str	r3, [sp, #0]
 8000f92:	2301      	movs	r3, #1
 8000f94:	4803      	ldr	r0, [pc, #12]	@ (8000fa4 <SPI_RxByte+0x34>)
 8000f96:	f003 fdb4 	bl	8004b02 <HAL_SPI_TransmitReceive>

  return data;
 8000f9a:	79bb      	ldrb	r3, [r7, #6]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3708      	adds	r7, #8
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	200012a8 	.word	0x200012a8

08000fa8 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8000fb0:	f7ff ffde 	bl	8000f70 <SPI_RxByte>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	701a      	strb	r2, [r3, #0]
}
 8000fbc:	bf00      	nop
 8000fbe:	3708      	adds	r7, #8
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
  uint8_t res;

  /* timeout 500ms */
  Timer2 = 500;
 8000fca:	4b0a      	ldr	r3, [pc, #40]	@ (8000ff4 <SD_ReadyWait+0x30>)
 8000fcc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000fd0:	801a      	strh	r2, [r3, #0]

  /* if SD goes ready, receives 0xFF */
  do {
    res = SPI_RxByte();
 8000fd2:	f7ff ffcd 	bl	8000f70 <SPI_RxByte>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8000fda:	79fb      	ldrb	r3, [r7, #7]
 8000fdc:	2bff      	cmp	r3, #255	@ 0xff
 8000fde:	d003      	beq.n	8000fe8 <SD_ReadyWait+0x24>
 8000fe0:	4b04      	ldr	r3, [pc, #16]	@ (8000ff4 <SD_ReadyWait+0x30>)
 8000fe2:	881b      	ldrh	r3, [r3, #0]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d1f4      	bne.n	8000fd2 <SD_ReadyWait+0xe>

  return res;
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	2000020e 	.word	0x2000020e

08000ff8 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
  uint8_t args[6];
  uint32_t cnt = 0x1FFF;
 8000ffe:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8001002:	60fb      	str	r3, [r7, #12]

  /* transmit bytes to wake up */
  DESELECT();
 8001004:	f7ff ff70 	bl	8000ee8 <DESELECT>
  for(int i = 0; i < 10; i++)
 8001008:	2300      	movs	r3, #0
 800100a:	60bb      	str	r3, [r7, #8]
 800100c:	e005      	b.n	800101a <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 800100e:	20ff      	movs	r0, #255	@ 0xff
 8001010:	f7ff ff7a 	bl	8000f08 <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	3301      	adds	r3, #1
 8001018:	60bb      	str	r3, [r7, #8]
 800101a:	68bb      	ldr	r3, [r7, #8]
 800101c:	2b09      	cmp	r3, #9
 800101e:	ddf6      	ble.n	800100e <SD_PowerOn+0x16>
  }

  /* slave select */
  SELECT();
 8001020:	f7ff ff52 	bl	8000ec8 <SELECT>

  /* make idle state */
  args[0] = CMD0;   /* CMD0:GO_IDLE_STATE */
 8001024:	2340      	movs	r3, #64	@ 0x40
 8001026:	703b      	strb	r3, [r7, #0]
  args[1] = 0;
 8001028:	2300      	movs	r3, #0
 800102a:	707b      	strb	r3, [r7, #1]
  args[2] = 0;
 800102c:	2300      	movs	r3, #0
 800102e:	70bb      	strb	r3, [r7, #2]
  args[3] = 0;
 8001030:	2300      	movs	r3, #0
 8001032:	70fb      	strb	r3, [r7, #3]
  args[4] = 0;
 8001034:	2300      	movs	r3, #0
 8001036:	713b      	strb	r3, [r7, #4]
  args[5] = 0x95;   /* CRC */
 8001038:	2395      	movs	r3, #149	@ 0x95
 800103a:	717b      	strb	r3, [r7, #5]

  SPI_TxBuffer(args, sizeof(args));
 800103c:	463b      	mov	r3, r7
 800103e:	2106      	movs	r1, #6
 8001040:	4618      	mov	r0, r3
 8001042:	f7ff ff7b 	bl	8000f3c <SPI_TxBuffer>

  /* wait response */
  while ((SPI_RxByte() != 0x01) && cnt)
 8001046:	e002      	b.n	800104e <SD_PowerOn+0x56>
  {
    cnt--;
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	3b01      	subs	r3, #1
 800104c:	60fb      	str	r3, [r7, #12]
  while ((SPI_RxByte() != 0x01) && cnt)
 800104e:	f7ff ff8f 	bl	8000f70 <SPI_RxByte>
 8001052:	4603      	mov	r3, r0
 8001054:	2b01      	cmp	r3, #1
 8001056:	d002      	beq.n	800105e <SD_PowerOn+0x66>
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d1f4      	bne.n	8001048 <SD_PowerOn+0x50>
  }

  DESELECT();
 800105e:	f7ff ff43 	bl	8000ee8 <DESELECT>
  SPI_TxByte(0XFF);
 8001062:	20ff      	movs	r0, #255	@ 0xff
 8001064:	f7ff ff50 	bl	8000f08 <SPI_TxByte>

  PowerFlag = 1;
 8001068:	4b03      	ldr	r3, [pc, #12]	@ (8001078 <SD_PowerOn+0x80>)
 800106a:	2201      	movs	r2, #1
 800106c:	701a      	strb	r2, [r3, #0]
}
 800106e:	bf00      	nop
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000211 	.word	0x20000211

0800107c <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8001080:	4b03      	ldr	r3, [pc, #12]	@ (8001090 <SD_PowerOff+0x14>)
 8001082:	2200      	movs	r2, #0
 8001084:	701a      	strb	r2, [r3, #0]
}
 8001086:	bf00      	nop
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr
 8001090:	20000211 	.word	0x20000211

08001094 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  return PowerFlag;
 8001098:	4b03      	ldr	r3, [pc, #12]	@ (80010a8 <SD_CheckPower+0x14>)
 800109a:	781b      	ldrb	r3, [r3, #0]
}
 800109c:	4618      	mov	r0, r3
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	20000211 	.word	0x20000211

080010ac <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]
  uint8_t token;

  /* timeout 200ms */
  Timer1 = 200;
 80010b6:	4b13      	ldr	r3, [pc, #76]	@ (8001104 <SD_RxDataBlock+0x58>)
 80010b8:	22c8      	movs	r2, #200	@ 0xc8
 80010ba:	801a      	strh	r2, [r3, #0]

  /* loop until receive a response or timeout */
  do {
    token = SPI_RxByte();
 80010bc:	f7ff ff58 	bl	8000f70 <SPI_RxByte>
 80010c0:	4603      	mov	r3, r0
 80010c2:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 80010c4:	7bfb      	ldrb	r3, [r7, #15]
 80010c6:	2bff      	cmp	r3, #255	@ 0xff
 80010c8:	d103      	bne.n	80010d2 <SD_RxDataBlock+0x26>
 80010ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001104 <SD_RxDataBlock+0x58>)
 80010cc:	881b      	ldrh	r3, [r3, #0]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d1f4      	bne.n	80010bc <SD_RxDataBlock+0x10>

  /* invalid response */
  if(token != 0xFE) return FALSE;
 80010d2:	7bfb      	ldrb	r3, [r7, #15]
 80010d4:	2bfe      	cmp	r3, #254	@ 0xfe
 80010d6:	d001      	beq.n	80010dc <SD_RxDataBlock+0x30>
 80010d8:	2300      	movs	r3, #0
 80010da:	e00f      	b.n	80010fc <SD_RxDataBlock+0x50>

  /* receive data */
  do {
    SPI_RxBytePtr(buff++);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	1c5a      	adds	r2, r3, #1
 80010e0:	607a      	str	r2, [r7, #4]
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff ff60 	bl	8000fa8 <SPI_RxBytePtr>
  } while(len--);
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	1e5a      	subs	r2, r3, #1
 80010ec:	603a      	str	r2, [r7, #0]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d1f4      	bne.n	80010dc <SD_RxDataBlock+0x30>

  /* discard CRC */
  SPI_RxByte();
 80010f2:	f7ff ff3d 	bl	8000f70 <SPI_RxByte>
  SPI_RxByte();
 80010f6:	f7ff ff3b 	bl	8000f70 <SPI_RxByte>

  return TRUE;
 80010fa:	2301      	movs	r3, #1
}
 80010fc:	4618      	mov	r0, r3
 80010fe:	3710      	adds	r7, #16
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	2000020c 	.word	0x2000020c

08001108 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
 8001110:	460b      	mov	r3, r1
 8001112:	70fb      	strb	r3, [r7, #3]
  uint8_t resp;
  uint8_t i = 0;
 8001114:	2300      	movs	r3, #0
 8001116:	73bb      	strb	r3, [r7, #14]

  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return FALSE;
 8001118:	f7ff ff54 	bl	8000fc4 <SD_ReadyWait>
 800111c:	4603      	mov	r3, r0
 800111e:	2bff      	cmp	r3, #255	@ 0xff
 8001120:	d001      	beq.n	8001126 <SD_TxDataBlock+0x1e>
 8001122:	2300      	movs	r3, #0
 8001124:	e02f      	b.n	8001186 <SD_TxDataBlock+0x7e>

  /* transmit token */
  SPI_TxByte(token);
 8001126:	78fb      	ldrb	r3, [r7, #3]
 8001128:	4618      	mov	r0, r3
 800112a:	f7ff feed 	bl	8000f08 <SPI_TxByte>

  /* if it's not STOP token, transmit data */
  if (token != 0xFD)
 800112e:	78fb      	ldrb	r3, [r7, #3]
 8001130:	2bfd      	cmp	r3, #253	@ 0xfd
 8001132:	d020      	beq.n	8001176 <SD_TxDataBlock+0x6e>
  {
    SPI_TxBuffer((uint8_t*)buff, 512);
 8001134:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f7ff feff 	bl	8000f3c <SPI_TxBuffer>

    /* discard CRC */
    SPI_RxByte();
 800113e:	f7ff ff17 	bl	8000f70 <SPI_RxByte>
    SPI_RxByte();
 8001142:	f7ff ff15 	bl	8000f70 <SPI_RxByte>

    /* receive response */
    while (i <= 64)
 8001146:	e00b      	b.n	8001160 <SD_TxDataBlock+0x58>
    {
      resp = SPI_RxByte();
 8001148:	f7ff ff12 	bl	8000f70 <SPI_RxByte>
 800114c:	4603      	mov	r3, r0
 800114e:	73fb      	strb	r3, [r7, #15]

      /* transmit 0x05 accepted */
      if ((resp & 0x1F) == 0x05) break;
 8001150:	7bfb      	ldrb	r3, [r7, #15]
 8001152:	f003 031f 	and.w	r3, r3, #31
 8001156:	2b05      	cmp	r3, #5
 8001158:	d006      	beq.n	8001168 <SD_TxDataBlock+0x60>
      i++;
 800115a:	7bbb      	ldrb	r3, [r7, #14]
 800115c:	3301      	adds	r3, #1
 800115e:	73bb      	strb	r3, [r7, #14]
    while (i <= 64)
 8001160:	7bbb      	ldrb	r3, [r7, #14]
 8001162:	2b40      	cmp	r3, #64	@ 0x40
 8001164:	d9f0      	bls.n	8001148 <SD_TxDataBlock+0x40>
 8001166:	e000      	b.n	800116a <SD_TxDataBlock+0x62>
      if ((resp & 0x1F) == 0x05) break;
 8001168:	bf00      	nop
    }

    /* recv buffer clear */
    while (SPI_RxByte() == 0);
 800116a:	bf00      	nop
 800116c:	f7ff ff00 	bl	8000f70 <SPI_RxByte>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d0fa      	beq.n	800116c <SD_TxDataBlock+0x64>
  }

  /* transmit 0x05 accepted */
  if ((resp & 0x1F) == 0x05) return TRUE;
 8001176:	7bfb      	ldrb	r3, [r7, #15]
 8001178:	f003 031f 	and.w	r3, r3, #31
 800117c:	2b05      	cmp	r3, #5
 800117e:	d101      	bne.n	8001184 <SD_TxDataBlock+0x7c>
 8001180:	2301      	movs	r3, #1
 8001182:	e000      	b.n	8001186 <SD_TxDataBlock+0x7e>

  return FALSE;
 8001184:	2300      	movs	r3, #0
}
 8001186:	4618      	mov	r0, r3
 8001188:	3710      	adds	r7, #16
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}

0800118e <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 800118e:	b580      	push	{r7, lr}
 8001190:	b084      	sub	sp, #16
 8001192:	af00      	add	r7, sp, #0
 8001194:	4603      	mov	r3, r0
 8001196:	6039      	str	r1, [r7, #0]
 8001198:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;

  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return 0xFF;
 800119a:	f7ff ff13 	bl	8000fc4 <SD_ReadyWait>
 800119e:	4603      	mov	r3, r0
 80011a0:	2bff      	cmp	r3, #255	@ 0xff
 80011a2:	d001      	beq.n	80011a8 <SD_SendCmd+0x1a>
 80011a4:	23ff      	movs	r3, #255	@ 0xff
 80011a6:	e042      	b.n	800122e <SD_SendCmd+0xa0>

  /* transmit command */
  SPI_TxByte(cmd);          /* Command */
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff feac 	bl	8000f08 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 24));   /* Argument[31..24] */
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	0e1b      	lsrs	r3, r3, #24
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff fea6 	bl	8000f08 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 16));   /* Argument[23..16] */
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	0c1b      	lsrs	r3, r3, #16
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff fea0 	bl	8000f08 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 8));  /* Argument[15..8] */
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	0a1b      	lsrs	r3, r3, #8
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff fe9a 	bl	8000f08 <SPI_TxByte>
  SPI_TxByte((uint8_t)arg);       /* Argument[7..0] */
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	b2db      	uxtb	r3, r3
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff fe95 	bl	8000f08 <SPI_TxByte>

  /* prepare CRC */
  if(cmd == CMD0) crc = 0x95; /* CRC for CMD0(0) */
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	2b40      	cmp	r3, #64	@ 0x40
 80011e2:	d102      	bne.n	80011ea <SD_SendCmd+0x5c>
 80011e4:	2395      	movs	r3, #149	@ 0x95
 80011e6:	73fb      	strb	r3, [r7, #15]
 80011e8:	e007      	b.n	80011fa <SD_SendCmd+0x6c>
  else if(cmd == CMD8) crc = 0x87;  /* CRC for CMD8(0x1AA) */
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	2b48      	cmp	r3, #72	@ 0x48
 80011ee:	d102      	bne.n	80011f6 <SD_SendCmd+0x68>
 80011f0:	2387      	movs	r3, #135	@ 0x87
 80011f2:	73fb      	strb	r3, [r7, #15]
 80011f4:	e001      	b.n	80011fa <SD_SendCmd+0x6c>
  else crc = 1;
 80011f6:	2301      	movs	r3, #1
 80011f8:	73fb      	strb	r3, [r7, #15]

  /* transmit CRC */
  SPI_TxByte(crc);
 80011fa:	7bfb      	ldrb	r3, [r7, #15]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff fe83 	bl	8000f08 <SPI_TxByte>

  /* Skip a stuff byte when STOP_TRANSMISSION */
  if (cmd == CMD12) SPI_RxByte();
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	2b4c      	cmp	r3, #76	@ 0x4c
 8001206:	d101      	bne.n	800120c <SD_SendCmd+0x7e>
 8001208:	f7ff feb2 	bl	8000f70 <SPI_RxByte>

  /* receive response */
  uint8_t n = 10;
 800120c:	230a      	movs	r3, #10
 800120e:	73bb      	strb	r3, [r7, #14]
  do {
    res = SPI_RxByte();
 8001210:	f7ff feae 	bl	8000f70 <SPI_RxByte>
 8001214:	4603      	mov	r3, r0
 8001216:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 8001218:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800121c:	2b00      	cmp	r3, #0
 800121e:	da05      	bge.n	800122c <SD_SendCmd+0x9e>
 8001220:	7bbb      	ldrb	r3, [r7, #14]
 8001222:	3b01      	subs	r3, #1
 8001224:	73bb      	strb	r3, [r7, #14]
 8001226:	7bbb      	ldrb	r3, [r7, #14]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d1f1      	bne.n	8001210 <SD_SendCmd+0x82>

  return res;
 800122c:	7b7b      	ldrb	r3, [r7, #13]
}
 800122e:	4618      	mov	r0, r3
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
	...

08001238 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 8001238:	b590      	push	{r4, r7, lr}
 800123a:	b085      	sub	sp, #20
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];

  /* single drive, drv should be 0 */
  if(drv) return STA_NOINIT;
 8001242:	79fb      	ldrb	r3, [r7, #7]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <SD_disk_initialize+0x14>
 8001248:	2301      	movs	r3, #1
 800124a:	e0d1      	b.n	80013f0 <SD_disk_initialize+0x1b8>

  /* no disk */
  if(Stat & STA_NODISK) return Stat;
 800124c:	4b6a      	ldr	r3, [pc, #424]	@ (80013f8 <SD_disk_initialize+0x1c0>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	b2db      	uxtb	r3, r3
 8001252:	f003 0302 	and.w	r3, r3, #2
 8001256:	2b00      	cmp	r3, #0
 8001258:	d003      	beq.n	8001262 <SD_disk_initialize+0x2a>
 800125a:	4b67      	ldr	r3, [pc, #412]	@ (80013f8 <SD_disk_initialize+0x1c0>)
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	b2db      	uxtb	r3, r3
 8001260:	e0c6      	b.n	80013f0 <SD_disk_initialize+0x1b8>

  /* power on */
  SD_PowerOn();
 8001262:	f7ff fec9 	bl	8000ff8 <SD_PowerOn>

  /* slave select */
  SELECT();
 8001266:	f7ff fe2f 	bl	8000ec8 <SELECT>

  /* check disk type */
  type = 0;
 800126a:	2300      	movs	r3, #0
 800126c:	73bb      	strb	r3, [r7, #14]

  /* send GO_IDLE_STATE command */
  if (SD_SendCmd(CMD0, 0) == 1)
 800126e:	2100      	movs	r1, #0
 8001270:	2040      	movs	r0, #64	@ 0x40
 8001272:	f7ff ff8c 	bl	800118e <SD_SendCmd>
 8001276:	4603      	mov	r3, r0
 8001278:	2b01      	cmp	r3, #1
 800127a:	f040 80a1 	bne.w	80013c0 <SD_disk_initialize+0x188>
  {
    /* timeout 1 sec */
    Timer1 = 1000;
 800127e:	4b5f      	ldr	r3, [pc, #380]	@ (80013fc <SD_disk_initialize+0x1c4>)
 8001280:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001284:	801a      	strh	r2, [r3, #0]

    /* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8001286:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800128a:	2048      	movs	r0, #72	@ 0x48
 800128c:	f7ff ff7f 	bl	800118e <SD_SendCmd>
 8001290:	4603      	mov	r3, r0
 8001292:	2b01      	cmp	r3, #1
 8001294:	d155      	bne.n	8001342 <SD_disk_initialize+0x10a>
    {
      /* operation condition register */
      for (n = 0; n < 4; n++)
 8001296:	2300      	movs	r3, #0
 8001298:	73fb      	strb	r3, [r7, #15]
 800129a:	e00c      	b.n	80012b6 <SD_disk_initialize+0x7e>
      {
        ocr[n] = SPI_RxByte();
 800129c:	7bfc      	ldrb	r4, [r7, #15]
 800129e:	f7ff fe67 	bl	8000f70 <SPI_RxByte>
 80012a2:	4603      	mov	r3, r0
 80012a4:	461a      	mov	r2, r3
 80012a6:	f104 0310 	add.w	r3, r4, #16
 80012aa:	443b      	add	r3, r7
 80012ac:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 80012b0:	7bfb      	ldrb	r3, [r7, #15]
 80012b2:	3301      	adds	r3, #1
 80012b4:	73fb      	strb	r3, [r7, #15]
 80012b6:	7bfb      	ldrb	r3, [r7, #15]
 80012b8:	2b03      	cmp	r3, #3
 80012ba:	d9ef      	bls.n	800129c <SD_disk_initialize+0x64>
      }

      /* voltage range 2.7-3.6V */
      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 80012bc:	7abb      	ldrb	r3, [r7, #10]
 80012be:	2b01      	cmp	r3, #1
 80012c0:	d17e      	bne.n	80013c0 <SD_disk_initialize+0x188>
 80012c2:	7afb      	ldrb	r3, [r7, #11]
 80012c4:	2baa      	cmp	r3, #170	@ 0xaa
 80012c6:	d17b      	bne.n	80013c0 <SD_disk_initialize+0x188>
      {
        /* ACMD41 with HCS bit */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80012c8:	2100      	movs	r1, #0
 80012ca:	2077      	movs	r0, #119	@ 0x77
 80012cc:	f7ff ff5f 	bl	800118e <SD_SendCmd>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d807      	bhi.n	80012e6 <SD_disk_initialize+0xae>
 80012d6:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80012da:	2069      	movs	r0, #105	@ 0x69
 80012dc:	f7ff ff57 	bl	800118e <SD_SendCmd>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d004      	beq.n	80012f0 <SD_disk_initialize+0xb8>
        } while (Timer1);
 80012e6:	4b45      	ldr	r3, [pc, #276]	@ (80013fc <SD_disk_initialize+0x1c4>)
 80012e8:	881b      	ldrh	r3, [r3, #0]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d1ec      	bne.n	80012c8 <SD_disk_initialize+0x90>
 80012ee:	e000      	b.n	80012f2 <SD_disk_initialize+0xba>
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80012f0:	bf00      	nop

        /* READ_OCR */
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80012f2:	4b42      	ldr	r3, [pc, #264]	@ (80013fc <SD_disk_initialize+0x1c4>)
 80012f4:	881b      	ldrh	r3, [r3, #0]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d062      	beq.n	80013c0 <SD_disk_initialize+0x188>
 80012fa:	2100      	movs	r1, #0
 80012fc:	207a      	movs	r0, #122	@ 0x7a
 80012fe:	f7ff ff46 	bl	800118e <SD_SendCmd>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d15b      	bne.n	80013c0 <SD_disk_initialize+0x188>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 8001308:	2300      	movs	r3, #0
 800130a:	73fb      	strb	r3, [r7, #15]
 800130c:	e00c      	b.n	8001328 <SD_disk_initialize+0xf0>
          {
            ocr[n] = SPI_RxByte();
 800130e:	7bfc      	ldrb	r4, [r7, #15]
 8001310:	f7ff fe2e 	bl	8000f70 <SPI_RxByte>
 8001314:	4603      	mov	r3, r0
 8001316:	461a      	mov	r2, r3
 8001318:	f104 0310 	add.w	r3, r4, #16
 800131c:	443b      	add	r3, r7
 800131e:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 8001322:	7bfb      	ldrb	r3, [r7, #15]
 8001324:	3301      	adds	r3, #1
 8001326:	73fb      	strb	r3, [r7, #15]
 8001328:	7bfb      	ldrb	r3, [r7, #15]
 800132a:	2b03      	cmp	r3, #3
 800132c:	d9ef      	bls.n	800130e <SD_disk_initialize+0xd6>
          }

          /* SDv2 (HC or SC) */
          type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 800132e:	7a3b      	ldrb	r3, [r7, #8]
 8001330:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <SD_disk_initialize+0x104>
 8001338:	230c      	movs	r3, #12
 800133a:	e000      	b.n	800133e <SD_disk_initialize+0x106>
 800133c:	2304      	movs	r3, #4
 800133e:	73bb      	strb	r3, [r7, #14]
 8001340:	e03e      	b.n	80013c0 <SD_disk_initialize+0x188>
      }
    }
    else
    {
      /* SDC V1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8001342:	2100      	movs	r1, #0
 8001344:	2077      	movs	r0, #119	@ 0x77
 8001346:	f7ff ff22 	bl	800118e <SD_SendCmd>
 800134a:	4603      	mov	r3, r0
 800134c:	2b01      	cmp	r3, #1
 800134e:	d808      	bhi.n	8001362 <SD_disk_initialize+0x12a>
 8001350:	2100      	movs	r1, #0
 8001352:	2069      	movs	r0, #105	@ 0x69
 8001354:	f7ff ff1b 	bl	800118e <SD_SendCmd>
 8001358:	4603      	mov	r3, r0
 800135a:	2b01      	cmp	r3, #1
 800135c:	d801      	bhi.n	8001362 <SD_disk_initialize+0x12a>
 800135e:	2302      	movs	r3, #2
 8001360:	e000      	b.n	8001364 <SD_disk_initialize+0x12c>
 8001362:	2301      	movs	r3, #1
 8001364:	73bb      	strb	r3, [r7, #14]

      do
      {
        if (type == CT_SD1)
 8001366:	7bbb      	ldrb	r3, [r7, #14]
 8001368:	2b02      	cmp	r3, #2
 800136a:	d10e      	bne.n	800138a <SD_disk_initialize+0x152>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 800136c:	2100      	movs	r1, #0
 800136e:	2077      	movs	r0, #119	@ 0x77
 8001370:	f7ff ff0d 	bl	800118e <SD_SendCmd>
 8001374:	4603      	mov	r3, r0
 8001376:	2b01      	cmp	r3, #1
 8001378:	d80e      	bhi.n	8001398 <SD_disk_initialize+0x160>
 800137a:	2100      	movs	r1, #0
 800137c:	2069      	movs	r0, #105	@ 0x69
 800137e:	f7ff ff06 	bl	800118e <SD_SendCmd>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d107      	bne.n	8001398 <SD_disk_initialize+0x160>
 8001388:	e00c      	b.n	80013a4 <SD_disk_initialize+0x16c>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800138a:	2100      	movs	r1, #0
 800138c:	2041      	movs	r0, #65	@ 0x41
 800138e:	f7ff fefe 	bl	800118e <SD_SendCmd>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d004      	beq.n	80013a2 <SD_disk_initialize+0x16a>
        }

      } while (Timer1);
 8001398:	4b18      	ldr	r3, [pc, #96]	@ (80013fc <SD_disk_initialize+0x1c4>)
 800139a:	881b      	ldrh	r3, [r3, #0]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d1e2      	bne.n	8001366 <SD_disk_initialize+0x12e>
 80013a0:	e000      	b.n	80013a4 <SD_disk_initialize+0x16c>
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 80013a2:	bf00      	nop

      /* SET_BLOCKLEN */
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 80013a4:	4b15      	ldr	r3, [pc, #84]	@ (80013fc <SD_disk_initialize+0x1c4>)
 80013a6:	881b      	ldrh	r3, [r3, #0]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d007      	beq.n	80013bc <SD_disk_initialize+0x184>
 80013ac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013b0:	2050      	movs	r0, #80	@ 0x50
 80013b2:	f7ff feec 	bl	800118e <SD_SendCmd>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <SD_disk_initialize+0x188>
 80013bc:	2300      	movs	r3, #0
 80013be:	73bb      	strb	r3, [r7, #14]
    }
  }

  CardType = type;
 80013c0:	4a0f      	ldr	r2, [pc, #60]	@ (8001400 <SD_disk_initialize+0x1c8>)
 80013c2:	7bbb      	ldrb	r3, [r7, #14]
 80013c4:	7013      	strb	r3, [r2, #0]

  /* Idle */
  DESELECT();
 80013c6:	f7ff fd8f 	bl	8000ee8 <DESELECT>
  SPI_RxByte();
 80013ca:	f7ff fdd1 	bl	8000f70 <SPI_RxByte>

  /* Clear STA_NOINIT */
  if (type)
 80013ce:	7bbb      	ldrb	r3, [r7, #14]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d008      	beq.n	80013e6 <SD_disk_initialize+0x1ae>
  {
    Stat &= ~STA_NOINIT;
 80013d4:	4b08      	ldr	r3, [pc, #32]	@ (80013f8 <SD_disk_initialize+0x1c0>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	f023 0301 	bic.w	r3, r3, #1
 80013de:	b2da      	uxtb	r2, r3
 80013e0:	4b05      	ldr	r3, [pc, #20]	@ (80013f8 <SD_disk_initialize+0x1c0>)
 80013e2:	701a      	strb	r2, [r3, #0]
 80013e4:	e001      	b.n	80013ea <SD_disk_initialize+0x1b2>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 80013e6:	f7ff fe49 	bl	800107c <SD_PowerOff>
  }

  return Stat;
 80013ea:	4b03      	ldr	r3, [pc, #12]	@ (80013f8 <SD_disk_initialize+0x1c0>)
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	b2db      	uxtb	r3, r3
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3714      	adds	r7, #20
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd90      	pop	{r4, r7, pc}
 80013f8:	20000000 	.word	0x20000000
 80013fc:	2000020c 	.word	0x2000020c
 8001400:	20000210 	.word	0x20000210

08001404 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	4603      	mov	r3, r0
 800140c:	71fb      	strb	r3, [r7, #7]
  if (drv) return STA_NOINIT;
 800140e:	79fb      	ldrb	r3, [r7, #7]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <SD_disk_status+0x14>
 8001414:	2301      	movs	r3, #1
 8001416:	e002      	b.n	800141e <SD_disk_status+0x1a>
  return Stat;
 8001418:	4b04      	ldr	r3, [pc, #16]	@ (800142c <SD_disk_status+0x28>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	b2db      	uxtb	r3, r3
}
 800141e:	4618      	mov	r0, r3
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	20000000 	.word	0x20000000

08001430 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	60b9      	str	r1, [r7, #8]
 8001438:	607a      	str	r2, [r7, #4]
 800143a:	603b      	str	r3, [r7, #0]
 800143c:	4603      	mov	r3, r0
 800143e:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 8001440:	7bfb      	ldrb	r3, [r7, #15]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d102      	bne.n	800144c <SD_disk_read+0x1c>
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d101      	bne.n	8001450 <SD_disk_read+0x20>
 800144c:	2304      	movs	r3, #4
 800144e:	e051      	b.n	80014f4 <SD_disk_read+0xc4>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001450:	4b2a      	ldr	r3, [pc, #168]	@ (80014fc <SD_disk_read+0xcc>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	b2db      	uxtb	r3, r3
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <SD_disk_read+0x32>
 800145e:	2303      	movs	r3, #3
 8001460:	e048      	b.n	80014f4 <SD_disk_read+0xc4>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 8001462:	4b27      	ldr	r3, [pc, #156]	@ (8001500 <SD_disk_read+0xd0>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	f003 0304 	and.w	r3, r3, #4
 800146a:	2b00      	cmp	r3, #0
 800146c:	d102      	bne.n	8001474 <SD_disk_read+0x44>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	025b      	lsls	r3, r3, #9
 8001472:	607b      	str	r3, [r7, #4]

  SELECT();
 8001474:	f7ff fd28 	bl	8000ec8 <SELECT>

  if (count == 1)
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	2b01      	cmp	r3, #1
 800147c:	d111      	bne.n	80014a2 <SD_disk_read+0x72>
  {
    /* READ_SINGLE_BLOCK */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 800147e:	6879      	ldr	r1, [r7, #4]
 8001480:	2051      	movs	r0, #81	@ 0x51
 8001482:	f7ff fe84 	bl	800118e <SD_SendCmd>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d129      	bne.n	80014e0 <SD_disk_read+0xb0>
 800148c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001490:	68b8      	ldr	r0, [r7, #8]
 8001492:	f7ff fe0b 	bl	80010ac <SD_RxDataBlock>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d021      	beq.n	80014e0 <SD_disk_read+0xb0>
 800149c:	2300      	movs	r3, #0
 800149e:	603b      	str	r3, [r7, #0]
 80014a0:	e01e      	b.n	80014e0 <SD_disk_read+0xb0>
  }
  else
  {
    /* READ_MULTIPLE_BLOCK */
    if (SD_SendCmd(CMD18, sector) == 0)
 80014a2:	6879      	ldr	r1, [r7, #4]
 80014a4:	2052      	movs	r0, #82	@ 0x52
 80014a6:	f7ff fe72 	bl	800118e <SD_SendCmd>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d117      	bne.n	80014e0 <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512)) break;
 80014b0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014b4:	68b8      	ldr	r0, [r7, #8]
 80014b6:	f7ff fdf9 	bl	80010ac <SD_RxDataBlock>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d00a      	beq.n	80014d6 <SD_disk_read+0xa6>
        buff += 512;
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80014c6:	60bb      	str	r3, [r7, #8]
      } while (--count);
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	3b01      	subs	r3, #1
 80014cc:	603b      	str	r3, [r7, #0]
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d1ed      	bne.n	80014b0 <SD_disk_read+0x80>
 80014d4:	e000      	b.n	80014d8 <SD_disk_read+0xa8>
        if (!SD_RxDataBlock(buff, 512)) break;
 80014d6:	bf00      	nop

      /* STOP_TRANSMISSION */
      SD_SendCmd(CMD12, 0);
 80014d8:	2100      	movs	r1, #0
 80014da:	204c      	movs	r0, #76	@ 0x4c
 80014dc:	f7ff fe57 	bl	800118e <SD_SendCmd>
    }
  }

  /* Idle */
  DESELECT();
 80014e0:	f7ff fd02 	bl	8000ee8 <DESELECT>
  SPI_RxByte();
 80014e4:	f7ff fd44 	bl	8000f70 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	bf14      	ite	ne
 80014ee:	2301      	movne	r3, #1
 80014f0:	2300      	moveq	r3, #0
 80014f2:	b2db      	uxtb	r3, r3
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3710      	adds	r7, #16
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	20000000 	.word	0x20000000
 8001500:	20000210 	.word	0x20000210

08001504 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	60b9      	str	r1, [r7, #8]
 800150c:	607a      	str	r2, [r7, #4]
 800150e:	603b      	str	r3, [r7, #0]
 8001510:	4603      	mov	r3, r0
 8001512:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 8001514:	7bfb      	ldrb	r3, [r7, #15]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d102      	bne.n	8001520 <SD_disk_write+0x1c>
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d101      	bne.n	8001524 <SD_disk_write+0x20>
 8001520:	2304      	movs	r3, #4
 8001522:	e06b      	b.n	80015fc <SD_disk_write+0xf8>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001524:	4b37      	ldr	r3, [pc, #220]	@ (8001604 <SD_disk_write+0x100>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	b2db      	uxtb	r3, r3
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <SD_disk_write+0x32>
 8001532:	2303      	movs	r3, #3
 8001534:	e062      	b.n	80015fc <SD_disk_write+0xf8>

  /* write protection */
  if (Stat & STA_PROTECT) return RES_WRPRT;
 8001536:	4b33      	ldr	r3, [pc, #204]	@ (8001604 <SD_disk_write+0x100>)
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	b2db      	uxtb	r3, r3
 800153c:	f003 0304 	and.w	r3, r3, #4
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <SD_disk_write+0x44>
 8001544:	2302      	movs	r3, #2
 8001546:	e059      	b.n	80015fc <SD_disk_write+0xf8>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 8001548:	4b2f      	ldr	r3, [pc, #188]	@ (8001608 <SD_disk_write+0x104>)
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	f003 0304 	and.w	r3, r3, #4
 8001550:	2b00      	cmp	r3, #0
 8001552:	d102      	bne.n	800155a <SD_disk_write+0x56>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	025b      	lsls	r3, r3, #9
 8001558:	607b      	str	r3, [r7, #4]

  SELECT();
 800155a:	f7ff fcb5 	bl	8000ec8 <SELECT>

  if (count == 1)
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	2b01      	cmp	r3, #1
 8001562:	d110      	bne.n	8001586 <SD_disk_write+0x82>
  {
    /* WRITE_BLOCK */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8001564:	6879      	ldr	r1, [r7, #4]
 8001566:	2058      	movs	r0, #88	@ 0x58
 8001568:	f7ff fe11 	bl	800118e <SD_SendCmd>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d13a      	bne.n	80015e8 <SD_disk_write+0xe4>
 8001572:	21fe      	movs	r1, #254	@ 0xfe
 8001574:	68b8      	ldr	r0, [r7, #8]
 8001576:	f7ff fdc7 	bl	8001108 <SD_TxDataBlock>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d033      	beq.n	80015e8 <SD_disk_write+0xe4>
      count = 0;
 8001580:	2300      	movs	r3, #0
 8001582:	603b      	str	r3, [r7, #0]
 8001584:	e030      	b.n	80015e8 <SD_disk_write+0xe4>
  }
  else
  {
    /* WRITE_MULTIPLE_BLOCK */
    if (CardType & CT_SD1)
 8001586:	4b20      	ldr	r3, [pc, #128]	@ (8001608 <SD_disk_write+0x104>)
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	2b00      	cmp	r3, #0
 8001590:	d007      	beq.n	80015a2 <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 8001592:	2100      	movs	r1, #0
 8001594:	2077      	movs	r0, #119	@ 0x77
 8001596:	f7ff fdfa 	bl	800118e <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 800159a:	6839      	ldr	r1, [r7, #0]
 800159c:	2057      	movs	r0, #87	@ 0x57
 800159e:	f7ff fdf6 	bl	800118e <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 80015a2:	6879      	ldr	r1, [r7, #4]
 80015a4:	2059      	movs	r0, #89	@ 0x59
 80015a6:	f7ff fdf2 	bl	800118e <SD_SendCmd>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d11b      	bne.n	80015e8 <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 80015b0:	21fc      	movs	r1, #252	@ 0xfc
 80015b2:	68b8      	ldr	r0, [r7, #8]
 80015b4:	f7ff fda8 	bl	8001108 <SD_TxDataBlock>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d00a      	beq.n	80015d4 <SD_disk_write+0xd0>
        buff += 512;
 80015be:	68bb      	ldr	r3, [r7, #8]
 80015c0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80015c4:	60bb      	str	r3, [r7, #8]
      } while (--count);
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	3b01      	subs	r3, #1
 80015ca:	603b      	str	r3, [r7, #0]
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d1ee      	bne.n	80015b0 <SD_disk_write+0xac>
 80015d2:	e000      	b.n	80015d6 <SD_disk_write+0xd2>
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 80015d4:	bf00      	nop

      /* STOP_TRAN token */
      if(!SD_TxDataBlock(0, 0xFD))
 80015d6:	21fd      	movs	r1, #253	@ 0xfd
 80015d8:	2000      	movs	r0, #0
 80015da:	f7ff fd95 	bl	8001108 <SD_TxDataBlock>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d101      	bne.n	80015e8 <SD_disk_write+0xe4>
      {
        count = 1;
 80015e4:	2301      	movs	r3, #1
 80015e6:	603b      	str	r3, [r7, #0]
      }
    }
  }

  /* Idle */
  DESELECT();
 80015e8:	f7ff fc7e 	bl	8000ee8 <DESELECT>
  SPI_RxByte();
 80015ec:	f7ff fcc0 	bl	8000f70 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	bf14      	ite	ne
 80015f6:	2301      	movne	r3, #1
 80015f8:	2300      	moveq	r3, #0
 80015fa:	b2db      	uxtb	r3, r3
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3710      	adds	r7, #16
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	20000000 	.word	0x20000000
 8001608:	20000210 	.word	0x20000210

0800160c <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 800160c:	b590      	push	{r4, r7, lr}
 800160e:	b08b      	sub	sp, #44	@ 0x2c
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	603a      	str	r2, [r7, #0]
 8001616:	71fb      	strb	r3, [r7, #7]
 8001618:	460b      	mov	r3, r1
 800161a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  uint8_t n, csd[16], *ptr = buff;
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	623b      	str	r3, [r7, #32]
  WORD csize;

  /* pdrv should be 0 */
  if (drv) return RES_PARERR;
 8001620:	79fb      	ldrb	r3, [r7, #7]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <SD_disk_ioctl+0x1e>
 8001626:	2304      	movs	r3, #4
 8001628:	e113      	b.n	8001852 <SD_disk_ioctl+0x246>
  res = RES_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (ctrl == CTRL_POWER)
 8001630:	79bb      	ldrb	r3, [r7, #6]
 8001632:	2b05      	cmp	r3, #5
 8001634:	d124      	bne.n	8001680 <SD_disk_ioctl+0x74>
  {
    switch (*ptr)
 8001636:	6a3b      	ldr	r3, [r7, #32]
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	2b02      	cmp	r3, #2
 800163c:	d012      	beq.n	8001664 <SD_disk_ioctl+0x58>
 800163e:	2b02      	cmp	r3, #2
 8001640:	dc1a      	bgt.n	8001678 <SD_disk_ioctl+0x6c>
 8001642:	2b00      	cmp	r3, #0
 8001644:	d002      	beq.n	800164c <SD_disk_ioctl+0x40>
 8001646:	2b01      	cmp	r3, #1
 8001648:	d006      	beq.n	8001658 <SD_disk_ioctl+0x4c>
 800164a:	e015      	b.n	8001678 <SD_disk_ioctl+0x6c>
    {
    case 0:
      SD_PowerOff();    /* Power Off */
 800164c:	f7ff fd16 	bl	800107c <SD_PowerOff>
      res = RES_OK;
 8001650:	2300      	movs	r3, #0
 8001652:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001656:	e0fa      	b.n	800184e <SD_disk_ioctl+0x242>
    case 1:
      SD_PowerOn();   /* Power On */
 8001658:	f7ff fcce 	bl	8000ff8 <SD_PowerOn>
      res = RES_OK;
 800165c:	2300      	movs	r3, #0
 800165e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001662:	e0f4      	b.n	800184e <SD_disk_ioctl+0x242>
    case 2:
      *(ptr + 1) = SD_CheckPower();
 8001664:	6a3b      	ldr	r3, [r7, #32]
 8001666:	1c5c      	adds	r4, r3, #1
 8001668:	f7ff fd14 	bl	8001094 <SD_CheckPower>
 800166c:	4603      	mov	r3, r0
 800166e:	7023      	strb	r3, [r4, #0]
      res = RES_OK;   /* Power Check */
 8001670:	2300      	movs	r3, #0
 8001672:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001676:	e0ea      	b.n	800184e <SD_disk_ioctl+0x242>
    default:
      res = RES_PARERR;
 8001678:	2304      	movs	r3, #4
 800167a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800167e:	e0e6      	b.n	800184e <SD_disk_ioctl+0x242>
    }
  }
  else
  {
    /* no disk */
    if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001680:	4b76      	ldr	r3, [pc, #472]	@ (800185c <SD_disk_ioctl+0x250>)
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	b2db      	uxtb	r3, r3
 8001686:	f003 0301 	and.w	r3, r3, #1
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <SD_disk_ioctl+0x86>
 800168e:	2303      	movs	r3, #3
 8001690:	e0df      	b.n	8001852 <SD_disk_ioctl+0x246>

    SELECT();
 8001692:	f7ff fc19 	bl	8000ec8 <SELECT>

    switch (ctrl)
 8001696:	79bb      	ldrb	r3, [r7, #6]
 8001698:	2b0d      	cmp	r3, #13
 800169a:	f200 80c9 	bhi.w	8001830 <SD_disk_ioctl+0x224>
 800169e:	a201      	add	r2, pc, #4	@ (adr r2, 80016a4 <SD_disk_ioctl+0x98>)
 80016a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016a4:	0800179b 	.word	0x0800179b
 80016a8:	080016dd 	.word	0x080016dd
 80016ac:	0800178b 	.word	0x0800178b
 80016b0:	08001831 	.word	0x08001831
 80016b4:	08001831 	.word	0x08001831
 80016b8:	08001831 	.word	0x08001831
 80016bc:	08001831 	.word	0x08001831
 80016c0:	08001831 	.word	0x08001831
 80016c4:	08001831 	.word	0x08001831
 80016c8:	08001831 	.word	0x08001831
 80016cc:	08001831 	.word	0x08001831
 80016d0:	080017ad 	.word	0x080017ad
 80016d4:	080017d1 	.word	0x080017d1
 80016d8:	080017f5 	.word	0x080017f5
    {
    case GET_SECTOR_COUNT:
      /* SEND_CSD */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 80016dc:	2100      	movs	r1, #0
 80016de:	2049      	movs	r0, #73	@ 0x49
 80016e0:	f7ff fd55 	bl	800118e <SD_SendCmd>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	f040 80a6 	bne.w	8001838 <SD_disk_ioctl+0x22c>
 80016ec:	f107 030c 	add.w	r3, r7, #12
 80016f0:	2110      	movs	r1, #16
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7ff fcda 	bl	80010ac <SD_RxDataBlock>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	f000 809c 	beq.w	8001838 <SD_disk_ioctl+0x22c>
      {
        if ((csd[0] >> 6) == 1)
 8001700:	7b3b      	ldrb	r3, [r7, #12]
 8001702:	099b      	lsrs	r3, r3, #6
 8001704:	b2db      	uxtb	r3, r3
 8001706:	2b01      	cmp	r3, #1
 8001708:	d10d      	bne.n	8001726 <SD_disk_ioctl+0x11a>
        {
          /* SDC V2 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 800170a:	7d7b      	ldrb	r3, [r7, #21]
 800170c:	461a      	mov	r2, r3
 800170e:	7d3b      	ldrb	r3, [r7, #20]
 8001710:	021b      	lsls	r3, r3, #8
 8001712:	b29b      	uxth	r3, r3
 8001714:	4413      	add	r3, r2
 8001716:	b29b      	uxth	r3, r3
 8001718:	3301      	adds	r3, #1
 800171a:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 800171c:	8bfb      	ldrh	r3, [r7, #30]
 800171e:	029a      	lsls	r2, r3, #10
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	601a      	str	r2, [r3, #0]
 8001724:	e02d      	b.n	8001782 <SD_disk_ioctl+0x176>
        }
        else
        {
          /* MMC or SDC V1 */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001726:	7c7b      	ldrb	r3, [r7, #17]
 8001728:	f003 030f 	and.w	r3, r3, #15
 800172c:	b2da      	uxtb	r2, r3
 800172e:	7dbb      	ldrb	r3, [r7, #22]
 8001730:	09db      	lsrs	r3, r3, #7
 8001732:	b2db      	uxtb	r3, r3
 8001734:	4413      	add	r3, r2
 8001736:	b2da      	uxtb	r2, r3
 8001738:	7d7b      	ldrb	r3, [r7, #21]
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	b2db      	uxtb	r3, r3
 800173e:	f003 0306 	and.w	r3, r3, #6
 8001742:	b2db      	uxtb	r3, r3
 8001744:	4413      	add	r3, r2
 8001746:	b2db      	uxtb	r3, r3
 8001748:	3302      	adds	r3, #2
 800174a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 800174e:	7d3b      	ldrb	r3, [r7, #20]
 8001750:	099b      	lsrs	r3, r3, #6
 8001752:	b2db      	uxtb	r3, r3
 8001754:	461a      	mov	r2, r3
 8001756:	7cfb      	ldrb	r3, [r7, #19]
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	b29b      	uxth	r3, r3
 800175c:	4413      	add	r3, r2
 800175e:	b29a      	uxth	r2, r3
 8001760:	7cbb      	ldrb	r3, [r7, #18]
 8001762:	029b      	lsls	r3, r3, #10
 8001764:	b29b      	uxth	r3, r3
 8001766:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800176a:	b29b      	uxth	r3, r3
 800176c:	4413      	add	r3, r2
 800176e:	b29b      	uxth	r3, r3
 8001770:	3301      	adds	r3, #1
 8001772:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8001774:	8bfa      	ldrh	r2, [r7, #30]
 8001776:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800177a:	3b09      	subs	r3, #9
 800177c:	409a      	lsls	r2, r3
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	601a      	str	r2, [r3, #0]
        }
        res = RES_OK;
 8001782:	2300      	movs	r3, #0
 8001784:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
      break;
 8001788:	e056      	b.n	8001838 <SD_disk_ioctl+0x22c>
    case GET_SECTOR_SIZE:
      *(WORD*) buff = 512;
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001790:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 8001792:	2300      	movs	r3, #0
 8001794:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001798:	e055      	b.n	8001846 <SD_disk_ioctl+0x23a>
    case CTRL_SYNC:
      if (SD_ReadyWait() == 0xFF) res = RES_OK;
 800179a:	f7ff fc13 	bl	8000fc4 <SD_ReadyWait>
 800179e:	4603      	mov	r3, r0
 80017a0:	2bff      	cmp	r3, #255	@ 0xff
 80017a2:	d14b      	bne.n	800183c <SD_disk_ioctl+0x230>
 80017a4:	2300      	movs	r3, #0
 80017a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80017aa:	e047      	b.n	800183c <SD_disk_ioctl+0x230>
    case MMC_GET_CSD:
      /* SEND_CSD */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 80017ac:	2100      	movs	r1, #0
 80017ae:	2049      	movs	r0, #73	@ 0x49
 80017b0:	f7ff fced 	bl	800118e <SD_SendCmd>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d142      	bne.n	8001840 <SD_disk_ioctl+0x234>
 80017ba:	2110      	movs	r1, #16
 80017bc:	6a38      	ldr	r0, [r7, #32]
 80017be:	f7ff fc75 	bl	80010ac <SD_RxDataBlock>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d03b      	beq.n	8001840 <SD_disk_ioctl+0x234>
 80017c8:	2300      	movs	r3, #0
 80017ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80017ce:	e037      	b.n	8001840 <SD_disk_ioctl+0x234>
    case MMC_GET_CID:
      /* SEND_CID */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 80017d0:	2100      	movs	r1, #0
 80017d2:	204a      	movs	r0, #74	@ 0x4a
 80017d4:	f7ff fcdb 	bl	800118e <SD_SendCmd>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d132      	bne.n	8001844 <SD_disk_ioctl+0x238>
 80017de:	2110      	movs	r1, #16
 80017e0:	6a38      	ldr	r0, [r7, #32]
 80017e2:	f7ff fc63 	bl	80010ac <SD_RxDataBlock>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d02b      	beq.n	8001844 <SD_disk_ioctl+0x238>
 80017ec:	2300      	movs	r3, #0
 80017ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80017f2:	e027      	b.n	8001844 <SD_disk_ioctl+0x238>
    case MMC_GET_OCR:
      /* READ_OCR */
      if (SD_SendCmd(CMD58, 0) == 0)
 80017f4:	2100      	movs	r1, #0
 80017f6:	207a      	movs	r0, #122	@ 0x7a
 80017f8:	f7ff fcc9 	bl	800118e <SD_SendCmd>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d116      	bne.n	8001830 <SD_disk_ioctl+0x224>
      {
        for (n = 0; n < 4; n++)
 8001802:	2300      	movs	r3, #0
 8001804:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001808:	e00b      	b.n	8001822 <SD_disk_ioctl+0x216>
        {
          *ptr++ = SPI_RxByte();
 800180a:	6a3c      	ldr	r4, [r7, #32]
 800180c:	1c63      	adds	r3, r4, #1
 800180e:	623b      	str	r3, [r7, #32]
 8001810:	f7ff fbae 	bl	8000f70 <SPI_RxByte>
 8001814:	4603      	mov	r3, r0
 8001816:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8001818:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800181c:	3301      	adds	r3, #1
 800181e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001822:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001826:	2b03      	cmp	r3, #3
 8001828:	d9ef      	bls.n	800180a <SD_disk_ioctl+0x1fe>
        }
        res = RES_OK;
 800182a:	2300      	movs	r3, #0
 800182c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
    default:
      res = RES_PARERR;
 8001830:	2304      	movs	r3, #4
 8001832:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001836:	e006      	b.n	8001846 <SD_disk_ioctl+0x23a>
      break;
 8001838:	bf00      	nop
 800183a:	e004      	b.n	8001846 <SD_disk_ioctl+0x23a>
      break;
 800183c:	bf00      	nop
 800183e:	e002      	b.n	8001846 <SD_disk_ioctl+0x23a>
      break;
 8001840:	bf00      	nop
 8001842:	e000      	b.n	8001846 <SD_disk_ioctl+0x23a>
      break;
 8001844:	bf00      	nop
    }

    DESELECT();
 8001846:	f7ff fb4f 	bl	8000ee8 <DESELECT>
    SPI_RxByte();
 800184a:	f7ff fb91 	bl	8000f70 <SPI_RxByte>
  }

  return res;
 800184e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001852:	4618      	mov	r0, r3
 8001854:	372c      	adds	r7, #44	@ 0x2c
 8001856:	46bd      	mov	sp, r7
 8001858:	bd90      	pop	{r4, r7, pc}
 800185a:	bf00      	nop
 800185c:	20000000 	.word	0x20000000

08001860 <SD_Init>:
#include "Handle_SD_Card.h"

static FATFS FatFs; // Persistent FatFS handle

// Initialize the SD card once
void SD_Init(void) {
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
    FRESULT fres = f_mount(&FatFs, "", 1); // Mount the SD card
 8001866:	2201      	movs	r2, #1
 8001868:	490a      	ldr	r1, [pc, #40]	@ (8001894 <SD_Init+0x34>)
 800186a:	480b      	ldr	r0, [pc, #44]	@ (8001898 <SD_Init+0x38>)
 800186c:	f006 fe66 	bl	800853c <f_mount>
 8001870:	4603      	mov	r3, r0
 8001872:	71fb      	strb	r3, [r7, #7]
    if (fres != FR_OK) {
 8001874:	79fb      	ldrb	r3, [r7, #7]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d005      	beq.n	8001886 <SD_Init+0x26>
        printf("Error: Failed to mount SD card (%i)\r\n", fres);
 800187a:	79fb      	ldrb	r3, [r7, #7]
 800187c:	4619      	mov	r1, r3
 800187e:	4807      	ldr	r0, [pc, #28]	@ (800189c <SD_Init+0x3c>)
 8001880:	f008 fad2 	bl	8009e28 <iprintf>
    } else {
        printf("SD Card Mounted Successfully!\r\n");
    }
}
 8001884:	e002      	b.n	800188c <SD_Init+0x2c>
        printf("SD Card Mounted Successfully!\r\n");
 8001886:	4806      	ldr	r0, [pc, #24]	@ (80018a0 <SD_Init+0x40>)
 8001888:	f008 fb36 	bl	8009ef8 <puts>
}
 800188c:	bf00      	nop
 800188e:	3708      	adds	r7, #8
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	0800bdf0 	.word	0x0800bdf0
 8001898:	20000214 	.word	0x20000214
 800189c:	0800bdf4 	.word	0x0800bdf4
 80018a0:	0800be1c 	.word	0x0800be1c

080018a4 <process_SD_card>:
void SD_Deinit(void) {
    f_mount(NULL, "", 0); // Unmount the SD card
    printf("SD Card Unmounted Successfully!\r\n");
}
// Function to process and display a BMP image
void process_SD_card(const char *filename) {
 80018a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018a8:	f5ad 5d85 	sub.w	sp, sp, #4256	@ 0x10a0
 80018ac:	b087      	sub	sp, #28
 80018ae:	af02      	add	r7, sp, #8
 80018b0:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 80018b4:	f843 0ca4 	str.w	r0, [r3, #-164]
    FIL fil;                 // File handle
    FRESULT fres;            // Result after operations

    do {
 80018b8:	466b      	mov	r3, sp
 80018ba:	461e      	mov	r6, r3
        // Open the BMP file
        fres = f_open(&fil, filename, FA_READ);
 80018bc:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 80018c0:	4619      	mov	r1, r3
 80018c2:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80018c6:	2201      	movs	r2, #1
 80018c8:	f851 1ca4 	ldr.w	r1, [r1, #-164]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f006 fe7b 	bl	80085c8 <f_open>
 80018d2:	4603      	mov	r3, r0
 80018d4:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 80018d8:	f102 0209 	add.w	r2, r2, #9
 80018dc:	7013      	strb	r3, [r2, #0]
        if (fres != FR_OK) {
 80018de:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 80018e2:	f103 0309 	add.w	r3, r3, #9
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d00e      	beq.n	800190a <process_SD_card+0x66>
            printf("Error: Failed to open file %s (%i)\r\n", filename, fres);
 80018ec:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 80018f0:	f103 0309 	add.w	r3, r3, #9
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	f107 02b0 	add.w	r2, r7, #176	@ 0xb0
 80018fa:	4611      	mov	r1, r2
 80018fc:	461a      	mov	r2, r3
 80018fe:	f851 1ca4 	ldr.w	r1, [r1, #-164]
 8001902:	48b9      	ldr	r0, [pc, #740]	@ (8001be8 <process_SD_card+0x344>)
 8001904:	f008 fa90 	bl	8009e28 <iprintf>
            break;
 8001908:	e251      	b.n	8001dae <process_SD_card+0x50a>
        }

        printf("File %s opened successfully!\r\n", filename);
 800190a:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 800190e:	f853 1ca4 	ldr.w	r1, [r3, #-164]
 8001912:	48b6      	ldr	r0, [pc, #728]	@ (8001bec <process_SD_card+0x348>)
 8001914:	f008 fa88 	bl	8009e28 <iprintf>

        // Read and parse BMP header
        uint8_t bmpHeader[54];
        UINT bytesRead;
        fres = f_read(&fil, bmpHeader, sizeof(bmpHeader), &bytesRead);
 8001918:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800191c:	3b04      	subs	r3, #4
 800191e:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8001922:	391c      	subs	r1, #28
 8001924:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 8001928:	2236      	movs	r2, #54	@ 0x36
 800192a:	f007 f815 	bl	8008958 <f_read>
 800192e:	4603      	mov	r3, r0
 8001930:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 8001934:	f102 0209 	add.w	r2, r2, #9
 8001938:	7013      	strb	r3, [r2, #0]
        if (fres != FR_OK || bytesRead != sizeof(bmpHeader)) {
 800193a:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 800193e:	f103 0309 	add.w	r3, r3, #9
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d105      	bne.n	8001954 <process_SD_card+0xb0>
 8001948:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 800194c:	f853 3c64 	ldr.w	r3, [r3, #-100]
 8001950:	2b36      	cmp	r3, #54	@ 0x36
 8001952:	d008      	beq.n	8001966 <process_SD_card+0xc2>
            printf("Error: Failed to read BMP header\r\n");
 8001954:	48a6      	ldr	r0, [pc, #664]	@ (8001bf0 <process_SD_card+0x34c>)
 8001956:	f008 facf 	bl	8009ef8 <puts>
            f_close(&fil);
 800195a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800195e:	4618      	mov	r0, r3
 8001960:	f007 f9d7 	bl	8008d12 <f_close>
            break;
 8001964:	e223      	b.n	8001dae <process_SD_card+0x50a>
        }

        // Extract BMP information
        uint16_t imageWidth = *(uint16_t *)&bmpHeader[18];
 8001966:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800196a:	3b1c      	subs	r3, #28
 800196c:	3312      	adds	r3, #18
 800196e:	881b      	ldrh	r3, [r3, #0]
 8001970:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 8001974:	f102 0206 	add.w	r2, r2, #6
 8001978:	8013      	strh	r3, [r2, #0]
        uint16_t imageHeight = *(uint16_t *)&bmpHeader[22];
 800197a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800197e:	3b1c      	subs	r3, #28
 8001980:	3316      	adds	r3, #22
 8001982:	881b      	ldrh	r3, [r3, #0]
 8001984:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 8001988:	f102 0204 	add.w	r2, r2, #4
 800198c:	8013      	strh	r3, [r2, #0]
        uint32_t dataOffset = *(uint32_t *)&bmpHeader[10];
 800198e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001992:	3b1c      	subs	r3, #28
 8001994:	330a      	adds	r3, #10
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 800199c:	6013      	str	r3, [r2, #0]
        uint16_t bpp = *(uint16_t *)&bmpHeader[28]; // Bits per pixel
 800199e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80019a2:	3b1c      	subs	r3, #28
 80019a4:	331c      	adds	r3, #28
 80019a6:	881b      	ldrh	r3, [r3, #0]
 80019a8:	f507 5284 	add.w	r2, r7, #4224	@ 0x1080
 80019ac:	f102 021e 	add.w	r2, r2, #30
 80019b0:	8013      	strh	r3, [r2, #0]
        printf("Image Info: Width=%d, Height=%d, DataOffset=%lu, BPP=%d\r\n",
 80019b2:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 80019b6:	f103 0306 	add.w	r3, r3, #6
 80019ba:	8819      	ldrh	r1, [r3, #0]
 80019bc:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 80019c0:	f103 0304 	add.w	r3, r3, #4
 80019c4:	881a      	ldrh	r2, [r3, #0]
 80019c6:	f507 5384 	add.w	r3, r7, #4224	@ 0x1080
 80019ca:	f103 031e 	add.w	r3, r3, #30
 80019ce:	881b      	ldrh	r3, [r3, #0]
 80019d0:	9300      	str	r3, [sp, #0]
 80019d2:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4886      	ldr	r0, [pc, #536]	@ (8001bf4 <process_SD_card+0x350>)
 80019da:	f008 fa25 	bl	8009e28 <iprintf>
               imageWidth, imageHeight, dataOffset, bpp);

        // Validate BMP format
        if (bpp != 24 && bpp != 16) { // Check for 24-bit or 16-bit BMP
 80019de:	f507 5384 	add.w	r3, r7, #4224	@ 0x1080
 80019e2:	f103 031e 	add.w	r3, r3, #30
 80019e6:	881b      	ldrh	r3, [r3, #0]
 80019e8:	2b18      	cmp	r3, #24
 80019ea:	d00f      	beq.n	8001a0c <process_SD_card+0x168>
 80019ec:	f507 5384 	add.w	r3, r7, #4224	@ 0x1080
 80019f0:	f103 031e 	add.w	r3, r3, #30
 80019f4:	881b      	ldrh	r3, [r3, #0]
 80019f6:	2b10      	cmp	r3, #16
 80019f8:	d008      	beq.n	8001a0c <process_SD_card+0x168>
            printf("Error: Unsupported BMP format. Only 24-bit and 16-bit supported.\r\n");
 80019fa:	487f      	ldr	r0, [pc, #508]	@ (8001bf8 <process_SD_card+0x354>)
 80019fc:	f008 fa7c 	bl	8009ef8 <puts>
            f_close(&fil);
 8001a00:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001a04:	4618      	mov	r0, r3
 8001a06:	f007 f984 	bl	8008d12 <f_close>
            break;
 8001a0a:	e1d0      	b.n	8001dae <process_SD_card+0x50a>
        }

        // Move to pixel data
        if (f_lseek(&fil, dataOffset) != FR_OK) {
 8001a0c:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001a10:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 8001a14:	6811      	ldr	r1, [r2, #0]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f007 f9a5 	bl	8008d66 <f_lseek>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d008      	beq.n	8001a34 <process_SD_card+0x190>
            printf("Error: Failed to seek to pixel data\r\n");
 8001a22:	4876      	ldr	r0, [pc, #472]	@ (8001bfc <process_SD_card+0x358>)
 8001a24:	f008 fa68 	bl	8009ef8 <puts>
            f_close(&fil);
 8001a28:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f007 f970 	bl	8008d12 <f_close>
            break;
 8001a32:	e1bc      	b.n	8001dae <process_SD_card+0x50a>
        }

        printf("Starting image rendering...\r\n");
 8001a34:	4872      	ldr	r0, [pc, #456]	@ (8001c00 <process_SD_card+0x35c>)
 8001a36:	f008 fa5f 	bl	8009ef8 <puts>

        uint32_t rowSize = ((imageWidth * (bpp / 8) + 3) & ~3); // Ensure 4-byte alignment
 8001a3a:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8001a3e:	f103 0306 	add.w	r3, r3, #6
 8001a42:	881b      	ldrh	r3, [r3, #0]
 8001a44:	f507 5284 	add.w	r2, r7, #4224	@ 0x1080
 8001a48:	f102 021e 	add.w	r2, r2, #30
 8001a4c:	8812      	ldrh	r2, [r2, #0]
 8001a4e:	08d2      	lsrs	r2, r2, #3
 8001a50:	b292      	uxth	r2, r2
 8001a52:	fb02 f303 	mul.w	r3, r2, r3
 8001a56:	3303      	adds	r3, #3
 8001a58:	f023 0303 	bic.w	r3, r3, #3
 8001a5c:	f507 5284 	add.w	r2, r7, #4224	@ 0x1080
 8001a60:	f102 0218 	add.w	r2, r2, #24
 8001a64:	6013      	str	r3, [r2, #0]
        uint8_t rowBuffer[rowSize]; // Buffer for a single row
 8001a66:	f507 5384 	add.w	r3, r7, #4224	@ 0x1080
 8001a6a:	f103 0318 	add.w	r3, r3, #24
 8001a6e:	6819      	ldr	r1, [r3, #0]
 8001a70:	460b      	mov	r3, r1
 8001a72:	3b01      	subs	r3, #1
 8001a74:	f507 5284 	add.w	r2, r7, #4224	@ 0x1080
 8001a78:	f102 0214 	add.w	r2, r2, #20
 8001a7c:	6013      	str	r3, [r2, #0]
 8001a7e:	2300      	movs	r3, #0
 8001a80:	6039      	str	r1, [r7, #0]
 8001a82:	607b      	str	r3, [r7, #4]
 8001a84:	f04f 0200 	mov.w	r2, #0
 8001a88:	f04f 0300 	mov.w	r3, #0
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	00c3      	lsls	r3, r0, #3
 8001a90:	6838      	ldr	r0, [r7, #0]
 8001a92:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001a96:	6838      	ldr	r0, [r7, #0]
 8001a98:	00c2      	lsls	r2, r0, #3
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	460c      	mov	r4, r1
 8001a9e:	461d      	mov	r5, r3
 8001aa0:	f04f 0200 	mov.w	r2, #0
 8001aa4:	f04f 0300 	mov.w	r3, #0
 8001aa8:	00eb      	lsls	r3, r5, #3
 8001aaa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001aae:	00e2      	lsls	r2, r4, #3
 8001ab0:	1dcb      	adds	r3, r1, #7
 8001ab2:	08db      	lsrs	r3, r3, #3
 8001ab4:	00db      	lsls	r3, r3, #3
 8001ab6:	ebad 0d03 	sub.w	sp, sp, r3
 8001aba:	ab02      	add	r3, sp, #8
 8001abc:	3300      	adds	r3, #0
 8001abe:	f507 5284 	add.w	r2, r7, #4224	@ 0x1080
 8001ac2:	f102 0210 	add.w	r2, r2, #16
 8001ac6:	6013      	str	r3, [r2, #0]
        uint8_t lineBuffer[imageWidth * 2]; // Each pixel is 2 bytes (RGB565)
 8001ac8:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8001acc:	f103 0306 	add.w	r3, r3, #6
 8001ad0:	881b      	ldrh	r3, [r3, #0]
 8001ad2:	005c      	lsls	r4, r3, #1
 8001ad4:	1e63      	subs	r3, r4, #1
 8001ad6:	f507 5284 	add.w	r2, r7, #4224	@ 0x1080
 8001ada:	f102 020c 	add.w	r2, r2, #12
 8001ade:	6013      	str	r3, [r2, #0]
 8001ae0:	4622      	mov	r2, r4
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	4692      	mov	sl, r2
 8001ae6:	469b      	mov	fp, r3
 8001ae8:	f04f 0200 	mov.w	r2, #0
 8001aec:	f04f 0300 	mov.w	r3, #0
 8001af0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001af4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001af8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001afc:	4622      	mov	r2, r4
 8001afe:	2300      	movs	r3, #0
 8001b00:	4690      	mov	r8, r2
 8001b02:	4699      	mov	r9, r3
 8001b04:	f04f 0200 	mov.w	r2, #0
 8001b08:	f04f 0300 	mov.w	r3, #0
 8001b0c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b10:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b14:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b18:	4623      	mov	r3, r4
 8001b1a:	3307      	adds	r3, #7
 8001b1c:	08db      	lsrs	r3, r3, #3
 8001b1e:	00db      	lsls	r3, r3, #3
 8001b20:	ebad 0d03 	sub.w	sp, sp, r3
 8001b24:	ab02      	add	r3, sp, #8
 8001b26:	3300      	adds	r3, #0
 8001b28:	f507 5284 	add.w	r2, r7, #4224	@ 0x1080
 8001b2c:	f102 0208 	add.w	r2, r2, #8
 8001b30:	6013      	str	r3, [r2, #0]

        ILI9341_SetAddressWindow(0, 0, imageWidth - 1, imageHeight - 1);
 8001b32:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8001b36:	f103 0306 	add.w	r3, r3, #6
 8001b3a:	881b      	ldrh	r3, [r3, #0]
 8001b3c:	3b01      	subs	r3, #1
 8001b3e:	b29a      	uxth	r2, r3
 8001b40:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8001b44:	f103 0304 	add.w	r3, r3, #4
 8001b48:	881b      	ldrh	r3, [r3, #0]
 8001b4a:	3b01      	subs	r3, #1
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	2100      	movs	r1, #0
 8001b50:	2000      	movs	r0, #0
 8001b52:	f000 faa1 	bl	8002098 <ILI9341_SetAddressWindow>

        for (uint16_t y = 0; y < imageHeight; y++) {
 8001b56:	2300      	movs	r3, #0
 8001b58:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 8001b5c:	f102 020e 	add.w	r2, r2, #14
 8001b60:	8013      	strh	r3, [r2, #0]
 8001b62:	e106      	b.n	8001d72 <process_SD_card+0x4ce>
            fres = f_read(&fil, rowBuffer, rowSize, &bytesRead);
 8001b64:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001b68:	3b04      	subs	r3, #4
 8001b6a:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 8001b6e:	f507 5284 	add.w	r2, r7, #4224	@ 0x1080
 8001b72:	f102 0218 	add.w	r2, r2, #24
 8001b76:	6812      	ldr	r2, [r2, #0]
 8001b78:	f507 5184 	add.w	r1, r7, #4224	@ 0x1080
 8001b7c:	f101 0110 	add.w	r1, r1, #16
 8001b80:	6809      	ldr	r1, [r1, #0]
 8001b82:	f006 fee9 	bl	8008958 <f_read>
 8001b86:	4603      	mov	r3, r0
 8001b88:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 8001b8c:	f102 0209 	add.w	r2, r2, #9
 8001b90:	7013      	strb	r3, [r2, #0]
            if (fres != FR_OK || bytesRead < rowSize) {
 8001b92:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8001b96:	f103 0309 	add.w	r3, r3, #9
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d10a      	bne.n	8001bb6 <process_SD_card+0x312>
 8001ba0:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8001ba4:	f853 3c64 	ldr.w	r3, [r3, #-100]
 8001ba8:	f507 5284 	add.w	r2, r7, #4224	@ 0x1080
 8001bac:	f102 0218 	add.w	r2, r2, #24
 8001bb0:	6812      	ldr	r2, [r2, #0]
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d911      	bls.n	8001bda <process_SD_card+0x336>
                printf("Error: Failed to read row %d, fres=%d, bytesRead=%u\r\n", y, fres, bytesRead);
 8001bb6:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8001bba:	f103 030e 	add.w	r3, r3, #14
 8001bbe:	8819      	ldrh	r1, [r3, #0]
 8001bc0:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8001bc4:	f103 0309 	add.w	r3, r3, #9
 8001bc8:	781a      	ldrb	r2, [r3, #0]
 8001bca:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8001bce:	f853 3c64 	ldr.w	r3, [r3, #-100]
 8001bd2:	480c      	ldr	r0, [pc, #48]	@ (8001c04 <process_SD_card+0x360>)
 8001bd4:	f008 f928 	bl	8009e28 <iprintf>
                break;
 8001bd8:	e0d8      	b.n	8001d8c <process_SD_card+0x4e8>
            }

            for (uint16_t x = 0; x < imageWidth; x++) {
 8001bda:	2300      	movs	r3, #0
 8001bdc:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 8001be0:	f102 020c 	add.w	r2, r2, #12
 8001be4:	8013      	strh	r3, [r2, #0]
 8001be6:	e0a3      	b.n	8001d30 <process_SD_card+0x48c>
 8001be8:	0800be60 	.word	0x0800be60
 8001bec:	0800be88 	.word	0x0800be88
 8001bf0:	0800bea8 	.word	0x0800bea8
 8001bf4:	0800becc 	.word	0x0800becc
 8001bf8:	0800bf08 	.word	0x0800bf08
 8001bfc:	0800bf4c 	.word	0x0800bf4c
 8001c00:	0800bf74 	.word	0x0800bf74
 8001c04:	0800bf94 	.word	0x0800bf94
                uint16_t color;

                if (bpp == 24) {
 8001c08:	f507 5384 	add.w	r3, r7, #4224	@ 0x1080
 8001c0c:	f103 031e 	add.w	r3, r3, #30
 8001c10:	881b      	ldrh	r3, [r3, #0]
 8001c12:	2b18      	cmp	r3, #24
 8001c14:	d137      	bne.n	8001c86 <process_SD_card+0x3e2>
                    // 24-bit RGB (RGB888 -> RGB565)
                    uint8_t *pixel = &rowBuffer[x * 3];
 8001c16:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8001c1a:	f103 030c 	add.w	r3, r3, #12
 8001c1e:	881a      	ldrh	r2, [r3, #0]
 8001c20:	4613      	mov	r3, r2
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	4413      	add	r3, r2
 8001c26:	f507 5284 	add.w	r2, r7, #4224	@ 0x1080
 8001c2a:	f102 0210 	add.w	r2, r2, #16
 8001c2e:	6812      	ldr	r2, [r2, #0]
 8001c30:	4413      	add	r3, r2
 8001c32:	f507 5284 	add.w	r2, r7, #4224	@ 0x1080
 8001c36:	6013      	str	r3, [r2, #0]
                    color = ((pixel[2] & 0xF8) << 8) | // Red
 8001c38:	f507 5384 	add.w	r3, r7, #4224	@ 0x1080
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	3302      	adds	r3, #2
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	021b      	lsls	r3, r3, #8
 8001c44:	b21b      	sxth	r3, r3
 8001c46:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001c4a:	f023 0307 	bic.w	r3, r3, #7
 8001c4e:	b21a      	sxth	r2, r3
                            ((pixel[1] & 0xFC) << 3) | // Green
 8001c50:	f507 5384 	add.w	r3, r7, #4224	@ 0x1080
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	3301      	adds	r3, #1
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	00db      	lsls	r3, r3, #3
 8001c5c:	b21b      	sxth	r3, r3
 8001c5e:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8001c62:	b21b      	sxth	r3, r3
                    color = ((pixel[2] & 0xF8) << 8) | // Red
 8001c64:	4313      	orrs	r3, r2
 8001c66:	b21a      	sxth	r2, r3
                            (pixel[0] >> 3);          // Blue
 8001c68:	f507 5384 	add.w	r3, r7, #4224	@ 0x1080
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	781b      	ldrb	r3, [r3, #0]
                            ((pixel[1] & 0xFC) << 3) | // Green
 8001c70:	08db      	lsrs	r3, r3, #3
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	b21b      	sxth	r3, r3
 8001c76:	4313      	orrs	r3, r2
 8001c78:	b21b      	sxth	r3, r3
                    color = ((pixel[2] & 0xF8) << 8) | // Red
 8001c7a:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 8001c7e:	f102 020a 	add.w	r2, r2, #10
 8001c82:	8013      	strh	r3, [r2, #0]
 8001c84:	e022      	b.n	8001ccc <process_SD_card+0x428>
                } else if (bpp == 16) {
 8001c86:	f507 5384 	add.w	r3, r7, #4224	@ 0x1080
 8001c8a:	f103 031e 	add.w	r3, r3, #30
 8001c8e:	881b      	ldrh	r3, [r3, #0]
 8001c90:	2b10      	cmp	r3, #16
 8001c92:	d11b      	bne.n	8001ccc <process_SD_card+0x428>
                    // 16-bit RGB565
                    uint16_t *pixel = (uint16_t *)&rowBuffer[x * 2];
 8001c94:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8001c98:	f103 030c 	add.w	r3, r3, #12
 8001c9c:	881b      	ldrh	r3, [r3, #0]
 8001c9e:	005b      	lsls	r3, r3, #1
 8001ca0:	f507 5284 	add.w	r2, r7, #4224	@ 0x1080
 8001ca4:	f102 0210 	add.w	r2, r2, #16
 8001ca8:	6812      	ldr	r2, [r2, #0]
 8001caa:	4413      	add	r3, r2
 8001cac:	f507 5284 	add.w	r2, r7, #4224	@ 0x1080
 8001cb0:	f102 0204 	add.w	r2, r2, #4
 8001cb4:	6013      	str	r3, [r2, #0]
                    color = *pixel; // Directly use the RGB565 value
 8001cb6:	f507 5384 	add.w	r3, r7, #4224	@ 0x1080
 8001cba:	f103 0304 	add.w	r3, r3, #4
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	881b      	ldrh	r3, [r3, #0]
 8001cc2:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 8001cc6:	f102 020a 	add.w	r2, r2, #10
 8001cca:	8013      	strh	r3, [r2, #0]
                }

                lineBuffer[x * 2] = color >> 8;        // High byte
 8001ccc:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8001cd0:	f103 030a 	add.w	r3, r3, #10
 8001cd4:	881b      	ldrh	r3, [r3, #0]
 8001cd6:	0a1b      	lsrs	r3, r3, #8
 8001cd8:	b29a      	uxth	r2, r3
 8001cda:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8001cde:	f103 030c 	add.w	r3, r3, #12
 8001ce2:	881b      	ldrh	r3, [r3, #0]
 8001ce4:	005b      	lsls	r3, r3, #1
 8001ce6:	b2d1      	uxtb	r1, r2
 8001ce8:	f507 5284 	add.w	r2, r7, #4224	@ 0x1080
 8001cec:	f102 0208 	add.w	r2, r2, #8
 8001cf0:	6812      	ldr	r2, [r2, #0]
 8001cf2:	54d1      	strb	r1, [r2, r3]
                lineBuffer[x * 2 + 1] = color & 0xFF; // Low byte
 8001cf4:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8001cf8:	f103 030c 	add.w	r3, r3, #12
 8001cfc:	881b      	ldrh	r3, [r3, #0]
 8001cfe:	005b      	lsls	r3, r3, #1
 8001d00:	3301      	adds	r3, #1
 8001d02:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 8001d06:	f102 020a 	add.w	r2, r2, #10
 8001d0a:	8812      	ldrh	r2, [r2, #0]
 8001d0c:	b2d1      	uxtb	r1, r2
 8001d0e:	f507 5284 	add.w	r2, r7, #4224	@ 0x1080
 8001d12:	f102 0208 	add.w	r2, r2, #8
 8001d16:	6812      	ldr	r2, [r2, #0]
 8001d18:	54d1      	strb	r1, [r2, r3]
            for (uint16_t x = 0; x < imageWidth; x++) {
 8001d1a:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8001d1e:	f103 030c 	add.w	r3, r3, #12
 8001d22:	881b      	ldrh	r3, [r3, #0]
 8001d24:	3301      	adds	r3, #1
 8001d26:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 8001d2a:	f102 020c 	add.w	r2, r2, #12
 8001d2e:	8013      	strh	r3, [r2, #0]
 8001d30:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8001d34:	f103 030c 	add.w	r3, r3, #12
 8001d38:	881a      	ldrh	r2, [r3, #0]
 8001d3a:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8001d3e:	f103 0306 	add.w	r3, r3, #6
 8001d42:	881b      	ldrh	r3, [r3, #0]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	f4ff af5f 	bcc.w	8001c08 <process_SD_card+0x364>
            }

            ILI9341_SendData(lineBuffer, sizeof(lineBuffer));
 8001d4a:	b2a3      	uxth	r3, r4
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	f507 5384 	add.w	r3, r7, #4224	@ 0x1080
 8001d52:	f103 0308 	add.w	r3, r3, #8
 8001d56:	6818      	ldr	r0, [r3, #0]
 8001d58:	f000 f8a8 	bl	8001eac <ILI9341_SendData>
        for (uint16_t y = 0; y < imageHeight; y++) {
 8001d5c:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8001d60:	f103 030e 	add.w	r3, r3, #14
 8001d64:	881b      	ldrh	r3, [r3, #0]
 8001d66:	3301      	adds	r3, #1
 8001d68:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 8001d6c:	f102 020e 	add.w	r2, r2, #14
 8001d70:	8013      	strh	r3, [r2, #0]
 8001d72:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8001d76:	f103 030e 	add.w	r3, r3, #14
 8001d7a:	881a      	ldrh	r2, [r3, #0]
 8001d7c:	f507 5385 	add.w	r3, r7, #4256	@ 0x10a0
 8001d80:	f103 0304 	add.w	r3, r3, #4
 8001d84:	881b      	ldrh	r3, [r3, #0]
 8001d86:	429a      	cmp	r2, r3
 8001d88:	f4ff aeec 	bcc.w	8001b64 <process_SD_card+0x2c0>
        }

        printf("Image rendered successfully!\r\n");
 8001d8c:	480c      	ldr	r0, [pc, #48]	@ (8001dc0 <process_SD_card+0x51c>)
 8001d8e:	f008 f8b3 	bl	8009ef8 <puts>

        // Close the BMP file
        f_close(&fil);
 8001d92:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001d96:	4618      	mov	r0, r3
 8001d98:	f006 ffbb 	bl	8008d12 <f_close>
        printf("File %s closed successfully!\r\n", filename);
 8001d9c:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8001da0:	f853 1ca4 	ldr.w	r1, [r3, #-164]
 8001da4:	4807      	ldr	r0, [pc, #28]	@ (8001dc4 <process_SD_card+0x520>)
 8001da6:	f008 f83f 	bl	8009e28 <iprintf>
 8001daa:	46b5      	mov	sp, r6

    } while (false);
}
 8001dac:	e000      	b.n	8001db0 <process_SD_card+0x50c>
            break;
 8001dae:	46b5      	mov	sp, r6
}
 8001db0:	bf00      	nop
 8001db2:	f507 5785 	add.w	r7, r7, #4256	@ 0x10a0
 8001db6:	3714      	adds	r7, #20
 8001db8:	46bd      	mov	sp, r7
 8001dba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001dbe:	bf00      	nop
 8001dc0:	0800bfcc 	.word	0x0800bfcc
 8001dc4:	0800bfec 	.word	0x0800bfec

08001dc8 <display_images>:

// Example usage
void display_images(void) {
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
    process_SD_card("tiger.bmp");
 8001dcc:	4803      	ldr	r0, [pc, #12]	@ (8001ddc <display_images+0x14>)
 8001dce:	f7ff fd69 	bl	80018a4 <process_SD_card>
    process_SD_card("easy.bmp");
 8001dd2:	4803      	ldr	r0, [pc, #12]	@ (8001de0 <display_images+0x18>)
 8001dd4:	f7ff fd66 	bl	80018a4 <process_SD_card>
}
 8001dd8:	bf00      	nop
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	0800c00c 	.word	0x0800c00c
 8001de0:	0800c018 	.word	0x0800c018

08001de4 <HAL_GPIO_EXTI_Callback>:
    HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);    // Set priority for EXTI Line 9-5
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);           // Enable interrupt
}

// Callback for handling the interrupt
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	4603      	mov	r3, r0
 8001dec:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_7) { // Check if interrupt is from PA7
 8001dee:	88fb      	ldrh	r3, [r7, #6]
 8001df0:	2b80      	cmp	r3, #128	@ 0x80
 8001df2:	d102      	bne.n	8001dfa <HAL_GPIO_EXTI_Callback+0x16>
        ir_triggered = 1;         // Set flag indicating detection
 8001df4:	4b04      	ldr	r3, [pc, #16]	@ (8001e08 <HAL_GPIO_EXTI_Callback+0x24>)
 8001df6:	2201      	movs	r2, #1
 8001df8:	601a      	str	r2, [r3, #0]
    }
}
 8001dfa:	bf00      	nop
 8001dfc:	370c      	adds	r7, #12
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	2000124c 	.word	0x2000124c

08001e0c <EXTI9_5_IRQHandler>:

// EXTI IRQ Handler
void EXTI9_5_IRQHandler(void) {
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7); // Call HAL handler to handle the interrupt
 8001e10:	2080      	movs	r0, #128	@ 0x80
 8001e12:	f001 feb5 	bl	8003b80 <HAL_GPIO_EXTI_IRQHandler>
}
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}
	...

08001e1c <ADC_IRQHandler>:
    NVIC_EnableIRQ(ADC_IRQn);
    //NVIC_SetPriority(ADC_IRQn, 1);
}

// ADC interrupt handler
void ADC_IRQHandler(void) {
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
	while (!(ADC1->SR & ADC_SR_EOC));
 8001e20:	bf00      	nop
 8001e22:	4b0c      	ldr	r3, [pc, #48]	@ (8001e54 <ADC_IRQHandler+0x38>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0302 	and.w	r3, r3, #2
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d0f9      	beq.n	8001e22 <ADC_IRQHandler+0x6>
    //if (ADC1->SR & ADC_SR_EOC) { // Check End of Conversion flag
        adcValue = (uint16_t)ADC1->DR; // Read ADC value
 8001e2e:	4b09      	ldr	r3, [pc, #36]	@ (8001e54 <ADC_IRQHandler+0x38>)
 8001e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e32:	b29a      	uxth	r2, r3
 8001e34:	4b08      	ldr	r3, [pc, #32]	@ (8001e58 <ADC_IRQHandler+0x3c>)
 8001e36:	801a      	strh	r2, [r3, #0]
        adcConversionComplete = 1;    // Set conversion complete flag
 8001e38:	4b08      	ldr	r3, [pc, #32]	@ (8001e5c <ADC_IRQHandler+0x40>)
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	701a      	strb	r2, [r3, #0]
        ADC1->SR &= ~ADC_SR_EOC;      // Clear EOC flag
 8001e3e:	4b05      	ldr	r3, [pc, #20]	@ (8001e54 <ADC_IRQHandler+0x38>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a04      	ldr	r2, [pc, #16]	@ (8001e54 <ADC_IRQHandler+0x38>)
 8001e44:	f023 0302 	bic.w	r3, r3, #2
 8001e48:	6013      	str	r3, [r2, #0]
}
 8001e4a:	bf00      	nop
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr
 8001e54:	40012000 	.word	0x40012000
 8001e58:	20001250 	.word	0x20001250
 8001e5c:	20001252 	.word	0x20001252

08001e60 <ILI9341_SendCommand>:
#define RST_HIGH()  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET)
#define SD_CS_PORT GPIOD
#define SD_CS_PIN GPIO_PIN_9

// Function to send a command
void ILI9341_SendCommand(uint8_t cmd) {
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	4603      	mov	r3, r0
 8001e68:	71fb      	strb	r3, [r7, #7]
    CS_LOW();
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001e70:	480c      	ldr	r0, [pc, #48]	@ (8001ea4 <ILI9341_SendCommand+0x44>)
 8001e72:	f001 fe6b 	bl	8003b4c <HAL_GPIO_WritePin>
    DC_COMMAND();
 8001e76:	2200      	movs	r2, #0
 8001e78:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e7c:	4809      	ldr	r0, [pc, #36]	@ (8001ea4 <ILI9341_SendCommand+0x44>)
 8001e7e:	f001 fe65 	bl	8003b4c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, &cmd, 1, HAL_MAX_DELAY);
 8001e82:	1df9      	adds	r1, r7, #7
 8001e84:	f04f 33ff 	mov.w	r3, #4294967295
 8001e88:	2201      	movs	r2, #1
 8001e8a:	4807      	ldr	r0, [pc, #28]	@ (8001ea8 <ILI9341_SendCommand+0x48>)
 8001e8c:	f002 fcf5 	bl	800487a <HAL_SPI_Transmit>
    CS_HIGH();
 8001e90:	2201      	movs	r2, #1
 8001e92:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001e96:	4803      	ldr	r0, [pc, #12]	@ (8001ea4 <ILI9341_SendCommand+0x44>)
 8001e98:	f001 fe58 	bl	8003b4c <HAL_GPIO_WritePin>
}
 8001e9c:	bf00      	nop
 8001e9e:	3708      	adds	r7, #8
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	40020400 	.word	0x40020400
 8001ea8:	200012a8 	.word	0x200012a8

08001eac <ILI9341_SendData>:

// Function to send data
void ILI9341_SendData(uint8_t *data, uint16_t size) {
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	807b      	strh	r3, [r7, #2]
    CS_LOW();
 8001eb8:	2200      	movs	r2, #0
 8001eba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001ebe:	480d      	ldr	r0, [pc, #52]	@ (8001ef4 <ILI9341_SendData+0x48>)
 8001ec0:	f001 fe44 	bl	8003b4c <HAL_GPIO_WritePin>
    DC_DATA();
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001eca:	480a      	ldr	r0, [pc, #40]	@ (8001ef4 <ILI9341_SendData+0x48>)
 8001ecc:	f001 fe3e 	bl	8003b4c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, data, size, HAL_MAX_DELAY);
 8001ed0:	887a      	ldrh	r2, [r7, #2]
 8001ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed6:	6879      	ldr	r1, [r7, #4]
 8001ed8:	4807      	ldr	r0, [pc, #28]	@ (8001ef8 <ILI9341_SendData+0x4c>)
 8001eda:	f002 fcce 	bl	800487a <HAL_SPI_Transmit>
    CS_HIGH();
 8001ede:	2201      	movs	r2, #1
 8001ee0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001ee4:	4803      	ldr	r0, [pc, #12]	@ (8001ef4 <ILI9341_SendData+0x48>)
 8001ee6:	f001 fe31 	bl	8003b4c <HAL_GPIO_WritePin>
}
 8001eea:	bf00      	nop
 8001eec:	3708      	adds	r7, #8
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	40020400 	.word	0x40020400
 8001ef8:	200012a8 	.word	0x200012a8

08001efc <ILI9341_Init>:
    HAL_SPI_Transmit(&hspi2, &data, 1, HAL_MAX_DELAY);
    CS_HIGH();
}

// Initialization sequence for ILI9341
void ILI9341_Init(void) {
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
    // Reset the display
    RST_LOW();
 8001f02:	2200      	movs	r2, #0
 8001f04:	2180      	movs	r1, #128	@ 0x80
 8001f06:	4863      	ldr	r0, [pc, #396]	@ (8002094 <ILI9341_Init+0x198>)
 8001f08:	f001 fe20 	bl	8003b4c <HAL_GPIO_WritePin>
    HAL_Delay(10);  // 10ms delay
 8001f0c:	200a      	movs	r0, #10
 8001f0e:	f000 ffe7 	bl	8002ee0 <HAL_Delay>
    RST_HIGH();
 8001f12:	2201      	movs	r2, #1
 8001f14:	2180      	movs	r1, #128	@ 0x80
 8001f16:	485f      	ldr	r0, [pc, #380]	@ (8002094 <ILI9341_Init+0x198>)
 8001f18:	f001 fe18 	bl	8003b4c <HAL_GPIO_WritePin>
    HAL_Delay(120); // 120ms delay after reset
 8001f1c:	2078      	movs	r0, #120	@ 0x78
 8001f1e:	f000 ffdf 	bl	8002ee0 <HAL_Delay>

    // Initialization commands based on the datasheet
    uint8_t data[15];

    // Power Control A
    ILI9341_SendCommand(0xCB);
 8001f22:	20cb      	movs	r0, #203	@ 0xcb
 8001f24:	f7ff ff9c 	bl	8001e60 <ILI9341_SendCommand>
    data[0] = 0x39; data[1] = 0x2C; data[2] = 0x00; data[3] = 0x34; data[4] = 0x02;
 8001f28:	2339      	movs	r3, #57	@ 0x39
 8001f2a:	703b      	strb	r3, [r7, #0]
 8001f2c:	232c      	movs	r3, #44	@ 0x2c
 8001f2e:	707b      	strb	r3, [r7, #1]
 8001f30:	2300      	movs	r3, #0
 8001f32:	70bb      	strb	r3, [r7, #2]
 8001f34:	2334      	movs	r3, #52	@ 0x34
 8001f36:	70fb      	strb	r3, [r7, #3]
 8001f38:	2302      	movs	r3, #2
 8001f3a:	713b      	strb	r3, [r7, #4]
    ILI9341_SendData(data, 5);
 8001f3c:	463b      	mov	r3, r7
 8001f3e:	2105      	movs	r1, #5
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7ff ffb3 	bl	8001eac <ILI9341_SendData>

    // Power Control B
    ILI9341_SendCommand(0xCF);
 8001f46:	20cf      	movs	r0, #207	@ 0xcf
 8001f48:	f7ff ff8a 	bl	8001e60 <ILI9341_SendCommand>
    data[0] = 0x00; data[1] = 0xC1; data[2] = 0x30;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	703b      	strb	r3, [r7, #0]
 8001f50:	23c1      	movs	r3, #193	@ 0xc1
 8001f52:	707b      	strb	r3, [r7, #1]
 8001f54:	2330      	movs	r3, #48	@ 0x30
 8001f56:	70bb      	strb	r3, [r7, #2]
    ILI9341_SendData(data, 3);
 8001f58:	463b      	mov	r3, r7
 8001f5a:	2103      	movs	r1, #3
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff ffa5 	bl	8001eac <ILI9341_SendData>

    // Driver Timing Control A
    ILI9341_SendCommand(0xE8);
 8001f62:	20e8      	movs	r0, #232	@ 0xe8
 8001f64:	f7ff ff7c 	bl	8001e60 <ILI9341_SendCommand>
    data[0] = 0x85; data[1] = 0x00; data[2] = 0x78;
 8001f68:	2385      	movs	r3, #133	@ 0x85
 8001f6a:	703b      	strb	r3, [r7, #0]
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	707b      	strb	r3, [r7, #1]
 8001f70:	2378      	movs	r3, #120	@ 0x78
 8001f72:	70bb      	strb	r3, [r7, #2]
    ILI9341_SendData(data, 3);
 8001f74:	463b      	mov	r3, r7
 8001f76:	2103      	movs	r1, #3
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f7ff ff97 	bl	8001eac <ILI9341_SendData>

    // Driver Timing Control B
    ILI9341_SendCommand(0xEA);
 8001f7e:	20ea      	movs	r0, #234	@ 0xea
 8001f80:	f7ff ff6e 	bl	8001e60 <ILI9341_SendCommand>
    data[0] = 0x00; data[1] = 0x00;
 8001f84:	2300      	movs	r3, #0
 8001f86:	703b      	strb	r3, [r7, #0]
 8001f88:	2300      	movs	r3, #0
 8001f8a:	707b      	strb	r3, [r7, #1]
    ILI9341_SendData(data, 2);
 8001f8c:	463b      	mov	r3, r7
 8001f8e:	2102      	movs	r1, #2
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7ff ff8b 	bl	8001eac <ILI9341_SendData>

    // Power On Sequence Control
    ILI9341_SendCommand(0xED);
 8001f96:	20ed      	movs	r0, #237	@ 0xed
 8001f98:	f7ff ff62 	bl	8001e60 <ILI9341_SendCommand>
    data[0] = 0x64; data[1] = 0x03; data[2] = 0x12; data[3] = 0x81;
 8001f9c:	2364      	movs	r3, #100	@ 0x64
 8001f9e:	703b      	strb	r3, [r7, #0]
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	707b      	strb	r3, [r7, #1]
 8001fa4:	2312      	movs	r3, #18
 8001fa6:	70bb      	strb	r3, [r7, #2]
 8001fa8:	2381      	movs	r3, #129	@ 0x81
 8001faa:	70fb      	strb	r3, [r7, #3]
    ILI9341_SendData(data, 4);
 8001fac:	463b      	mov	r3, r7
 8001fae:	2104      	movs	r1, #4
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff ff7b 	bl	8001eac <ILI9341_SendData>

    // Pump Ratio Control
    ILI9341_SendCommand(0xF7);
 8001fb6:	20f7      	movs	r0, #247	@ 0xf7
 8001fb8:	f7ff ff52 	bl	8001e60 <ILI9341_SendCommand>
    data[0] = 0x20;
 8001fbc:	2320      	movs	r3, #32
 8001fbe:	703b      	strb	r3, [r7, #0]
    ILI9341_SendData(data, 1);
 8001fc0:	463b      	mov	r3, r7
 8001fc2:	2101      	movs	r1, #1
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7ff ff71 	bl	8001eac <ILI9341_SendData>

    // Power Control 1
    ILI9341_SendCommand(0xC0);
 8001fca:	20c0      	movs	r0, #192	@ 0xc0
 8001fcc:	f7ff ff48 	bl	8001e60 <ILI9341_SendCommand>
    data[0] = 0x23;
 8001fd0:	2323      	movs	r3, #35	@ 0x23
 8001fd2:	703b      	strb	r3, [r7, #0]
    ILI9341_SendData(data, 1);
 8001fd4:	463b      	mov	r3, r7
 8001fd6:	2101      	movs	r1, #1
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7ff ff67 	bl	8001eac <ILI9341_SendData>

    // Power Control 2
    ILI9341_SendCommand(0xC1);
 8001fde:	20c1      	movs	r0, #193	@ 0xc1
 8001fe0:	f7ff ff3e 	bl	8001e60 <ILI9341_SendCommand>
    data[0] = 0x10;
 8001fe4:	2310      	movs	r3, #16
 8001fe6:	703b      	strb	r3, [r7, #0]
    ILI9341_SendData(data, 1);
 8001fe8:	463b      	mov	r3, r7
 8001fea:	2101      	movs	r1, #1
 8001fec:	4618      	mov	r0, r3
 8001fee:	f7ff ff5d 	bl	8001eac <ILI9341_SendData>

    // VCOM Control 1
    ILI9341_SendCommand(0xC5);
 8001ff2:	20c5      	movs	r0, #197	@ 0xc5
 8001ff4:	f7ff ff34 	bl	8001e60 <ILI9341_SendCommand>
    data[0] = 0x3E; data[1] = 0x28;
 8001ff8:	233e      	movs	r3, #62	@ 0x3e
 8001ffa:	703b      	strb	r3, [r7, #0]
 8001ffc:	2328      	movs	r3, #40	@ 0x28
 8001ffe:	707b      	strb	r3, [r7, #1]
    ILI9341_SendData(data, 2);
 8002000:	463b      	mov	r3, r7
 8002002:	2102      	movs	r1, #2
 8002004:	4618      	mov	r0, r3
 8002006:	f7ff ff51 	bl	8001eac <ILI9341_SendData>

    // VCOM Control 2
    ILI9341_SendCommand(0xC7);
 800200a:	20c7      	movs	r0, #199	@ 0xc7
 800200c:	f7ff ff28 	bl	8001e60 <ILI9341_SendCommand>
    data[0] = 0x86;
 8002010:	2386      	movs	r3, #134	@ 0x86
 8002012:	703b      	strb	r3, [r7, #0]
    ILI9341_SendData(data, 1);
 8002014:	463b      	mov	r3, r7
 8002016:	2101      	movs	r1, #1
 8002018:	4618      	mov	r0, r3
 800201a:	f7ff ff47 	bl	8001eac <ILI9341_SendData>

    // Memory Access Control
    ILI9341_SendCommand(0x36);
 800201e:	2036      	movs	r0, #54	@ 0x36
 8002020:	f7ff ff1e 	bl	8001e60 <ILI9341_SendCommand>
    data[0] = 0x48;
 8002024:	2348      	movs	r3, #72	@ 0x48
 8002026:	703b      	strb	r3, [r7, #0]
    ILI9341_SendData(data, 1);
 8002028:	463b      	mov	r3, r7
 800202a:	2101      	movs	r1, #1
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff ff3d 	bl	8001eac <ILI9341_SendData>

    // Pixel Format Set
    ILI9341_SendCommand(0x3A);
 8002032:	203a      	movs	r0, #58	@ 0x3a
 8002034:	f7ff ff14 	bl	8001e60 <ILI9341_SendCommand>
    data[0] = 0x55;  // 16-bit RGB565
 8002038:	2355      	movs	r3, #85	@ 0x55
 800203a:	703b      	strb	r3, [r7, #0]
    ILI9341_SendData(data, 1);
 800203c:	463b      	mov	r3, r7
 800203e:	2101      	movs	r1, #1
 8002040:	4618      	mov	r0, r3
 8002042:	f7ff ff33 	bl	8001eac <ILI9341_SendData>

    // Frame Rate Control
    ILI9341_SendCommand(0xB1);
 8002046:	20b1      	movs	r0, #177	@ 0xb1
 8002048:	f7ff ff0a 	bl	8001e60 <ILI9341_SendCommand>
    data[0] = 0x00; data[1] = 0x18;
 800204c:	2300      	movs	r3, #0
 800204e:	703b      	strb	r3, [r7, #0]
 8002050:	2318      	movs	r3, #24
 8002052:	707b      	strb	r3, [r7, #1]
    ILI9341_SendData(data, 2);
 8002054:	463b      	mov	r3, r7
 8002056:	2102      	movs	r1, #2
 8002058:	4618      	mov	r0, r3
 800205a:	f7ff ff27 	bl	8001eac <ILI9341_SendData>

    // Display Function Control
    ILI9341_SendCommand(0xB6);
 800205e:	20b6      	movs	r0, #182	@ 0xb6
 8002060:	f7ff fefe 	bl	8001e60 <ILI9341_SendCommand>
    data[0] = 0x08; data[1] = 0x82; data[2] = 0x27;
 8002064:	2308      	movs	r3, #8
 8002066:	703b      	strb	r3, [r7, #0]
 8002068:	2382      	movs	r3, #130	@ 0x82
 800206a:	707b      	strb	r3, [r7, #1]
 800206c:	2327      	movs	r3, #39	@ 0x27
 800206e:	70bb      	strb	r3, [r7, #2]
    ILI9341_SendData(data, 3);
 8002070:	463b      	mov	r3, r7
 8002072:	2103      	movs	r1, #3
 8002074:	4618      	mov	r0, r3
 8002076:	f7ff ff19 	bl	8001eac <ILI9341_SendData>

    // Exit Sleep Mode
    ILI9341_SendCommand(0x11);
 800207a:	2011      	movs	r0, #17
 800207c:	f7ff fef0 	bl	8001e60 <ILI9341_SendCommand>
    HAL_Delay(120);
 8002080:	2078      	movs	r0, #120	@ 0x78
 8002082:	f000 ff2d 	bl	8002ee0 <HAL_Delay>

    // Turn on Display
    ILI9341_SendCommand(0x29);
 8002086:	2029      	movs	r0, #41	@ 0x29
 8002088:	f7ff feea 	bl	8001e60 <ILI9341_SendCommand>
}
 800208c:	bf00      	nop
 800208e:	3710      	adds	r7, #16
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	40020800 	.word	0x40020800

08002098 <ILI9341_SetAddressWindow>:
        ILI9341_SendData(buffer, sizeof(buffer));
    }
}


void ILI9341_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8002098:	b590      	push	{r4, r7, lr}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	4604      	mov	r4, r0
 80020a0:	4608      	mov	r0, r1
 80020a2:	4611      	mov	r1, r2
 80020a4:	461a      	mov	r2, r3
 80020a6:	4623      	mov	r3, r4
 80020a8:	80fb      	strh	r3, [r7, #6]
 80020aa:	4603      	mov	r3, r0
 80020ac:	80bb      	strh	r3, [r7, #4]
 80020ae:	460b      	mov	r3, r1
 80020b0:	807b      	strh	r3, [r7, #2]
 80020b2:	4613      	mov	r3, r2
 80020b4:	803b      	strh	r3, [r7, #0]
    // Set column address
    ILI9341_SendCommand(0x2A); // Column Address Set
 80020b6:	202a      	movs	r0, #42	@ 0x2a
 80020b8:	f7ff fed2 	bl	8001e60 <ILI9341_SendCommand>
    uint8_t columnData[4] = {
 80020bc:	88fb      	ldrh	r3, [r7, #6]
 80020be:	0a1b      	lsrs	r3, r3, #8
 80020c0:	b29b      	uxth	r3, r3
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	733b      	strb	r3, [r7, #12]
 80020c6:	88fb      	ldrh	r3, [r7, #6]
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	737b      	strb	r3, [r7, #13]
 80020cc:	887b      	ldrh	r3, [r7, #2]
 80020ce:	0a1b      	lsrs	r3, r3, #8
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	73bb      	strb	r3, [r7, #14]
 80020d6:	887b      	ldrh	r3, [r7, #2]
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	73fb      	strb	r3, [r7, #15]
        (x0 >> 8) & 0xFF, x0 & 0xFF, // Start column
        (x1 >> 8) & 0xFF, x1 & 0xFF  // End column
    };
    ILI9341_SendData(columnData, 4);
 80020dc:	f107 030c 	add.w	r3, r7, #12
 80020e0:	2104      	movs	r1, #4
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7ff fee2 	bl	8001eac <ILI9341_SendData>

    // Set row address
    ILI9341_SendCommand(0x2B); // Page Address Set
 80020e8:	202b      	movs	r0, #43	@ 0x2b
 80020ea:	f7ff feb9 	bl	8001e60 <ILI9341_SendCommand>
    uint8_t rowData[4] = {
 80020ee:	88bb      	ldrh	r3, [r7, #4]
 80020f0:	0a1b      	lsrs	r3, r3, #8
 80020f2:	b29b      	uxth	r3, r3
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	723b      	strb	r3, [r7, #8]
 80020f8:	88bb      	ldrh	r3, [r7, #4]
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	727b      	strb	r3, [r7, #9]
 80020fe:	883b      	ldrh	r3, [r7, #0]
 8002100:	0a1b      	lsrs	r3, r3, #8
 8002102:	b29b      	uxth	r3, r3
 8002104:	b2db      	uxtb	r3, r3
 8002106:	72bb      	strb	r3, [r7, #10]
 8002108:	883b      	ldrh	r3, [r7, #0]
 800210a:	b2db      	uxtb	r3, r3
 800210c:	72fb      	strb	r3, [r7, #11]
        (y0 >> 8) & 0xFF, y0 & 0xFF, // Start row
        (y1 >> 8) & 0xFF, y1 & 0xFF  // End row
    };
    ILI9341_SendData(rowData, 4);
 800210e:	f107 0308 	add.w	r3, r7, #8
 8002112:	2104      	movs	r1, #4
 8002114:	4618      	mov	r0, r3
 8002116:	f7ff fec9 	bl	8001eac <ILI9341_SendData>

    // Prepare for memory write
    ILI9341_SendCommand(0x2C); // Memory Write
 800211a:	202c      	movs	r0, #44	@ 0x2c
 800211c:	f7ff fea0 	bl	8001e60 <ILI9341_SendCommand>
}
 8002120:	bf00      	nop
 8002122:	3714      	adds	r7, #20
 8002124:	46bd      	mov	sp, r7
 8002126:	bd90      	pop	{r4, r7, pc}

08002128 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800212c:	f000 fe66 	bl	8002dfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002130:	f000 f816 	bl	8002160 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002134:	f000 f95e 	bl	80023f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8002138:	f000 f934 	bl	80023a4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800213c:	f000 f8de 	bl	80022fc <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8002140:	f000 f8a6 	bl	8002290 <MX_SPI2_Init>
  MX_I2C1_Init();
 8002144:	f000 f876 	bl	8002234 <MX_I2C1_Init>
  MX_FATFS_Init();
 8002148:	f003 ffb0 	bl	80060ac <MX_FATFS_Init>
  MX_USART2_UART_Init();
 800214c:	f000 f900 	bl	8002350 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Init();
 8002150:	f7ff fed4 	bl	8001efc <ILI9341_Init>
  SD_Init();
 8002154:	f7ff fb84 	bl	8001860 <SD_Init>
  display_images();
 8002158:	f7ff fe36 	bl	8001dc8 <display_images>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800215c:	bf00      	nop
 800215e:	e7fd      	b.n	800215c <main+0x34>

08002160 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b094      	sub	sp, #80	@ 0x50
 8002164:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002166:	f107 0320 	add.w	r3, r7, #32
 800216a:	2230      	movs	r2, #48	@ 0x30
 800216c:	2100      	movs	r1, #0
 800216e:	4618      	mov	r0, r3
 8002170:	f007 ffa2 	bl	800a0b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002174:	f107 030c 	add.w	r3, r7, #12
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	605a      	str	r2, [r3, #4]
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	60da      	str	r2, [r3, #12]
 8002182:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002184:	2300      	movs	r3, #0
 8002186:	60bb      	str	r3, [r7, #8]
 8002188:	4b28      	ldr	r3, [pc, #160]	@ (800222c <SystemClock_Config+0xcc>)
 800218a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218c:	4a27      	ldr	r2, [pc, #156]	@ (800222c <SystemClock_Config+0xcc>)
 800218e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002192:	6413      	str	r3, [r2, #64]	@ 0x40
 8002194:	4b25      	ldr	r3, [pc, #148]	@ (800222c <SystemClock_Config+0xcc>)
 8002196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002198:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800219c:	60bb      	str	r3, [r7, #8]
 800219e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80021a0:	2300      	movs	r3, #0
 80021a2:	607b      	str	r3, [r7, #4]
 80021a4:	4b22      	ldr	r3, [pc, #136]	@ (8002230 <SystemClock_Config+0xd0>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a21      	ldr	r2, [pc, #132]	@ (8002230 <SystemClock_Config+0xd0>)
 80021aa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80021ae:	6013      	str	r3, [r2, #0]
 80021b0:	4b1f      	ldr	r3, [pc, #124]	@ (8002230 <SystemClock_Config+0xd0>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80021b8:	607b      	str	r3, [r7, #4]
 80021ba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80021bc:	2302      	movs	r3, #2
 80021be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021c0:	2301      	movs	r3, #1
 80021c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021c4:	2310      	movs	r3, #16
 80021c6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021c8:	2302      	movs	r3, #2
 80021ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80021cc:	2300      	movs	r3, #0
 80021ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80021d0:	2308      	movs	r3, #8
 80021d2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80021d4:	23c0      	movs	r3, #192	@ 0xc0
 80021d6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80021d8:	2304      	movs	r3, #4
 80021da:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80021dc:	2308      	movs	r3, #8
 80021de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021e0:	f107 0320 	add.w	r3, r7, #32
 80021e4:	4618      	mov	r0, r3
 80021e6:	f001 fe27 	bl	8003e38 <HAL_RCC_OscConfig>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80021f0:	f000 fa88 	bl	8002704 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021f4:	230f      	movs	r3, #15
 80021f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021f8:	2302      	movs	r3, #2
 80021fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021fc:	2300      	movs	r3, #0
 80021fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002200:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002204:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002206:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800220a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800220c:	f107 030c 	add.w	r3, r7, #12
 8002210:	2103      	movs	r1, #3
 8002212:	4618      	mov	r0, r3
 8002214:	f002 f888 	bl	8004328 <HAL_RCC_ClockConfig>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800221e:	f000 fa71 	bl	8002704 <Error_Handler>
  }
}
 8002222:	bf00      	nop
 8002224:	3750      	adds	r7, #80	@ 0x50
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	40023800 	.word	0x40023800
 8002230:	40007000 	.word	0x40007000

08002234 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002238:	4b12      	ldr	r3, [pc, #72]	@ (8002284 <MX_I2C1_Init+0x50>)
 800223a:	4a13      	ldr	r2, [pc, #76]	@ (8002288 <MX_I2C1_Init+0x54>)
 800223c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800223e:	4b11      	ldr	r3, [pc, #68]	@ (8002284 <MX_I2C1_Init+0x50>)
 8002240:	4a12      	ldr	r2, [pc, #72]	@ (800228c <MX_I2C1_Init+0x58>)
 8002242:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002244:	4b0f      	ldr	r3, [pc, #60]	@ (8002284 <MX_I2C1_Init+0x50>)
 8002246:	2200      	movs	r2, #0
 8002248:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800224a:	4b0e      	ldr	r3, [pc, #56]	@ (8002284 <MX_I2C1_Init+0x50>)
 800224c:	2200      	movs	r2, #0
 800224e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002250:	4b0c      	ldr	r3, [pc, #48]	@ (8002284 <MX_I2C1_Init+0x50>)
 8002252:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002256:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002258:	4b0a      	ldr	r3, [pc, #40]	@ (8002284 <MX_I2C1_Init+0x50>)
 800225a:	2200      	movs	r2, #0
 800225c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800225e:	4b09      	ldr	r3, [pc, #36]	@ (8002284 <MX_I2C1_Init+0x50>)
 8002260:	2200      	movs	r2, #0
 8002262:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002264:	4b07      	ldr	r3, [pc, #28]	@ (8002284 <MX_I2C1_Init+0x50>)
 8002266:	2200      	movs	r2, #0
 8002268:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800226a:	4b06      	ldr	r3, [pc, #24]	@ (8002284 <MX_I2C1_Init+0x50>)
 800226c:	2200      	movs	r2, #0
 800226e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002270:	4804      	ldr	r0, [pc, #16]	@ (8002284 <MX_I2C1_Init+0x50>)
 8002272:	f001 fc9d 	bl	8003bb0 <HAL_I2C_Init>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d001      	beq.n	8002280 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800227c:	f000 fa42 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002280:	bf00      	nop
 8002282:	bd80      	pop	{r7, pc}
 8002284:	20001254 	.word	0x20001254
 8002288:	40005400 	.word	0x40005400
 800228c:	000186a0 	.word	0x000186a0

08002290 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002294:	4b17      	ldr	r3, [pc, #92]	@ (80022f4 <MX_SPI2_Init+0x64>)
 8002296:	4a18      	ldr	r2, [pc, #96]	@ (80022f8 <MX_SPI2_Init+0x68>)
 8002298:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800229a:	4b16      	ldr	r3, [pc, #88]	@ (80022f4 <MX_SPI2_Init+0x64>)
 800229c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80022a0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80022a2:	4b14      	ldr	r3, [pc, #80]	@ (80022f4 <MX_SPI2_Init+0x64>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80022a8:	4b12      	ldr	r3, [pc, #72]	@ (80022f4 <MX_SPI2_Init+0x64>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80022ae:	4b11      	ldr	r3, [pc, #68]	@ (80022f4 <MX_SPI2_Init+0x64>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022b4:	4b0f      	ldr	r3, [pc, #60]	@ (80022f4 <MX_SPI2_Init+0x64>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80022ba:	4b0e      	ldr	r3, [pc, #56]	@ (80022f4 <MX_SPI2_Init+0x64>)
 80022bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022c0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80022c2:	4b0c      	ldr	r3, [pc, #48]	@ (80022f4 <MX_SPI2_Init+0x64>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022c8:	4b0a      	ldr	r3, [pc, #40]	@ (80022f4 <MX_SPI2_Init+0x64>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80022ce:	4b09      	ldr	r3, [pc, #36]	@ (80022f4 <MX_SPI2_Init+0x64>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022d4:	4b07      	ldr	r3, [pc, #28]	@ (80022f4 <MX_SPI2_Init+0x64>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80022da:	4b06      	ldr	r3, [pc, #24]	@ (80022f4 <MX_SPI2_Init+0x64>)
 80022dc:	220a      	movs	r2, #10
 80022de:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80022e0:	4804      	ldr	r0, [pc, #16]	@ (80022f4 <MX_SPI2_Init+0x64>)
 80022e2:	f002 fa41 	bl	8004768 <HAL_SPI_Init>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80022ec:	f000 fa0a 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80022f0:	bf00      	nop
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	200012a8 	.word	0x200012a8
 80022f8:	40003800 	.word	0x40003800

080022fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002300:	4b11      	ldr	r3, [pc, #68]	@ (8002348 <MX_USART1_UART_Init+0x4c>)
 8002302:	4a12      	ldr	r2, [pc, #72]	@ (800234c <MX_USART1_UART_Init+0x50>)
 8002304:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002306:	4b10      	ldr	r3, [pc, #64]	@ (8002348 <MX_USART1_UART_Init+0x4c>)
 8002308:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800230c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800230e:	4b0e      	ldr	r3, [pc, #56]	@ (8002348 <MX_USART1_UART_Init+0x4c>)
 8002310:	2200      	movs	r2, #0
 8002312:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002314:	4b0c      	ldr	r3, [pc, #48]	@ (8002348 <MX_USART1_UART_Init+0x4c>)
 8002316:	2200      	movs	r2, #0
 8002318:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800231a:	4b0b      	ldr	r3, [pc, #44]	@ (8002348 <MX_USART1_UART_Init+0x4c>)
 800231c:	2200      	movs	r2, #0
 800231e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002320:	4b09      	ldr	r3, [pc, #36]	@ (8002348 <MX_USART1_UART_Init+0x4c>)
 8002322:	220c      	movs	r2, #12
 8002324:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002326:	4b08      	ldr	r3, [pc, #32]	@ (8002348 <MX_USART1_UART_Init+0x4c>)
 8002328:	2200      	movs	r2, #0
 800232a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800232c:	4b06      	ldr	r3, [pc, #24]	@ (8002348 <MX_USART1_UART_Init+0x4c>)
 800232e:	2200      	movs	r2, #0
 8002330:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8002332:	4805      	ldr	r0, [pc, #20]	@ (8002348 <MX_USART1_UART_Init+0x4c>)
 8002334:	f002 feba 	bl	80050ac <HAL_HalfDuplex_Init>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800233e:	f000 f9e1 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002342:	bf00      	nop
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	20001300 	.word	0x20001300
 800234c:	40011000 	.word	0x40011000

08002350 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002354:	4b11      	ldr	r3, [pc, #68]	@ (800239c <MX_USART2_UART_Init+0x4c>)
 8002356:	4a12      	ldr	r2, [pc, #72]	@ (80023a0 <MX_USART2_UART_Init+0x50>)
 8002358:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800235a:	4b10      	ldr	r3, [pc, #64]	@ (800239c <MX_USART2_UART_Init+0x4c>)
 800235c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002360:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002362:	4b0e      	ldr	r3, [pc, #56]	@ (800239c <MX_USART2_UART_Init+0x4c>)
 8002364:	2200      	movs	r2, #0
 8002366:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002368:	4b0c      	ldr	r3, [pc, #48]	@ (800239c <MX_USART2_UART_Init+0x4c>)
 800236a:	2200      	movs	r2, #0
 800236c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800236e:	4b0b      	ldr	r3, [pc, #44]	@ (800239c <MX_USART2_UART_Init+0x4c>)
 8002370:	2200      	movs	r2, #0
 8002372:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002374:	4b09      	ldr	r3, [pc, #36]	@ (800239c <MX_USART2_UART_Init+0x4c>)
 8002376:	220c      	movs	r2, #12
 8002378:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800237a:	4b08      	ldr	r3, [pc, #32]	@ (800239c <MX_USART2_UART_Init+0x4c>)
 800237c:	2200      	movs	r2, #0
 800237e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002380:	4b06      	ldr	r3, [pc, #24]	@ (800239c <MX_USART2_UART_Init+0x4c>)
 8002382:	2200      	movs	r2, #0
 8002384:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002386:	4805      	ldr	r0, [pc, #20]	@ (800239c <MX_USART2_UART_Init+0x4c>)
 8002388:	f002 fe40 	bl	800500c <HAL_UART_Init>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002392:	f000 f9b7 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002396:	bf00      	nop
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	20001348 	.word	0x20001348
 80023a0:	40004400 	.word	0x40004400

080023a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80023aa:	2300      	movs	r3, #0
 80023ac:	607b      	str	r3, [r7, #4]
 80023ae:	4b10      	ldr	r3, [pc, #64]	@ (80023f0 <MX_DMA_Init+0x4c>)
 80023b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b2:	4a0f      	ldr	r2, [pc, #60]	@ (80023f0 <MX_DMA_Init+0x4c>)
 80023b4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80023b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80023ba:	4b0d      	ldr	r3, [pc, #52]	@ (80023f0 <MX_DMA_Init+0x4c>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023c2:	607b      	str	r3, [r7, #4]
 80023c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80023c6:	2200      	movs	r2, #0
 80023c8:	2100      	movs	r1, #0
 80023ca:	203a      	movs	r0, #58	@ 0x3a
 80023cc:	f000 fe87 	bl	80030de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80023d0:	203a      	movs	r0, #58	@ 0x3a
 80023d2:	f000 fea0 	bl	8003116 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80023d6:	2200      	movs	r2, #0
 80023d8:	2100      	movs	r1, #0
 80023da:	2046      	movs	r0, #70	@ 0x46
 80023dc:	f000 fe7f 	bl	80030de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80023e0:	2046      	movs	r0, #70	@ 0x46
 80023e2:	f000 fe98 	bl	8003116 <HAL_NVIC_EnableIRQ>

}
 80023e6:	bf00      	nop
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	40023800 	.word	0x40023800

080023f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b08c      	sub	sp, #48	@ 0x30
 80023f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023fa:	f107 031c 	add.w	r3, r7, #28
 80023fe:	2200      	movs	r2, #0
 8002400:	601a      	str	r2, [r3, #0]
 8002402:	605a      	str	r2, [r3, #4]
 8002404:	609a      	str	r2, [r3, #8]
 8002406:	60da      	str	r2, [r3, #12]
 8002408:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800240a:	2300      	movs	r3, #0
 800240c:	61bb      	str	r3, [r7, #24]
 800240e:	4bae      	ldr	r3, [pc, #696]	@ (80026c8 <MX_GPIO_Init+0x2d4>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002412:	4aad      	ldr	r2, [pc, #692]	@ (80026c8 <MX_GPIO_Init+0x2d4>)
 8002414:	f043 0310 	orr.w	r3, r3, #16
 8002418:	6313      	str	r3, [r2, #48]	@ 0x30
 800241a:	4bab      	ldr	r3, [pc, #684]	@ (80026c8 <MX_GPIO_Init+0x2d4>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800241e:	f003 0310 	and.w	r3, r3, #16
 8002422:	61bb      	str	r3, [r7, #24]
 8002424:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002426:	2300      	movs	r3, #0
 8002428:	617b      	str	r3, [r7, #20]
 800242a:	4ba7      	ldr	r3, [pc, #668]	@ (80026c8 <MX_GPIO_Init+0x2d4>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242e:	4aa6      	ldr	r2, [pc, #664]	@ (80026c8 <MX_GPIO_Init+0x2d4>)
 8002430:	f043 0304 	orr.w	r3, r3, #4
 8002434:	6313      	str	r3, [r2, #48]	@ 0x30
 8002436:	4ba4      	ldr	r3, [pc, #656]	@ (80026c8 <MX_GPIO_Init+0x2d4>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243a:	f003 0304 	and.w	r3, r3, #4
 800243e:	617b      	str	r3, [r7, #20]
 8002440:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002442:	2300      	movs	r3, #0
 8002444:	613b      	str	r3, [r7, #16]
 8002446:	4ba0      	ldr	r3, [pc, #640]	@ (80026c8 <MX_GPIO_Init+0x2d4>)
 8002448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800244a:	4a9f      	ldr	r2, [pc, #636]	@ (80026c8 <MX_GPIO_Init+0x2d4>)
 800244c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002450:	6313      	str	r3, [r2, #48]	@ 0x30
 8002452:	4b9d      	ldr	r3, [pc, #628]	@ (80026c8 <MX_GPIO_Init+0x2d4>)
 8002454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800245a:	613b      	str	r3, [r7, #16]
 800245c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800245e:	2300      	movs	r3, #0
 8002460:	60fb      	str	r3, [r7, #12]
 8002462:	4b99      	ldr	r3, [pc, #612]	@ (80026c8 <MX_GPIO_Init+0x2d4>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002466:	4a98      	ldr	r2, [pc, #608]	@ (80026c8 <MX_GPIO_Init+0x2d4>)
 8002468:	f043 0301 	orr.w	r3, r3, #1
 800246c:	6313      	str	r3, [r2, #48]	@ 0x30
 800246e:	4b96      	ldr	r3, [pc, #600]	@ (80026c8 <MX_GPIO_Init+0x2d4>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002472:	f003 0301 	and.w	r3, r3, #1
 8002476:	60fb      	str	r3, [r7, #12]
 8002478:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800247a:	2300      	movs	r3, #0
 800247c:	60bb      	str	r3, [r7, #8]
 800247e:	4b92      	ldr	r3, [pc, #584]	@ (80026c8 <MX_GPIO_Init+0x2d4>)
 8002480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002482:	4a91      	ldr	r2, [pc, #580]	@ (80026c8 <MX_GPIO_Init+0x2d4>)
 8002484:	f043 0302 	orr.w	r3, r3, #2
 8002488:	6313      	str	r3, [r2, #48]	@ 0x30
 800248a:	4b8f      	ldr	r3, [pc, #572]	@ (80026c8 <MX_GPIO_Init+0x2d4>)
 800248c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248e:	f003 0302 	and.w	r3, r3, #2
 8002492:	60bb      	str	r3, [r7, #8]
 8002494:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002496:	2300      	movs	r3, #0
 8002498:	607b      	str	r3, [r7, #4]
 800249a:	4b8b      	ldr	r3, [pc, #556]	@ (80026c8 <MX_GPIO_Init+0x2d4>)
 800249c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249e:	4a8a      	ldr	r2, [pc, #552]	@ (80026c8 <MX_GPIO_Init+0x2d4>)
 80024a0:	f043 0308 	orr.w	r3, r3, #8
 80024a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024a6:	4b88      	ldr	r3, [pc, #544]	@ (80026c8 <MX_GPIO_Init+0x2d4>)
 80024a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024aa:	f003 0308 	and.w	r3, r3, #8
 80024ae:	607b      	str	r3, [r7, #4]
 80024b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80024b2:	2200      	movs	r2, #0
 80024b4:	2108      	movs	r1, #8
 80024b6:	4885      	ldr	r0, [pc, #532]	@ (80026cc <MX_GPIO_Init+0x2d8>)
 80024b8:	f001 fb48 	bl	8003b4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80024bc:	2201      	movs	r2, #1
 80024be:	2101      	movs	r1, #1
 80024c0:	4883      	ldr	r0, [pc, #524]	@ (80026d0 <MX_GPIO_Init+0x2dc>)
 80024c2:	f001 fb43 	bl	8003b4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_12, GPIO_PIN_RESET);
 80024c6:	2200      	movs	r2, #0
 80024c8:	f44f 51a0 	mov.w	r1, #5120	@ 0x1400
 80024cc:	4881      	ldr	r0, [pc, #516]	@ (80026d4 <MX_GPIO_Init+0x2e0>)
 80024ce:	f001 fb3d 	bl	8003b4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|LD4_Pin|LD3_Pin|LD5_Pin
 80024d2:	2200      	movs	r2, #0
 80024d4:	f24f 2110 	movw	r1, #61968	@ 0xf210
 80024d8:	487f      	ldr	r0, [pc, #508]	@ (80026d8 <MX_GPIO_Init+0x2e4>)
 80024da:	f001 fb37 	bl	8003b4c <HAL_GPIO_WritePin>
                          |LD6_Pin|Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80024de:	2200      	movs	r2, #0
 80024e0:	2180      	movs	r1, #128	@ 0x80
 80024e2:	487b      	ldr	r0, [pc, #492]	@ (80026d0 <MX_GPIO_Init+0x2dc>)
 80024e4:	f001 fb32 	bl	8003b4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80024e8:	2200      	movs	r2, #0
 80024ea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80024ee:	487b      	ldr	r0, [pc, #492]	@ (80026dc <MX_GPIO_Init+0x2e8>)
 80024f0:	f001 fb2c 	bl	8003b4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80024f4:	2304      	movs	r3, #4
 80024f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024f8:	2300      	movs	r3, #0
 80024fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fc:	2300      	movs	r3, #0
 80024fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002500:	f107 031c 	add.w	r3, r7, #28
 8002504:	4619      	mov	r1, r3
 8002506:	4871      	ldr	r0, [pc, #452]	@ (80026cc <MX_GPIO_Init+0x2d8>)
 8002508:	f001 f99c 	bl	8003844 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800250c:	2308      	movs	r3, #8
 800250e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002510:	2301      	movs	r3, #1
 8002512:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002514:	2300      	movs	r3, #0
 8002516:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002518:	2300      	movs	r3, #0
 800251a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800251c:	f107 031c 	add.w	r3, r7, #28
 8002520:	4619      	mov	r1, r3
 8002522:	486a      	ldr	r0, [pc, #424]	@ (80026cc <MX_GPIO_Init+0x2d8>)
 8002524:	f001 f98e 	bl	8003844 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE4 PE5 MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|MEMS_INT2_Pin;
 8002528:	2332      	movs	r3, #50	@ 0x32
 800252a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800252c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002530:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002532:	2300      	movs	r3, #0
 8002534:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002536:	f107 031c 	add.w	r3, r7, #28
 800253a:	4619      	mov	r1, r3
 800253c:	4863      	ldr	r0, [pc, #396]	@ (80026cc <MX_GPIO_Init+0x2d8>)
 800253e:	f001 f981 	bl	8003844 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin PC7 */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|GPIO_PIN_7;
 8002542:	2381      	movs	r3, #129	@ 0x81
 8002544:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002546:	2301      	movs	r3, #1
 8002548:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254a:	2300      	movs	r3, #0
 800254c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800254e:	2300      	movs	r3, #0
 8002550:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002552:	f107 031c 	add.w	r3, r7, #28
 8002556:	4619      	mov	r1, r3
 8002558:	485d      	ldr	r0, [pc, #372]	@ (80026d0 <MX_GPIO_Init+0x2dc>)
 800255a:	f001 f973 	bl	8003844 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800255e:	2308      	movs	r3, #8
 8002560:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002562:	2302      	movs	r3, #2
 8002564:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002566:	2300      	movs	r3, #0
 8002568:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800256a:	2300      	movs	r3, #0
 800256c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800256e:	2305      	movs	r3, #5
 8002570:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8002572:	f107 031c 	add.w	r3, r7, #28
 8002576:	4619      	mov	r1, r3
 8002578:	4855      	ldr	r0, [pc, #340]	@ (80026d0 <MX_GPIO_Init+0x2dc>)
 800257a:	f001 f963 	bl	8003844 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800257e:	2301      	movs	r3, #1
 8002580:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002582:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002586:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002588:	2300      	movs	r3, #0
 800258a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800258c:	f107 031c 	add.w	r3, r7, #28
 8002590:	4619      	mov	r1, r3
 8002592:	4852      	ldr	r0, [pc, #328]	@ (80026dc <MX_GPIO_Init+0x2e8>)
 8002594:	f001 f956 	bl	8003844 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8002598:	2310      	movs	r3, #16
 800259a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800259c:	2302      	movs	r3, #2
 800259e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a0:	2300      	movs	r3, #0
 80025a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025a4:	2300      	movs	r3, #0
 80025a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80025a8:	2306      	movs	r3, #6
 80025aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80025ac:	f107 031c 	add.w	r3, r7, #28
 80025b0:	4619      	mov	r1, r3
 80025b2:	484a      	ldr	r0, [pc, #296]	@ (80026dc <MX_GPIO_Init+0x2e8>)
 80025b4:	f001 f946 	bl	8003844 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80025b8:	23e0      	movs	r3, #224	@ 0xe0
 80025ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025bc:	2302      	movs	r3, #2
 80025be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c0:	2300      	movs	r3, #0
 80025c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025c4:	2303      	movs	r3, #3
 80025c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80025c8:	2305      	movs	r3, #5
 80025ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025cc:	f107 031c 	add.w	r3, r7, #28
 80025d0:	4619      	mov	r1, r3
 80025d2:	4842      	ldr	r0, [pc, #264]	@ (80026dc <MX_GPIO_Init+0x2e8>)
 80025d4:	f001 f936 	bl	8003844 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80025d8:	2320      	movs	r3, #32
 80025da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025dc:	2300      	movs	r3, #0
 80025de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e0:	2300      	movs	r3, #0
 80025e2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025e4:	f107 031c 	add.w	r3, r7, #28
 80025e8:	4619      	mov	r1, r3
 80025ea:	4839      	ldr	r0, [pc, #228]	@ (80026d0 <MX_GPIO_Init+0x2dc>)
 80025ec:	f001 f92a 	bl	8003844 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80025f0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80025f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025f6:	2301      	movs	r3, #1
 80025f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025fa:	2300      	movs	r3, #0
 80025fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025fe:	2300      	movs	r3, #0
 8002600:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002602:	f107 031c 	add.w	r3, r7, #28
 8002606:	4619      	mov	r1, r3
 8002608:	4832      	ldr	r0, [pc, #200]	@ (80026d4 <MX_GPIO_Init+0x2e0>)
 800260a:	f001 f91b 	bl	8003844 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD9 LD4_Pin LD3_Pin LD5_Pin
                           LD6_Pin Audio_RST_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|LD4_Pin|LD3_Pin|LD5_Pin
 800260e:	f24f 2310 	movw	r3, #61968	@ 0xf210
 8002612:	61fb      	str	r3, [r7, #28]
                          |LD6_Pin|Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002614:	2301      	movs	r3, #1
 8002616:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002618:	2300      	movs	r3, #0
 800261a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800261c:	2300      	movs	r3, #0
 800261e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002620:	f107 031c 	add.w	r3, r7, #28
 8002624:	4619      	mov	r1, r3
 8002626:	482c      	ldr	r0, [pc, #176]	@ (80026d8 <MX_GPIO_Init+0x2e4>)
 8002628:	f001 f90c 	bl	8003844 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800262c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002630:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002632:	2300      	movs	r3, #0
 8002634:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002636:	2300      	movs	r3, #0
 8002638:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800263a:	f107 031c 	add.w	r3, r7, #28
 800263e:	4619      	mov	r1, r3
 8002640:	4826      	ldr	r0, [pc, #152]	@ (80026dc <MX_GPIO_Init+0x2e8>)
 8002642:	f001 f8ff 	bl	8003844 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002646:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800264a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800264c:	2301      	movs	r3, #1
 800264e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002650:	2300      	movs	r3, #0
 8002652:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002654:	2300      	movs	r3, #0
 8002656:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002658:	f107 031c 	add.w	r3, r7, #28
 800265c:	4619      	mov	r1, r3
 800265e:	481f      	ldr	r0, [pc, #124]	@ (80026dc <MX_GPIO_Init+0x2e8>)
 8002660:	f001 f8f0 	bl	8003844 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8002664:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002668:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800266a:	2302      	movs	r3, #2
 800266c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266e:	2300      	movs	r3, #0
 8002670:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002672:	2303      	movs	r3, #3
 8002674:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002676:	230a      	movs	r3, #10
 8002678:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800267a:	f107 031c 	add.w	r3, r7, #28
 800267e:	4619      	mov	r1, r3
 8002680:	4816      	ldr	r0, [pc, #88]	@ (80026dc <MX_GPIO_Init+0x2e8>)
 8002682:	f001 f8df 	bl	8003844 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_SCK_Pin|I2S3_SD_Pin;
 8002686:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800268a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800268c:	2302      	movs	r3, #2
 800268e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002690:	2300      	movs	r3, #0
 8002692:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002694:	2300      	movs	r3, #0
 8002696:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002698:	2306      	movs	r3, #6
 800269a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800269c:	f107 031c 	add.w	r3, r7, #28
 80026a0:	4619      	mov	r1, r3
 80026a2:	480b      	ldr	r0, [pc, #44]	@ (80026d0 <MX_GPIO_Init+0x2dc>)
 80026a4:	f001 f8ce 	bl	8003844 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80026a8:	2320      	movs	r3, #32
 80026aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026ac:	2300      	movs	r3, #0
 80026ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b0:	2300      	movs	r3, #0
 80026b2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80026b4:	f107 031c 	add.w	r3, r7, #28
 80026b8:	4619      	mov	r1, r3
 80026ba:	4807      	ldr	r0, [pc, #28]	@ (80026d8 <MX_GPIO_Init+0x2e4>)
 80026bc:	f001 f8c2 	bl	8003844 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80026c0:	bf00      	nop
 80026c2:	3730      	adds	r7, #48	@ 0x30
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	40023800 	.word	0x40023800
 80026cc:	40021000 	.word	0x40021000
 80026d0:	40020800 	.word	0x40020800
 80026d4:	40020400 	.word	0x40020400
 80026d8:	40020c00 	.word	0x40020c00
 80026dc:	40020000 	.word	0x40020000

080026e0 <__io_putchar>:
     set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80026e8:	1d39      	adds	r1, r7, #4
 80026ea:	f04f 33ff 	mov.w	r3, #4294967295
 80026ee:	2201      	movs	r2, #1
 80026f0:	4803      	ldr	r0, [pc, #12]	@ (8002700 <__io_putchar+0x20>)
 80026f2:	f002 fd33 	bl	800515c <HAL_UART_Transmit>
  return ch;
 80026f6:	687b      	ldr	r3, [r7, #4]
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3708      	adds	r7, #8
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	20001348 	.word	0x20001348

08002704 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002708:	b672      	cpsid	i
}
 800270a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800270c:	bf00      	nop
 800270e:	e7fd      	b.n	800270c <Error_Handler+0x8>

08002710 <EXTI15_10_IRQHandler>:
    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
}

// Interrupt handler for EXTI lines 13 to 15
void EXTI15_10_IRQHandler(void) {
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
    // Check for PC13 (Battle Button)
    if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_13) != RESET) {
 8002714:	4b10      	ldr	r3, [pc, #64]	@ (8002758 <EXTI15_10_IRQHandler+0x48>)
 8002716:	695b      	ldr	r3, [r3, #20]
 8002718:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d009      	beq.n	8002734 <EXTI15_10_IRQHandler+0x24>
        __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13); // Clear interrupt flag
 8002720:	4b0d      	ldr	r3, [pc, #52]	@ (8002758 <EXTI15_10_IRQHandler+0x48>)
 8002722:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002726:	615a      	str	r2, [r3, #20]
        battle_button_state = 1; // Set battle button state
 8002728:	4b0c      	ldr	r3, [pc, #48]	@ (800275c <EXTI15_10_IRQHandler+0x4c>)
 800272a:	2201      	movs	r2, #1
 800272c:	701a      	strb	r2, [r3, #0]
        uart_send_string("Battle button pressed.\n\r");
 800272e:	480c      	ldr	r0, [pc, #48]	@ (8002760 <EXTI15_10_IRQHandler+0x50>)
 8002730:	f000 fb1a 	bl	8002d68 <uart_send_string>
    }

    // Check for PC14 (Capture Button)
    if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_14) != RESET) {
 8002734:	4b08      	ldr	r3, [pc, #32]	@ (8002758 <EXTI15_10_IRQHandler+0x48>)
 8002736:	695b      	ldr	r3, [r3, #20]
 8002738:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800273c:	2b00      	cmp	r3, #0
 800273e:	d009      	beq.n	8002754 <EXTI15_10_IRQHandler+0x44>
        __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_14); // Clear interrupt flag
 8002740:	4b05      	ldr	r3, [pc, #20]	@ (8002758 <EXTI15_10_IRQHandler+0x48>)
 8002742:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002746:	615a      	str	r2, [r3, #20]
        capture_button_state = 1; // Set capture button state
 8002748:	4b06      	ldr	r3, [pc, #24]	@ (8002764 <EXTI15_10_IRQHandler+0x54>)
 800274a:	2201      	movs	r2, #1
 800274c:	701a      	strb	r2, [r3, #0]
        uart_send_string("Capture button pressed.\n\r");
 800274e:	4806      	ldr	r0, [pc, #24]	@ (8002768 <EXTI15_10_IRQHandler+0x58>)
 8002750:	f000 fb0a 	bl	8002d68 <uart_send_string>
    }
}
 8002754:	bf00      	nop
 8002756:	bd80      	pop	{r7, pc}
 8002758:	40013c00 	.word	0x40013c00
 800275c:	20001450 	.word	0x20001450
 8002760:	0800c024 	.word	0x0800c024
 8002764:	20001451 	.word	0x20001451
 8002768:	0800c040 	.word	0x0800c040

0800276c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002772:	2300      	movs	r3, #0
 8002774:	607b      	str	r3, [r7, #4]
 8002776:	4b10      	ldr	r3, [pc, #64]	@ (80027b8 <HAL_MspInit+0x4c>)
 8002778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800277a:	4a0f      	ldr	r2, [pc, #60]	@ (80027b8 <HAL_MspInit+0x4c>)
 800277c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002780:	6453      	str	r3, [r2, #68]	@ 0x44
 8002782:	4b0d      	ldr	r3, [pc, #52]	@ (80027b8 <HAL_MspInit+0x4c>)
 8002784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002786:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800278a:	607b      	str	r3, [r7, #4]
 800278c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800278e:	2300      	movs	r3, #0
 8002790:	603b      	str	r3, [r7, #0]
 8002792:	4b09      	ldr	r3, [pc, #36]	@ (80027b8 <HAL_MspInit+0x4c>)
 8002794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002796:	4a08      	ldr	r2, [pc, #32]	@ (80027b8 <HAL_MspInit+0x4c>)
 8002798:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800279c:	6413      	str	r3, [r2, #64]	@ 0x40
 800279e:	4b06      	ldr	r3, [pc, #24]	@ (80027b8 <HAL_MspInit+0x4c>)
 80027a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027a6:	603b      	str	r3, [r7, #0]
 80027a8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80027aa:	2007      	movs	r0, #7
 80027ac:	f000 fc8c 	bl	80030c8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027b0:	bf00      	nop
 80027b2:	3708      	adds	r7, #8
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	40023800 	.word	0x40023800

080027bc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b08a      	sub	sp, #40	@ 0x28
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027c4:	f107 0314 	add.w	r3, r7, #20
 80027c8:	2200      	movs	r2, #0
 80027ca:	601a      	str	r2, [r3, #0]
 80027cc:	605a      	str	r2, [r3, #4]
 80027ce:	609a      	str	r2, [r3, #8]
 80027d0:	60da      	str	r2, [r3, #12]
 80027d2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a19      	ldr	r2, [pc, #100]	@ (8002840 <HAL_I2C_MspInit+0x84>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d12c      	bne.n	8002838 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027de:	2300      	movs	r3, #0
 80027e0:	613b      	str	r3, [r7, #16]
 80027e2:	4b18      	ldr	r3, [pc, #96]	@ (8002844 <HAL_I2C_MspInit+0x88>)
 80027e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e6:	4a17      	ldr	r2, [pc, #92]	@ (8002844 <HAL_I2C_MspInit+0x88>)
 80027e8:	f043 0302 	orr.w	r3, r3, #2
 80027ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ee:	4b15      	ldr	r3, [pc, #84]	@ (8002844 <HAL_I2C_MspInit+0x88>)
 80027f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f2:	f003 0302 	and.w	r3, r3, #2
 80027f6:	613b      	str	r3, [r7, #16]
 80027f8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80027fa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80027fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002800:	2312      	movs	r3, #18
 8002802:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002804:	2300      	movs	r3, #0
 8002806:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002808:	2303      	movs	r3, #3
 800280a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800280c:	2304      	movs	r3, #4
 800280e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002810:	f107 0314 	add.w	r3, r7, #20
 8002814:	4619      	mov	r1, r3
 8002816:	480c      	ldr	r0, [pc, #48]	@ (8002848 <HAL_I2C_MspInit+0x8c>)
 8002818:	f001 f814 	bl	8003844 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800281c:	2300      	movs	r3, #0
 800281e:	60fb      	str	r3, [r7, #12]
 8002820:	4b08      	ldr	r3, [pc, #32]	@ (8002844 <HAL_I2C_MspInit+0x88>)
 8002822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002824:	4a07      	ldr	r2, [pc, #28]	@ (8002844 <HAL_I2C_MspInit+0x88>)
 8002826:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800282a:	6413      	str	r3, [r2, #64]	@ 0x40
 800282c:	4b05      	ldr	r3, [pc, #20]	@ (8002844 <HAL_I2C_MspInit+0x88>)
 800282e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002830:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002834:	60fb      	str	r3, [r7, #12]
 8002836:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002838:	bf00      	nop
 800283a:	3728      	adds	r7, #40	@ 0x28
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}
 8002840:	40005400 	.word	0x40005400
 8002844:	40023800 	.word	0x40023800
 8002848:	40020400 	.word	0x40020400

0800284c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b08a      	sub	sp, #40	@ 0x28
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002854:	f107 0314 	add.w	r3, r7, #20
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	605a      	str	r2, [r3, #4]
 800285e:	609a      	str	r2, [r3, #8]
 8002860:	60da      	str	r2, [r3, #12]
 8002862:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a19      	ldr	r2, [pc, #100]	@ (80028d0 <HAL_SPI_MspInit+0x84>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d12c      	bne.n	80028c8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800286e:	2300      	movs	r3, #0
 8002870:	613b      	str	r3, [r7, #16]
 8002872:	4b18      	ldr	r3, [pc, #96]	@ (80028d4 <HAL_SPI_MspInit+0x88>)
 8002874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002876:	4a17      	ldr	r2, [pc, #92]	@ (80028d4 <HAL_SPI_MspInit+0x88>)
 8002878:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800287c:	6413      	str	r3, [r2, #64]	@ 0x40
 800287e:	4b15      	ldr	r3, [pc, #84]	@ (80028d4 <HAL_SPI_MspInit+0x88>)
 8002880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002882:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002886:	613b      	str	r3, [r7, #16]
 8002888:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800288a:	2300      	movs	r3, #0
 800288c:	60fb      	str	r3, [r7, #12]
 800288e:	4b11      	ldr	r3, [pc, #68]	@ (80028d4 <HAL_SPI_MspInit+0x88>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002892:	4a10      	ldr	r2, [pc, #64]	@ (80028d4 <HAL_SPI_MspInit+0x88>)
 8002894:	f043 0302 	orr.w	r3, r3, #2
 8002898:	6313      	str	r3, [r2, #48]	@ 0x30
 800289a:	4b0e      	ldr	r3, [pc, #56]	@ (80028d4 <HAL_SPI_MspInit+0x88>)
 800289c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289e:	f003 0302 	and.w	r3, r3, #2
 80028a2:	60fb      	str	r3, [r7, #12]
 80028a4:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80028a6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80028aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ac:	2302      	movs	r3, #2
 80028ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b0:	2300      	movs	r3, #0
 80028b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028b4:	2303      	movs	r3, #3
 80028b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80028b8:	2305      	movs	r3, #5
 80028ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028bc:	f107 0314 	add.w	r3, r7, #20
 80028c0:	4619      	mov	r1, r3
 80028c2:	4805      	ldr	r0, [pc, #20]	@ (80028d8 <HAL_SPI_MspInit+0x8c>)
 80028c4:	f000 ffbe 	bl	8003844 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80028c8:	bf00      	nop
 80028ca:	3728      	adds	r7, #40	@ 0x28
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	40003800 	.word	0x40003800
 80028d4:	40023800 	.word	0x40023800
 80028d8:	40020400 	.word	0x40020400

080028dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b08c      	sub	sp, #48	@ 0x30
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028e4:	f107 031c 	add.w	r3, r7, #28
 80028e8:	2200      	movs	r2, #0
 80028ea:	601a      	str	r2, [r3, #0]
 80028ec:	605a      	str	r2, [r3, #4]
 80028ee:	609a      	str	r2, [r3, #8]
 80028f0:	60da      	str	r2, [r3, #12]
 80028f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a65      	ldr	r2, [pc, #404]	@ (8002a90 <HAL_UART_MspInit+0x1b4>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	f040 8092 	bne.w	8002a24 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002900:	2300      	movs	r3, #0
 8002902:	61bb      	str	r3, [r7, #24]
 8002904:	4b63      	ldr	r3, [pc, #396]	@ (8002a94 <HAL_UART_MspInit+0x1b8>)
 8002906:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002908:	4a62      	ldr	r2, [pc, #392]	@ (8002a94 <HAL_UART_MspInit+0x1b8>)
 800290a:	f043 0310 	orr.w	r3, r3, #16
 800290e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002910:	4b60      	ldr	r3, [pc, #384]	@ (8002a94 <HAL_UART_MspInit+0x1b8>)
 8002912:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002914:	f003 0310 	and.w	r3, r3, #16
 8002918:	61bb      	str	r3, [r7, #24]
 800291a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800291c:	2300      	movs	r3, #0
 800291e:	617b      	str	r3, [r7, #20]
 8002920:	4b5c      	ldr	r3, [pc, #368]	@ (8002a94 <HAL_UART_MspInit+0x1b8>)
 8002922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002924:	4a5b      	ldr	r2, [pc, #364]	@ (8002a94 <HAL_UART_MspInit+0x1b8>)
 8002926:	f043 0301 	orr.w	r3, r3, #1
 800292a:	6313      	str	r3, [r2, #48]	@ 0x30
 800292c:	4b59      	ldr	r3, [pc, #356]	@ (8002a94 <HAL_UART_MspInit+0x1b8>)
 800292e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002930:	f003 0301 	and.w	r3, r3, #1
 8002934:	617b      	str	r3, [r7, #20]
 8002936:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002938:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800293c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800293e:	2312      	movs	r3, #18
 8002940:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002942:	2300      	movs	r3, #0
 8002944:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002946:	2303      	movs	r3, #3
 8002948:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800294a:	2307      	movs	r3, #7
 800294c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800294e:	f107 031c 	add.w	r3, r7, #28
 8002952:	4619      	mov	r1, r3
 8002954:	4850      	ldr	r0, [pc, #320]	@ (8002a98 <HAL_UART_MspInit+0x1bc>)
 8002956:	f000 ff75 	bl	8003844 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800295a:	4b50      	ldr	r3, [pc, #320]	@ (8002a9c <HAL_UART_MspInit+0x1c0>)
 800295c:	4a50      	ldr	r2, [pc, #320]	@ (8002aa0 <HAL_UART_MspInit+0x1c4>)
 800295e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002960:	4b4e      	ldr	r3, [pc, #312]	@ (8002a9c <HAL_UART_MspInit+0x1c0>)
 8002962:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002966:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002968:	4b4c      	ldr	r3, [pc, #304]	@ (8002a9c <HAL_UART_MspInit+0x1c0>)
 800296a:	2200      	movs	r2, #0
 800296c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800296e:	4b4b      	ldr	r3, [pc, #300]	@ (8002a9c <HAL_UART_MspInit+0x1c0>)
 8002970:	2200      	movs	r2, #0
 8002972:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002974:	4b49      	ldr	r3, [pc, #292]	@ (8002a9c <HAL_UART_MspInit+0x1c0>)
 8002976:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800297a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800297c:	4b47      	ldr	r3, [pc, #284]	@ (8002a9c <HAL_UART_MspInit+0x1c0>)
 800297e:	2200      	movs	r2, #0
 8002980:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002982:	4b46      	ldr	r3, [pc, #280]	@ (8002a9c <HAL_UART_MspInit+0x1c0>)
 8002984:	2200      	movs	r2, #0
 8002986:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002988:	4b44      	ldr	r3, [pc, #272]	@ (8002a9c <HAL_UART_MspInit+0x1c0>)
 800298a:	2200      	movs	r2, #0
 800298c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800298e:	4b43      	ldr	r3, [pc, #268]	@ (8002a9c <HAL_UART_MspInit+0x1c0>)
 8002990:	2200      	movs	r2, #0
 8002992:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002994:	4b41      	ldr	r3, [pc, #260]	@ (8002a9c <HAL_UART_MspInit+0x1c0>)
 8002996:	2200      	movs	r2, #0
 8002998:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800299a:	4840      	ldr	r0, [pc, #256]	@ (8002a9c <HAL_UART_MspInit+0x1c0>)
 800299c:	f000 fbd6 	bl	800314c <HAL_DMA_Init>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80029a6:	f7ff fead 	bl	8002704 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4a3b      	ldr	r2, [pc, #236]	@ (8002a9c <HAL_UART_MspInit+0x1c0>)
 80029ae:	63da      	str	r2, [r3, #60]	@ 0x3c
 80029b0:	4a3a      	ldr	r2, [pc, #232]	@ (8002a9c <HAL_UART_MspInit+0x1c0>)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80029b6:	4b3b      	ldr	r3, [pc, #236]	@ (8002aa4 <HAL_UART_MspInit+0x1c8>)
 80029b8:	4a3b      	ldr	r2, [pc, #236]	@ (8002aa8 <HAL_UART_MspInit+0x1cc>)
 80029ba:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80029bc:	4b39      	ldr	r3, [pc, #228]	@ (8002aa4 <HAL_UART_MspInit+0x1c8>)
 80029be:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80029c2:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029c4:	4b37      	ldr	r3, [pc, #220]	@ (8002aa4 <HAL_UART_MspInit+0x1c8>)
 80029c6:	2240      	movs	r2, #64	@ 0x40
 80029c8:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029ca:	4b36      	ldr	r3, [pc, #216]	@ (8002aa4 <HAL_UART_MspInit+0x1c8>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80029d0:	4b34      	ldr	r3, [pc, #208]	@ (8002aa4 <HAL_UART_MspInit+0x1c8>)
 80029d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029d6:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029d8:	4b32      	ldr	r3, [pc, #200]	@ (8002aa4 <HAL_UART_MspInit+0x1c8>)
 80029da:	2200      	movs	r2, #0
 80029dc:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029de:	4b31      	ldr	r3, [pc, #196]	@ (8002aa4 <HAL_UART_MspInit+0x1c8>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80029e4:	4b2f      	ldr	r3, [pc, #188]	@ (8002aa4 <HAL_UART_MspInit+0x1c8>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80029ea:	4b2e      	ldr	r3, [pc, #184]	@ (8002aa4 <HAL_UART_MspInit+0x1c8>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029f0:	4b2c      	ldr	r3, [pc, #176]	@ (8002aa4 <HAL_UART_MspInit+0x1c8>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80029f6:	482b      	ldr	r0, [pc, #172]	@ (8002aa4 <HAL_UART_MspInit+0x1c8>)
 80029f8:	f000 fba8 	bl	800314c <HAL_DMA_Init>
 80029fc:	4603      	mov	r3, r0
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d001      	beq.n	8002a06 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8002a02:	f7ff fe7f 	bl	8002704 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a26      	ldr	r2, [pc, #152]	@ (8002aa4 <HAL_UART_MspInit+0x1c8>)
 8002a0a:	639a      	str	r2, [r3, #56]	@ 0x38
 8002a0c:	4a25      	ldr	r2, [pc, #148]	@ (8002aa4 <HAL_UART_MspInit+0x1c8>)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002a12:	2200      	movs	r2, #0
 8002a14:	2100      	movs	r1, #0
 8002a16:	2025      	movs	r0, #37	@ 0x25
 8002a18:	f000 fb61 	bl	80030de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002a1c:	2025      	movs	r0, #37	@ 0x25
 8002a1e:	f000 fb7a 	bl	8003116 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002a22:	e030      	b.n	8002a86 <HAL_UART_MspInit+0x1aa>
  else if(huart->Instance==USART2)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a20      	ldr	r2, [pc, #128]	@ (8002aac <HAL_UART_MspInit+0x1d0>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d12b      	bne.n	8002a86 <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a2e:	2300      	movs	r3, #0
 8002a30:	613b      	str	r3, [r7, #16]
 8002a32:	4b18      	ldr	r3, [pc, #96]	@ (8002a94 <HAL_UART_MspInit+0x1b8>)
 8002a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a36:	4a17      	ldr	r2, [pc, #92]	@ (8002a94 <HAL_UART_MspInit+0x1b8>)
 8002a38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a3e:	4b15      	ldr	r3, [pc, #84]	@ (8002a94 <HAL_UART_MspInit+0x1b8>)
 8002a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a46:	613b      	str	r3, [r7, #16]
 8002a48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	60fb      	str	r3, [r7, #12]
 8002a4e:	4b11      	ldr	r3, [pc, #68]	@ (8002a94 <HAL_UART_MspInit+0x1b8>)
 8002a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a52:	4a10      	ldr	r2, [pc, #64]	@ (8002a94 <HAL_UART_MspInit+0x1b8>)
 8002a54:	f043 0301 	orr.w	r3, r3, #1
 8002a58:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a5a:	4b0e      	ldr	r3, [pc, #56]	@ (8002a94 <HAL_UART_MspInit+0x1b8>)
 8002a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a5e:	f003 0301 	and.w	r3, r3, #1
 8002a62:	60fb      	str	r3, [r7, #12]
 8002a64:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a66:	230c      	movs	r3, #12
 8002a68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a72:	2303      	movs	r3, #3
 8002a74:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a76:	2307      	movs	r3, #7
 8002a78:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a7a:	f107 031c 	add.w	r3, r7, #28
 8002a7e:	4619      	mov	r1, r3
 8002a80:	4805      	ldr	r0, [pc, #20]	@ (8002a98 <HAL_UART_MspInit+0x1bc>)
 8002a82:	f000 fedf 	bl	8003844 <HAL_GPIO_Init>
}
 8002a86:	bf00      	nop
 8002a88:	3730      	adds	r7, #48	@ 0x30
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	40011000 	.word	0x40011000
 8002a94:	40023800 	.word	0x40023800
 8002a98:	40020000 	.word	0x40020000
 8002a9c:	20001390 	.word	0x20001390
 8002aa0:	40026440 	.word	0x40026440
 8002aa4:	200013f0 	.word	0x200013f0
 8002aa8:	400264b8 	.word	0x400264b8
 8002aac:	40004400 	.word	0x40004400

08002ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ab4:	bf00      	nop
 8002ab6:	e7fd      	b.n	8002ab4 <NMI_Handler+0x4>

08002ab8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002abc:	bf00      	nop
 8002abe:	e7fd      	b.n	8002abc <HardFault_Handler+0x4>

08002ac0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ac4:	bf00      	nop
 8002ac6:	e7fd      	b.n	8002ac4 <MemManage_Handler+0x4>

08002ac8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002acc:	bf00      	nop
 8002ace:	e7fd      	b.n	8002acc <BusFault_Handler+0x4>

08002ad0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ad4:	bf00      	nop
 8002ad6:	e7fd      	b.n	8002ad4 <UsageFault_Handler+0x4>

08002ad8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002adc:	bf00      	nop
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr

08002ae6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ae6:	b480      	push	{r7}
 8002ae8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002aea:	bf00      	nop
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002af8:	bf00      	nop
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
	...

08002b04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(Timer1 > 0)
 8002b08:	4b0b      	ldr	r3, [pc, #44]	@ (8002b38 <SysTick_Handler+0x34>)
 8002b0a:	881b      	ldrh	r3, [r3, #0]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d005      	beq.n	8002b1c <SysTick_Handler+0x18>
	  Timer1--;
 8002b10:	4b09      	ldr	r3, [pc, #36]	@ (8002b38 <SysTick_Handler+0x34>)
 8002b12:	881b      	ldrh	r3, [r3, #0]
 8002b14:	3b01      	subs	r3, #1
 8002b16:	b29a      	uxth	r2, r3
 8002b18:	4b07      	ldr	r3, [pc, #28]	@ (8002b38 <SysTick_Handler+0x34>)
 8002b1a:	801a      	strh	r2, [r3, #0]
	if(Timer2 > 0)
 8002b1c:	4b07      	ldr	r3, [pc, #28]	@ (8002b3c <SysTick_Handler+0x38>)
 8002b1e:	881b      	ldrh	r3, [r3, #0]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d005      	beq.n	8002b30 <SysTick_Handler+0x2c>
	  Timer2--;
 8002b24:	4b05      	ldr	r3, [pc, #20]	@ (8002b3c <SysTick_Handler+0x38>)
 8002b26:	881b      	ldrh	r3, [r3, #0]
 8002b28:	3b01      	subs	r3, #1
 8002b2a:	b29a      	uxth	r2, r3
 8002b2c:	4b03      	ldr	r3, [pc, #12]	@ (8002b3c <SysTick_Handler+0x38>)
 8002b2e:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b30:	f000 f9b6 	bl	8002ea0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b34:	bf00      	nop
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	2000020c 	.word	0x2000020c
 8002b3c:	2000020e 	.word	0x2000020e

08002b40 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002b44:	4802      	ldr	r0, [pc, #8]	@ (8002b50 <USART1_IRQHandler+0x10>)
 8002b46:	f002 fb95 	bl	8005274 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002b4a:	bf00      	nop
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	20001300 	.word	0x20001300

08002b54 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002b58:	4802      	ldr	r0, [pc, #8]	@ (8002b64 <DMA2_Stream2_IRQHandler+0x10>)
 8002b5a:	f000 fc37 	bl	80033cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002b5e:	bf00      	nop
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	20001390 	.word	0x20001390

08002b68 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002b6c:	4802      	ldr	r0, [pc, #8]	@ (8002b78 <DMA2_Stream7_IRQHandler+0x10>)
 8002b6e:	f000 fc2d 	bl	80033cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8002b72:	bf00      	nop
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	200013f0 	.word	0x200013f0

08002b7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
  return 1;
 8002b80:	2301      	movs	r3, #1
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr

08002b8c <_kill>:

int _kill(int pid, int sig)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b96:	f007 fae1 	bl	800a15c <__errno>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2216      	movs	r2, #22
 8002b9e:	601a      	str	r2, [r3, #0]
  return -1;
 8002ba0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3708      	adds	r7, #8
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <_exit>:

void _exit (int status)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002bb4:	f04f 31ff 	mov.w	r1, #4294967295
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f7ff ffe7 	bl	8002b8c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002bbe:	bf00      	nop
 8002bc0:	e7fd      	b.n	8002bbe <_exit+0x12>

08002bc2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b086      	sub	sp, #24
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	60f8      	str	r0, [r7, #12]
 8002bca:	60b9      	str	r1, [r7, #8]
 8002bcc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bce:	2300      	movs	r3, #0
 8002bd0:	617b      	str	r3, [r7, #20]
 8002bd2:	e00a      	b.n	8002bea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002bd4:	f3af 8000 	nop.w
 8002bd8:	4601      	mov	r1, r0
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	1c5a      	adds	r2, r3, #1
 8002bde:	60ba      	str	r2, [r7, #8]
 8002be0:	b2ca      	uxtb	r2, r1
 8002be2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	3301      	adds	r3, #1
 8002be8:	617b      	str	r3, [r7, #20]
 8002bea:	697a      	ldr	r2, [r7, #20]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	dbf0      	blt.n	8002bd4 <_read+0x12>
  }

  return len;
 8002bf2:	687b      	ldr	r3, [r7, #4]
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3718      	adds	r7, #24
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}

08002bfc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b086      	sub	sp, #24
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	60b9      	str	r1, [r7, #8]
 8002c06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c08:	2300      	movs	r3, #0
 8002c0a:	617b      	str	r3, [r7, #20]
 8002c0c:	e009      	b.n	8002c22 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	1c5a      	adds	r2, r3, #1
 8002c12:	60ba      	str	r2, [r7, #8]
 8002c14:	781b      	ldrb	r3, [r3, #0]
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7ff fd62 	bl	80026e0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	3301      	adds	r3, #1
 8002c20:	617b      	str	r3, [r7, #20]
 8002c22:	697a      	ldr	r2, [r7, #20]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	429a      	cmp	r2, r3
 8002c28:	dbf1      	blt.n	8002c0e <_write+0x12>
  }
  return len;
 8002c2a:	687b      	ldr	r3, [r7, #4]
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3718      	adds	r7, #24
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}

08002c34 <_close>:

int _close(int file)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr

08002c4c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c5c:	605a      	str	r2, [r3, #4]
  return 0;
 8002c5e:	2300      	movs	r3, #0
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <_isatty>:

int _isatty(int file)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c74:	2301      	movs	r3, #1
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr

08002c82 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c82:	b480      	push	{r7}
 8002c84:	b085      	sub	sp, #20
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	60f8      	str	r0, [r7, #12]
 8002c8a:	60b9      	str	r1, [r7, #8]
 8002c8c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c8e:	2300      	movs	r3, #0
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3714      	adds	r7, #20
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr

08002c9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b086      	sub	sp, #24
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ca4:	4a14      	ldr	r2, [pc, #80]	@ (8002cf8 <_sbrk+0x5c>)
 8002ca6:	4b15      	ldr	r3, [pc, #84]	@ (8002cfc <_sbrk+0x60>)
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cb0:	4b13      	ldr	r3, [pc, #76]	@ (8002d00 <_sbrk+0x64>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d102      	bne.n	8002cbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cb8:	4b11      	ldr	r3, [pc, #68]	@ (8002d00 <_sbrk+0x64>)
 8002cba:	4a12      	ldr	r2, [pc, #72]	@ (8002d04 <_sbrk+0x68>)
 8002cbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cbe:	4b10      	ldr	r3, [pc, #64]	@ (8002d00 <_sbrk+0x64>)
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4413      	add	r3, r2
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d207      	bcs.n	8002cdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ccc:	f007 fa46 	bl	800a15c <__errno>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	220c      	movs	r2, #12
 8002cd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8002cda:	e009      	b.n	8002cf0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cdc:	4b08      	ldr	r3, [pc, #32]	@ (8002d00 <_sbrk+0x64>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ce2:	4b07      	ldr	r3, [pc, #28]	@ (8002d00 <_sbrk+0x64>)
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4413      	add	r3, r2
 8002cea:	4a05      	ldr	r2, [pc, #20]	@ (8002d00 <_sbrk+0x64>)
 8002cec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cee:	68fb      	ldr	r3, [r7, #12]
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3718      	adds	r7, #24
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	20020000 	.word	0x20020000
 8002cfc:	00000400 	.word	0x00000400
 8002d00:	20001454 	.word	0x20001454
 8002d04:	200017e8 	.word	0x200017e8

08002d08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d0c:	4b06      	ldr	r3, [pc, #24]	@ (8002d28 <SystemInit+0x20>)
 8002d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d12:	4a05      	ldr	r2, [pc, #20]	@ (8002d28 <SystemInit+0x20>)
 8002d14:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d18:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d1c:	bf00      	nop
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr
 8002d26:	bf00      	nop
 8002d28:	e000ed00 	.word	0xe000ed00

08002d2c <USART2_IRQHandler>:
// Enable USART2 interrupt in the NVIC
NVIC_EnableIRQ(USART2_IRQn);
}

// USART2 interrupt handler
void USART2_IRQHandler(void) {
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
    if (USART2->SR & USART_SR_RXNE) {  // RX interrupt triggered
 8002d32:	4b0c      	ldr	r3, [pc, #48]	@ (8002d64 <USART2_IRQHandler+0x38>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0320 	and.w	r3, r3, #32
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d00c      	beq.n	8002d58 <USART2_IRQHandler+0x2c>
        char received = USART2->DR;    // Read received character
 8002d3e:	4b09      	ldr	r3, [pc, #36]	@ (8002d64 <USART2_IRQHandler+0x38>)
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	71fb      	strb	r3, [r7, #7]

        // Wait until TX is ready, then echo back the received character
        while (!(USART2->SR & USART_SR_TXE));
 8002d44:	bf00      	nop
 8002d46:	4b07      	ldr	r3, [pc, #28]	@ (8002d64 <USART2_IRQHandler+0x38>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d0f9      	beq.n	8002d46 <USART2_IRQHandler+0x1a>
        USART2->DR = received;         // Transmit received character back
 8002d52:	4a04      	ldr	r2, [pc, #16]	@ (8002d64 <USART2_IRQHandler+0x38>)
 8002d54:	79fb      	ldrb	r3, [r7, #7]
 8002d56:	6053      	str	r3, [r2, #4]
    }
}
 8002d58:	bf00      	nop
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr
 8002d64:	40004400 	.word	0x40004400

08002d68 <uart_send_string>:

void uart_send_string(const char *str) {
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
    while (*str) {
 8002d70:	e00c      	b.n	8002d8c <uart_send_string+0x24>
        while (!(USART2->SR & USART_SR_TXE)); // Wait until TX is ready
 8002d72:	bf00      	nop
 8002d74:	4b0b      	ldr	r3, [pc, #44]	@ (8002da4 <uart_send_string+0x3c>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d0f9      	beq.n	8002d74 <uart_send_string+0xc>
        USART2->DR = *str++;                  // Transmit character
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	1c5a      	adds	r2, r3, #1
 8002d84:	607a      	str	r2, [r7, #4]
 8002d86:	781a      	ldrb	r2, [r3, #0]
 8002d88:	4b06      	ldr	r3, [pc, #24]	@ (8002da4 <uart_send_string+0x3c>)
 8002d8a:	605a      	str	r2, [r3, #4]
    while (*str) {
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d1ee      	bne.n	8002d72 <uart_send_string+0xa>
    }
}
 8002d94:	bf00      	nop
 8002d96:	bf00      	nop
 8002d98:	370c      	adds	r7, #12
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
 8002da2:	bf00      	nop
 8002da4:	40004400 	.word	0x40004400

08002da8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002da8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002de0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002dac:	f7ff ffac 	bl	8002d08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002db0:	480c      	ldr	r0, [pc, #48]	@ (8002de4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002db2:	490d      	ldr	r1, [pc, #52]	@ (8002de8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002db4:	4a0d      	ldr	r2, [pc, #52]	@ (8002dec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002db6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002db8:	e002      	b.n	8002dc0 <LoopCopyDataInit>

08002dba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002dba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002dbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002dbe:	3304      	adds	r3, #4

08002dc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002dc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002dc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002dc4:	d3f9      	bcc.n	8002dba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8002df0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002dc8:	4c0a      	ldr	r4, [pc, #40]	@ (8002df4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002dca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002dcc:	e001      	b.n	8002dd2 <LoopFillZerobss>

08002dce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002dce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002dd0:	3204      	adds	r2, #4

08002dd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002dd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002dd4:	d3fb      	bcc.n	8002dce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002dd6:	f007 f9c7 	bl	800a168 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002dda:	f7ff f9a5 	bl	8002128 <main>
  bx  lr    
 8002dde:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002de0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002de4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002de8:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002dec:	0800c884 	.word	0x0800c884
  ldr r2, =_sbss
 8002df0:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002df4:	200017e4 	.word	0x200017e4

08002df8 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002df8:	e7fe      	b.n	8002df8 <DMA1_Stream0_IRQHandler>
	...

08002dfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e00:	4b0e      	ldr	r3, [pc, #56]	@ (8002e3c <HAL_Init+0x40>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a0d      	ldr	r2, [pc, #52]	@ (8002e3c <HAL_Init+0x40>)
 8002e06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e0c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e3c <HAL_Init+0x40>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a0a      	ldr	r2, [pc, #40]	@ (8002e3c <HAL_Init+0x40>)
 8002e12:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e18:	4b08      	ldr	r3, [pc, #32]	@ (8002e3c <HAL_Init+0x40>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a07      	ldr	r2, [pc, #28]	@ (8002e3c <HAL_Init+0x40>)
 8002e1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e24:	2003      	movs	r0, #3
 8002e26:	f000 f94f 	bl	80030c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e2a:	2000      	movs	r0, #0
 8002e2c:	f000 f808 	bl	8002e40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e30:	f7ff fc9c 	bl	800276c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	40023c00 	.word	0x40023c00

08002e40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e48:	4b12      	ldr	r3, [pc, #72]	@ (8002e94 <HAL_InitTick+0x54>)
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	4b12      	ldr	r3, [pc, #72]	@ (8002e98 <HAL_InitTick+0x58>)
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	4619      	mov	r1, r3
 8002e52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e56:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f000 f967 	bl	8003132 <HAL_SYSTICK_Config>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d001      	beq.n	8002e6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e00e      	b.n	8002e8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2b0f      	cmp	r3, #15
 8002e72:	d80a      	bhi.n	8002e8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e74:	2200      	movs	r2, #0
 8002e76:	6879      	ldr	r1, [r7, #4]
 8002e78:	f04f 30ff 	mov.w	r0, #4294967295
 8002e7c:	f000 f92f 	bl	80030de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e80:	4a06      	ldr	r2, [pc, #24]	@ (8002e9c <HAL_InitTick+0x5c>)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e86:	2300      	movs	r3, #0
 8002e88:	e000      	b.n	8002e8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	3708      	adds	r7, #8
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}
 8002e94:	20000004 	.word	0x20000004
 8002e98:	2000000c 	.word	0x2000000c
 8002e9c:	20000008 	.word	0x20000008

08002ea0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ea4:	4b06      	ldr	r3, [pc, #24]	@ (8002ec0 <HAL_IncTick+0x20>)
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	4b06      	ldr	r3, [pc, #24]	@ (8002ec4 <HAL_IncTick+0x24>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4413      	add	r3, r2
 8002eb0:	4a04      	ldr	r2, [pc, #16]	@ (8002ec4 <HAL_IncTick+0x24>)
 8002eb2:	6013      	str	r3, [r2, #0]
}
 8002eb4:	bf00      	nop
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	2000000c 	.word	0x2000000c
 8002ec4:	20001458 	.word	0x20001458

08002ec8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
  return uwTick;
 8002ecc:	4b03      	ldr	r3, [pc, #12]	@ (8002edc <HAL_GetTick+0x14>)
 8002ece:	681b      	ldr	r3, [r3, #0]
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr
 8002eda:	bf00      	nop
 8002edc:	20001458 	.word	0x20001458

08002ee0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b084      	sub	sp, #16
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ee8:	f7ff ffee 	bl	8002ec8 <HAL_GetTick>
 8002eec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ef8:	d005      	beq.n	8002f06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002efa:	4b0a      	ldr	r3, [pc, #40]	@ (8002f24 <HAL_Delay+0x44>)
 8002efc:	781b      	ldrb	r3, [r3, #0]
 8002efe:	461a      	mov	r2, r3
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	4413      	add	r3, r2
 8002f04:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f06:	bf00      	nop
 8002f08:	f7ff ffde 	bl	8002ec8 <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	68fa      	ldr	r2, [r7, #12]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d8f7      	bhi.n	8002f08 <HAL_Delay+0x28>
  {
  }
}
 8002f18:	bf00      	nop
 8002f1a:	bf00      	nop
 8002f1c:	3710      	adds	r7, #16
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	2000000c 	.word	0x2000000c

08002f28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b085      	sub	sp, #20
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	f003 0307 	and.w	r3, r3, #7
 8002f36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f38:	4b0c      	ldr	r3, [pc, #48]	@ (8002f6c <__NVIC_SetPriorityGrouping+0x44>)
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f3e:	68ba      	ldr	r2, [r7, #8]
 8002f40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f44:	4013      	ands	r3, r2
 8002f46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f5a:	4a04      	ldr	r2, [pc, #16]	@ (8002f6c <__NVIC_SetPriorityGrouping+0x44>)
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	60d3      	str	r3, [r2, #12]
}
 8002f60:	bf00      	nop
 8002f62:	3714      	adds	r7, #20
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr
 8002f6c:	e000ed00 	.word	0xe000ed00

08002f70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f74:	4b04      	ldr	r3, [pc, #16]	@ (8002f88 <__NVIC_GetPriorityGrouping+0x18>)
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	0a1b      	lsrs	r3, r3, #8
 8002f7a:	f003 0307 	and.w	r3, r3, #7
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr
 8002f88:	e000ed00 	.word	0xe000ed00

08002f8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	4603      	mov	r3, r0
 8002f94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	db0b      	blt.n	8002fb6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f9e:	79fb      	ldrb	r3, [r7, #7]
 8002fa0:	f003 021f 	and.w	r2, r3, #31
 8002fa4:	4907      	ldr	r1, [pc, #28]	@ (8002fc4 <__NVIC_EnableIRQ+0x38>)
 8002fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002faa:	095b      	lsrs	r3, r3, #5
 8002fac:	2001      	movs	r0, #1
 8002fae:	fa00 f202 	lsl.w	r2, r0, r2
 8002fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002fb6:	bf00      	nop
 8002fb8:	370c      	adds	r7, #12
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr
 8002fc2:	bf00      	nop
 8002fc4:	e000e100 	.word	0xe000e100

08002fc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b083      	sub	sp, #12
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	4603      	mov	r3, r0
 8002fd0:	6039      	str	r1, [r7, #0]
 8002fd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	db0a      	blt.n	8002ff2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	b2da      	uxtb	r2, r3
 8002fe0:	490c      	ldr	r1, [pc, #48]	@ (8003014 <__NVIC_SetPriority+0x4c>)
 8002fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe6:	0112      	lsls	r2, r2, #4
 8002fe8:	b2d2      	uxtb	r2, r2
 8002fea:	440b      	add	r3, r1
 8002fec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ff0:	e00a      	b.n	8003008 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	b2da      	uxtb	r2, r3
 8002ff6:	4908      	ldr	r1, [pc, #32]	@ (8003018 <__NVIC_SetPriority+0x50>)
 8002ff8:	79fb      	ldrb	r3, [r7, #7]
 8002ffa:	f003 030f 	and.w	r3, r3, #15
 8002ffe:	3b04      	subs	r3, #4
 8003000:	0112      	lsls	r2, r2, #4
 8003002:	b2d2      	uxtb	r2, r2
 8003004:	440b      	add	r3, r1
 8003006:	761a      	strb	r2, [r3, #24]
}
 8003008:	bf00      	nop
 800300a:	370c      	adds	r7, #12
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr
 8003014:	e000e100 	.word	0xe000e100
 8003018:	e000ed00 	.word	0xe000ed00

0800301c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800301c:	b480      	push	{r7}
 800301e:	b089      	sub	sp, #36	@ 0x24
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f003 0307 	and.w	r3, r3, #7
 800302e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	f1c3 0307 	rsb	r3, r3, #7
 8003036:	2b04      	cmp	r3, #4
 8003038:	bf28      	it	cs
 800303a:	2304      	movcs	r3, #4
 800303c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	3304      	adds	r3, #4
 8003042:	2b06      	cmp	r3, #6
 8003044:	d902      	bls.n	800304c <NVIC_EncodePriority+0x30>
 8003046:	69fb      	ldr	r3, [r7, #28]
 8003048:	3b03      	subs	r3, #3
 800304a:	e000      	b.n	800304e <NVIC_EncodePriority+0x32>
 800304c:	2300      	movs	r3, #0
 800304e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003050:	f04f 32ff 	mov.w	r2, #4294967295
 8003054:	69bb      	ldr	r3, [r7, #24]
 8003056:	fa02 f303 	lsl.w	r3, r2, r3
 800305a:	43da      	mvns	r2, r3
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	401a      	ands	r2, r3
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003064:	f04f 31ff 	mov.w	r1, #4294967295
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	fa01 f303 	lsl.w	r3, r1, r3
 800306e:	43d9      	mvns	r1, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003074:	4313      	orrs	r3, r2
         );
}
 8003076:	4618      	mov	r0, r3
 8003078:	3724      	adds	r7, #36	@ 0x24
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
	...

08003084 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b082      	sub	sp, #8
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	3b01      	subs	r3, #1
 8003090:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003094:	d301      	bcc.n	800309a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003096:	2301      	movs	r3, #1
 8003098:	e00f      	b.n	80030ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800309a:	4a0a      	ldr	r2, [pc, #40]	@ (80030c4 <SysTick_Config+0x40>)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	3b01      	subs	r3, #1
 80030a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030a2:	210f      	movs	r1, #15
 80030a4:	f04f 30ff 	mov.w	r0, #4294967295
 80030a8:	f7ff ff8e 	bl	8002fc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030ac:	4b05      	ldr	r3, [pc, #20]	@ (80030c4 <SysTick_Config+0x40>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030b2:	4b04      	ldr	r3, [pc, #16]	@ (80030c4 <SysTick_Config+0x40>)
 80030b4:	2207      	movs	r2, #7
 80030b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030b8:	2300      	movs	r3, #0
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3708      	adds	r7, #8
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	e000e010 	.word	0xe000e010

080030c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b082      	sub	sp, #8
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030d0:	6878      	ldr	r0, [r7, #4]
 80030d2:	f7ff ff29 	bl	8002f28 <__NVIC_SetPriorityGrouping>
}
 80030d6:	bf00      	nop
 80030d8:	3708      	adds	r7, #8
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}

080030de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030de:	b580      	push	{r7, lr}
 80030e0:	b086      	sub	sp, #24
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	4603      	mov	r3, r0
 80030e6:	60b9      	str	r1, [r7, #8]
 80030e8:	607a      	str	r2, [r7, #4]
 80030ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030ec:	2300      	movs	r3, #0
 80030ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030f0:	f7ff ff3e 	bl	8002f70 <__NVIC_GetPriorityGrouping>
 80030f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	68b9      	ldr	r1, [r7, #8]
 80030fa:	6978      	ldr	r0, [r7, #20]
 80030fc:	f7ff ff8e 	bl	800301c <NVIC_EncodePriority>
 8003100:	4602      	mov	r2, r0
 8003102:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003106:	4611      	mov	r1, r2
 8003108:	4618      	mov	r0, r3
 800310a:	f7ff ff5d 	bl	8002fc8 <__NVIC_SetPriority>
}
 800310e:	bf00      	nop
 8003110:	3718      	adds	r7, #24
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}

08003116 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003116:	b580      	push	{r7, lr}
 8003118:	b082      	sub	sp, #8
 800311a:	af00      	add	r7, sp, #0
 800311c:	4603      	mov	r3, r0
 800311e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003120:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003124:	4618      	mov	r0, r3
 8003126:	f7ff ff31 	bl	8002f8c <__NVIC_EnableIRQ>
}
 800312a:	bf00      	nop
 800312c:	3708      	adds	r7, #8
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	b082      	sub	sp, #8
 8003136:	af00      	add	r7, sp, #0
 8003138:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f7ff ffa2 	bl	8003084 <SysTick_Config>
 8003140:	4603      	mov	r3, r0
}
 8003142:	4618      	mov	r0, r3
 8003144:	3708      	adds	r7, #8
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
	...

0800314c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b086      	sub	sp, #24
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003154:	2300      	movs	r3, #0
 8003156:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003158:	f7ff feb6 	bl	8002ec8 <HAL_GetTick>
 800315c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d101      	bne.n	8003168 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e099      	b.n	800329c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2202      	movs	r2, #2
 800316c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f022 0201 	bic.w	r2, r2, #1
 8003186:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003188:	e00f      	b.n	80031aa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800318a:	f7ff fe9d 	bl	8002ec8 <HAL_GetTick>
 800318e:	4602      	mov	r2, r0
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	1ad3      	subs	r3, r2, r3
 8003194:	2b05      	cmp	r3, #5
 8003196:	d908      	bls.n	80031aa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2220      	movs	r2, #32
 800319c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2203      	movs	r2, #3
 80031a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e078      	b.n	800329c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0301 	and.w	r3, r3, #1
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d1e8      	bne.n	800318a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80031c0:	697a      	ldr	r2, [r7, #20]
 80031c2:	4b38      	ldr	r3, [pc, #224]	@ (80032a4 <HAL_DMA_Init+0x158>)
 80031c4:	4013      	ands	r3, r2
 80031c6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	685a      	ldr	r2, [r3, #4]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	691b      	ldr	r3, [r3, #16]
 80031dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	699b      	ldr	r3, [r3, #24]
 80031e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a1b      	ldr	r3, [r3, #32]
 80031f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031f6:	697a      	ldr	r2, [r7, #20]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003200:	2b04      	cmp	r3, #4
 8003202:	d107      	bne.n	8003214 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800320c:	4313      	orrs	r3, r2
 800320e:	697a      	ldr	r2, [r7, #20]
 8003210:	4313      	orrs	r3, r2
 8003212:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	697a      	ldr	r2, [r7, #20]
 800321a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	695b      	ldr	r3, [r3, #20]
 8003222:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	f023 0307 	bic.w	r3, r3, #7
 800322a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003230:	697a      	ldr	r2, [r7, #20]
 8003232:	4313      	orrs	r3, r2
 8003234:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323a:	2b04      	cmp	r3, #4
 800323c:	d117      	bne.n	800326e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003242:	697a      	ldr	r2, [r7, #20]
 8003244:	4313      	orrs	r3, r2
 8003246:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800324c:	2b00      	cmp	r3, #0
 800324e:	d00e      	beq.n	800326e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003250:	6878      	ldr	r0, [r7, #4]
 8003252:	f000 fa7b 	bl	800374c <DMA_CheckFifoParam>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d008      	beq.n	800326e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2240      	movs	r2, #64	@ 0x40
 8003260:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2201      	movs	r2, #1
 8003266:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800326a:	2301      	movs	r3, #1
 800326c:	e016      	b.n	800329c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	697a      	ldr	r2, [r7, #20]
 8003274:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f000 fa32 	bl	80036e0 <DMA_CalcBaseAndBitshift>
 800327c:	4603      	mov	r3, r0
 800327e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003284:	223f      	movs	r2, #63	@ 0x3f
 8003286:	409a      	lsls	r2, r3
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2201      	movs	r2, #1
 8003296:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800329a:	2300      	movs	r3, #0
}
 800329c:	4618      	mov	r0, r3
 800329e:	3718      	adds	r7, #24
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	f010803f 	.word	0xf010803f

080032a8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032b4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80032b6:	f7ff fe07 	bl	8002ec8 <HAL_GetTick>
 80032ba:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d008      	beq.n	80032da <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2280      	movs	r2, #128	@ 0x80
 80032cc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e052      	b.n	8003380 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f022 0216 	bic.w	r2, r2, #22
 80032e8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	695a      	ldr	r2, [r3, #20]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80032f8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d103      	bne.n	800330a <HAL_DMA_Abort+0x62>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003306:	2b00      	cmp	r3, #0
 8003308:	d007      	beq.n	800331a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f022 0208 	bic.w	r2, r2, #8
 8003318:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f022 0201 	bic.w	r2, r2, #1
 8003328:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800332a:	e013      	b.n	8003354 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800332c:	f7ff fdcc 	bl	8002ec8 <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	2b05      	cmp	r3, #5
 8003338:	d90c      	bls.n	8003354 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2220      	movs	r2, #32
 800333e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2203      	movs	r2, #3
 8003344:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	e015      	b.n	8003380 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0301 	and.w	r3, r3, #1
 800335e:	2b00      	cmp	r3, #0
 8003360:	d1e4      	bne.n	800332c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003366:	223f      	movs	r2, #63	@ 0x3f
 8003368:	409a      	lsls	r2, r3
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2201      	movs	r2, #1
 8003372:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800337e:	2300      	movs	r3, #0
}
 8003380:	4618      	mov	r0, r3
 8003382:	3710      	adds	r7, #16
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003396:	b2db      	uxtb	r3, r3
 8003398:	2b02      	cmp	r3, #2
 800339a:	d004      	beq.n	80033a6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2280      	movs	r2, #128	@ 0x80
 80033a0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e00c      	b.n	80033c0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2205      	movs	r2, #5
 80033aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f022 0201 	bic.w	r2, r2, #1
 80033bc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	370c      	adds	r7, #12
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr

080033cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b086      	sub	sp, #24
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80033d4:	2300      	movs	r3, #0
 80033d6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80033d8:	4b8e      	ldr	r3, [pc, #568]	@ (8003614 <HAL_DMA_IRQHandler+0x248>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a8e      	ldr	r2, [pc, #568]	@ (8003618 <HAL_DMA_IRQHandler+0x24c>)
 80033de:	fba2 2303 	umull	r2, r3, r2, r3
 80033e2:	0a9b      	lsrs	r3, r3, #10
 80033e4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033f6:	2208      	movs	r2, #8
 80033f8:	409a      	lsls	r2, r3
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	4013      	ands	r3, r2
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d01a      	beq.n	8003438 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0304 	and.w	r3, r3, #4
 800340c:	2b00      	cmp	r3, #0
 800340e:	d013      	beq.n	8003438 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f022 0204 	bic.w	r2, r2, #4
 800341e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003424:	2208      	movs	r2, #8
 8003426:	409a      	lsls	r2, r3
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003430:	f043 0201 	orr.w	r2, r3, #1
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800343c:	2201      	movs	r2, #1
 800343e:	409a      	lsls	r2, r3
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	4013      	ands	r3, r2
 8003444:	2b00      	cmp	r3, #0
 8003446:	d012      	beq.n	800346e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	695b      	ldr	r3, [r3, #20]
 800344e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003452:	2b00      	cmp	r3, #0
 8003454:	d00b      	beq.n	800346e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800345a:	2201      	movs	r2, #1
 800345c:	409a      	lsls	r2, r3
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003466:	f043 0202 	orr.w	r2, r3, #2
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003472:	2204      	movs	r2, #4
 8003474:	409a      	lsls	r2, r3
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	4013      	ands	r3, r2
 800347a:	2b00      	cmp	r3, #0
 800347c:	d012      	beq.n	80034a4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 0302 	and.w	r3, r3, #2
 8003488:	2b00      	cmp	r3, #0
 800348a:	d00b      	beq.n	80034a4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003490:	2204      	movs	r2, #4
 8003492:	409a      	lsls	r2, r3
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800349c:	f043 0204 	orr.w	r2, r3, #4
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034a8:	2210      	movs	r2, #16
 80034aa:	409a      	lsls	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	4013      	ands	r3, r2
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d043      	beq.n	800353c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0308 	and.w	r3, r3, #8
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d03c      	beq.n	800353c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034c6:	2210      	movs	r2, #16
 80034c8:	409a      	lsls	r2, r3
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d018      	beq.n	800350e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d108      	bne.n	80034fc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d024      	beq.n	800353c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	4798      	blx	r3
 80034fa:	e01f      	b.n	800353c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003500:	2b00      	cmp	r3, #0
 8003502:	d01b      	beq.n	800353c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	4798      	blx	r3
 800350c:	e016      	b.n	800353c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003518:	2b00      	cmp	r3, #0
 800351a:	d107      	bne.n	800352c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f022 0208 	bic.w	r2, r2, #8
 800352a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003530:	2b00      	cmp	r3, #0
 8003532:	d003      	beq.n	800353c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003540:	2220      	movs	r2, #32
 8003542:	409a      	lsls	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	4013      	ands	r3, r2
 8003548:	2b00      	cmp	r3, #0
 800354a:	f000 808f 	beq.w	800366c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0310 	and.w	r3, r3, #16
 8003558:	2b00      	cmp	r3, #0
 800355a:	f000 8087 	beq.w	800366c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003562:	2220      	movs	r2, #32
 8003564:	409a      	lsls	r2, r3
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003570:	b2db      	uxtb	r3, r3
 8003572:	2b05      	cmp	r3, #5
 8003574:	d136      	bne.n	80035e4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f022 0216 	bic.w	r2, r2, #22
 8003584:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	695a      	ldr	r2, [r3, #20]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003594:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359a:	2b00      	cmp	r3, #0
 800359c:	d103      	bne.n	80035a6 <HAL_DMA_IRQHandler+0x1da>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d007      	beq.n	80035b6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f022 0208 	bic.w	r2, r2, #8
 80035b4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ba:	223f      	movs	r2, #63	@ 0x3f
 80035bc:	409a      	lsls	r2, r3
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2200      	movs	r2, #0
 80035ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d07e      	beq.n	80036d8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	4798      	blx	r3
        }
        return;
 80035e2:	e079      	b.n	80036d8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d01d      	beq.n	800362e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d10d      	bne.n	800361c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003604:	2b00      	cmp	r3, #0
 8003606:	d031      	beq.n	800366c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	4798      	blx	r3
 8003610:	e02c      	b.n	800366c <HAL_DMA_IRQHandler+0x2a0>
 8003612:	bf00      	nop
 8003614:	20000004 	.word	0x20000004
 8003618:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003620:	2b00      	cmp	r3, #0
 8003622:	d023      	beq.n	800366c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	4798      	blx	r3
 800362c:	e01e      	b.n	800366c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003638:	2b00      	cmp	r3, #0
 800363a:	d10f      	bne.n	800365c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f022 0210 	bic.w	r2, r2, #16
 800364a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003660:	2b00      	cmp	r3, #0
 8003662:	d003      	beq.n	800366c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003670:	2b00      	cmp	r3, #0
 8003672:	d032      	beq.n	80036da <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003678:	f003 0301 	and.w	r3, r3, #1
 800367c:	2b00      	cmp	r3, #0
 800367e:	d022      	beq.n	80036c6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2205      	movs	r2, #5
 8003684:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f022 0201 	bic.w	r2, r2, #1
 8003696:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	3301      	adds	r3, #1
 800369c:	60bb      	str	r3, [r7, #8]
 800369e:	697a      	ldr	r2, [r7, #20]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d307      	bcc.n	80036b4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d1f2      	bne.n	8003698 <HAL_DMA_IRQHandler+0x2cc>
 80036b2:	e000      	b.n	80036b6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80036b4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2201      	movs	r2, #1
 80036ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d005      	beq.n	80036da <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	4798      	blx	r3
 80036d6:	e000      	b.n	80036da <HAL_DMA_IRQHandler+0x30e>
        return;
 80036d8:	bf00      	nop
    }
  }
}
 80036da:	3718      	adds	r7, #24
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}

080036e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b085      	sub	sp, #20
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	3b10      	subs	r3, #16
 80036f0:	4a14      	ldr	r2, [pc, #80]	@ (8003744 <DMA_CalcBaseAndBitshift+0x64>)
 80036f2:	fba2 2303 	umull	r2, r3, r2, r3
 80036f6:	091b      	lsrs	r3, r3, #4
 80036f8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80036fa:	4a13      	ldr	r2, [pc, #76]	@ (8003748 <DMA_CalcBaseAndBitshift+0x68>)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	4413      	add	r3, r2
 8003700:	781b      	ldrb	r3, [r3, #0]
 8003702:	461a      	mov	r2, r3
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2b03      	cmp	r3, #3
 800370c:	d909      	bls.n	8003722 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003716:	f023 0303 	bic.w	r3, r3, #3
 800371a:	1d1a      	adds	r2, r3, #4
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003720:	e007      	b.n	8003732 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800372a:	f023 0303 	bic.w	r3, r3, #3
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003736:	4618      	mov	r0, r3
 8003738:	3714      	adds	r7, #20
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop
 8003744:	aaaaaaab 	.word	0xaaaaaaab
 8003748:	0800c0bc 	.word	0x0800c0bc

0800374c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800374c:	b480      	push	{r7}
 800374e:	b085      	sub	sp, #20
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003754:	2300      	movs	r3, #0
 8003756:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800375c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	699b      	ldr	r3, [r3, #24]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d11f      	bne.n	80037a6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	2b03      	cmp	r3, #3
 800376a:	d856      	bhi.n	800381a <DMA_CheckFifoParam+0xce>
 800376c:	a201      	add	r2, pc, #4	@ (adr r2, 8003774 <DMA_CheckFifoParam+0x28>)
 800376e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003772:	bf00      	nop
 8003774:	08003785 	.word	0x08003785
 8003778:	08003797 	.word	0x08003797
 800377c:	08003785 	.word	0x08003785
 8003780:	0800381b 	.word	0x0800381b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003788:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d046      	beq.n	800381e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003794:	e043      	b.n	800381e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800379a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800379e:	d140      	bne.n	8003822 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037a4:	e03d      	b.n	8003822 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	699b      	ldr	r3, [r3, #24]
 80037aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037ae:	d121      	bne.n	80037f4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	2b03      	cmp	r3, #3
 80037b4:	d837      	bhi.n	8003826 <DMA_CheckFifoParam+0xda>
 80037b6:	a201      	add	r2, pc, #4	@ (adr r2, 80037bc <DMA_CheckFifoParam+0x70>)
 80037b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037bc:	080037cd 	.word	0x080037cd
 80037c0:	080037d3 	.word	0x080037d3
 80037c4:	080037cd 	.word	0x080037cd
 80037c8:	080037e5 	.word	0x080037e5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	73fb      	strb	r3, [r7, #15]
      break;
 80037d0:	e030      	b.n	8003834 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037d6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d025      	beq.n	800382a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037e2:	e022      	b.n	800382a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037e8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80037ec:	d11f      	bne.n	800382e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80037f2:	e01c      	b.n	800382e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	2b02      	cmp	r3, #2
 80037f8:	d903      	bls.n	8003802 <DMA_CheckFifoParam+0xb6>
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	2b03      	cmp	r3, #3
 80037fe:	d003      	beq.n	8003808 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003800:	e018      	b.n	8003834 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	73fb      	strb	r3, [r7, #15]
      break;
 8003806:	e015      	b.n	8003834 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800380c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003810:	2b00      	cmp	r3, #0
 8003812:	d00e      	beq.n	8003832 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	73fb      	strb	r3, [r7, #15]
      break;
 8003818:	e00b      	b.n	8003832 <DMA_CheckFifoParam+0xe6>
      break;
 800381a:	bf00      	nop
 800381c:	e00a      	b.n	8003834 <DMA_CheckFifoParam+0xe8>
      break;
 800381e:	bf00      	nop
 8003820:	e008      	b.n	8003834 <DMA_CheckFifoParam+0xe8>
      break;
 8003822:	bf00      	nop
 8003824:	e006      	b.n	8003834 <DMA_CheckFifoParam+0xe8>
      break;
 8003826:	bf00      	nop
 8003828:	e004      	b.n	8003834 <DMA_CheckFifoParam+0xe8>
      break;
 800382a:	bf00      	nop
 800382c:	e002      	b.n	8003834 <DMA_CheckFifoParam+0xe8>
      break;   
 800382e:	bf00      	nop
 8003830:	e000      	b.n	8003834 <DMA_CheckFifoParam+0xe8>
      break;
 8003832:	bf00      	nop
    }
  } 
  
  return status; 
 8003834:	7bfb      	ldrb	r3, [r7, #15]
}
 8003836:	4618      	mov	r0, r3
 8003838:	3714      	adds	r7, #20
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop

08003844 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003844:	b480      	push	{r7}
 8003846:	b089      	sub	sp, #36	@ 0x24
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
 800384c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800384e:	2300      	movs	r3, #0
 8003850:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003852:	2300      	movs	r3, #0
 8003854:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003856:	2300      	movs	r3, #0
 8003858:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800385a:	2300      	movs	r3, #0
 800385c:	61fb      	str	r3, [r7, #28]
 800385e:	e159      	b.n	8003b14 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003860:	2201      	movs	r2, #1
 8003862:	69fb      	ldr	r3, [r7, #28]
 8003864:	fa02 f303 	lsl.w	r3, r2, r3
 8003868:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	697a      	ldr	r2, [r7, #20]
 8003870:	4013      	ands	r3, r2
 8003872:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003874:	693a      	ldr	r2, [r7, #16]
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	429a      	cmp	r2, r3
 800387a:	f040 8148 	bne.w	8003b0e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	f003 0303 	and.w	r3, r3, #3
 8003886:	2b01      	cmp	r3, #1
 8003888:	d005      	beq.n	8003896 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003892:	2b02      	cmp	r3, #2
 8003894:	d130      	bne.n	80038f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	005b      	lsls	r3, r3, #1
 80038a0:	2203      	movs	r2, #3
 80038a2:	fa02 f303 	lsl.w	r3, r2, r3
 80038a6:	43db      	mvns	r3, r3
 80038a8:	69ba      	ldr	r2, [r7, #24]
 80038aa:	4013      	ands	r3, r2
 80038ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	68da      	ldr	r2, [r3, #12]
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	005b      	lsls	r3, r3, #1
 80038b6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ba:	69ba      	ldr	r2, [r7, #24]
 80038bc:	4313      	orrs	r3, r2
 80038be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	69ba      	ldr	r2, [r7, #24]
 80038c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038cc:	2201      	movs	r2, #1
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	fa02 f303 	lsl.w	r3, r2, r3
 80038d4:	43db      	mvns	r3, r3
 80038d6:	69ba      	ldr	r2, [r7, #24]
 80038d8:	4013      	ands	r3, r2
 80038da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	091b      	lsrs	r3, r3, #4
 80038e2:	f003 0201 	and.w	r2, r3, #1
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	fa02 f303 	lsl.w	r3, r2, r3
 80038ec:	69ba      	ldr	r2, [r7, #24]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	69ba      	ldr	r2, [r7, #24]
 80038f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f003 0303 	and.w	r3, r3, #3
 8003900:	2b03      	cmp	r3, #3
 8003902:	d017      	beq.n	8003934 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	005b      	lsls	r3, r3, #1
 800390e:	2203      	movs	r2, #3
 8003910:	fa02 f303 	lsl.w	r3, r2, r3
 8003914:	43db      	mvns	r3, r3
 8003916:	69ba      	ldr	r2, [r7, #24]
 8003918:	4013      	ands	r3, r2
 800391a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	689a      	ldr	r2, [r3, #8]
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	005b      	lsls	r3, r3, #1
 8003924:	fa02 f303 	lsl.w	r3, r2, r3
 8003928:	69ba      	ldr	r2, [r7, #24]
 800392a:	4313      	orrs	r3, r2
 800392c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	69ba      	ldr	r2, [r7, #24]
 8003932:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	f003 0303 	and.w	r3, r3, #3
 800393c:	2b02      	cmp	r3, #2
 800393e:	d123      	bne.n	8003988 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	08da      	lsrs	r2, r3, #3
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	3208      	adds	r2, #8
 8003948:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800394c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	f003 0307 	and.w	r3, r3, #7
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	220f      	movs	r2, #15
 8003958:	fa02 f303 	lsl.w	r3, r2, r3
 800395c:	43db      	mvns	r3, r3
 800395e:	69ba      	ldr	r2, [r7, #24]
 8003960:	4013      	ands	r3, r2
 8003962:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	691a      	ldr	r2, [r3, #16]
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	f003 0307 	and.w	r3, r3, #7
 800396e:	009b      	lsls	r3, r3, #2
 8003970:	fa02 f303 	lsl.w	r3, r2, r3
 8003974:	69ba      	ldr	r2, [r7, #24]
 8003976:	4313      	orrs	r3, r2
 8003978:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800397a:	69fb      	ldr	r3, [r7, #28]
 800397c:	08da      	lsrs	r2, r3, #3
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	3208      	adds	r2, #8
 8003982:	69b9      	ldr	r1, [r7, #24]
 8003984:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	005b      	lsls	r3, r3, #1
 8003992:	2203      	movs	r2, #3
 8003994:	fa02 f303 	lsl.w	r3, r2, r3
 8003998:	43db      	mvns	r3, r3
 800399a:	69ba      	ldr	r2, [r7, #24]
 800399c:	4013      	ands	r3, r2
 800399e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	f003 0203 	and.w	r2, r3, #3
 80039a8:	69fb      	ldr	r3, [r7, #28]
 80039aa:	005b      	lsls	r3, r3, #1
 80039ac:	fa02 f303 	lsl.w	r3, r2, r3
 80039b0:	69ba      	ldr	r2, [r7, #24]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	69ba      	ldr	r2, [r7, #24]
 80039ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f000 80a2 	beq.w	8003b0e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039ca:	2300      	movs	r3, #0
 80039cc:	60fb      	str	r3, [r7, #12]
 80039ce:	4b57      	ldr	r3, [pc, #348]	@ (8003b2c <HAL_GPIO_Init+0x2e8>)
 80039d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039d2:	4a56      	ldr	r2, [pc, #344]	@ (8003b2c <HAL_GPIO_Init+0x2e8>)
 80039d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80039d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80039da:	4b54      	ldr	r3, [pc, #336]	@ (8003b2c <HAL_GPIO_Init+0x2e8>)
 80039dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039e2:	60fb      	str	r3, [r7, #12]
 80039e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039e6:	4a52      	ldr	r2, [pc, #328]	@ (8003b30 <HAL_GPIO_Init+0x2ec>)
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	089b      	lsrs	r3, r3, #2
 80039ec:	3302      	adds	r3, #2
 80039ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	f003 0303 	and.w	r3, r3, #3
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	220f      	movs	r2, #15
 80039fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003a02:	43db      	mvns	r3, r3
 8003a04:	69ba      	ldr	r2, [r7, #24]
 8003a06:	4013      	ands	r3, r2
 8003a08:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4a49      	ldr	r2, [pc, #292]	@ (8003b34 <HAL_GPIO_Init+0x2f0>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d019      	beq.n	8003a46 <HAL_GPIO_Init+0x202>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	4a48      	ldr	r2, [pc, #288]	@ (8003b38 <HAL_GPIO_Init+0x2f4>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d013      	beq.n	8003a42 <HAL_GPIO_Init+0x1fe>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	4a47      	ldr	r2, [pc, #284]	@ (8003b3c <HAL_GPIO_Init+0x2f8>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d00d      	beq.n	8003a3e <HAL_GPIO_Init+0x1fa>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4a46      	ldr	r2, [pc, #280]	@ (8003b40 <HAL_GPIO_Init+0x2fc>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d007      	beq.n	8003a3a <HAL_GPIO_Init+0x1f6>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a45      	ldr	r2, [pc, #276]	@ (8003b44 <HAL_GPIO_Init+0x300>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d101      	bne.n	8003a36 <HAL_GPIO_Init+0x1f2>
 8003a32:	2304      	movs	r3, #4
 8003a34:	e008      	b.n	8003a48 <HAL_GPIO_Init+0x204>
 8003a36:	2307      	movs	r3, #7
 8003a38:	e006      	b.n	8003a48 <HAL_GPIO_Init+0x204>
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e004      	b.n	8003a48 <HAL_GPIO_Init+0x204>
 8003a3e:	2302      	movs	r3, #2
 8003a40:	e002      	b.n	8003a48 <HAL_GPIO_Init+0x204>
 8003a42:	2301      	movs	r3, #1
 8003a44:	e000      	b.n	8003a48 <HAL_GPIO_Init+0x204>
 8003a46:	2300      	movs	r3, #0
 8003a48:	69fa      	ldr	r2, [r7, #28]
 8003a4a:	f002 0203 	and.w	r2, r2, #3
 8003a4e:	0092      	lsls	r2, r2, #2
 8003a50:	4093      	lsls	r3, r2
 8003a52:	69ba      	ldr	r2, [r7, #24]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a58:	4935      	ldr	r1, [pc, #212]	@ (8003b30 <HAL_GPIO_Init+0x2ec>)
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	089b      	lsrs	r3, r3, #2
 8003a5e:	3302      	adds	r3, #2
 8003a60:	69ba      	ldr	r2, [r7, #24]
 8003a62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a66:	4b38      	ldr	r3, [pc, #224]	@ (8003b48 <HAL_GPIO_Init+0x304>)
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	43db      	mvns	r3, r3
 8003a70:	69ba      	ldr	r2, [r7, #24]
 8003a72:	4013      	ands	r3, r2
 8003a74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d003      	beq.n	8003a8a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003a82:	69ba      	ldr	r2, [r7, #24]
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a8a:	4a2f      	ldr	r2, [pc, #188]	@ (8003b48 <HAL_GPIO_Init+0x304>)
 8003a8c:	69bb      	ldr	r3, [r7, #24]
 8003a8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a90:	4b2d      	ldr	r3, [pc, #180]	@ (8003b48 <HAL_GPIO_Init+0x304>)
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	43db      	mvns	r3, r3
 8003a9a:	69ba      	ldr	r2, [r7, #24]
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d003      	beq.n	8003ab4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003aac:	69ba      	ldr	r2, [r7, #24]
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ab4:	4a24      	ldr	r2, [pc, #144]	@ (8003b48 <HAL_GPIO_Init+0x304>)
 8003ab6:	69bb      	ldr	r3, [r7, #24]
 8003ab8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003aba:	4b23      	ldr	r3, [pc, #140]	@ (8003b48 <HAL_GPIO_Init+0x304>)
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	43db      	mvns	r3, r3
 8003ac4:	69ba      	ldr	r2, [r7, #24]
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d003      	beq.n	8003ade <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003ad6:	69ba      	ldr	r2, [r7, #24]
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003ade:	4a1a      	ldr	r2, [pc, #104]	@ (8003b48 <HAL_GPIO_Init+0x304>)
 8003ae0:	69bb      	ldr	r3, [r7, #24]
 8003ae2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ae4:	4b18      	ldr	r3, [pc, #96]	@ (8003b48 <HAL_GPIO_Init+0x304>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	43db      	mvns	r3, r3
 8003aee:	69ba      	ldr	r2, [r7, #24]
 8003af0:	4013      	ands	r3, r2
 8003af2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d003      	beq.n	8003b08 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003b00:	69ba      	ldr	r2, [r7, #24]
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	4313      	orrs	r3, r2
 8003b06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b08:	4a0f      	ldr	r2, [pc, #60]	@ (8003b48 <HAL_GPIO_Init+0x304>)
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b0e:	69fb      	ldr	r3, [r7, #28]
 8003b10:	3301      	adds	r3, #1
 8003b12:	61fb      	str	r3, [r7, #28]
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	2b0f      	cmp	r3, #15
 8003b18:	f67f aea2 	bls.w	8003860 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b1c:	bf00      	nop
 8003b1e:	bf00      	nop
 8003b20:	3724      	adds	r7, #36	@ 0x24
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop
 8003b2c:	40023800 	.word	0x40023800
 8003b30:	40013800 	.word	0x40013800
 8003b34:	40020000 	.word	0x40020000
 8003b38:	40020400 	.word	0x40020400
 8003b3c:	40020800 	.word	0x40020800
 8003b40:	40020c00 	.word	0x40020c00
 8003b44:	40021000 	.word	0x40021000
 8003b48:	40013c00 	.word	0x40013c00

08003b4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	460b      	mov	r3, r1
 8003b56:	807b      	strh	r3, [r7, #2]
 8003b58:	4613      	mov	r3, r2
 8003b5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b5c:	787b      	ldrb	r3, [r7, #1]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d003      	beq.n	8003b6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b62:	887a      	ldrh	r2, [r7, #2]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b68:	e003      	b.n	8003b72 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b6a:	887b      	ldrh	r3, [r7, #2]
 8003b6c:	041a      	lsls	r2, r3, #16
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	619a      	str	r2, [r3, #24]
}
 8003b72:	bf00      	nop
 8003b74:	370c      	adds	r7, #12
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
	...

08003b80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	4603      	mov	r3, r0
 8003b88:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003b8a:	4b08      	ldr	r3, [pc, #32]	@ (8003bac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b8c:	695a      	ldr	r2, [r3, #20]
 8003b8e:	88fb      	ldrh	r3, [r7, #6]
 8003b90:	4013      	ands	r3, r2
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d006      	beq.n	8003ba4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b96:	4a05      	ldr	r2, [pc, #20]	@ (8003bac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b98:	88fb      	ldrh	r3, [r7, #6]
 8003b9a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003b9c:	88fb      	ldrh	r3, [r7, #6]
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f7fe f920 	bl	8001de4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ba4:	bf00      	nop
 8003ba6:	3708      	adds	r7, #8
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	40013c00 	.word	0x40013c00

08003bb0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d101      	bne.n	8003bc2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e12b      	b.n	8003e1a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d106      	bne.n	8003bdc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f7fe fdf0 	bl	80027bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2224      	movs	r2, #36	@ 0x24
 8003be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f022 0201 	bic.w	r2, r2, #1
 8003bf2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c02:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c12:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003c14:	f000 fd80 	bl	8004718 <HAL_RCC_GetPCLK1Freq>
 8003c18:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	4a81      	ldr	r2, [pc, #516]	@ (8003e24 <HAL_I2C_Init+0x274>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d807      	bhi.n	8003c34 <HAL_I2C_Init+0x84>
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	4a80      	ldr	r2, [pc, #512]	@ (8003e28 <HAL_I2C_Init+0x278>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	bf94      	ite	ls
 8003c2c:	2301      	movls	r3, #1
 8003c2e:	2300      	movhi	r3, #0
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	e006      	b.n	8003c42 <HAL_I2C_Init+0x92>
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	4a7d      	ldr	r2, [pc, #500]	@ (8003e2c <HAL_I2C_Init+0x27c>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	bf94      	ite	ls
 8003c3c:	2301      	movls	r3, #1
 8003c3e:	2300      	movhi	r3, #0
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d001      	beq.n	8003c4a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e0e7      	b.n	8003e1a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	4a78      	ldr	r2, [pc, #480]	@ (8003e30 <HAL_I2C_Init+0x280>)
 8003c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c52:	0c9b      	lsrs	r3, r3, #18
 8003c54:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	68ba      	ldr	r2, [r7, #8]
 8003c66:	430a      	orrs	r2, r1
 8003c68:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	6a1b      	ldr	r3, [r3, #32]
 8003c70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	4a6a      	ldr	r2, [pc, #424]	@ (8003e24 <HAL_I2C_Init+0x274>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d802      	bhi.n	8003c84 <HAL_I2C_Init+0xd4>
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	3301      	adds	r3, #1
 8003c82:	e009      	b.n	8003c98 <HAL_I2C_Init+0xe8>
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003c8a:	fb02 f303 	mul.w	r3, r2, r3
 8003c8e:	4a69      	ldr	r2, [pc, #420]	@ (8003e34 <HAL_I2C_Init+0x284>)
 8003c90:	fba2 2303 	umull	r2, r3, r2, r3
 8003c94:	099b      	lsrs	r3, r3, #6
 8003c96:	3301      	adds	r3, #1
 8003c98:	687a      	ldr	r2, [r7, #4]
 8003c9a:	6812      	ldr	r2, [r2, #0]
 8003c9c:	430b      	orrs	r3, r1
 8003c9e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	69db      	ldr	r3, [r3, #28]
 8003ca6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003caa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	495c      	ldr	r1, [pc, #368]	@ (8003e24 <HAL_I2C_Init+0x274>)
 8003cb4:	428b      	cmp	r3, r1
 8003cb6:	d819      	bhi.n	8003cec <HAL_I2C_Init+0x13c>
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	1e59      	subs	r1, r3, #1
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	005b      	lsls	r3, r3, #1
 8003cc2:	fbb1 f3f3 	udiv	r3, r1, r3
 8003cc6:	1c59      	adds	r1, r3, #1
 8003cc8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003ccc:	400b      	ands	r3, r1
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d00a      	beq.n	8003ce8 <HAL_I2C_Init+0x138>
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	1e59      	subs	r1, r3, #1
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	005b      	lsls	r3, r3, #1
 8003cdc:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ce0:	3301      	adds	r3, #1
 8003ce2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ce6:	e051      	b.n	8003d8c <HAL_I2C_Init+0x1dc>
 8003ce8:	2304      	movs	r3, #4
 8003cea:	e04f      	b.n	8003d8c <HAL_I2C_Init+0x1dc>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d111      	bne.n	8003d18 <HAL_I2C_Init+0x168>
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	1e58      	subs	r0, r3, #1
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6859      	ldr	r1, [r3, #4]
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	005b      	lsls	r3, r3, #1
 8003d00:	440b      	add	r3, r1
 8003d02:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d06:	3301      	adds	r3, #1
 8003d08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	bf0c      	ite	eq
 8003d10:	2301      	moveq	r3, #1
 8003d12:	2300      	movne	r3, #0
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	e012      	b.n	8003d3e <HAL_I2C_Init+0x18e>
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	1e58      	subs	r0, r3, #1
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6859      	ldr	r1, [r3, #4]
 8003d20:	460b      	mov	r3, r1
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	440b      	add	r3, r1
 8003d26:	0099      	lsls	r1, r3, #2
 8003d28:	440b      	add	r3, r1
 8003d2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d2e:	3301      	adds	r3, #1
 8003d30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	bf0c      	ite	eq
 8003d38:	2301      	moveq	r3, #1
 8003d3a:	2300      	movne	r3, #0
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d001      	beq.n	8003d46 <HAL_I2C_Init+0x196>
 8003d42:	2301      	movs	r3, #1
 8003d44:	e022      	b.n	8003d8c <HAL_I2C_Init+0x1dc>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d10e      	bne.n	8003d6c <HAL_I2C_Init+0x1bc>
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	1e58      	subs	r0, r3, #1
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6859      	ldr	r1, [r3, #4]
 8003d56:	460b      	mov	r3, r1
 8003d58:	005b      	lsls	r3, r3, #1
 8003d5a:	440b      	add	r3, r1
 8003d5c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d60:	3301      	adds	r3, #1
 8003d62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d6a:	e00f      	b.n	8003d8c <HAL_I2C_Init+0x1dc>
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	1e58      	subs	r0, r3, #1
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6859      	ldr	r1, [r3, #4]
 8003d74:	460b      	mov	r3, r1
 8003d76:	009b      	lsls	r3, r3, #2
 8003d78:	440b      	add	r3, r1
 8003d7a:	0099      	lsls	r1, r3, #2
 8003d7c:	440b      	add	r3, r1
 8003d7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d82:	3301      	adds	r3, #1
 8003d84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d88:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003d8c:	6879      	ldr	r1, [r7, #4]
 8003d8e:	6809      	ldr	r1, [r1, #0]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	69da      	ldr	r2, [r3, #28]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a1b      	ldr	r3, [r3, #32]
 8003da6:	431a      	orrs	r2, r3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	430a      	orrs	r2, r1
 8003dae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003dba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003dbe:	687a      	ldr	r2, [r7, #4]
 8003dc0:	6911      	ldr	r1, [r2, #16]
 8003dc2:	687a      	ldr	r2, [r7, #4]
 8003dc4:	68d2      	ldr	r2, [r2, #12]
 8003dc6:	4311      	orrs	r1, r2
 8003dc8:	687a      	ldr	r2, [r7, #4]
 8003dca:	6812      	ldr	r2, [r2, #0]
 8003dcc:	430b      	orrs	r3, r1
 8003dce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	695a      	ldr	r2, [r3, #20]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	699b      	ldr	r3, [r3, #24]
 8003de2:	431a      	orrs	r2, r3
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	430a      	orrs	r2, r1
 8003dea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f042 0201 	orr.w	r2, r2, #1
 8003dfa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2220      	movs	r2, #32
 8003e06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2200      	movs	r2, #0
 8003e14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003e18:	2300      	movs	r3, #0
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3710      	adds	r7, #16
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	000186a0 	.word	0x000186a0
 8003e28:	001e847f 	.word	0x001e847f
 8003e2c:	003d08ff 	.word	0x003d08ff
 8003e30:	431bde83 	.word	0x431bde83
 8003e34:	10624dd3 	.word	0x10624dd3

08003e38 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b086      	sub	sp, #24
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d101      	bne.n	8003e4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e267      	b.n	800431a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0301 	and.w	r3, r3, #1
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d075      	beq.n	8003f42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003e56:	4b88      	ldr	r3, [pc, #544]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	f003 030c 	and.w	r3, r3, #12
 8003e5e:	2b04      	cmp	r3, #4
 8003e60:	d00c      	beq.n	8003e7c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e62:	4b85      	ldr	r3, [pc, #532]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003e6a:	2b08      	cmp	r3, #8
 8003e6c:	d112      	bne.n	8003e94 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e6e:	4b82      	ldr	r3, [pc, #520]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e76:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e7a:	d10b      	bne.n	8003e94 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e7c:	4b7e      	ldr	r3, [pc, #504]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d05b      	beq.n	8003f40 <HAL_RCC_OscConfig+0x108>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d157      	bne.n	8003f40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e242      	b.n	800431a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e9c:	d106      	bne.n	8003eac <HAL_RCC_OscConfig+0x74>
 8003e9e:	4b76      	ldr	r3, [pc, #472]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a75      	ldr	r2, [pc, #468]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003ea4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ea8:	6013      	str	r3, [r2, #0]
 8003eaa:	e01d      	b.n	8003ee8 <HAL_RCC_OscConfig+0xb0>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003eb4:	d10c      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x98>
 8003eb6:	4b70      	ldr	r3, [pc, #448]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a6f      	ldr	r2, [pc, #444]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003ebc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ec0:	6013      	str	r3, [r2, #0]
 8003ec2:	4b6d      	ldr	r3, [pc, #436]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a6c      	ldr	r2, [pc, #432]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003ec8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ecc:	6013      	str	r3, [r2, #0]
 8003ece:	e00b      	b.n	8003ee8 <HAL_RCC_OscConfig+0xb0>
 8003ed0:	4b69      	ldr	r3, [pc, #420]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a68      	ldr	r2, [pc, #416]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003ed6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003eda:	6013      	str	r3, [r2, #0]
 8003edc:	4b66      	ldr	r3, [pc, #408]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a65      	ldr	r2, [pc, #404]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003ee2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ee6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d013      	beq.n	8003f18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef0:	f7fe ffea 	bl	8002ec8 <HAL_GetTick>
 8003ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ef6:	e008      	b.n	8003f0a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ef8:	f7fe ffe6 	bl	8002ec8 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b64      	cmp	r3, #100	@ 0x64
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e207      	b.n	800431a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f0a:	4b5b      	ldr	r3, [pc, #364]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d0f0      	beq.n	8003ef8 <HAL_RCC_OscConfig+0xc0>
 8003f16:	e014      	b.n	8003f42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f18:	f7fe ffd6 	bl	8002ec8 <HAL_GetTick>
 8003f1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f1e:	e008      	b.n	8003f32 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f20:	f7fe ffd2 	bl	8002ec8 <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	2b64      	cmp	r3, #100	@ 0x64
 8003f2c:	d901      	bls.n	8003f32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e1f3      	b.n	800431a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f32:	4b51      	ldr	r3, [pc, #324]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d1f0      	bne.n	8003f20 <HAL_RCC_OscConfig+0xe8>
 8003f3e:	e000      	b.n	8003f42 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0302 	and.w	r3, r3, #2
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d063      	beq.n	8004016 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003f4e:	4b4a      	ldr	r3, [pc, #296]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f003 030c 	and.w	r3, r3, #12
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d00b      	beq.n	8003f72 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f5a:	4b47      	ldr	r3, [pc, #284]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003f62:	2b08      	cmp	r3, #8
 8003f64:	d11c      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f66:	4b44      	ldr	r3, [pc, #272]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d116      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f72:	4b41      	ldr	r3, [pc, #260]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0302 	and.w	r3, r3, #2
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d005      	beq.n	8003f8a <HAL_RCC_OscConfig+0x152>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	68db      	ldr	r3, [r3, #12]
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d001      	beq.n	8003f8a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e1c7      	b.n	800431a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f8a:	4b3b      	ldr	r3, [pc, #236]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	00db      	lsls	r3, r3, #3
 8003f98:	4937      	ldr	r1, [pc, #220]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f9e:	e03a      	b.n	8004016 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d020      	beq.n	8003fea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fa8:	4b34      	ldr	r3, [pc, #208]	@ (800407c <HAL_RCC_OscConfig+0x244>)
 8003faa:	2201      	movs	r2, #1
 8003fac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fae:	f7fe ff8b 	bl	8002ec8 <HAL_GetTick>
 8003fb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fb4:	e008      	b.n	8003fc8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fb6:	f7fe ff87 	bl	8002ec8 <HAL_GetTick>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	1ad3      	subs	r3, r2, r3
 8003fc0:	2b02      	cmp	r3, #2
 8003fc2:	d901      	bls.n	8003fc8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003fc4:	2303      	movs	r3, #3
 8003fc6:	e1a8      	b.n	800431a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fc8:	4b2b      	ldr	r3, [pc, #172]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 0302 	and.w	r3, r3, #2
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d0f0      	beq.n	8003fb6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fd4:	4b28      	ldr	r3, [pc, #160]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	691b      	ldr	r3, [r3, #16]
 8003fe0:	00db      	lsls	r3, r3, #3
 8003fe2:	4925      	ldr	r1, [pc, #148]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	600b      	str	r3, [r1, #0]
 8003fe8:	e015      	b.n	8004016 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fea:	4b24      	ldr	r3, [pc, #144]	@ (800407c <HAL_RCC_OscConfig+0x244>)
 8003fec:	2200      	movs	r2, #0
 8003fee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ff0:	f7fe ff6a 	bl	8002ec8 <HAL_GetTick>
 8003ff4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ff6:	e008      	b.n	800400a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ff8:	f7fe ff66 	bl	8002ec8 <HAL_GetTick>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	2b02      	cmp	r3, #2
 8004004:	d901      	bls.n	800400a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004006:	2303      	movs	r3, #3
 8004008:	e187      	b.n	800431a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800400a:	4b1b      	ldr	r3, [pc, #108]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 0302 	and.w	r3, r3, #2
 8004012:	2b00      	cmp	r3, #0
 8004014:	d1f0      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 0308 	and.w	r3, r3, #8
 800401e:	2b00      	cmp	r3, #0
 8004020:	d036      	beq.n	8004090 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	695b      	ldr	r3, [r3, #20]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d016      	beq.n	8004058 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800402a:	4b15      	ldr	r3, [pc, #84]	@ (8004080 <HAL_RCC_OscConfig+0x248>)
 800402c:	2201      	movs	r2, #1
 800402e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004030:	f7fe ff4a 	bl	8002ec8 <HAL_GetTick>
 8004034:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004036:	e008      	b.n	800404a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004038:	f7fe ff46 	bl	8002ec8 <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	2b02      	cmp	r3, #2
 8004044:	d901      	bls.n	800404a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e167      	b.n	800431a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800404a:	4b0b      	ldr	r3, [pc, #44]	@ (8004078 <HAL_RCC_OscConfig+0x240>)
 800404c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800404e:	f003 0302 	and.w	r3, r3, #2
 8004052:	2b00      	cmp	r3, #0
 8004054:	d0f0      	beq.n	8004038 <HAL_RCC_OscConfig+0x200>
 8004056:	e01b      	b.n	8004090 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004058:	4b09      	ldr	r3, [pc, #36]	@ (8004080 <HAL_RCC_OscConfig+0x248>)
 800405a:	2200      	movs	r2, #0
 800405c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800405e:	f7fe ff33 	bl	8002ec8 <HAL_GetTick>
 8004062:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004064:	e00e      	b.n	8004084 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004066:	f7fe ff2f 	bl	8002ec8 <HAL_GetTick>
 800406a:	4602      	mov	r2, r0
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	1ad3      	subs	r3, r2, r3
 8004070:	2b02      	cmp	r3, #2
 8004072:	d907      	bls.n	8004084 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004074:	2303      	movs	r3, #3
 8004076:	e150      	b.n	800431a <HAL_RCC_OscConfig+0x4e2>
 8004078:	40023800 	.word	0x40023800
 800407c:	42470000 	.word	0x42470000
 8004080:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004084:	4b88      	ldr	r3, [pc, #544]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 8004086:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004088:	f003 0302 	and.w	r3, r3, #2
 800408c:	2b00      	cmp	r3, #0
 800408e:	d1ea      	bne.n	8004066 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 0304 	and.w	r3, r3, #4
 8004098:	2b00      	cmp	r3, #0
 800409a:	f000 8097 	beq.w	80041cc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800409e:	2300      	movs	r3, #0
 80040a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040a2:	4b81      	ldr	r3, [pc, #516]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 80040a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d10f      	bne.n	80040ce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040ae:	2300      	movs	r3, #0
 80040b0:	60bb      	str	r3, [r7, #8]
 80040b2:	4b7d      	ldr	r3, [pc, #500]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 80040b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b6:	4a7c      	ldr	r2, [pc, #496]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 80040b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80040be:	4b7a      	ldr	r3, [pc, #488]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 80040c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040c6:	60bb      	str	r3, [r7, #8]
 80040c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040ca:	2301      	movs	r3, #1
 80040cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040ce:	4b77      	ldr	r3, [pc, #476]	@ (80042ac <HAL_RCC_OscConfig+0x474>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d118      	bne.n	800410c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040da:	4b74      	ldr	r3, [pc, #464]	@ (80042ac <HAL_RCC_OscConfig+0x474>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a73      	ldr	r2, [pc, #460]	@ (80042ac <HAL_RCC_OscConfig+0x474>)
 80040e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040e6:	f7fe feef 	bl	8002ec8 <HAL_GetTick>
 80040ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040ec:	e008      	b.n	8004100 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040ee:	f7fe feeb 	bl	8002ec8 <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d901      	bls.n	8004100 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e10c      	b.n	800431a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004100:	4b6a      	ldr	r3, [pc, #424]	@ (80042ac <HAL_RCC_OscConfig+0x474>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004108:	2b00      	cmp	r3, #0
 800410a:	d0f0      	beq.n	80040ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	2b01      	cmp	r3, #1
 8004112:	d106      	bne.n	8004122 <HAL_RCC_OscConfig+0x2ea>
 8004114:	4b64      	ldr	r3, [pc, #400]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 8004116:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004118:	4a63      	ldr	r2, [pc, #396]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 800411a:	f043 0301 	orr.w	r3, r3, #1
 800411e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004120:	e01c      	b.n	800415c <HAL_RCC_OscConfig+0x324>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	2b05      	cmp	r3, #5
 8004128:	d10c      	bne.n	8004144 <HAL_RCC_OscConfig+0x30c>
 800412a:	4b5f      	ldr	r3, [pc, #380]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 800412c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800412e:	4a5e      	ldr	r2, [pc, #376]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 8004130:	f043 0304 	orr.w	r3, r3, #4
 8004134:	6713      	str	r3, [r2, #112]	@ 0x70
 8004136:	4b5c      	ldr	r3, [pc, #368]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 8004138:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800413a:	4a5b      	ldr	r2, [pc, #364]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 800413c:	f043 0301 	orr.w	r3, r3, #1
 8004140:	6713      	str	r3, [r2, #112]	@ 0x70
 8004142:	e00b      	b.n	800415c <HAL_RCC_OscConfig+0x324>
 8004144:	4b58      	ldr	r3, [pc, #352]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 8004146:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004148:	4a57      	ldr	r2, [pc, #348]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 800414a:	f023 0301 	bic.w	r3, r3, #1
 800414e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004150:	4b55      	ldr	r3, [pc, #340]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 8004152:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004154:	4a54      	ldr	r2, [pc, #336]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 8004156:	f023 0304 	bic.w	r3, r3, #4
 800415a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d015      	beq.n	8004190 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004164:	f7fe feb0 	bl	8002ec8 <HAL_GetTick>
 8004168:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800416a:	e00a      	b.n	8004182 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800416c:	f7fe feac 	bl	8002ec8 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	f241 3288 	movw	r2, #5000	@ 0x1388
 800417a:	4293      	cmp	r3, r2
 800417c:	d901      	bls.n	8004182 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800417e:	2303      	movs	r3, #3
 8004180:	e0cb      	b.n	800431a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004182:	4b49      	ldr	r3, [pc, #292]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 8004184:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004186:	f003 0302 	and.w	r3, r3, #2
 800418a:	2b00      	cmp	r3, #0
 800418c:	d0ee      	beq.n	800416c <HAL_RCC_OscConfig+0x334>
 800418e:	e014      	b.n	80041ba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004190:	f7fe fe9a 	bl	8002ec8 <HAL_GetTick>
 8004194:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004196:	e00a      	b.n	80041ae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004198:	f7fe fe96 	bl	8002ec8 <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d901      	bls.n	80041ae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80041aa:	2303      	movs	r3, #3
 80041ac:	e0b5      	b.n	800431a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041ae:	4b3e      	ldr	r3, [pc, #248]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 80041b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041b2:	f003 0302 	and.w	r3, r3, #2
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d1ee      	bne.n	8004198 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80041ba:	7dfb      	ldrb	r3, [r7, #23]
 80041bc:	2b01      	cmp	r3, #1
 80041be:	d105      	bne.n	80041cc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041c0:	4b39      	ldr	r3, [pc, #228]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 80041c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c4:	4a38      	ldr	r2, [pc, #224]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 80041c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041ca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	699b      	ldr	r3, [r3, #24]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	f000 80a1 	beq.w	8004318 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041d6:	4b34      	ldr	r3, [pc, #208]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	f003 030c 	and.w	r3, r3, #12
 80041de:	2b08      	cmp	r3, #8
 80041e0:	d05c      	beq.n	800429c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	699b      	ldr	r3, [r3, #24]
 80041e6:	2b02      	cmp	r3, #2
 80041e8:	d141      	bne.n	800426e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041ea:	4b31      	ldr	r3, [pc, #196]	@ (80042b0 <HAL_RCC_OscConfig+0x478>)
 80041ec:	2200      	movs	r2, #0
 80041ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041f0:	f7fe fe6a 	bl	8002ec8 <HAL_GetTick>
 80041f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041f6:	e008      	b.n	800420a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041f8:	f7fe fe66 	bl	8002ec8 <HAL_GetTick>
 80041fc:	4602      	mov	r2, r0
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	2b02      	cmp	r3, #2
 8004204:	d901      	bls.n	800420a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e087      	b.n	800431a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800420a:	4b27      	ldr	r3, [pc, #156]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004212:	2b00      	cmp	r3, #0
 8004214:	d1f0      	bne.n	80041f8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	69da      	ldr	r2, [r3, #28]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a1b      	ldr	r3, [r3, #32]
 800421e:	431a      	orrs	r2, r3
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004224:	019b      	lsls	r3, r3, #6
 8004226:	431a      	orrs	r2, r3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800422c:	085b      	lsrs	r3, r3, #1
 800422e:	3b01      	subs	r3, #1
 8004230:	041b      	lsls	r3, r3, #16
 8004232:	431a      	orrs	r2, r3
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004238:	061b      	lsls	r3, r3, #24
 800423a:	491b      	ldr	r1, [pc, #108]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 800423c:	4313      	orrs	r3, r2
 800423e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004240:	4b1b      	ldr	r3, [pc, #108]	@ (80042b0 <HAL_RCC_OscConfig+0x478>)
 8004242:	2201      	movs	r2, #1
 8004244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004246:	f7fe fe3f 	bl	8002ec8 <HAL_GetTick>
 800424a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800424c:	e008      	b.n	8004260 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800424e:	f7fe fe3b 	bl	8002ec8 <HAL_GetTick>
 8004252:	4602      	mov	r2, r0
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	1ad3      	subs	r3, r2, r3
 8004258:	2b02      	cmp	r3, #2
 800425a:	d901      	bls.n	8004260 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800425c:	2303      	movs	r3, #3
 800425e:	e05c      	b.n	800431a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004260:	4b11      	ldr	r3, [pc, #68]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004268:	2b00      	cmp	r3, #0
 800426a:	d0f0      	beq.n	800424e <HAL_RCC_OscConfig+0x416>
 800426c:	e054      	b.n	8004318 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800426e:	4b10      	ldr	r3, [pc, #64]	@ (80042b0 <HAL_RCC_OscConfig+0x478>)
 8004270:	2200      	movs	r2, #0
 8004272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004274:	f7fe fe28 	bl	8002ec8 <HAL_GetTick>
 8004278:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800427a:	e008      	b.n	800428e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800427c:	f7fe fe24 	bl	8002ec8 <HAL_GetTick>
 8004280:	4602      	mov	r2, r0
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	2b02      	cmp	r3, #2
 8004288:	d901      	bls.n	800428e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800428a:	2303      	movs	r3, #3
 800428c:	e045      	b.n	800431a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800428e:	4b06      	ldr	r3, [pc, #24]	@ (80042a8 <HAL_RCC_OscConfig+0x470>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d1f0      	bne.n	800427c <HAL_RCC_OscConfig+0x444>
 800429a:	e03d      	b.n	8004318 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	699b      	ldr	r3, [r3, #24]
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d107      	bne.n	80042b4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e038      	b.n	800431a <HAL_RCC_OscConfig+0x4e2>
 80042a8:	40023800 	.word	0x40023800
 80042ac:	40007000 	.word	0x40007000
 80042b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80042b4:	4b1b      	ldr	r3, [pc, #108]	@ (8004324 <HAL_RCC_OscConfig+0x4ec>)
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	699b      	ldr	r3, [r3, #24]
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d028      	beq.n	8004314 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d121      	bne.n	8004314 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042da:	429a      	cmp	r2, r3
 80042dc:	d11a      	bne.n	8004314 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042de:	68fa      	ldr	r2, [r7, #12]
 80042e0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80042e4:	4013      	ands	r3, r2
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80042ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d111      	bne.n	8004314 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042fa:	085b      	lsrs	r3, r3, #1
 80042fc:	3b01      	subs	r3, #1
 80042fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004300:	429a      	cmp	r2, r3
 8004302:	d107      	bne.n	8004314 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800430e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004310:	429a      	cmp	r2, r3
 8004312:	d001      	beq.n	8004318 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e000      	b.n	800431a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004318:	2300      	movs	r3, #0
}
 800431a:	4618      	mov	r0, r3
 800431c:	3718      	adds	r7, #24
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
 8004322:	bf00      	nop
 8004324:	40023800 	.word	0x40023800

08004328 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b084      	sub	sp, #16
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d101      	bne.n	800433c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	e0cc      	b.n	80044d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800433c:	4b68      	ldr	r3, [pc, #416]	@ (80044e0 <HAL_RCC_ClockConfig+0x1b8>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0307 	and.w	r3, r3, #7
 8004344:	683a      	ldr	r2, [r7, #0]
 8004346:	429a      	cmp	r2, r3
 8004348:	d90c      	bls.n	8004364 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800434a:	4b65      	ldr	r3, [pc, #404]	@ (80044e0 <HAL_RCC_ClockConfig+0x1b8>)
 800434c:	683a      	ldr	r2, [r7, #0]
 800434e:	b2d2      	uxtb	r2, r2
 8004350:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004352:	4b63      	ldr	r3, [pc, #396]	@ (80044e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 0307 	and.w	r3, r3, #7
 800435a:	683a      	ldr	r2, [r7, #0]
 800435c:	429a      	cmp	r2, r3
 800435e:	d001      	beq.n	8004364 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e0b8      	b.n	80044d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 0302 	and.w	r3, r3, #2
 800436c:	2b00      	cmp	r3, #0
 800436e:	d020      	beq.n	80043b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0304 	and.w	r3, r3, #4
 8004378:	2b00      	cmp	r3, #0
 800437a:	d005      	beq.n	8004388 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800437c:	4b59      	ldr	r3, [pc, #356]	@ (80044e4 <HAL_RCC_ClockConfig+0x1bc>)
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	4a58      	ldr	r2, [pc, #352]	@ (80044e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004382:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004386:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 0308 	and.w	r3, r3, #8
 8004390:	2b00      	cmp	r3, #0
 8004392:	d005      	beq.n	80043a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004394:	4b53      	ldr	r3, [pc, #332]	@ (80044e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	4a52      	ldr	r2, [pc, #328]	@ (80044e4 <HAL_RCC_ClockConfig+0x1bc>)
 800439a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800439e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043a0:	4b50      	ldr	r3, [pc, #320]	@ (80044e4 <HAL_RCC_ClockConfig+0x1bc>)
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	494d      	ldr	r1, [pc, #308]	@ (80044e4 <HAL_RCC_ClockConfig+0x1bc>)
 80043ae:	4313      	orrs	r3, r2
 80043b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 0301 	and.w	r3, r3, #1
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d044      	beq.n	8004448 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d107      	bne.n	80043d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043c6:	4b47      	ldr	r3, [pc, #284]	@ (80044e4 <HAL_RCC_ClockConfig+0x1bc>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d119      	bne.n	8004406 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e07f      	b.n	80044d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	2b02      	cmp	r3, #2
 80043dc:	d003      	beq.n	80043e6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043e2:	2b03      	cmp	r3, #3
 80043e4:	d107      	bne.n	80043f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043e6:	4b3f      	ldr	r3, [pc, #252]	@ (80044e4 <HAL_RCC_ClockConfig+0x1bc>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d109      	bne.n	8004406 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e06f      	b.n	80044d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043f6:	4b3b      	ldr	r3, [pc, #236]	@ (80044e4 <HAL_RCC_ClockConfig+0x1bc>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 0302 	and.w	r3, r3, #2
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d101      	bne.n	8004406 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e067      	b.n	80044d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004406:	4b37      	ldr	r3, [pc, #220]	@ (80044e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004408:	689b      	ldr	r3, [r3, #8]
 800440a:	f023 0203 	bic.w	r2, r3, #3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	4934      	ldr	r1, [pc, #208]	@ (80044e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004414:	4313      	orrs	r3, r2
 8004416:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004418:	f7fe fd56 	bl	8002ec8 <HAL_GetTick>
 800441c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800441e:	e00a      	b.n	8004436 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004420:	f7fe fd52 	bl	8002ec8 <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800442e:	4293      	cmp	r3, r2
 8004430:	d901      	bls.n	8004436 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004432:	2303      	movs	r3, #3
 8004434:	e04f      	b.n	80044d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004436:	4b2b      	ldr	r3, [pc, #172]	@ (80044e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	f003 020c 	and.w	r2, r3, #12
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	429a      	cmp	r2, r3
 8004446:	d1eb      	bne.n	8004420 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004448:	4b25      	ldr	r3, [pc, #148]	@ (80044e0 <HAL_RCC_ClockConfig+0x1b8>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0307 	and.w	r3, r3, #7
 8004450:	683a      	ldr	r2, [r7, #0]
 8004452:	429a      	cmp	r2, r3
 8004454:	d20c      	bcs.n	8004470 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004456:	4b22      	ldr	r3, [pc, #136]	@ (80044e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004458:	683a      	ldr	r2, [r7, #0]
 800445a:	b2d2      	uxtb	r2, r2
 800445c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800445e:	4b20      	ldr	r3, [pc, #128]	@ (80044e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0307 	and.w	r3, r3, #7
 8004466:	683a      	ldr	r2, [r7, #0]
 8004468:	429a      	cmp	r2, r3
 800446a:	d001      	beq.n	8004470 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e032      	b.n	80044d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f003 0304 	and.w	r3, r3, #4
 8004478:	2b00      	cmp	r3, #0
 800447a:	d008      	beq.n	800448e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800447c:	4b19      	ldr	r3, [pc, #100]	@ (80044e4 <HAL_RCC_ClockConfig+0x1bc>)
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	68db      	ldr	r3, [r3, #12]
 8004488:	4916      	ldr	r1, [pc, #88]	@ (80044e4 <HAL_RCC_ClockConfig+0x1bc>)
 800448a:	4313      	orrs	r3, r2
 800448c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 0308 	and.w	r3, r3, #8
 8004496:	2b00      	cmp	r3, #0
 8004498:	d009      	beq.n	80044ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800449a:	4b12      	ldr	r3, [pc, #72]	@ (80044e4 <HAL_RCC_ClockConfig+0x1bc>)
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	691b      	ldr	r3, [r3, #16]
 80044a6:	00db      	lsls	r3, r3, #3
 80044a8:	490e      	ldr	r1, [pc, #56]	@ (80044e4 <HAL_RCC_ClockConfig+0x1bc>)
 80044aa:	4313      	orrs	r3, r2
 80044ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80044ae:	f000 f821 	bl	80044f4 <HAL_RCC_GetSysClockFreq>
 80044b2:	4602      	mov	r2, r0
 80044b4:	4b0b      	ldr	r3, [pc, #44]	@ (80044e4 <HAL_RCC_ClockConfig+0x1bc>)
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	091b      	lsrs	r3, r3, #4
 80044ba:	f003 030f 	and.w	r3, r3, #15
 80044be:	490a      	ldr	r1, [pc, #40]	@ (80044e8 <HAL_RCC_ClockConfig+0x1c0>)
 80044c0:	5ccb      	ldrb	r3, [r1, r3]
 80044c2:	fa22 f303 	lsr.w	r3, r2, r3
 80044c6:	4a09      	ldr	r2, [pc, #36]	@ (80044ec <HAL_RCC_ClockConfig+0x1c4>)
 80044c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80044ca:	4b09      	ldr	r3, [pc, #36]	@ (80044f0 <HAL_RCC_ClockConfig+0x1c8>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4618      	mov	r0, r3
 80044d0:	f7fe fcb6 	bl	8002e40 <HAL_InitTick>

  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3710      	adds	r7, #16
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}
 80044de:	bf00      	nop
 80044e0:	40023c00 	.word	0x40023c00
 80044e4:	40023800 	.word	0x40023800
 80044e8:	0800c0a4 	.word	0x0800c0a4
 80044ec:	20000004 	.word	0x20000004
 80044f0:	20000008 	.word	0x20000008

080044f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044f8:	b094      	sub	sp, #80	@ 0x50
 80044fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80044fc:	2300      	movs	r3, #0
 80044fe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004500:	2300      	movs	r3, #0
 8004502:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004504:	2300      	movs	r3, #0
 8004506:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004508:	2300      	movs	r3, #0
 800450a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800450c:	4b79      	ldr	r3, [pc, #484]	@ (80046f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	f003 030c 	and.w	r3, r3, #12
 8004514:	2b08      	cmp	r3, #8
 8004516:	d00d      	beq.n	8004534 <HAL_RCC_GetSysClockFreq+0x40>
 8004518:	2b08      	cmp	r3, #8
 800451a:	f200 80e1 	bhi.w	80046e0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800451e:	2b00      	cmp	r3, #0
 8004520:	d002      	beq.n	8004528 <HAL_RCC_GetSysClockFreq+0x34>
 8004522:	2b04      	cmp	r3, #4
 8004524:	d003      	beq.n	800452e <HAL_RCC_GetSysClockFreq+0x3a>
 8004526:	e0db      	b.n	80046e0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004528:	4b73      	ldr	r3, [pc, #460]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x204>)
 800452a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800452c:	e0db      	b.n	80046e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800452e:	4b73      	ldr	r3, [pc, #460]	@ (80046fc <HAL_RCC_GetSysClockFreq+0x208>)
 8004530:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004532:	e0d8      	b.n	80046e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004534:	4b6f      	ldr	r3, [pc, #444]	@ (80046f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800453c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800453e:	4b6d      	ldr	r3, [pc, #436]	@ (80046f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004546:	2b00      	cmp	r3, #0
 8004548:	d063      	beq.n	8004612 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800454a:	4b6a      	ldr	r3, [pc, #424]	@ (80046f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	099b      	lsrs	r3, r3, #6
 8004550:	2200      	movs	r2, #0
 8004552:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004554:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004556:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004558:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800455c:	633b      	str	r3, [r7, #48]	@ 0x30
 800455e:	2300      	movs	r3, #0
 8004560:	637b      	str	r3, [r7, #52]	@ 0x34
 8004562:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004566:	4622      	mov	r2, r4
 8004568:	462b      	mov	r3, r5
 800456a:	f04f 0000 	mov.w	r0, #0
 800456e:	f04f 0100 	mov.w	r1, #0
 8004572:	0159      	lsls	r1, r3, #5
 8004574:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004578:	0150      	lsls	r0, r2, #5
 800457a:	4602      	mov	r2, r0
 800457c:	460b      	mov	r3, r1
 800457e:	4621      	mov	r1, r4
 8004580:	1a51      	subs	r1, r2, r1
 8004582:	6139      	str	r1, [r7, #16]
 8004584:	4629      	mov	r1, r5
 8004586:	eb63 0301 	sbc.w	r3, r3, r1
 800458a:	617b      	str	r3, [r7, #20]
 800458c:	f04f 0200 	mov.w	r2, #0
 8004590:	f04f 0300 	mov.w	r3, #0
 8004594:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004598:	4659      	mov	r1, fp
 800459a:	018b      	lsls	r3, r1, #6
 800459c:	4651      	mov	r1, sl
 800459e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80045a2:	4651      	mov	r1, sl
 80045a4:	018a      	lsls	r2, r1, #6
 80045a6:	4651      	mov	r1, sl
 80045a8:	ebb2 0801 	subs.w	r8, r2, r1
 80045ac:	4659      	mov	r1, fp
 80045ae:	eb63 0901 	sbc.w	r9, r3, r1
 80045b2:	f04f 0200 	mov.w	r2, #0
 80045b6:	f04f 0300 	mov.w	r3, #0
 80045ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80045be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80045c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80045c6:	4690      	mov	r8, r2
 80045c8:	4699      	mov	r9, r3
 80045ca:	4623      	mov	r3, r4
 80045cc:	eb18 0303 	adds.w	r3, r8, r3
 80045d0:	60bb      	str	r3, [r7, #8]
 80045d2:	462b      	mov	r3, r5
 80045d4:	eb49 0303 	adc.w	r3, r9, r3
 80045d8:	60fb      	str	r3, [r7, #12]
 80045da:	f04f 0200 	mov.w	r2, #0
 80045de:	f04f 0300 	mov.w	r3, #0
 80045e2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80045e6:	4629      	mov	r1, r5
 80045e8:	024b      	lsls	r3, r1, #9
 80045ea:	4621      	mov	r1, r4
 80045ec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80045f0:	4621      	mov	r1, r4
 80045f2:	024a      	lsls	r2, r1, #9
 80045f4:	4610      	mov	r0, r2
 80045f6:	4619      	mov	r1, r3
 80045f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045fa:	2200      	movs	r2, #0
 80045fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80045fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004600:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004604:	f7fc fad8 	bl	8000bb8 <__aeabi_uldivmod>
 8004608:	4602      	mov	r2, r0
 800460a:	460b      	mov	r3, r1
 800460c:	4613      	mov	r3, r2
 800460e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004610:	e058      	b.n	80046c4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004612:	4b38      	ldr	r3, [pc, #224]	@ (80046f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	099b      	lsrs	r3, r3, #6
 8004618:	2200      	movs	r2, #0
 800461a:	4618      	mov	r0, r3
 800461c:	4611      	mov	r1, r2
 800461e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004622:	623b      	str	r3, [r7, #32]
 8004624:	2300      	movs	r3, #0
 8004626:	627b      	str	r3, [r7, #36]	@ 0x24
 8004628:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800462c:	4642      	mov	r2, r8
 800462e:	464b      	mov	r3, r9
 8004630:	f04f 0000 	mov.w	r0, #0
 8004634:	f04f 0100 	mov.w	r1, #0
 8004638:	0159      	lsls	r1, r3, #5
 800463a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800463e:	0150      	lsls	r0, r2, #5
 8004640:	4602      	mov	r2, r0
 8004642:	460b      	mov	r3, r1
 8004644:	4641      	mov	r1, r8
 8004646:	ebb2 0a01 	subs.w	sl, r2, r1
 800464a:	4649      	mov	r1, r9
 800464c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004650:	f04f 0200 	mov.w	r2, #0
 8004654:	f04f 0300 	mov.w	r3, #0
 8004658:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800465c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004660:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004664:	ebb2 040a 	subs.w	r4, r2, sl
 8004668:	eb63 050b 	sbc.w	r5, r3, fp
 800466c:	f04f 0200 	mov.w	r2, #0
 8004670:	f04f 0300 	mov.w	r3, #0
 8004674:	00eb      	lsls	r3, r5, #3
 8004676:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800467a:	00e2      	lsls	r2, r4, #3
 800467c:	4614      	mov	r4, r2
 800467e:	461d      	mov	r5, r3
 8004680:	4643      	mov	r3, r8
 8004682:	18e3      	adds	r3, r4, r3
 8004684:	603b      	str	r3, [r7, #0]
 8004686:	464b      	mov	r3, r9
 8004688:	eb45 0303 	adc.w	r3, r5, r3
 800468c:	607b      	str	r3, [r7, #4]
 800468e:	f04f 0200 	mov.w	r2, #0
 8004692:	f04f 0300 	mov.w	r3, #0
 8004696:	e9d7 4500 	ldrd	r4, r5, [r7]
 800469a:	4629      	mov	r1, r5
 800469c:	028b      	lsls	r3, r1, #10
 800469e:	4621      	mov	r1, r4
 80046a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80046a4:	4621      	mov	r1, r4
 80046a6:	028a      	lsls	r2, r1, #10
 80046a8:	4610      	mov	r0, r2
 80046aa:	4619      	mov	r1, r3
 80046ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046ae:	2200      	movs	r2, #0
 80046b0:	61bb      	str	r3, [r7, #24]
 80046b2:	61fa      	str	r2, [r7, #28]
 80046b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80046b8:	f7fc fa7e 	bl	8000bb8 <__aeabi_uldivmod>
 80046bc:	4602      	mov	r2, r0
 80046be:	460b      	mov	r3, r1
 80046c0:	4613      	mov	r3, r2
 80046c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80046c4:	4b0b      	ldr	r3, [pc, #44]	@ (80046f4 <HAL_RCC_GetSysClockFreq+0x200>)
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	0c1b      	lsrs	r3, r3, #16
 80046ca:	f003 0303 	and.w	r3, r3, #3
 80046ce:	3301      	adds	r3, #1
 80046d0:	005b      	lsls	r3, r3, #1
 80046d2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80046d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80046d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046dc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80046de:	e002      	b.n	80046e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80046e0:	4b05      	ldr	r3, [pc, #20]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x204>)
 80046e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80046e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3750      	adds	r7, #80	@ 0x50
 80046ec:	46bd      	mov	sp, r7
 80046ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046f2:	bf00      	nop
 80046f4:	40023800 	.word	0x40023800
 80046f8:	00f42400 	.word	0x00f42400
 80046fc:	007a1200 	.word	0x007a1200

08004700 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004700:	b480      	push	{r7}
 8004702:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004704:	4b03      	ldr	r3, [pc, #12]	@ (8004714 <HAL_RCC_GetHCLKFreq+0x14>)
 8004706:	681b      	ldr	r3, [r3, #0]
}
 8004708:	4618      	mov	r0, r3
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr
 8004712:	bf00      	nop
 8004714:	20000004 	.word	0x20000004

08004718 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800471c:	f7ff fff0 	bl	8004700 <HAL_RCC_GetHCLKFreq>
 8004720:	4602      	mov	r2, r0
 8004722:	4b05      	ldr	r3, [pc, #20]	@ (8004738 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	0a9b      	lsrs	r3, r3, #10
 8004728:	f003 0307 	and.w	r3, r3, #7
 800472c:	4903      	ldr	r1, [pc, #12]	@ (800473c <HAL_RCC_GetPCLK1Freq+0x24>)
 800472e:	5ccb      	ldrb	r3, [r1, r3]
 8004730:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004734:	4618      	mov	r0, r3
 8004736:	bd80      	pop	{r7, pc}
 8004738:	40023800 	.word	0x40023800
 800473c:	0800c0b4 	.word	0x0800c0b4

08004740 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004744:	f7ff ffdc 	bl	8004700 <HAL_RCC_GetHCLKFreq>
 8004748:	4602      	mov	r2, r0
 800474a:	4b05      	ldr	r3, [pc, #20]	@ (8004760 <HAL_RCC_GetPCLK2Freq+0x20>)
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	0b5b      	lsrs	r3, r3, #13
 8004750:	f003 0307 	and.w	r3, r3, #7
 8004754:	4903      	ldr	r1, [pc, #12]	@ (8004764 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004756:	5ccb      	ldrb	r3, [r1, r3]
 8004758:	fa22 f303 	lsr.w	r3, r2, r3
}
 800475c:	4618      	mov	r0, r3
 800475e:	bd80      	pop	{r7, pc}
 8004760:	40023800 	.word	0x40023800
 8004764:	0800c0b4 	.word	0x0800c0b4

08004768 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b082      	sub	sp, #8
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d101      	bne.n	800477a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e07b      	b.n	8004872 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800477e:	2b00      	cmp	r3, #0
 8004780:	d108      	bne.n	8004794 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800478a:	d009      	beq.n	80047a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	61da      	str	r2, [r3, #28]
 8004792:	e005      	b.n	80047a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2200      	movs	r2, #0
 800479e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2200      	movs	r2, #0
 80047a4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d106      	bne.n	80047c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	f7fe f846 	bl	800284c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2202      	movs	r2, #2
 80047c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047d6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80047e8:	431a      	orrs	r2, r3
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047f2:	431a      	orrs	r2, r3
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	691b      	ldr	r3, [r3, #16]
 80047f8:	f003 0302 	and.w	r3, r3, #2
 80047fc:	431a      	orrs	r2, r3
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	695b      	ldr	r3, [r3, #20]
 8004802:	f003 0301 	and.w	r3, r3, #1
 8004806:	431a      	orrs	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	699b      	ldr	r3, [r3, #24]
 800480c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004810:	431a      	orrs	r2, r3
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	69db      	ldr	r3, [r3, #28]
 8004816:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800481a:	431a      	orrs	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a1b      	ldr	r3, [r3, #32]
 8004820:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004824:	ea42 0103 	orr.w	r1, r2, r3
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800482c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	430a      	orrs	r2, r1
 8004836:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	699b      	ldr	r3, [r3, #24]
 800483c:	0c1b      	lsrs	r3, r3, #16
 800483e:	f003 0104 	and.w	r1, r3, #4
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004846:	f003 0210 	and.w	r2, r3, #16
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	430a      	orrs	r2, r1
 8004850:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	69da      	ldr	r2, [r3, #28]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004860:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2201      	movs	r2, #1
 800486c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004870:	2300      	movs	r3, #0
}
 8004872:	4618      	mov	r0, r3
 8004874:	3708      	adds	r7, #8
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}

0800487a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800487a:	b580      	push	{r7, lr}
 800487c:	b088      	sub	sp, #32
 800487e:	af00      	add	r7, sp, #0
 8004880:	60f8      	str	r0, [r7, #12]
 8004882:	60b9      	str	r1, [r7, #8]
 8004884:	603b      	str	r3, [r7, #0]
 8004886:	4613      	mov	r3, r2
 8004888:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800488a:	f7fe fb1d 	bl	8002ec8 <HAL_GetTick>
 800488e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004890:	88fb      	ldrh	r3, [r7, #6]
 8004892:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800489a:	b2db      	uxtb	r3, r3
 800489c:	2b01      	cmp	r3, #1
 800489e:	d001      	beq.n	80048a4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80048a0:	2302      	movs	r3, #2
 80048a2:	e12a      	b.n	8004afa <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d002      	beq.n	80048b0 <HAL_SPI_Transmit+0x36>
 80048aa:	88fb      	ldrh	r3, [r7, #6]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d101      	bne.n	80048b4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e122      	b.n	8004afa <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d101      	bne.n	80048c2 <HAL_SPI_Transmit+0x48>
 80048be:	2302      	movs	r3, #2
 80048c0:	e11b      	b.n	8004afa <HAL_SPI_Transmit+0x280>
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2201      	movs	r2, #1
 80048c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2203      	movs	r2, #3
 80048ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2200      	movs	r2, #0
 80048d6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	68ba      	ldr	r2, [r7, #8]
 80048dc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	88fa      	ldrh	r2, [r7, #6]
 80048e2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	88fa      	ldrh	r2, [r7, #6]
 80048e8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2200      	movs	r2, #0
 80048ee:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2200      	movs	r2, #0
 80048fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2200      	movs	r2, #0
 8004900:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2200      	movs	r2, #0
 8004906:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004910:	d10f      	bne.n	8004932 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004920:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004930:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800493c:	2b40      	cmp	r3, #64	@ 0x40
 800493e:	d007      	beq.n	8004950 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800494e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004958:	d152      	bne.n	8004a00 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d002      	beq.n	8004968 <HAL_SPI_Transmit+0xee>
 8004962:	8b7b      	ldrh	r3, [r7, #26]
 8004964:	2b01      	cmp	r3, #1
 8004966:	d145      	bne.n	80049f4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800496c:	881a      	ldrh	r2, [r3, #0]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004978:	1c9a      	adds	r2, r3, #2
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004982:	b29b      	uxth	r3, r3
 8004984:	3b01      	subs	r3, #1
 8004986:	b29a      	uxth	r2, r3
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800498c:	e032      	b.n	80049f4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	f003 0302 	and.w	r3, r3, #2
 8004998:	2b02      	cmp	r3, #2
 800499a:	d112      	bne.n	80049c2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049a0:	881a      	ldrh	r2, [r3, #0]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ac:	1c9a      	adds	r2, r3, #2
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049b6:	b29b      	uxth	r3, r3
 80049b8:	3b01      	subs	r3, #1
 80049ba:	b29a      	uxth	r2, r3
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	86da      	strh	r2, [r3, #54]	@ 0x36
 80049c0:	e018      	b.n	80049f4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80049c2:	f7fe fa81 	bl	8002ec8 <HAL_GetTick>
 80049c6:	4602      	mov	r2, r0
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	1ad3      	subs	r3, r2, r3
 80049cc:	683a      	ldr	r2, [r7, #0]
 80049ce:	429a      	cmp	r2, r3
 80049d0:	d803      	bhi.n	80049da <HAL_SPI_Transmit+0x160>
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049d8:	d102      	bne.n	80049e0 <HAL_SPI_Transmit+0x166>
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d109      	bne.n	80049f4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80049f0:	2303      	movs	r3, #3
 80049f2:	e082      	b.n	8004afa <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049f8:	b29b      	uxth	r3, r3
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d1c7      	bne.n	800498e <HAL_SPI_Transmit+0x114>
 80049fe:	e053      	b.n	8004aa8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d002      	beq.n	8004a0e <HAL_SPI_Transmit+0x194>
 8004a08:	8b7b      	ldrh	r3, [r7, #26]
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d147      	bne.n	8004a9e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	330c      	adds	r3, #12
 8004a18:	7812      	ldrb	r2, [r2, #0]
 8004a1a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a20:	1c5a      	adds	r2, r3, #1
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a2a:	b29b      	uxth	r3, r3
 8004a2c:	3b01      	subs	r3, #1
 8004a2e:	b29a      	uxth	r2, r3
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004a34:	e033      	b.n	8004a9e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	f003 0302 	and.w	r3, r3, #2
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	d113      	bne.n	8004a6c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	330c      	adds	r3, #12
 8004a4e:	7812      	ldrb	r2, [r2, #0]
 8004a50:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a56:	1c5a      	adds	r2, r3, #1
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a60:	b29b      	uxth	r3, r3
 8004a62:	3b01      	subs	r3, #1
 8004a64:	b29a      	uxth	r2, r3
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004a6a:	e018      	b.n	8004a9e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a6c:	f7fe fa2c 	bl	8002ec8 <HAL_GetTick>
 8004a70:	4602      	mov	r2, r0
 8004a72:	69fb      	ldr	r3, [r7, #28]
 8004a74:	1ad3      	subs	r3, r2, r3
 8004a76:	683a      	ldr	r2, [r7, #0]
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d803      	bhi.n	8004a84 <HAL_SPI_Transmit+0x20a>
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a82:	d102      	bne.n	8004a8a <HAL_SPI_Transmit+0x210>
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d109      	bne.n	8004a9e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2200      	movs	r2, #0
 8004a96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004a9a:	2303      	movs	r3, #3
 8004a9c:	e02d      	b.n	8004afa <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d1c6      	bne.n	8004a36 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004aa8:	69fa      	ldr	r2, [r7, #28]
 8004aaa:	6839      	ldr	r1, [r7, #0]
 8004aac:	68f8      	ldr	r0, [r7, #12]
 8004aae:	f000 fa59 	bl	8004f64 <SPI_EndRxTxTransaction>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d002      	beq.n	8004abe <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2220      	movs	r2, #32
 8004abc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d10a      	bne.n	8004adc <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	617b      	str	r3, [r7, #20]
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	617b      	str	r3, [r7, #20]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	617b      	str	r3, [r7, #20]
 8004ada:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d001      	beq.n	8004af8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	e000      	b.n	8004afa <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004af8:	2300      	movs	r3, #0
  }
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3720      	adds	r7, #32
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}

08004b02 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004b02:	b580      	push	{r7, lr}
 8004b04:	b08a      	sub	sp, #40	@ 0x28
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	60f8      	str	r0, [r7, #12]
 8004b0a:	60b9      	str	r1, [r7, #8]
 8004b0c:	607a      	str	r2, [r7, #4]
 8004b0e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004b10:	2301      	movs	r3, #1
 8004b12:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b14:	f7fe f9d8 	bl	8002ec8 <HAL_GetTick>
 8004b18:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b20:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004b28:	887b      	ldrh	r3, [r7, #2]
 8004b2a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004b2c:	7ffb      	ldrb	r3, [r7, #31]
 8004b2e:	2b01      	cmp	r3, #1
 8004b30:	d00c      	beq.n	8004b4c <HAL_SPI_TransmitReceive+0x4a>
 8004b32:	69bb      	ldr	r3, [r7, #24]
 8004b34:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b38:	d106      	bne.n	8004b48 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d102      	bne.n	8004b48 <HAL_SPI_TransmitReceive+0x46>
 8004b42:	7ffb      	ldrb	r3, [r7, #31]
 8004b44:	2b04      	cmp	r3, #4
 8004b46:	d001      	beq.n	8004b4c <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8004b48:	2302      	movs	r3, #2
 8004b4a:	e17f      	b.n	8004e4c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d005      	beq.n	8004b5e <HAL_SPI_TransmitReceive+0x5c>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d002      	beq.n	8004b5e <HAL_SPI_TransmitReceive+0x5c>
 8004b58:	887b      	ldrh	r3, [r7, #2]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d101      	bne.n	8004b62 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e174      	b.n	8004e4c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d101      	bne.n	8004b70 <HAL_SPI_TransmitReceive+0x6e>
 8004b6c:	2302      	movs	r3, #2
 8004b6e:	e16d      	b.n	8004e4c <HAL_SPI_TransmitReceive+0x34a>
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2201      	movs	r2, #1
 8004b74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	2b04      	cmp	r3, #4
 8004b82:	d003      	beq.n	8004b8c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2205      	movs	r2, #5
 8004b88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	887a      	ldrh	r2, [r7, #2]
 8004b9c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	887a      	ldrh	r2, [r7, #2]
 8004ba2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	68ba      	ldr	r2, [r7, #8]
 8004ba8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	887a      	ldrh	r2, [r7, #2]
 8004bae:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	887a      	ldrh	r2, [r7, #2]
 8004bb4:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bcc:	2b40      	cmp	r3, #64	@ 0x40
 8004bce:	d007      	beq.n	8004be0 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bde:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004be8:	d17e      	bne.n	8004ce8 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d002      	beq.n	8004bf8 <HAL_SPI_TransmitReceive+0xf6>
 8004bf2:	8afb      	ldrh	r3, [r7, #22]
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d16c      	bne.n	8004cd2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bfc:	881a      	ldrh	r2, [r3, #0]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c08:	1c9a      	adds	r2, r3, #2
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	3b01      	subs	r3, #1
 8004c16:	b29a      	uxth	r2, r3
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c1c:	e059      	b.n	8004cd2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	f003 0302 	and.w	r3, r3, #2
 8004c28:	2b02      	cmp	r3, #2
 8004c2a:	d11b      	bne.n	8004c64 <HAL_SPI_TransmitReceive+0x162>
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c30:	b29b      	uxth	r3, r3
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d016      	beq.n	8004c64 <HAL_SPI_TransmitReceive+0x162>
 8004c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d113      	bne.n	8004c64 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c40:	881a      	ldrh	r2, [r3, #0]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c4c:	1c9a      	adds	r2, r3, #2
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c56:	b29b      	uxth	r3, r3
 8004c58:	3b01      	subs	r3, #1
 8004c5a:	b29a      	uxth	r2, r3
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004c60:	2300      	movs	r3, #0
 8004c62:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	f003 0301 	and.w	r3, r3, #1
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d119      	bne.n	8004ca6 <HAL_SPI_TransmitReceive+0x1a4>
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c76:	b29b      	uxth	r3, r3
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d014      	beq.n	8004ca6 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	68da      	ldr	r2, [r3, #12]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c86:	b292      	uxth	r2, r2
 8004c88:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c8e:	1c9a      	adds	r2, r3, #2
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c98:	b29b      	uxth	r3, r3
 8004c9a:	3b01      	subs	r3, #1
 8004c9c:	b29a      	uxth	r2, r3
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004ca6:	f7fe f90f 	bl	8002ec8 <HAL_GetTick>
 8004caa:	4602      	mov	r2, r0
 8004cac:	6a3b      	ldr	r3, [r7, #32]
 8004cae:	1ad3      	subs	r3, r2, r3
 8004cb0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cb2:	429a      	cmp	r2, r3
 8004cb4:	d80d      	bhi.n	8004cd2 <HAL_SPI_TransmitReceive+0x1d0>
 8004cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cbc:	d009      	beq.n	8004cd2 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004cce:	2303      	movs	r3, #3
 8004cd0:	e0bc      	b.n	8004e4c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cd6:	b29b      	uxth	r3, r3
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d1a0      	bne.n	8004c1e <HAL_SPI_TransmitReceive+0x11c>
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d19b      	bne.n	8004c1e <HAL_SPI_TransmitReceive+0x11c>
 8004ce6:	e082      	b.n	8004dee <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d002      	beq.n	8004cf6 <HAL_SPI_TransmitReceive+0x1f4>
 8004cf0:	8afb      	ldrh	r3, [r7, #22]
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d171      	bne.n	8004dda <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	330c      	adds	r3, #12
 8004d00:	7812      	ldrb	r2, [r2, #0]
 8004d02:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d08:	1c5a      	adds	r2, r3, #1
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	3b01      	subs	r3, #1
 8004d16:	b29a      	uxth	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d1c:	e05d      	b.n	8004dda <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	f003 0302 	and.w	r3, r3, #2
 8004d28:	2b02      	cmp	r3, #2
 8004d2a:	d11c      	bne.n	8004d66 <HAL_SPI_TransmitReceive+0x264>
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d30:	b29b      	uxth	r3, r3
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d017      	beq.n	8004d66 <HAL_SPI_TransmitReceive+0x264>
 8004d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d114      	bne.n	8004d66 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	330c      	adds	r3, #12
 8004d46:	7812      	ldrb	r2, [r2, #0]
 8004d48:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d4e:	1c5a      	adds	r2, r3, #1
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	3b01      	subs	r3, #1
 8004d5c:	b29a      	uxth	r2, r3
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004d62:	2300      	movs	r3, #0
 8004d64:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	f003 0301 	and.w	r3, r3, #1
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d119      	bne.n	8004da8 <HAL_SPI_TransmitReceive+0x2a6>
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d78:	b29b      	uxth	r3, r3
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d014      	beq.n	8004da8 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	68da      	ldr	r2, [r3, #12]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d88:	b2d2      	uxtb	r2, r2
 8004d8a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d90:	1c5a      	adds	r2, r3, #1
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	3b01      	subs	r3, #1
 8004d9e:	b29a      	uxth	r2, r3
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004da4:	2301      	movs	r3, #1
 8004da6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004da8:	f7fe f88e 	bl	8002ec8 <HAL_GetTick>
 8004dac:	4602      	mov	r2, r0
 8004dae:	6a3b      	ldr	r3, [r7, #32]
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004db4:	429a      	cmp	r2, r3
 8004db6:	d803      	bhi.n	8004dc0 <HAL_SPI_TransmitReceive+0x2be>
 8004db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dbe:	d102      	bne.n	8004dc6 <HAL_SPI_TransmitReceive+0x2c4>
 8004dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d109      	bne.n	8004dda <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2201      	movs	r2, #1
 8004dca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004dd6:	2303      	movs	r3, #3
 8004dd8:	e038      	b.n	8004e4c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d19c      	bne.n	8004d1e <HAL_SPI_TransmitReceive+0x21c>
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d197      	bne.n	8004d1e <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004dee:	6a3a      	ldr	r2, [r7, #32]
 8004df0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004df2:	68f8      	ldr	r0, [r7, #12]
 8004df4:	f000 f8b6 	bl	8004f64 <SPI_EndRxTxTransaction>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d008      	beq.n	8004e10 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2220      	movs	r2, #32
 8004e02:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e01d      	b.n	8004e4c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d10a      	bne.n	8004e2e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e18:	2300      	movs	r3, #0
 8004e1a:	613b      	str	r3, [r7, #16]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	68db      	ldr	r3, [r3, #12]
 8004e22:	613b      	str	r3, [r7, #16]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	613b      	str	r3, [r7, #16]
 8004e2c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2201      	movs	r2, #1
 8004e32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d001      	beq.n	8004e4a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	e000      	b.n	8004e4c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004e4a:	2300      	movs	r3, #0
  }
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3728      	adds	r7, #40	@ 0x28
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}

08004e54 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b088      	sub	sp, #32
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	60f8      	str	r0, [r7, #12]
 8004e5c:	60b9      	str	r1, [r7, #8]
 8004e5e:	603b      	str	r3, [r7, #0]
 8004e60:	4613      	mov	r3, r2
 8004e62:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004e64:	f7fe f830 	bl	8002ec8 <HAL_GetTick>
 8004e68:	4602      	mov	r2, r0
 8004e6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e6c:	1a9b      	subs	r3, r3, r2
 8004e6e:	683a      	ldr	r2, [r7, #0]
 8004e70:	4413      	add	r3, r2
 8004e72:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004e74:	f7fe f828 	bl	8002ec8 <HAL_GetTick>
 8004e78:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004e7a:	4b39      	ldr	r3, [pc, #228]	@ (8004f60 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	015b      	lsls	r3, r3, #5
 8004e80:	0d1b      	lsrs	r3, r3, #20
 8004e82:	69fa      	ldr	r2, [r7, #28]
 8004e84:	fb02 f303 	mul.w	r3, r2, r3
 8004e88:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e8a:	e054      	b.n	8004f36 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e92:	d050      	beq.n	8004f36 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004e94:	f7fe f818 	bl	8002ec8 <HAL_GetTick>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	69bb      	ldr	r3, [r7, #24]
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	69fa      	ldr	r2, [r7, #28]
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d902      	bls.n	8004eaa <SPI_WaitFlagStateUntilTimeout+0x56>
 8004ea4:	69fb      	ldr	r3, [r7, #28]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d13d      	bne.n	8004f26 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	685a      	ldr	r2, [r3, #4]
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004eb8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ec2:	d111      	bne.n	8004ee8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ecc:	d004      	beq.n	8004ed8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ed6:	d107      	bne.n	8004ee8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ee6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ef0:	d10f      	bne.n	8004f12 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f00:	601a      	str	r2, [r3, #0]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f10:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2201      	movs	r2, #1
 8004f16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	e017      	b.n	8004f56 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d101      	bne.n	8004f30 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	3b01      	subs	r3, #1
 8004f34:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	689a      	ldr	r2, [r3, #8]
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	4013      	ands	r3, r2
 8004f40:	68ba      	ldr	r2, [r7, #8]
 8004f42:	429a      	cmp	r2, r3
 8004f44:	bf0c      	ite	eq
 8004f46:	2301      	moveq	r3, #1
 8004f48:	2300      	movne	r3, #0
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	461a      	mov	r2, r3
 8004f4e:	79fb      	ldrb	r3, [r7, #7]
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d19b      	bne.n	8004e8c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004f54:	2300      	movs	r3, #0
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3720      	adds	r7, #32
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	20000004 	.word	0x20000004

08004f64 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b088      	sub	sp, #32
 8004f68:	af02      	add	r7, sp, #8
 8004f6a:	60f8      	str	r0, [r7, #12]
 8004f6c:	60b9      	str	r1, [r7, #8]
 8004f6e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	9300      	str	r3, [sp, #0]
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	2201      	movs	r2, #1
 8004f78:	2102      	movs	r1, #2
 8004f7a:	68f8      	ldr	r0, [r7, #12]
 8004f7c:	f7ff ff6a 	bl	8004e54 <SPI_WaitFlagStateUntilTimeout>
 8004f80:	4603      	mov	r3, r0
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d007      	beq.n	8004f96 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f8a:	f043 0220 	orr.w	r2, r3, #32
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004f92:	2303      	movs	r3, #3
 8004f94:	e032      	b.n	8004ffc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004f96:	4b1b      	ldr	r3, [pc, #108]	@ (8005004 <SPI_EndRxTxTransaction+0xa0>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a1b      	ldr	r2, [pc, #108]	@ (8005008 <SPI_EndRxTxTransaction+0xa4>)
 8004f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004fa0:	0d5b      	lsrs	r3, r3, #21
 8004fa2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004fa6:	fb02 f303 	mul.w	r3, r2, r3
 8004faa:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fb4:	d112      	bne.n	8004fdc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	9300      	str	r3, [sp, #0]
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	2180      	movs	r1, #128	@ 0x80
 8004fc0:	68f8      	ldr	r0, [r7, #12]
 8004fc2:	f7ff ff47 	bl	8004e54 <SPI_WaitFlagStateUntilTimeout>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d016      	beq.n	8004ffa <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fd0:	f043 0220 	orr.w	r2, r3, #32
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004fd8:	2303      	movs	r3, #3
 8004fda:	e00f      	b.n	8004ffc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d00a      	beq.n	8004ff8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	3b01      	subs	r3, #1
 8004fe6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ff2:	2b80      	cmp	r3, #128	@ 0x80
 8004ff4:	d0f2      	beq.n	8004fdc <SPI_EndRxTxTransaction+0x78>
 8004ff6:	e000      	b.n	8004ffa <SPI_EndRxTxTransaction+0x96>
        break;
 8004ff8:	bf00      	nop
  }

  return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3718      	adds	r7, #24
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}
 8005004:	20000004 	.word	0x20000004
 8005008:	165e9f81 	.word	0x165e9f81

0800500c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b082      	sub	sp, #8
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d101      	bne.n	800501e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e042      	b.n	80050a4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005024:	b2db      	uxtb	r3, r3
 8005026:	2b00      	cmp	r3, #0
 8005028:	d106      	bne.n	8005038 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f7fd fc52 	bl	80028dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2224      	movs	r2, #36	@ 0x24
 800503c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	68da      	ldr	r2, [r3, #12]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800504e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005050:	6878      	ldr	r0, [r7, #4]
 8005052:	f000 fdb7 	bl	8005bc4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	691a      	ldr	r2, [r3, #16]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005064:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	695a      	ldr	r2, [r3, #20]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005074:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	68da      	ldr	r2, [r3, #12]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005084:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2200      	movs	r2, #0
 800508a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2220      	movs	r2, #32
 8005090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2220      	movs	r2, #32
 8005098:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2200      	movs	r2, #0
 80050a0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80050a2:	2300      	movs	r3, #0
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3708      	adds	r7, #8
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}

080050ac <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b082      	sub	sp, #8
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d101      	bne.n	80050be <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	e04a      	b.n	8005154 <HAL_HalfDuplex_Init+0xa8>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050c4:	b2db      	uxtb	r3, r3
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d106      	bne.n	80050d8 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2200      	movs	r2, #0
 80050ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f7fd fc02 	bl	80028dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2224      	movs	r2, #36	@ 0x24
 80050dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	68da      	ldr	r2, [r3, #12]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80050ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f000 fd67 	bl	8005bc4 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	691a      	ldr	r2, [r3, #16]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005104:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	695a      	ldr	r2, [r3, #20]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8005114:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	695a      	ldr	r2, [r3, #20]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f042 0208 	orr.w	r2, r2, #8
 8005124:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	68da      	ldr	r2, [r3, #12]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005134:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2200      	movs	r2, #0
 800513a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2220      	movs	r2, #32
 8005140:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2220      	movs	r2, #32
 8005148:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005152:	2300      	movs	r3, #0
}
 8005154:	4618      	mov	r0, r3
 8005156:	3708      	adds	r7, #8
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}

0800515c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b08a      	sub	sp, #40	@ 0x28
 8005160:	af02      	add	r7, sp, #8
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	60b9      	str	r1, [r7, #8]
 8005166:	603b      	str	r3, [r7, #0]
 8005168:	4613      	mov	r3, r2
 800516a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800516c:	2300      	movs	r3, #0
 800516e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005176:	b2db      	uxtb	r3, r3
 8005178:	2b20      	cmp	r3, #32
 800517a:	d175      	bne.n	8005268 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d002      	beq.n	8005188 <HAL_UART_Transmit+0x2c>
 8005182:	88fb      	ldrh	r3, [r7, #6]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d101      	bne.n	800518c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	e06e      	b.n	800526a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2200      	movs	r2, #0
 8005190:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2221      	movs	r2, #33	@ 0x21
 8005196:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800519a:	f7fd fe95 	bl	8002ec8 <HAL_GetTick>
 800519e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	88fa      	ldrh	r2, [r7, #6]
 80051a4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	88fa      	ldrh	r2, [r7, #6]
 80051aa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051b4:	d108      	bne.n	80051c8 <HAL_UART_Transmit+0x6c>
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	691b      	ldr	r3, [r3, #16]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d104      	bne.n	80051c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80051be:	2300      	movs	r3, #0
 80051c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	61bb      	str	r3, [r7, #24]
 80051c6:	e003      	b.n	80051d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051cc:	2300      	movs	r3, #0
 80051ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80051d0:	e02e      	b.n	8005230 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	9300      	str	r3, [sp, #0]
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	2200      	movs	r2, #0
 80051da:	2180      	movs	r1, #128	@ 0x80
 80051dc:	68f8      	ldr	r0, [r7, #12]
 80051de:	f000 fafb 	bl	80057d8 <UART_WaitOnFlagUntilTimeout>
 80051e2:	4603      	mov	r3, r0
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d005      	beq.n	80051f4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2220      	movs	r2, #32
 80051ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80051f0:	2303      	movs	r3, #3
 80051f2:	e03a      	b.n	800526a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d10b      	bne.n	8005212 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80051fa:	69bb      	ldr	r3, [r7, #24]
 80051fc:	881b      	ldrh	r3, [r3, #0]
 80051fe:	461a      	mov	r2, r3
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005208:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800520a:	69bb      	ldr	r3, [r7, #24]
 800520c:	3302      	adds	r3, #2
 800520e:	61bb      	str	r3, [r7, #24]
 8005210:	e007      	b.n	8005222 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	781a      	ldrb	r2, [r3, #0]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800521c:	69fb      	ldr	r3, [r7, #28]
 800521e:	3301      	adds	r3, #1
 8005220:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005226:	b29b      	uxth	r3, r3
 8005228:	3b01      	subs	r3, #1
 800522a:	b29a      	uxth	r2, r3
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005234:	b29b      	uxth	r3, r3
 8005236:	2b00      	cmp	r3, #0
 8005238:	d1cb      	bne.n	80051d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	9300      	str	r3, [sp, #0]
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	2200      	movs	r2, #0
 8005242:	2140      	movs	r1, #64	@ 0x40
 8005244:	68f8      	ldr	r0, [r7, #12]
 8005246:	f000 fac7 	bl	80057d8 <UART_WaitOnFlagUntilTimeout>
 800524a:	4603      	mov	r3, r0
 800524c:	2b00      	cmp	r3, #0
 800524e:	d005      	beq.n	800525c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2220      	movs	r2, #32
 8005254:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005258:	2303      	movs	r3, #3
 800525a:	e006      	b.n	800526a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2220      	movs	r2, #32
 8005260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005264:	2300      	movs	r3, #0
 8005266:	e000      	b.n	800526a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005268:	2302      	movs	r3, #2
  }
}
 800526a:	4618      	mov	r0, r3
 800526c:	3720      	adds	r7, #32
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}
	...

08005274 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b0ba      	sub	sp, #232	@ 0xe8
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	695b      	ldr	r3, [r3, #20]
 8005296:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800529a:	2300      	movs	r3, #0
 800529c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80052a0:	2300      	movs	r3, #0
 80052a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80052a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052aa:	f003 030f 	and.w	r3, r3, #15
 80052ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80052b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d10f      	bne.n	80052da <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80052ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052be:	f003 0320 	and.w	r3, r3, #32
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d009      	beq.n	80052da <HAL_UART_IRQHandler+0x66>
 80052c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052ca:	f003 0320 	and.w	r3, r3, #32
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d003      	beq.n	80052da <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f000 fbb8 	bl	8005a48 <UART_Receive_IT>
      return;
 80052d8:	e25b      	b.n	8005792 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80052da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80052de:	2b00      	cmp	r3, #0
 80052e0:	f000 80de 	beq.w	80054a0 <HAL_UART_IRQHandler+0x22c>
 80052e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052e8:	f003 0301 	and.w	r3, r3, #1
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d106      	bne.n	80052fe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80052f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052f4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	f000 80d1 	beq.w	80054a0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80052fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005302:	f003 0301 	and.w	r3, r3, #1
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00b      	beq.n	8005322 <HAL_UART_IRQHandler+0xae>
 800530a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800530e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005312:	2b00      	cmp	r3, #0
 8005314:	d005      	beq.n	8005322 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800531a:	f043 0201 	orr.w	r2, r3, #1
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005322:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005326:	f003 0304 	and.w	r3, r3, #4
 800532a:	2b00      	cmp	r3, #0
 800532c:	d00b      	beq.n	8005346 <HAL_UART_IRQHandler+0xd2>
 800532e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005332:	f003 0301 	and.w	r3, r3, #1
 8005336:	2b00      	cmp	r3, #0
 8005338:	d005      	beq.n	8005346 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800533e:	f043 0202 	orr.w	r2, r3, #2
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005346:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800534a:	f003 0302 	and.w	r3, r3, #2
 800534e:	2b00      	cmp	r3, #0
 8005350:	d00b      	beq.n	800536a <HAL_UART_IRQHandler+0xf6>
 8005352:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005356:	f003 0301 	and.w	r3, r3, #1
 800535a:	2b00      	cmp	r3, #0
 800535c:	d005      	beq.n	800536a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005362:	f043 0204 	orr.w	r2, r3, #4
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800536a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800536e:	f003 0308 	and.w	r3, r3, #8
 8005372:	2b00      	cmp	r3, #0
 8005374:	d011      	beq.n	800539a <HAL_UART_IRQHandler+0x126>
 8005376:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800537a:	f003 0320 	and.w	r3, r3, #32
 800537e:	2b00      	cmp	r3, #0
 8005380:	d105      	bne.n	800538e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005382:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005386:	f003 0301 	and.w	r3, r3, #1
 800538a:	2b00      	cmp	r3, #0
 800538c:	d005      	beq.n	800539a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005392:	f043 0208 	orr.w	r2, r3, #8
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800539e:	2b00      	cmp	r3, #0
 80053a0:	f000 81f2 	beq.w	8005788 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053a8:	f003 0320 	and.w	r3, r3, #32
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d008      	beq.n	80053c2 <HAL_UART_IRQHandler+0x14e>
 80053b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053b4:	f003 0320 	and.w	r3, r3, #32
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d002      	beq.n	80053c2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f000 fb43 	bl	8005a48 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	695b      	ldr	r3, [r3, #20]
 80053c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053cc:	2b40      	cmp	r3, #64	@ 0x40
 80053ce:	bf0c      	ite	eq
 80053d0:	2301      	moveq	r3, #1
 80053d2:	2300      	movne	r3, #0
 80053d4:	b2db      	uxtb	r3, r3
 80053d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053de:	f003 0308 	and.w	r3, r3, #8
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d103      	bne.n	80053ee <HAL_UART_IRQHandler+0x17a>
 80053e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d04f      	beq.n	800548e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f000 fa4b 	bl	800588a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	695b      	ldr	r3, [r3, #20]
 80053fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053fe:	2b40      	cmp	r3, #64	@ 0x40
 8005400:	d141      	bne.n	8005486 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	3314      	adds	r3, #20
 8005408:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800540c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005410:	e853 3f00 	ldrex	r3, [r3]
 8005414:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005418:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800541c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005420:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	3314      	adds	r3, #20
 800542a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800542e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005432:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005436:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800543a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800543e:	e841 2300 	strex	r3, r2, [r1]
 8005442:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005446:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800544a:	2b00      	cmp	r3, #0
 800544c:	d1d9      	bne.n	8005402 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005452:	2b00      	cmp	r3, #0
 8005454:	d013      	beq.n	800547e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800545a:	4a7e      	ldr	r2, [pc, #504]	@ (8005654 <HAL_UART_IRQHandler+0x3e0>)
 800545c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005462:	4618      	mov	r0, r3
 8005464:	f7fd ff90 	bl	8003388 <HAL_DMA_Abort_IT>
 8005468:	4603      	mov	r3, r0
 800546a:	2b00      	cmp	r3, #0
 800546c:	d016      	beq.n	800549c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005472:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005474:	687a      	ldr	r2, [r7, #4]
 8005476:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005478:	4610      	mov	r0, r2
 800547a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800547c:	e00e      	b.n	800549c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f000 f994 	bl	80057ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005484:	e00a      	b.n	800549c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f000 f990 	bl	80057ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800548c:	e006      	b.n	800549c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f000 f98c 	bl	80057ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800549a:	e175      	b.n	8005788 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800549c:	bf00      	nop
    return;
 800549e:	e173      	b.n	8005788 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	f040 814f 	bne.w	8005748 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80054aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054ae:	f003 0310 	and.w	r3, r3, #16
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	f000 8148 	beq.w	8005748 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80054b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054bc:	f003 0310 	and.w	r3, r3, #16
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	f000 8141 	beq.w	8005748 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80054c6:	2300      	movs	r3, #0
 80054c8:	60bb      	str	r3, [r7, #8]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	60bb      	str	r3, [r7, #8]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	60bb      	str	r3, [r7, #8]
 80054da:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	695b      	ldr	r3, [r3, #20]
 80054e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054e6:	2b40      	cmp	r3, #64	@ 0x40
 80054e8:	f040 80b6 	bne.w	8005658 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80054f8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	f000 8145 	beq.w	800578c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005506:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800550a:	429a      	cmp	r2, r3
 800550c:	f080 813e 	bcs.w	800578c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005516:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800551c:	69db      	ldr	r3, [r3, #28]
 800551e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005522:	f000 8088 	beq.w	8005636 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	330c      	adds	r3, #12
 800552c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005530:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005534:	e853 3f00 	ldrex	r3, [r3]
 8005538:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800553c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005540:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005544:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	330c      	adds	r3, #12
 800554e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005552:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005556:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800555a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800555e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005562:	e841 2300 	strex	r3, r2, [r1]
 8005566:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800556a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800556e:	2b00      	cmp	r3, #0
 8005570:	d1d9      	bne.n	8005526 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	3314      	adds	r3, #20
 8005578:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800557a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800557c:	e853 3f00 	ldrex	r3, [r3]
 8005580:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005582:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005584:	f023 0301 	bic.w	r3, r3, #1
 8005588:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	3314      	adds	r3, #20
 8005592:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005596:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800559a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800559c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800559e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80055a2:	e841 2300 	strex	r3, r2, [r1]
 80055a6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80055a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d1e1      	bne.n	8005572 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	3314      	adds	r3, #20
 80055b4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80055b8:	e853 3f00 	ldrex	r3, [r3]
 80055bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80055be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80055c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	3314      	adds	r3, #20
 80055ce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80055d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80055d4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80055d8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80055da:	e841 2300 	strex	r3, r2, [r1]
 80055de:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80055e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d1e3      	bne.n	80055ae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2220      	movs	r2, #32
 80055ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2200      	movs	r2, #0
 80055f2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	330c      	adds	r3, #12
 80055fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055fe:	e853 3f00 	ldrex	r3, [r3]
 8005602:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005604:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005606:	f023 0310 	bic.w	r3, r3, #16
 800560a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	330c      	adds	r3, #12
 8005614:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005618:	65ba      	str	r2, [r7, #88]	@ 0x58
 800561a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800561c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800561e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005620:	e841 2300 	strex	r3, r2, [r1]
 8005624:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005626:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005628:	2b00      	cmp	r3, #0
 800562a:	d1e3      	bne.n	80055f4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005630:	4618      	mov	r0, r3
 8005632:	f7fd fe39 	bl	80032a8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2202      	movs	r2, #2
 800563a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005644:	b29b      	uxth	r3, r3
 8005646:	1ad3      	subs	r3, r2, r3
 8005648:	b29b      	uxth	r3, r3
 800564a:	4619      	mov	r1, r3
 800564c:	6878      	ldr	r0, [r7, #4]
 800564e:	f000 f8b7 	bl	80057c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005652:	e09b      	b.n	800578c <HAL_UART_IRQHandler+0x518>
 8005654:	08005951 	.word	0x08005951
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005660:	b29b      	uxth	r3, r3
 8005662:	1ad3      	subs	r3, r2, r3
 8005664:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800566c:	b29b      	uxth	r3, r3
 800566e:	2b00      	cmp	r3, #0
 8005670:	f000 808e 	beq.w	8005790 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005674:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005678:	2b00      	cmp	r3, #0
 800567a:	f000 8089 	beq.w	8005790 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	330c      	adds	r3, #12
 8005684:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005686:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005688:	e853 3f00 	ldrex	r3, [r3]
 800568c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800568e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005690:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005694:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	330c      	adds	r3, #12
 800569e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80056a2:	647a      	str	r2, [r7, #68]	@ 0x44
 80056a4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80056aa:	e841 2300 	strex	r3, r2, [r1]
 80056ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80056b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d1e3      	bne.n	800567e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	3314      	adds	r3, #20
 80056bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c0:	e853 3f00 	ldrex	r3, [r3]
 80056c4:	623b      	str	r3, [r7, #32]
   return(result);
 80056c6:	6a3b      	ldr	r3, [r7, #32]
 80056c8:	f023 0301 	bic.w	r3, r3, #1
 80056cc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	3314      	adds	r3, #20
 80056d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80056da:	633a      	str	r2, [r7, #48]	@ 0x30
 80056dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056e2:	e841 2300 	strex	r3, r2, [r1]
 80056e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80056e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d1e3      	bne.n	80056b6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2220      	movs	r2, #32
 80056f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2200      	movs	r2, #0
 80056fa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	330c      	adds	r3, #12
 8005702:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	e853 3f00 	ldrex	r3, [r3]
 800570a:	60fb      	str	r3, [r7, #12]
   return(result);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f023 0310 	bic.w	r3, r3, #16
 8005712:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	330c      	adds	r3, #12
 800571c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005720:	61fa      	str	r2, [r7, #28]
 8005722:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005724:	69b9      	ldr	r1, [r7, #24]
 8005726:	69fa      	ldr	r2, [r7, #28]
 8005728:	e841 2300 	strex	r3, r2, [r1]
 800572c:	617b      	str	r3, [r7, #20]
   return(result);
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d1e3      	bne.n	80056fc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2202      	movs	r2, #2
 8005738:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800573a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800573e:	4619      	mov	r1, r3
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f000 f83d 	bl	80057c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005746:	e023      	b.n	8005790 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005748:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800574c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005750:	2b00      	cmp	r3, #0
 8005752:	d009      	beq.n	8005768 <HAL_UART_IRQHandler+0x4f4>
 8005754:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005758:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800575c:	2b00      	cmp	r3, #0
 800575e:	d003      	beq.n	8005768 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	f000 f909 	bl	8005978 <UART_Transmit_IT>
    return;
 8005766:	e014      	b.n	8005792 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005768:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800576c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005770:	2b00      	cmp	r3, #0
 8005772:	d00e      	beq.n	8005792 <HAL_UART_IRQHandler+0x51e>
 8005774:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005778:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800577c:	2b00      	cmp	r3, #0
 800577e:	d008      	beq.n	8005792 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f000 f949 	bl	8005a18 <UART_EndTransmit_IT>
    return;
 8005786:	e004      	b.n	8005792 <HAL_UART_IRQHandler+0x51e>
    return;
 8005788:	bf00      	nop
 800578a:	e002      	b.n	8005792 <HAL_UART_IRQHandler+0x51e>
      return;
 800578c:	bf00      	nop
 800578e:	e000      	b.n	8005792 <HAL_UART_IRQHandler+0x51e>
      return;
 8005790:	bf00      	nop
  }
}
 8005792:	37e8      	adds	r7, #232	@ 0xe8
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}

08005798 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005798:	b480      	push	{r7}
 800579a:	b083      	sub	sp, #12
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80057a0:	bf00      	nop
 80057a2:	370c      	adds	r7, #12
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr

080057ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b083      	sub	sp, #12
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80057b4:	bf00      	nop
 80057b6:	370c      	adds	r7, #12
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr

080057c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b083      	sub	sp, #12
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	460b      	mov	r3, r1
 80057ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80057cc:	bf00      	nop
 80057ce:	370c      	adds	r7, #12
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr

080057d8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b086      	sub	sp, #24
 80057dc:	af00      	add	r7, sp, #0
 80057de:	60f8      	str	r0, [r7, #12]
 80057e0:	60b9      	str	r1, [r7, #8]
 80057e2:	603b      	str	r3, [r7, #0]
 80057e4:	4613      	mov	r3, r2
 80057e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057e8:	e03b      	b.n	8005862 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057ea:	6a3b      	ldr	r3, [r7, #32]
 80057ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057f0:	d037      	beq.n	8005862 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057f2:	f7fd fb69 	bl	8002ec8 <HAL_GetTick>
 80057f6:	4602      	mov	r2, r0
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	1ad3      	subs	r3, r2, r3
 80057fc:	6a3a      	ldr	r2, [r7, #32]
 80057fe:	429a      	cmp	r2, r3
 8005800:	d302      	bcc.n	8005808 <UART_WaitOnFlagUntilTimeout+0x30>
 8005802:	6a3b      	ldr	r3, [r7, #32]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d101      	bne.n	800580c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005808:	2303      	movs	r3, #3
 800580a:	e03a      	b.n	8005882 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	68db      	ldr	r3, [r3, #12]
 8005812:	f003 0304 	and.w	r3, r3, #4
 8005816:	2b00      	cmp	r3, #0
 8005818:	d023      	beq.n	8005862 <UART_WaitOnFlagUntilTimeout+0x8a>
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	2b80      	cmp	r3, #128	@ 0x80
 800581e:	d020      	beq.n	8005862 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	2b40      	cmp	r3, #64	@ 0x40
 8005824:	d01d      	beq.n	8005862 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f003 0308 	and.w	r3, r3, #8
 8005830:	2b08      	cmp	r3, #8
 8005832:	d116      	bne.n	8005862 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005834:	2300      	movs	r3, #0
 8005836:	617b      	str	r3, [r7, #20]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	617b      	str	r3, [r7, #20]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	617b      	str	r3, [r7, #20]
 8005848:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800584a:	68f8      	ldr	r0, [r7, #12]
 800584c:	f000 f81d 	bl	800588a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2208      	movs	r2, #8
 8005854:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2200      	movs	r2, #0
 800585a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e00f      	b.n	8005882 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	4013      	ands	r3, r2
 800586c:	68ba      	ldr	r2, [r7, #8]
 800586e:	429a      	cmp	r2, r3
 8005870:	bf0c      	ite	eq
 8005872:	2301      	moveq	r3, #1
 8005874:	2300      	movne	r3, #0
 8005876:	b2db      	uxtb	r3, r3
 8005878:	461a      	mov	r2, r3
 800587a:	79fb      	ldrb	r3, [r7, #7]
 800587c:	429a      	cmp	r2, r3
 800587e:	d0b4      	beq.n	80057ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005880:	2300      	movs	r3, #0
}
 8005882:	4618      	mov	r0, r3
 8005884:	3718      	adds	r7, #24
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}

0800588a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800588a:	b480      	push	{r7}
 800588c:	b095      	sub	sp, #84	@ 0x54
 800588e:	af00      	add	r7, sp, #0
 8005890:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	330c      	adds	r3, #12
 8005898:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800589a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800589c:	e853 3f00 	ldrex	r3, [r3]
 80058a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80058a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	330c      	adds	r3, #12
 80058b0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80058b2:	643a      	str	r2, [r7, #64]	@ 0x40
 80058b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80058b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80058ba:	e841 2300 	strex	r3, r2, [r1]
 80058be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80058c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d1e5      	bne.n	8005892 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	3314      	adds	r3, #20
 80058cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ce:	6a3b      	ldr	r3, [r7, #32]
 80058d0:	e853 3f00 	ldrex	r3, [r3]
 80058d4:	61fb      	str	r3, [r7, #28]
   return(result);
 80058d6:	69fb      	ldr	r3, [r7, #28]
 80058d8:	f023 0301 	bic.w	r3, r3, #1
 80058dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	3314      	adds	r3, #20
 80058e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80058e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058ee:	e841 2300 	strex	r3, r2, [r1]
 80058f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80058f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d1e5      	bne.n	80058c6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058fe:	2b01      	cmp	r3, #1
 8005900:	d119      	bne.n	8005936 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	330c      	adds	r3, #12
 8005908:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	e853 3f00 	ldrex	r3, [r3]
 8005910:	60bb      	str	r3, [r7, #8]
   return(result);
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	f023 0310 	bic.w	r3, r3, #16
 8005918:	647b      	str	r3, [r7, #68]	@ 0x44
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	330c      	adds	r3, #12
 8005920:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005922:	61ba      	str	r2, [r7, #24]
 8005924:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005926:	6979      	ldr	r1, [r7, #20]
 8005928:	69ba      	ldr	r2, [r7, #24]
 800592a:	e841 2300 	strex	r3, r2, [r1]
 800592e:	613b      	str	r3, [r7, #16]
   return(result);
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d1e5      	bne.n	8005902 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2220      	movs	r2, #32
 800593a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2200      	movs	r2, #0
 8005942:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005944:	bf00      	nop
 8005946:	3754      	adds	r7, #84	@ 0x54
 8005948:	46bd      	mov	sp, r7
 800594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594e:	4770      	bx	lr

08005950 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b084      	sub	sp, #16
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800595c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2200      	movs	r2, #0
 8005962:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2200      	movs	r2, #0
 8005968:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800596a:	68f8      	ldr	r0, [r7, #12]
 800596c:	f7ff ff1e 	bl	80057ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005970:	bf00      	nop
 8005972:	3710      	adds	r7, #16
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}

08005978 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005978:	b480      	push	{r7}
 800597a:	b085      	sub	sp, #20
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005986:	b2db      	uxtb	r3, r3
 8005988:	2b21      	cmp	r3, #33	@ 0x21
 800598a:	d13e      	bne.n	8005a0a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005994:	d114      	bne.n	80059c0 <UART_Transmit_IT+0x48>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	691b      	ldr	r3, [r3, #16]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d110      	bne.n	80059c0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a1b      	ldr	r3, [r3, #32]
 80059a2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	881b      	ldrh	r3, [r3, #0]
 80059a8:	461a      	mov	r2, r3
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059b2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6a1b      	ldr	r3, [r3, #32]
 80059b8:	1c9a      	adds	r2, r3, #2
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	621a      	str	r2, [r3, #32]
 80059be:	e008      	b.n	80059d2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6a1b      	ldr	r3, [r3, #32]
 80059c4:	1c59      	adds	r1, r3, #1
 80059c6:	687a      	ldr	r2, [r7, #4]
 80059c8:	6211      	str	r1, [r2, #32]
 80059ca:	781a      	ldrb	r2, [r3, #0]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80059d6:	b29b      	uxth	r3, r3
 80059d8:	3b01      	subs	r3, #1
 80059da:	b29b      	uxth	r3, r3
 80059dc:	687a      	ldr	r2, [r7, #4]
 80059de:	4619      	mov	r1, r3
 80059e0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d10f      	bne.n	8005a06 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	68da      	ldr	r2, [r3, #12]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80059f4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	68da      	ldr	r2, [r3, #12]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a04:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005a06:	2300      	movs	r3, #0
 8005a08:	e000      	b.n	8005a0c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005a0a:	2302      	movs	r3, #2
  }
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3714      	adds	r7, #20
 8005a10:	46bd      	mov	sp, r7
 8005a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a16:	4770      	bx	lr

08005a18 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b082      	sub	sp, #8
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	68da      	ldr	r2, [r3, #12]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a2e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2220      	movs	r2, #32
 8005a34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f7ff fead 	bl	8005798 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005a3e:	2300      	movs	r3, #0
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3708      	adds	r7, #8
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}

08005a48 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b08c      	sub	sp, #48	@ 0x30
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a56:	b2db      	uxtb	r3, r3
 8005a58:	2b22      	cmp	r3, #34	@ 0x22
 8005a5a:	f040 80ae 	bne.w	8005bba <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a66:	d117      	bne.n	8005a98 <UART_Receive_IT+0x50>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	691b      	ldr	r3, [r3, #16]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d113      	bne.n	8005a98 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005a70:	2300      	movs	r3, #0
 8005a72:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a78:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	b29b      	uxth	r3, r3
 8005a82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a86:	b29a      	uxth	r2, r3
 8005a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a8a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a90:	1c9a      	adds	r2, r3, #2
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	629a      	str	r2, [r3, #40]	@ 0x28
 8005a96:	e026      	b.n	8005ae6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005aaa:	d007      	beq.n	8005abc <UART_Receive_IT+0x74>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d10a      	bne.n	8005aca <UART_Receive_IT+0x82>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	691b      	ldr	r3, [r3, #16]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d106      	bne.n	8005aca <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	b2da      	uxtb	r2, r3
 8005ac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ac6:	701a      	strb	r2, [r3, #0]
 8005ac8:	e008      	b.n	8005adc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	b2db      	uxtb	r3, r3
 8005ad2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ad6:	b2da      	uxtb	r2, r3
 8005ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ada:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ae0:	1c5a      	adds	r2, r3, #1
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005aea:	b29b      	uxth	r3, r3
 8005aec:	3b01      	subs	r3, #1
 8005aee:	b29b      	uxth	r3, r3
 8005af0:	687a      	ldr	r2, [r7, #4]
 8005af2:	4619      	mov	r1, r3
 8005af4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d15d      	bne.n	8005bb6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	68da      	ldr	r2, [r3, #12]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f022 0220 	bic.w	r2, r2, #32
 8005b08:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	68da      	ldr	r2, [r3, #12]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005b18:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	695a      	ldr	r2, [r3, #20]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f022 0201 	bic.w	r2, r2, #1
 8005b28:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2220      	movs	r2, #32
 8005b2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b3c:	2b01      	cmp	r3, #1
 8005b3e:	d135      	bne.n	8005bac <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2200      	movs	r2, #0
 8005b44:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	330c      	adds	r3, #12
 8005b4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	e853 3f00 	ldrex	r3, [r3]
 8005b54:	613b      	str	r3, [r7, #16]
   return(result);
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	f023 0310 	bic.w	r3, r3, #16
 8005b5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	330c      	adds	r3, #12
 8005b64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b66:	623a      	str	r2, [r7, #32]
 8005b68:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b6a:	69f9      	ldr	r1, [r7, #28]
 8005b6c:	6a3a      	ldr	r2, [r7, #32]
 8005b6e:	e841 2300 	strex	r3, r2, [r1]
 8005b72:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b74:	69bb      	ldr	r3, [r7, #24]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d1e5      	bne.n	8005b46 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f003 0310 	and.w	r3, r3, #16
 8005b84:	2b10      	cmp	r3, #16
 8005b86:	d10a      	bne.n	8005b9e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b88:	2300      	movs	r3, #0
 8005b8a:	60fb      	str	r3, [r7, #12]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	60fb      	str	r3, [r7, #12]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	60fb      	str	r3, [r7, #12]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005ba2:	4619      	mov	r1, r3
 8005ba4:	6878      	ldr	r0, [r7, #4]
 8005ba6:	f7ff fe0b 	bl	80057c0 <HAL_UARTEx_RxEventCallback>
 8005baa:	e002      	b.n	8005bb2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005bac:	6878      	ldr	r0, [r7, #4]
 8005bae:	f7fb f97b 	bl	8000ea8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	e002      	b.n	8005bbc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	e000      	b.n	8005bbc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005bba:	2302      	movs	r3, #2
  }
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	3730      	adds	r7, #48	@ 0x30
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}

08005bc4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005bc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005bc8:	b0c0      	sub	sp, #256	@ 0x100
 8005bca:	af00      	add	r7, sp, #0
 8005bcc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	691b      	ldr	r3, [r3, #16]
 8005bd8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005be0:	68d9      	ldr	r1, [r3, #12]
 8005be2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	ea40 0301 	orr.w	r3, r0, r1
 8005bec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005bee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bf2:	689a      	ldr	r2, [r3, #8]
 8005bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bf8:	691b      	ldr	r3, [r3, #16]
 8005bfa:	431a      	orrs	r2, r3
 8005bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c00:	695b      	ldr	r3, [r3, #20]
 8005c02:	431a      	orrs	r2, r3
 8005c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c08:	69db      	ldr	r3, [r3, #28]
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	68db      	ldr	r3, [r3, #12]
 8005c18:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005c1c:	f021 010c 	bic.w	r1, r1, #12
 8005c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005c2a:	430b      	orrs	r3, r1
 8005c2c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005c2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	695b      	ldr	r3, [r3, #20]
 8005c36:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005c3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c3e:	6999      	ldr	r1, [r3, #24]
 8005c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	ea40 0301 	orr.w	r3, r0, r1
 8005c4a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	4b8f      	ldr	r3, [pc, #572]	@ (8005e90 <UART_SetConfig+0x2cc>)
 8005c54:	429a      	cmp	r2, r3
 8005c56:	d005      	beq.n	8005c64 <UART_SetConfig+0xa0>
 8005c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	4b8d      	ldr	r3, [pc, #564]	@ (8005e94 <UART_SetConfig+0x2d0>)
 8005c60:	429a      	cmp	r2, r3
 8005c62:	d104      	bne.n	8005c6e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005c64:	f7fe fd6c 	bl	8004740 <HAL_RCC_GetPCLK2Freq>
 8005c68:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005c6c:	e003      	b.n	8005c76 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c6e:	f7fe fd53 	bl	8004718 <HAL_RCC_GetPCLK1Freq>
 8005c72:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c7a:	69db      	ldr	r3, [r3, #28]
 8005c7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c80:	f040 810c 	bne.w	8005e9c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005c8e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005c92:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005c96:	4622      	mov	r2, r4
 8005c98:	462b      	mov	r3, r5
 8005c9a:	1891      	adds	r1, r2, r2
 8005c9c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005c9e:	415b      	adcs	r3, r3
 8005ca0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ca2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005ca6:	4621      	mov	r1, r4
 8005ca8:	eb12 0801 	adds.w	r8, r2, r1
 8005cac:	4629      	mov	r1, r5
 8005cae:	eb43 0901 	adc.w	r9, r3, r1
 8005cb2:	f04f 0200 	mov.w	r2, #0
 8005cb6:	f04f 0300 	mov.w	r3, #0
 8005cba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005cbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005cc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005cc6:	4690      	mov	r8, r2
 8005cc8:	4699      	mov	r9, r3
 8005cca:	4623      	mov	r3, r4
 8005ccc:	eb18 0303 	adds.w	r3, r8, r3
 8005cd0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005cd4:	462b      	mov	r3, r5
 8005cd6:	eb49 0303 	adc.w	r3, r9, r3
 8005cda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005cde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005cea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005cee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005cf2:	460b      	mov	r3, r1
 8005cf4:	18db      	adds	r3, r3, r3
 8005cf6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005cf8:	4613      	mov	r3, r2
 8005cfa:	eb42 0303 	adc.w	r3, r2, r3
 8005cfe:	657b      	str	r3, [r7, #84]	@ 0x54
 8005d00:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005d04:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005d08:	f7fa ff56 	bl	8000bb8 <__aeabi_uldivmod>
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	460b      	mov	r3, r1
 8005d10:	4b61      	ldr	r3, [pc, #388]	@ (8005e98 <UART_SetConfig+0x2d4>)
 8005d12:	fba3 2302 	umull	r2, r3, r3, r2
 8005d16:	095b      	lsrs	r3, r3, #5
 8005d18:	011c      	lsls	r4, r3, #4
 8005d1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005d24:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005d28:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005d2c:	4642      	mov	r2, r8
 8005d2e:	464b      	mov	r3, r9
 8005d30:	1891      	adds	r1, r2, r2
 8005d32:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005d34:	415b      	adcs	r3, r3
 8005d36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d38:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005d3c:	4641      	mov	r1, r8
 8005d3e:	eb12 0a01 	adds.w	sl, r2, r1
 8005d42:	4649      	mov	r1, r9
 8005d44:	eb43 0b01 	adc.w	fp, r3, r1
 8005d48:	f04f 0200 	mov.w	r2, #0
 8005d4c:	f04f 0300 	mov.w	r3, #0
 8005d50:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005d54:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005d58:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d5c:	4692      	mov	sl, r2
 8005d5e:	469b      	mov	fp, r3
 8005d60:	4643      	mov	r3, r8
 8005d62:	eb1a 0303 	adds.w	r3, sl, r3
 8005d66:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005d6a:	464b      	mov	r3, r9
 8005d6c:	eb4b 0303 	adc.w	r3, fp, r3
 8005d70:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d80:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005d84:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005d88:	460b      	mov	r3, r1
 8005d8a:	18db      	adds	r3, r3, r3
 8005d8c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d8e:	4613      	mov	r3, r2
 8005d90:	eb42 0303 	adc.w	r3, r2, r3
 8005d94:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d96:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005d9a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005d9e:	f7fa ff0b 	bl	8000bb8 <__aeabi_uldivmod>
 8005da2:	4602      	mov	r2, r0
 8005da4:	460b      	mov	r3, r1
 8005da6:	4611      	mov	r1, r2
 8005da8:	4b3b      	ldr	r3, [pc, #236]	@ (8005e98 <UART_SetConfig+0x2d4>)
 8005daa:	fba3 2301 	umull	r2, r3, r3, r1
 8005dae:	095b      	lsrs	r3, r3, #5
 8005db0:	2264      	movs	r2, #100	@ 0x64
 8005db2:	fb02 f303 	mul.w	r3, r2, r3
 8005db6:	1acb      	subs	r3, r1, r3
 8005db8:	00db      	lsls	r3, r3, #3
 8005dba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005dbe:	4b36      	ldr	r3, [pc, #216]	@ (8005e98 <UART_SetConfig+0x2d4>)
 8005dc0:	fba3 2302 	umull	r2, r3, r3, r2
 8005dc4:	095b      	lsrs	r3, r3, #5
 8005dc6:	005b      	lsls	r3, r3, #1
 8005dc8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005dcc:	441c      	add	r4, r3
 8005dce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005dd8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005ddc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005de0:	4642      	mov	r2, r8
 8005de2:	464b      	mov	r3, r9
 8005de4:	1891      	adds	r1, r2, r2
 8005de6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005de8:	415b      	adcs	r3, r3
 8005dea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005dec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005df0:	4641      	mov	r1, r8
 8005df2:	1851      	adds	r1, r2, r1
 8005df4:	6339      	str	r1, [r7, #48]	@ 0x30
 8005df6:	4649      	mov	r1, r9
 8005df8:	414b      	adcs	r3, r1
 8005dfa:	637b      	str	r3, [r7, #52]	@ 0x34
 8005dfc:	f04f 0200 	mov.w	r2, #0
 8005e00:	f04f 0300 	mov.w	r3, #0
 8005e04:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005e08:	4659      	mov	r1, fp
 8005e0a:	00cb      	lsls	r3, r1, #3
 8005e0c:	4651      	mov	r1, sl
 8005e0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e12:	4651      	mov	r1, sl
 8005e14:	00ca      	lsls	r2, r1, #3
 8005e16:	4610      	mov	r0, r2
 8005e18:	4619      	mov	r1, r3
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	4642      	mov	r2, r8
 8005e1e:	189b      	adds	r3, r3, r2
 8005e20:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005e24:	464b      	mov	r3, r9
 8005e26:	460a      	mov	r2, r1
 8005e28:	eb42 0303 	adc.w	r3, r2, r3
 8005e2c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	2200      	movs	r2, #0
 8005e38:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005e3c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005e40:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005e44:	460b      	mov	r3, r1
 8005e46:	18db      	adds	r3, r3, r3
 8005e48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e4a:	4613      	mov	r3, r2
 8005e4c:	eb42 0303 	adc.w	r3, r2, r3
 8005e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e52:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005e56:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005e5a:	f7fa fead 	bl	8000bb8 <__aeabi_uldivmod>
 8005e5e:	4602      	mov	r2, r0
 8005e60:	460b      	mov	r3, r1
 8005e62:	4b0d      	ldr	r3, [pc, #52]	@ (8005e98 <UART_SetConfig+0x2d4>)
 8005e64:	fba3 1302 	umull	r1, r3, r3, r2
 8005e68:	095b      	lsrs	r3, r3, #5
 8005e6a:	2164      	movs	r1, #100	@ 0x64
 8005e6c:	fb01 f303 	mul.w	r3, r1, r3
 8005e70:	1ad3      	subs	r3, r2, r3
 8005e72:	00db      	lsls	r3, r3, #3
 8005e74:	3332      	adds	r3, #50	@ 0x32
 8005e76:	4a08      	ldr	r2, [pc, #32]	@ (8005e98 <UART_SetConfig+0x2d4>)
 8005e78:	fba2 2303 	umull	r2, r3, r2, r3
 8005e7c:	095b      	lsrs	r3, r3, #5
 8005e7e:	f003 0207 	and.w	r2, r3, #7
 8005e82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4422      	add	r2, r4
 8005e8a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005e8c:	e106      	b.n	800609c <UART_SetConfig+0x4d8>
 8005e8e:	bf00      	nop
 8005e90:	40011000 	.word	0x40011000
 8005e94:	40011400 	.word	0x40011400
 8005e98:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005ea6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005eaa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005eae:	4642      	mov	r2, r8
 8005eb0:	464b      	mov	r3, r9
 8005eb2:	1891      	adds	r1, r2, r2
 8005eb4:	6239      	str	r1, [r7, #32]
 8005eb6:	415b      	adcs	r3, r3
 8005eb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005eba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005ebe:	4641      	mov	r1, r8
 8005ec0:	1854      	adds	r4, r2, r1
 8005ec2:	4649      	mov	r1, r9
 8005ec4:	eb43 0501 	adc.w	r5, r3, r1
 8005ec8:	f04f 0200 	mov.w	r2, #0
 8005ecc:	f04f 0300 	mov.w	r3, #0
 8005ed0:	00eb      	lsls	r3, r5, #3
 8005ed2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ed6:	00e2      	lsls	r2, r4, #3
 8005ed8:	4614      	mov	r4, r2
 8005eda:	461d      	mov	r5, r3
 8005edc:	4643      	mov	r3, r8
 8005ede:	18e3      	adds	r3, r4, r3
 8005ee0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005ee4:	464b      	mov	r3, r9
 8005ee6:	eb45 0303 	adc.w	r3, r5, r3
 8005eea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005eee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005efa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005efe:	f04f 0200 	mov.w	r2, #0
 8005f02:	f04f 0300 	mov.w	r3, #0
 8005f06:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005f0a:	4629      	mov	r1, r5
 8005f0c:	008b      	lsls	r3, r1, #2
 8005f0e:	4621      	mov	r1, r4
 8005f10:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f14:	4621      	mov	r1, r4
 8005f16:	008a      	lsls	r2, r1, #2
 8005f18:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005f1c:	f7fa fe4c 	bl	8000bb8 <__aeabi_uldivmod>
 8005f20:	4602      	mov	r2, r0
 8005f22:	460b      	mov	r3, r1
 8005f24:	4b60      	ldr	r3, [pc, #384]	@ (80060a8 <UART_SetConfig+0x4e4>)
 8005f26:	fba3 2302 	umull	r2, r3, r3, r2
 8005f2a:	095b      	lsrs	r3, r3, #5
 8005f2c:	011c      	lsls	r4, r3, #4
 8005f2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f32:	2200      	movs	r2, #0
 8005f34:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005f38:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005f3c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005f40:	4642      	mov	r2, r8
 8005f42:	464b      	mov	r3, r9
 8005f44:	1891      	adds	r1, r2, r2
 8005f46:	61b9      	str	r1, [r7, #24]
 8005f48:	415b      	adcs	r3, r3
 8005f4a:	61fb      	str	r3, [r7, #28]
 8005f4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f50:	4641      	mov	r1, r8
 8005f52:	1851      	adds	r1, r2, r1
 8005f54:	6139      	str	r1, [r7, #16]
 8005f56:	4649      	mov	r1, r9
 8005f58:	414b      	adcs	r3, r1
 8005f5a:	617b      	str	r3, [r7, #20]
 8005f5c:	f04f 0200 	mov.w	r2, #0
 8005f60:	f04f 0300 	mov.w	r3, #0
 8005f64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005f68:	4659      	mov	r1, fp
 8005f6a:	00cb      	lsls	r3, r1, #3
 8005f6c:	4651      	mov	r1, sl
 8005f6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f72:	4651      	mov	r1, sl
 8005f74:	00ca      	lsls	r2, r1, #3
 8005f76:	4610      	mov	r0, r2
 8005f78:	4619      	mov	r1, r3
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	4642      	mov	r2, r8
 8005f7e:	189b      	adds	r3, r3, r2
 8005f80:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005f84:	464b      	mov	r3, r9
 8005f86:	460a      	mov	r2, r1
 8005f88:	eb42 0303 	adc.w	r3, r2, r3
 8005f8c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005f9a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005f9c:	f04f 0200 	mov.w	r2, #0
 8005fa0:	f04f 0300 	mov.w	r3, #0
 8005fa4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005fa8:	4649      	mov	r1, r9
 8005faa:	008b      	lsls	r3, r1, #2
 8005fac:	4641      	mov	r1, r8
 8005fae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005fb2:	4641      	mov	r1, r8
 8005fb4:	008a      	lsls	r2, r1, #2
 8005fb6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005fba:	f7fa fdfd 	bl	8000bb8 <__aeabi_uldivmod>
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	460b      	mov	r3, r1
 8005fc2:	4611      	mov	r1, r2
 8005fc4:	4b38      	ldr	r3, [pc, #224]	@ (80060a8 <UART_SetConfig+0x4e4>)
 8005fc6:	fba3 2301 	umull	r2, r3, r3, r1
 8005fca:	095b      	lsrs	r3, r3, #5
 8005fcc:	2264      	movs	r2, #100	@ 0x64
 8005fce:	fb02 f303 	mul.w	r3, r2, r3
 8005fd2:	1acb      	subs	r3, r1, r3
 8005fd4:	011b      	lsls	r3, r3, #4
 8005fd6:	3332      	adds	r3, #50	@ 0x32
 8005fd8:	4a33      	ldr	r2, [pc, #204]	@ (80060a8 <UART_SetConfig+0x4e4>)
 8005fda:	fba2 2303 	umull	r2, r3, r2, r3
 8005fde:	095b      	lsrs	r3, r3, #5
 8005fe0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005fe4:	441c      	add	r4, r3
 8005fe6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fea:	2200      	movs	r2, #0
 8005fec:	673b      	str	r3, [r7, #112]	@ 0x70
 8005fee:	677a      	str	r2, [r7, #116]	@ 0x74
 8005ff0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005ff4:	4642      	mov	r2, r8
 8005ff6:	464b      	mov	r3, r9
 8005ff8:	1891      	adds	r1, r2, r2
 8005ffa:	60b9      	str	r1, [r7, #8]
 8005ffc:	415b      	adcs	r3, r3
 8005ffe:	60fb      	str	r3, [r7, #12]
 8006000:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006004:	4641      	mov	r1, r8
 8006006:	1851      	adds	r1, r2, r1
 8006008:	6039      	str	r1, [r7, #0]
 800600a:	4649      	mov	r1, r9
 800600c:	414b      	adcs	r3, r1
 800600e:	607b      	str	r3, [r7, #4]
 8006010:	f04f 0200 	mov.w	r2, #0
 8006014:	f04f 0300 	mov.w	r3, #0
 8006018:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800601c:	4659      	mov	r1, fp
 800601e:	00cb      	lsls	r3, r1, #3
 8006020:	4651      	mov	r1, sl
 8006022:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006026:	4651      	mov	r1, sl
 8006028:	00ca      	lsls	r2, r1, #3
 800602a:	4610      	mov	r0, r2
 800602c:	4619      	mov	r1, r3
 800602e:	4603      	mov	r3, r0
 8006030:	4642      	mov	r2, r8
 8006032:	189b      	adds	r3, r3, r2
 8006034:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006036:	464b      	mov	r3, r9
 8006038:	460a      	mov	r2, r1
 800603a:	eb42 0303 	adc.w	r3, r2, r3
 800603e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	663b      	str	r3, [r7, #96]	@ 0x60
 800604a:	667a      	str	r2, [r7, #100]	@ 0x64
 800604c:	f04f 0200 	mov.w	r2, #0
 8006050:	f04f 0300 	mov.w	r3, #0
 8006054:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006058:	4649      	mov	r1, r9
 800605a:	008b      	lsls	r3, r1, #2
 800605c:	4641      	mov	r1, r8
 800605e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006062:	4641      	mov	r1, r8
 8006064:	008a      	lsls	r2, r1, #2
 8006066:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800606a:	f7fa fda5 	bl	8000bb8 <__aeabi_uldivmod>
 800606e:	4602      	mov	r2, r0
 8006070:	460b      	mov	r3, r1
 8006072:	4b0d      	ldr	r3, [pc, #52]	@ (80060a8 <UART_SetConfig+0x4e4>)
 8006074:	fba3 1302 	umull	r1, r3, r3, r2
 8006078:	095b      	lsrs	r3, r3, #5
 800607a:	2164      	movs	r1, #100	@ 0x64
 800607c:	fb01 f303 	mul.w	r3, r1, r3
 8006080:	1ad3      	subs	r3, r2, r3
 8006082:	011b      	lsls	r3, r3, #4
 8006084:	3332      	adds	r3, #50	@ 0x32
 8006086:	4a08      	ldr	r2, [pc, #32]	@ (80060a8 <UART_SetConfig+0x4e4>)
 8006088:	fba2 2303 	umull	r2, r3, r2, r3
 800608c:	095b      	lsrs	r3, r3, #5
 800608e:	f003 020f 	and.w	r2, r3, #15
 8006092:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4422      	add	r2, r4
 800609a:	609a      	str	r2, [r3, #8]
}
 800609c:	bf00      	nop
 800609e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80060a2:	46bd      	mov	sp, r7
 80060a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80060a8:	51eb851f 	.word	0x51eb851f

080060ac <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80060b0:	4904      	ldr	r1, [pc, #16]	@ (80060c4 <MX_FATFS_Init+0x18>)
 80060b2:	4805      	ldr	r0, [pc, #20]	@ (80060c8 <MX_FATFS_Init+0x1c>)
 80060b4:	f003 f8c8 	bl	8009248 <FATFS_LinkDriver>
 80060b8:	4603      	mov	r3, r0
 80060ba:	461a      	mov	r2, r3
 80060bc:	4b03      	ldr	r3, [pc, #12]	@ (80060cc <MX_FATFS_Init+0x20>)
 80060be:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80060c0:	bf00      	nop
 80060c2:	bd80      	pop	{r7, pc}
 80060c4:	20001460 	.word	0x20001460
 80060c8:	20000010 	.word	0x20000010
 80060cc:	2000145c 	.word	0x2000145c

080060d0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80060d0:	b480      	push	{r7}
 80060d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80060d4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr

080060e0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b082      	sub	sp, #8
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	4603      	mov	r3, r0
 80060e8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 80060ea:	79fb      	ldrb	r3, [r7, #7]
 80060ec:	4618      	mov	r0, r3
 80060ee:	f7fb f8a3 	bl	8001238 <SD_disk_initialize>
 80060f2:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3708      	adds	r7, #8
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}

080060fc <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b082      	sub	sp, #8
 8006100:	af00      	add	r7, sp, #0
 8006102:	4603      	mov	r3, r0
 8006104:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status(pdrv);
 8006106:	79fb      	ldrb	r3, [r7, #7]
 8006108:	4618      	mov	r0, r3
 800610a:	f7fb f97b 	bl	8001404 <SD_disk_status>
 800610e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8006110:	4618      	mov	r0, r3
 8006112:	3708      	adds	r7, #8
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}

08006118 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b084      	sub	sp, #16
 800611c:	af00      	add	r7, sp, #0
 800611e:	60b9      	str	r1, [r7, #8]
 8006120:	607a      	str	r2, [r7, #4]
 8006122:	603b      	str	r3, [r7, #0]
 8006124:	4603      	mov	r3, r0
 8006126:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read(pdrv, buff, sector, count);
 8006128:	7bf8      	ldrb	r0, [r7, #15]
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	687a      	ldr	r2, [r7, #4]
 800612e:	68b9      	ldr	r1, [r7, #8]
 8006130:	f7fb f97e 	bl	8001430 <SD_disk_read>
 8006134:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8006136:	4618      	mov	r0, r3
 8006138:	3710      	adds	r7, #16
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}

0800613e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800613e:	b580      	push	{r7, lr}
 8006140:	b084      	sub	sp, #16
 8006142:	af00      	add	r7, sp, #0
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	607a      	str	r2, [r7, #4]
 8006148:	603b      	str	r3, [r7, #0]
 800614a:	4603      	mov	r3, r0
 800614c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
  return SD_disk_write(pdrv, buff, sector, count);
 800614e:	7bf8      	ldrb	r0, [r7, #15]
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	68b9      	ldr	r1, [r7, #8]
 8006156:	f7fb f9d5 	bl	8001504 <SD_disk_write>
 800615a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800615c:	4618      	mov	r0, r3
 800615e:	3710      	adds	r7, #16
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}

08006164 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b082      	sub	sp, #8
 8006168:	af00      	add	r7, sp, #0
 800616a:	4603      	mov	r3, r0
 800616c:	603a      	str	r2, [r7, #0]
 800616e:	71fb      	strb	r3, [r7, #7]
 8006170:	460b      	mov	r3, r1
 8006172:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
  return SD_disk_ioctl(pdrv, cmd, buff);
 8006174:	79b9      	ldrb	r1, [r7, #6]
 8006176:	79fb      	ldrb	r3, [r7, #7]
 8006178:	683a      	ldr	r2, [r7, #0]
 800617a:	4618      	mov	r0, r3
 800617c:	f7fb fa46 	bl	800160c <SD_disk_ioctl>
 8006180:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8006182:	4618      	mov	r0, r3
 8006184:	3708      	adds	r7, #8
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}
	...

0800618c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b084      	sub	sp, #16
 8006190:	af00      	add	r7, sp, #0
 8006192:	4603      	mov	r3, r0
 8006194:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006196:	79fb      	ldrb	r3, [r7, #7]
 8006198:	4a08      	ldr	r2, [pc, #32]	@ (80061bc <disk_status+0x30>)
 800619a:	009b      	lsls	r3, r3, #2
 800619c:	4413      	add	r3, r2
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	79fa      	ldrb	r2, [r7, #7]
 80061a4:	4905      	ldr	r1, [pc, #20]	@ (80061bc <disk_status+0x30>)
 80061a6:	440a      	add	r2, r1
 80061a8:	7a12      	ldrb	r2, [r2, #8]
 80061aa:	4610      	mov	r0, r2
 80061ac:	4798      	blx	r3
 80061ae:	4603      	mov	r3, r0
 80061b0:	73fb      	strb	r3, [r7, #15]
  return stat;
 80061b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80061b4:	4618      	mov	r0, r3
 80061b6:	3710      	adds	r7, #16
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bd80      	pop	{r7, pc}
 80061bc:	2000168c 	.word	0x2000168c

080061c0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b084      	sub	sp, #16
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	4603      	mov	r3, r0
 80061c8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80061ca:	2300      	movs	r3, #0
 80061cc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80061ce:	79fb      	ldrb	r3, [r7, #7]
 80061d0:	4a0e      	ldr	r2, [pc, #56]	@ (800620c <disk_initialize+0x4c>)
 80061d2:	5cd3      	ldrb	r3, [r2, r3]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d114      	bne.n	8006202 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80061d8:	79fb      	ldrb	r3, [r7, #7]
 80061da:	4a0c      	ldr	r2, [pc, #48]	@ (800620c <disk_initialize+0x4c>)
 80061dc:	009b      	lsls	r3, r3, #2
 80061de:	4413      	add	r3, r2
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	79fa      	ldrb	r2, [r7, #7]
 80061e6:	4909      	ldr	r1, [pc, #36]	@ (800620c <disk_initialize+0x4c>)
 80061e8:	440a      	add	r2, r1
 80061ea:	7a12      	ldrb	r2, [r2, #8]
 80061ec:	4610      	mov	r0, r2
 80061ee:	4798      	blx	r3
 80061f0:	4603      	mov	r3, r0
 80061f2:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 80061f4:	7bfb      	ldrb	r3, [r7, #15]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d103      	bne.n	8006202 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 80061fa:	79fb      	ldrb	r3, [r7, #7]
 80061fc:	4a03      	ldr	r2, [pc, #12]	@ (800620c <disk_initialize+0x4c>)
 80061fe:	2101      	movs	r1, #1
 8006200:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 8006202:	7bfb      	ldrb	r3, [r7, #15]
}
 8006204:	4618      	mov	r0, r3
 8006206:	3710      	adds	r7, #16
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}
 800620c:	2000168c 	.word	0x2000168c

08006210 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8006210:	b590      	push	{r4, r7, lr}
 8006212:	b087      	sub	sp, #28
 8006214:	af00      	add	r7, sp, #0
 8006216:	60b9      	str	r1, [r7, #8]
 8006218:	607a      	str	r2, [r7, #4]
 800621a:	603b      	str	r3, [r7, #0]
 800621c:	4603      	mov	r3, r0
 800621e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8006220:	7bfb      	ldrb	r3, [r7, #15]
 8006222:	4a0a      	ldr	r2, [pc, #40]	@ (800624c <disk_read+0x3c>)
 8006224:	009b      	lsls	r3, r3, #2
 8006226:	4413      	add	r3, r2
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	689c      	ldr	r4, [r3, #8]
 800622c:	7bfb      	ldrb	r3, [r7, #15]
 800622e:	4a07      	ldr	r2, [pc, #28]	@ (800624c <disk_read+0x3c>)
 8006230:	4413      	add	r3, r2
 8006232:	7a18      	ldrb	r0, [r3, #8]
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	68b9      	ldr	r1, [r7, #8]
 800623a:	47a0      	blx	r4
 800623c:	4603      	mov	r3, r0
 800623e:	75fb      	strb	r3, [r7, #23]
  return res;
 8006240:	7dfb      	ldrb	r3, [r7, #23]
}
 8006242:	4618      	mov	r0, r3
 8006244:	371c      	adds	r7, #28
 8006246:	46bd      	mov	sp, r7
 8006248:	bd90      	pop	{r4, r7, pc}
 800624a:	bf00      	nop
 800624c:	2000168c 	.word	0x2000168c

08006250 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8006250:	b590      	push	{r4, r7, lr}
 8006252:	b087      	sub	sp, #28
 8006254:	af00      	add	r7, sp, #0
 8006256:	60b9      	str	r1, [r7, #8]
 8006258:	607a      	str	r2, [r7, #4]
 800625a:	603b      	str	r3, [r7, #0]
 800625c:	4603      	mov	r3, r0
 800625e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8006260:	7bfb      	ldrb	r3, [r7, #15]
 8006262:	4a0a      	ldr	r2, [pc, #40]	@ (800628c <disk_write+0x3c>)
 8006264:	009b      	lsls	r3, r3, #2
 8006266:	4413      	add	r3, r2
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	68dc      	ldr	r4, [r3, #12]
 800626c:	7bfb      	ldrb	r3, [r7, #15]
 800626e:	4a07      	ldr	r2, [pc, #28]	@ (800628c <disk_write+0x3c>)
 8006270:	4413      	add	r3, r2
 8006272:	7a18      	ldrb	r0, [r3, #8]
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	687a      	ldr	r2, [r7, #4]
 8006278:	68b9      	ldr	r1, [r7, #8]
 800627a:	47a0      	blx	r4
 800627c:	4603      	mov	r3, r0
 800627e:	75fb      	strb	r3, [r7, #23]
  return res;
 8006280:	7dfb      	ldrb	r3, [r7, #23]
}
 8006282:	4618      	mov	r0, r3
 8006284:	371c      	adds	r7, #28
 8006286:	46bd      	mov	sp, r7
 8006288:	bd90      	pop	{r4, r7, pc}
 800628a:	bf00      	nop
 800628c:	2000168c 	.word	0x2000168c

08006290 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b084      	sub	sp, #16
 8006294:	af00      	add	r7, sp, #0
 8006296:	4603      	mov	r3, r0
 8006298:	603a      	str	r2, [r7, #0]
 800629a:	71fb      	strb	r3, [r7, #7]
 800629c:	460b      	mov	r3, r1
 800629e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80062a0:	79fb      	ldrb	r3, [r7, #7]
 80062a2:	4a09      	ldr	r2, [pc, #36]	@ (80062c8 <disk_ioctl+0x38>)
 80062a4:	009b      	lsls	r3, r3, #2
 80062a6:	4413      	add	r3, r2
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	691b      	ldr	r3, [r3, #16]
 80062ac:	79fa      	ldrb	r2, [r7, #7]
 80062ae:	4906      	ldr	r1, [pc, #24]	@ (80062c8 <disk_ioctl+0x38>)
 80062b0:	440a      	add	r2, r1
 80062b2:	7a10      	ldrb	r0, [r2, #8]
 80062b4:	79b9      	ldrb	r1, [r7, #6]
 80062b6:	683a      	ldr	r2, [r7, #0]
 80062b8:	4798      	blx	r3
 80062ba:	4603      	mov	r3, r0
 80062bc:	73fb      	strb	r3, [r7, #15]
  return res;
 80062be:	7bfb      	ldrb	r3, [r7, #15]
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3710      	adds	r7, #16
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}
 80062c8:	2000168c 	.word	0x2000168c

080062cc <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80062cc:	b480      	push	{r7}
 80062ce:	b085      	sub	sp, #20
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	3301      	adds	r3, #1
 80062d8:	781b      	ldrb	r3, [r3, #0]
 80062da:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80062dc:	89fb      	ldrh	r3, [r7, #14]
 80062de:	021b      	lsls	r3, r3, #8
 80062e0:	b21a      	sxth	r2, r3
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	781b      	ldrb	r3, [r3, #0]
 80062e6:	b21b      	sxth	r3, r3
 80062e8:	4313      	orrs	r3, r2
 80062ea:	b21b      	sxth	r3, r3
 80062ec:	81fb      	strh	r3, [r7, #14]
	return rv;
 80062ee:	89fb      	ldrh	r3, [r7, #14]
}
 80062f0:	4618      	mov	r0, r3
 80062f2:	3714      	adds	r7, #20
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr

080062fc <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80062fc:	b480      	push	{r7}
 80062fe:	b085      	sub	sp, #20
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	3303      	adds	r3, #3
 8006308:	781b      	ldrb	r3, [r3, #0]
 800630a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	021b      	lsls	r3, r3, #8
 8006310:	687a      	ldr	r2, [r7, #4]
 8006312:	3202      	adds	r2, #2
 8006314:	7812      	ldrb	r2, [r2, #0]
 8006316:	4313      	orrs	r3, r2
 8006318:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	021b      	lsls	r3, r3, #8
 800631e:	687a      	ldr	r2, [r7, #4]
 8006320:	3201      	adds	r2, #1
 8006322:	7812      	ldrb	r2, [r2, #0]
 8006324:	4313      	orrs	r3, r2
 8006326:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	021b      	lsls	r3, r3, #8
 800632c:	687a      	ldr	r2, [r7, #4]
 800632e:	7812      	ldrb	r2, [r2, #0]
 8006330:	4313      	orrs	r3, r2
 8006332:	60fb      	str	r3, [r7, #12]
	return rv;
 8006334:	68fb      	ldr	r3, [r7, #12]
}
 8006336:	4618      	mov	r0, r3
 8006338:	3714      	adds	r7, #20
 800633a:	46bd      	mov	sp, r7
 800633c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006340:	4770      	bx	lr

08006342 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8006342:	b480      	push	{r7}
 8006344:	b083      	sub	sp, #12
 8006346:	af00      	add	r7, sp, #0
 8006348:	6078      	str	r0, [r7, #4]
 800634a:	460b      	mov	r3, r1
 800634c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	1c5a      	adds	r2, r3, #1
 8006352:	607a      	str	r2, [r7, #4]
 8006354:	887a      	ldrh	r2, [r7, #2]
 8006356:	b2d2      	uxtb	r2, r2
 8006358:	701a      	strb	r2, [r3, #0]
 800635a:	887b      	ldrh	r3, [r7, #2]
 800635c:	0a1b      	lsrs	r3, r3, #8
 800635e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	1c5a      	adds	r2, r3, #1
 8006364:	607a      	str	r2, [r7, #4]
 8006366:	887a      	ldrh	r2, [r7, #2]
 8006368:	b2d2      	uxtb	r2, r2
 800636a:	701a      	strb	r2, [r3, #0]
}
 800636c:	bf00      	nop
 800636e:	370c      	adds	r7, #12
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr

08006378 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8006378:	b480      	push	{r7}
 800637a:	b083      	sub	sp, #12
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	1c5a      	adds	r2, r3, #1
 8006386:	607a      	str	r2, [r7, #4]
 8006388:	683a      	ldr	r2, [r7, #0]
 800638a:	b2d2      	uxtb	r2, r2
 800638c:	701a      	strb	r2, [r3, #0]
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	0a1b      	lsrs	r3, r3, #8
 8006392:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	1c5a      	adds	r2, r3, #1
 8006398:	607a      	str	r2, [r7, #4]
 800639a:	683a      	ldr	r2, [r7, #0]
 800639c:	b2d2      	uxtb	r2, r2
 800639e:	701a      	strb	r2, [r3, #0]
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	0a1b      	lsrs	r3, r3, #8
 80063a4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	1c5a      	adds	r2, r3, #1
 80063aa:	607a      	str	r2, [r7, #4]
 80063ac:	683a      	ldr	r2, [r7, #0]
 80063ae:	b2d2      	uxtb	r2, r2
 80063b0:	701a      	strb	r2, [r3, #0]
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	0a1b      	lsrs	r3, r3, #8
 80063b6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	1c5a      	adds	r2, r3, #1
 80063bc:	607a      	str	r2, [r7, #4]
 80063be:	683a      	ldr	r2, [r7, #0]
 80063c0:	b2d2      	uxtb	r2, r2
 80063c2:	701a      	strb	r2, [r3, #0]
}
 80063c4:	bf00      	nop
 80063c6:	370c      	adds	r7, #12
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr

080063d0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80063d0:	b480      	push	{r7}
 80063d2:	b087      	sub	sp, #28
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	60f8      	str	r0, [r7, #12]
 80063d8:	60b9      	str	r1, [r7, #8]
 80063da:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d00d      	beq.n	8006406 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80063ea:	693a      	ldr	r2, [r7, #16]
 80063ec:	1c53      	adds	r3, r2, #1
 80063ee:	613b      	str	r3, [r7, #16]
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	1c59      	adds	r1, r3, #1
 80063f4:	6179      	str	r1, [r7, #20]
 80063f6:	7812      	ldrb	r2, [r2, #0]
 80063f8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	3b01      	subs	r3, #1
 80063fe:	607b      	str	r3, [r7, #4]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d1f1      	bne.n	80063ea <mem_cpy+0x1a>
	}
}
 8006406:	bf00      	nop
 8006408:	371c      	adds	r7, #28
 800640a:	46bd      	mov	sp, r7
 800640c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006410:	4770      	bx	lr

08006412 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8006412:	b480      	push	{r7}
 8006414:	b087      	sub	sp, #28
 8006416:	af00      	add	r7, sp, #0
 8006418:	60f8      	str	r0, [r7, #12]
 800641a:	60b9      	str	r1, [r7, #8]
 800641c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	1c5a      	adds	r2, r3, #1
 8006426:	617a      	str	r2, [r7, #20]
 8006428:	68ba      	ldr	r2, [r7, #8]
 800642a:	b2d2      	uxtb	r2, r2
 800642c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	3b01      	subs	r3, #1
 8006432:	607b      	str	r3, [r7, #4]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d1f3      	bne.n	8006422 <mem_set+0x10>
}
 800643a:	bf00      	nop
 800643c:	bf00      	nop
 800643e:	371c      	adds	r7, #28
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr

08006448 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8006448:	b480      	push	{r7}
 800644a:	b089      	sub	sp, #36	@ 0x24
 800644c:	af00      	add	r7, sp, #0
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	60b9      	str	r1, [r7, #8]
 8006452:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	61fb      	str	r3, [r7, #28]
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800645c:	2300      	movs	r3, #0
 800645e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8006460:	69fb      	ldr	r3, [r7, #28]
 8006462:	1c5a      	adds	r2, r3, #1
 8006464:	61fa      	str	r2, [r7, #28]
 8006466:	781b      	ldrb	r3, [r3, #0]
 8006468:	4619      	mov	r1, r3
 800646a:	69bb      	ldr	r3, [r7, #24]
 800646c:	1c5a      	adds	r2, r3, #1
 800646e:	61ba      	str	r2, [r7, #24]
 8006470:	781b      	ldrb	r3, [r3, #0]
 8006472:	1acb      	subs	r3, r1, r3
 8006474:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	3b01      	subs	r3, #1
 800647a:	607b      	str	r3, [r7, #4]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d002      	beq.n	8006488 <mem_cmp+0x40>
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d0eb      	beq.n	8006460 <mem_cmp+0x18>

	return r;
 8006488:	697b      	ldr	r3, [r7, #20]
}
 800648a:	4618      	mov	r0, r3
 800648c:	3724      	adds	r7, #36	@ 0x24
 800648e:	46bd      	mov	sp, r7
 8006490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006494:	4770      	bx	lr

08006496 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8006496:	b480      	push	{r7}
 8006498:	b083      	sub	sp, #12
 800649a:	af00      	add	r7, sp, #0
 800649c:	6078      	str	r0, [r7, #4]
 800649e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80064a0:	e002      	b.n	80064a8 <chk_chr+0x12>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	3301      	adds	r3, #1
 80064a6:	607b      	str	r3, [r7, #4]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	781b      	ldrb	r3, [r3, #0]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d005      	beq.n	80064bc <chk_chr+0x26>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	781b      	ldrb	r3, [r3, #0]
 80064b4:	461a      	mov	r2, r3
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d1f2      	bne.n	80064a2 <chk_chr+0xc>
	return *str;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	781b      	ldrb	r3, [r3, #0]
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	370c      	adds	r7, #12
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr

080064cc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b085      	sub	sp, #20
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
 80064d4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80064d6:	2300      	movs	r3, #0
 80064d8:	60bb      	str	r3, [r7, #8]
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	60fb      	str	r3, [r7, #12]
 80064de:	e029      	b.n	8006534 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80064e0:	4a27      	ldr	r2, [pc, #156]	@ (8006580 <chk_lock+0xb4>)
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	011b      	lsls	r3, r3, #4
 80064e6:	4413      	add	r3, r2
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d01d      	beq.n	800652a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80064ee:	4a24      	ldr	r2, [pc, #144]	@ (8006580 <chk_lock+0xb4>)
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	011b      	lsls	r3, r3, #4
 80064f4:	4413      	add	r3, r2
 80064f6:	681a      	ldr	r2, [r3, #0]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	429a      	cmp	r2, r3
 80064fe:	d116      	bne.n	800652e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8006500:	4a1f      	ldr	r2, [pc, #124]	@ (8006580 <chk_lock+0xb4>)
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	011b      	lsls	r3, r3, #4
 8006506:	4413      	add	r3, r2
 8006508:	3304      	adds	r3, #4
 800650a:	681a      	ldr	r2, [r3, #0]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006510:	429a      	cmp	r2, r3
 8006512:	d10c      	bne.n	800652e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006514:	4a1a      	ldr	r2, [pc, #104]	@ (8006580 <chk_lock+0xb4>)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	011b      	lsls	r3, r3, #4
 800651a:	4413      	add	r3, r2
 800651c:	3308      	adds	r3, #8
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8006524:	429a      	cmp	r2, r3
 8006526:	d102      	bne.n	800652e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006528:	e007      	b.n	800653a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800652a:	2301      	movs	r3, #1
 800652c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	3301      	adds	r3, #1
 8006532:	60fb      	str	r3, [r7, #12]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2b01      	cmp	r3, #1
 8006538:	d9d2      	bls.n	80064e0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	2b02      	cmp	r3, #2
 800653e:	d109      	bne.n	8006554 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d102      	bne.n	800654c <chk_lock+0x80>
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	2b02      	cmp	r3, #2
 800654a:	d101      	bne.n	8006550 <chk_lock+0x84>
 800654c:	2300      	movs	r3, #0
 800654e:	e010      	b.n	8006572 <chk_lock+0xa6>
 8006550:	2312      	movs	r3, #18
 8006552:	e00e      	b.n	8006572 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d108      	bne.n	800656c <chk_lock+0xa0>
 800655a:	4a09      	ldr	r2, [pc, #36]	@ (8006580 <chk_lock+0xb4>)
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	011b      	lsls	r3, r3, #4
 8006560:	4413      	add	r3, r2
 8006562:	330c      	adds	r3, #12
 8006564:	881b      	ldrh	r3, [r3, #0]
 8006566:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800656a:	d101      	bne.n	8006570 <chk_lock+0xa4>
 800656c:	2310      	movs	r3, #16
 800656e:	e000      	b.n	8006572 <chk_lock+0xa6>
 8006570:	2300      	movs	r3, #0
}
 8006572:	4618      	mov	r0, r3
 8006574:	3714      	adds	r7, #20
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr
 800657e:	bf00      	nop
 8006580:	2000146c 	.word	0x2000146c

08006584 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8006584:	b480      	push	{r7}
 8006586:	b083      	sub	sp, #12
 8006588:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800658a:	2300      	movs	r3, #0
 800658c:	607b      	str	r3, [r7, #4]
 800658e:	e002      	b.n	8006596 <enq_lock+0x12>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	3301      	adds	r3, #1
 8006594:	607b      	str	r3, [r7, #4]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2b01      	cmp	r3, #1
 800659a:	d806      	bhi.n	80065aa <enq_lock+0x26>
 800659c:	4a09      	ldr	r2, [pc, #36]	@ (80065c4 <enq_lock+0x40>)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	011b      	lsls	r3, r3, #4
 80065a2:	4413      	add	r3, r2
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d1f2      	bne.n	8006590 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2b02      	cmp	r3, #2
 80065ae:	bf14      	ite	ne
 80065b0:	2301      	movne	r3, #1
 80065b2:	2300      	moveq	r3, #0
 80065b4:	b2db      	uxtb	r3, r3
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	370c      	adds	r7, #12
 80065ba:	46bd      	mov	sp, r7
 80065bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c0:	4770      	bx	lr
 80065c2:	bf00      	nop
 80065c4:	2000146c 	.word	0x2000146c

080065c8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b085      	sub	sp, #20
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80065d2:	2300      	movs	r3, #0
 80065d4:	60fb      	str	r3, [r7, #12]
 80065d6:	e01f      	b.n	8006618 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80065d8:	4a41      	ldr	r2, [pc, #260]	@ (80066e0 <inc_lock+0x118>)
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	011b      	lsls	r3, r3, #4
 80065de:	4413      	add	r3, r2
 80065e0:	681a      	ldr	r2, [r3, #0]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	429a      	cmp	r2, r3
 80065e8:	d113      	bne.n	8006612 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80065ea:	4a3d      	ldr	r2, [pc, #244]	@ (80066e0 <inc_lock+0x118>)
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	011b      	lsls	r3, r3, #4
 80065f0:	4413      	add	r3, r2
 80065f2:	3304      	adds	r3, #4
 80065f4:	681a      	ldr	r2, [r3, #0]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80065fa:	429a      	cmp	r2, r3
 80065fc:	d109      	bne.n	8006612 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80065fe:	4a38      	ldr	r2, [pc, #224]	@ (80066e0 <inc_lock+0x118>)
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	011b      	lsls	r3, r3, #4
 8006604:	4413      	add	r3, r2
 8006606:	3308      	adds	r3, #8
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800660e:	429a      	cmp	r2, r3
 8006610:	d006      	beq.n	8006620 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	3301      	adds	r3, #1
 8006616:	60fb      	str	r3, [r7, #12]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2b01      	cmp	r3, #1
 800661c:	d9dc      	bls.n	80065d8 <inc_lock+0x10>
 800661e:	e000      	b.n	8006622 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8006620:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2b02      	cmp	r3, #2
 8006626:	d132      	bne.n	800668e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006628:	2300      	movs	r3, #0
 800662a:	60fb      	str	r3, [r7, #12]
 800662c:	e002      	b.n	8006634 <inc_lock+0x6c>
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	3301      	adds	r3, #1
 8006632:	60fb      	str	r3, [r7, #12]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	2b01      	cmp	r3, #1
 8006638:	d806      	bhi.n	8006648 <inc_lock+0x80>
 800663a:	4a29      	ldr	r2, [pc, #164]	@ (80066e0 <inc_lock+0x118>)
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	011b      	lsls	r3, r3, #4
 8006640:	4413      	add	r3, r2
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d1f2      	bne.n	800662e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	2b02      	cmp	r3, #2
 800664c:	d101      	bne.n	8006652 <inc_lock+0x8a>
 800664e:	2300      	movs	r3, #0
 8006650:	e040      	b.n	80066d4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	4922      	ldr	r1, [pc, #136]	@ (80066e0 <inc_lock+0x118>)
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	011b      	lsls	r3, r3, #4
 800665c:	440b      	add	r3, r1
 800665e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	689a      	ldr	r2, [r3, #8]
 8006664:	491e      	ldr	r1, [pc, #120]	@ (80066e0 <inc_lock+0x118>)
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	011b      	lsls	r3, r3, #4
 800666a:	440b      	add	r3, r1
 800666c:	3304      	adds	r3, #4
 800666e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	695a      	ldr	r2, [r3, #20]
 8006674:	491a      	ldr	r1, [pc, #104]	@ (80066e0 <inc_lock+0x118>)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	011b      	lsls	r3, r3, #4
 800667a:	440b      	add	r3, r1
 800667c:	3308      	adds	r3, #8
 800667e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8006680:	4a17      	ldr	r2, [pc, #92]	@ (80066e0 <inc_lock+0x118>)
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	011b      	lsls	r3, r3, #4
 8006686:	4413      	add	r3, r2
 8006688:	330c      	adds	r3, #12
 800668a:	2200      	movs	r2, #0
 800668c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d009      	beq.n	80066a8 <inc_lock+0xe0>
 8006694:	4a12      	ldr	r2, [pc, #72]	@ (80066e0 <inc_lock+0x118>)
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	011b      	lsls	r3, r3, #4
 800669a:	4413      	add	r3, r2
 800669c:	330c      	adds	r3, #12
 800669e:	881b      	ldrh	r3, [r3, #0]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d001      	beq.n	80066a8 <inc_lock+0xe0>
 80066a4:	2300      	movs	r3, #0
 80066a6:	e015      	b.n	80066d4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d108      	bne.n	80066c0 <inc_lock+0xf8>
 80066ae:	4a0c      	ldr	r2, [pc, #48]	@ (80066e0 <inc_lock+0x118>)
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	011b      	lsls	r3, r3, #4
 80066b4:	4413      	add	r3, r2
 80066b6:	330c      	adds	r3, #12
 80066b8:	881b      	ldrh	r3, [r3, #0]
 80066ba:	3301      	adds	r3, #1
 80066bc:	b29a      	uxth	r2, r3
 80066be:	e001      	b.n	80066c4 <inc_lock+0xfc>
 80066c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80066c4:	4906      	ldr	r1, [pc, #24]	@ (80066e0 <inc_lock+0x118>)
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	011b      	lsls	r3, r3, #4
 80066ca:	440b      	add	r3, r1
 80066cc:	330c      	adds	r3, #12
 80066ce:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	3301      	adds	r3, #1
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3714      	adds	r7, #20
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr
 80066e0:	2000146c 	.word	0x2000146c

080066e4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b085      	sub	sp, #20
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	3b01      	subs	r3, #1
 80066f0:	607b      	str	r3, [r7, #4]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2b01      	cmp	r3, #1
 80066f6:	d825      	bhi.n	8006744 <dec_lock+0x60>
		n = Files[i].ctr;
 80066f8:	4a17      	ldr	r2, [pc, #92]	@ (8006758 <dec_lock+0x74>)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	011b      	lsls	r3, r3, #4
 80066fe:	4413      	add	r3, r2
 8006700:	330c      	adds	r3, #12
 8006702:	881b      	ldrh	r3, [r3, #0]
 8006704:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8006706:	89fb      	ldrh	r3, [r7, #14]
 8006708:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800670c:	d101      	bne.n	8006712 <dec_lock+0x2e>
 800670e:	2300      	movs	r3, #0
 8006710:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8006712:	89fb      	ldrh	r3, [r7, #14]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d002      	beq.n	800671e <dec_lock+0x3a>
 8006718:	89fb      	ldrh	r3, [r7, #14]
 800671a:	3b01      	subs	r3, #1
 800671c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800671e:	4a0e      	ldr	r2, [pc, #56]	@ (8006758 <dec_lock+0x74>)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	011b      	lsls	r3, r3, #4
 8006724:	4413      	add	r3, r2
 8006726:	330c      	adds	r3, #12
 8006728:	89fa      	ldrh	r2, [r7, #14]
 800672a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800672c:	89fb      	ldrh	r3, [r7, #14]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d105      	bne.n	800673e <dec_lock+0x5a>
 8006732:	4a09      	ldr	r2, [pc, #36]	@ (8006758 <dec_lock+0x74>)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	011b      	lsls	r3, r3, #4
 8006738:	4413      	add	r3, r2
 800673a:	2200      	movs	r2, #0
 800673c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800673e:	2300      	movs	r3, #0
 8006740:	737b      	strb	r3, [r7, #13]
 8006742:	e001      	b.n	8006748 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8006744:	2302      	movs	r3, #2
 8006746:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8006748:	7b7b      	ldrb	r3, [r7, #13]
}
 800674a:	4618      	mov	r0, r3
 800674c:	3714      	adds	r7, #20
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr
 8006756:	bf00      	nop
 8006758:	2000146c 	.word	0x2000146c

0800675c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800675c:	b480      	push	{r7}
 800675e:	b085      	sub	sp, #20
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8006764:	2300      	movs	r3, #0
 8006766:	60fb      	str	r3, [r7, #12]
 8006768:	e010      	b.n	800678c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800676a:	4a0d      	ldr	r2, [pc, #52]	@ (80067a0 <clear_lock+0x44>)
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	011b      	lsls	r3, r3, #4
 8006770:	4413      	add	r3, r2
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	687a      	ldr	r2, [r7, #4]
 8006776:	429a      	cmp	r2, r3
 8006778:	d105      	bne.n	8006786 <clear_lock+0x2a>
 800677a:	4a09      	ldr	r2, [pc, #36]	@ (80067a0 <clear_lock+0x44>)
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	011b      	lsls	r3, r3, #4
 8006780:	4413      	add	r3, r2
 8006782:	2200      	movs	r2, #0
 8006784:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	3301      	adds	r3, #1
 800678a:	60fb      	str	r3, [r7, #12]
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2b01      	cmp	r3, #1
 8006790:	d9eb      	bls.n	800676a <clear_lock+0xe>
	}
}
 8006792:	bf00      	nop
 8006794:	bf00      	nop
 8006796:	3714      	adds	r7, #20
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr
 80067a0:	2000146c 	.word	0x2000146c

080067a4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b086      	sub	sp, #24
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80067ac:	2300      	movs	r3, #0
 80067ae:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	78db      	ldrb	r3, [r3, #3]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d034      	beq.n	8006822 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067bc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	7858      	ldrb	r0, [r3, #1]
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80067c8:	2301      	movs	r3, #1
 80067ca:	697a      	ldr	r2, [r7, #20]
 80067cc:	f7ff fd40 	bl	8006250 <disk_write>
 80067d0:	4603      	mov	r3, r0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d002      	beq.n	80067dc <sync_window+0x38>
			res = FR_DISK_ERR;
 80067d6:	2301      	movs	r3, #1
 80067d8:	73fb      	strb	r3, [r7, #15]
 80067da:	e022      	b.n	8006822 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2200      	movs	r2, #0
 80067e0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067e6:	697a      	ldr	r2, [r7, #20]
 80067e8:	1ad2      	subs	r2, r2, r3
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6a1b      	ldr	r3, [r3, #32]
 80067ee:	429a      	cmp	r2, r3
 80067f0:	d217      	bcs.n	8006822 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	789b      	ldrb	r3, [r3, #2]
 80067f6:	613b      	str	r3, [r7, #16]
 80067f8:	e010      	b.n	800681c <sync_window+0x78>
					wsect += fs->fsize;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6a1b      	ldr	r3, [r3, #32]
 80067fe:	697a      	ldr	r2, [r7, #20]
 8006800:	4413      	add	r3, r2
 8006802:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	7858      	ldrb	r0, [r3, #1]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800680e:	2301      	movs	r3, #1
 8006810:	697a      	ldr	r2, [r7, #20]
 8006812:	f7ff fd1d 	bl	8006250 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	3b01      	subs	r3, #1
 800681a:	613b      	str	r3, [r7, #16]
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	2b01      	cmp	r3, #1
 8006820:	d8eb      	bhi.n	80067fa <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8006822:	7bfb      	ldrb	r3, [r7, #15]
}
 8006824:	4618      	mov	r0, r3
 8006826:	3718      	adds	r7, #24
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}

0800682c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b084      	sub	sp, #16
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8006836:	2300      	movs	r3, #0
 8006838:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800683e:	683a      	ldr	r2, [r7, #0]
 8006840:	429a      	cmp	r2, r3
 8006842:	d01b      	beq.n	800687c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	f7ff ffad 	bl	80067a4 <sync_window>
 800684a:	4603      	mov	r3, r0
 800684c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800684e:	7bfb      	ldrb	r3, [r7, #15]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d113      	bne.n	800687c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	7858      	ldrb	r0, [r3, #1]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800685e:	2301      	movs	r3, #1
 8006860:	683a      	ldr	r2, [r7, #0]
 8006862:	f7ff fcd5 	bl	8006210 <disk_read>
 8006866:	4603      	mov	r3, r0
 8006868:	2b00      	cmp	r3, #0
 800686a:	d004      	beq.n	8006876 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800686c:	f04f 33ff 	mov.w	r3, #4294967295
 8006870:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8006872:	2301      	movs	r3, #1
 8006874:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	683a      	ldr	r2, [r7, #0]
 800687a:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 800687c:	7bfb      	ldrb	r3, [r7, #15]
}
 800687e:	4618      	mov	r0, r3
 8006880:	3710      	adds	r7, #16
 8006882:	46bd      	mov	sp, r7
 8006884:	bd80      	pop	{r7, pc}
	...

08006888 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b084      	sub	sp, #16
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8006890:	6878      	ldr	r0, [r7, #4]
 8006892:	f7ff ff87 	bl	80067a4 <sync_window>
 8006896:	4603      	mov	r3, r0
 8006898:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800689a:	7bfb      	ldrb	r3, [r7, #15]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d159      	bne.n	8006954 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	781b      	ldrb	r3, [r3, #0]
 80068a4:	2b03      	cmp	r3, #3
 80068a6:	d149      	bne.n	800693c <sync_fs+0xb4>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	791b      	ldrb	r3, [r3, #4]
 80068ac:	2b01      	cmp	r3, #1
 80068ae:	d145      	bne.n	800693c <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	899b      	ldrh	r3, [r3, #12]
 80068ba:	461a      	mov	r2, r3
 80068bc:	2100      	movs	r1, #0
 80068be:	f7ff fda8 	bl	8006412 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	3338      	adds	r3, #56	@ 0x38
 80068c6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80068ca:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80068ce:	4618      	mov	r0, r3
 80068d0:	f7ff fd37 	bl	8006342 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	3338      	adds	r3, #56	@ 0x38
 80068d8:	4921      	ldr	r1, [pc, #132]	@ (8006960 <sync_fs+0xd8>)
 80068da:	4618      	mov	r0, r3
 80068dc:	f7ff fd4c 	bl	8006378 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	3338      	adds	r3, #56	@ 0x38
 80068e4:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80068e8:	491e      	ldr	r1, [pc, #120]	@ (8006964 <sync_fs+0xdc>)
 80068ea:	4618      	mov	r0, r3
 80068ec:	f7ff fd44 	bl	8006378 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	3338      	adds	r3, #56	@ 0x38
 80068f4:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	699b      	ldr	r3, [r3, #24]
 80068fc:	4619      	mov	r1, r3
 80068fe:	4610      	mov	r0, r2
 8006900:	f7ff fd3a 	bl	8006378 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	3338      	adds	r3, #56	@ 0x38
 8006908:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	695b      	ldr	r3, [r3, #20]
 8006910:	4619      	mov	r1, r3
 8006912:	4610      	mov	r0, r2
 8006914:	f7ff fd30 	bl	8006378 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800691c:	1c5a      	adds	r2, r3, #1
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	7858      	ldrb	r0, [r3, #1]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006930:	2301      	movs	r3, #1
 8006932:	f7ff fc8d 	bl	8006250 <disk_write>
			fs->fsi_flag = 0;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2200      	movs	r2, #0
 800693a:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	785b      	ldrb	r3, [r3, #1]
 8006940:	2200      	movs	r2, #0
 8006942:	2100      	movs	r1, #0
 8006944:	4618      	mov	r0, r3
 8006946:	f7ff fca3 	bl	8006290 <disk_ioctl>
 800694a:	4603      	mov	r3, r0
 800694c:	2b00      	cmp	r3, #0
 800694e:	d001      	beq.n	8006954 <sync_fs+0xcc>
 8006950:	2301      	movs	r3, #1
 8006952:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006954:	7bfb      	ldrb	r3, [r7, #15]
}
 8006956:	4618      	mov	r0, r3
 8006958:	3710      	adds	r7, #16
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}
 800695e:	bf00      	nop
 8006960:	41615252 	.word	0x41615252
 8006964:	61417272 	.word	0x61417272

08006968 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8006968:	b480      	push	{r7}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
 8006970:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	3b02      	subs	r3, #2
 8006976:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	69db      	ldr	r3, [r3, #28]
 800697c:	3b02      	subs	r3, #2
 800697e:	683a      	ldr	r2, [r7, #0]
 8006980:	429a      	cmp	r2, r3
 8006982:	d301      	bcc.n	8006988 <clust2sect+0x20>
 8006984:	2300      	movs	r3, #0
 8006986:	e008      	b.n	800699a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	895b      	ldrh	r3, [r3, #10]
 800698c:	461a      	mov	r2, r3
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	fb03 f202 	mul.w	r2, r3, r2
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006998:	4413      	add	r3, r2
}
 800699a:	4618      	mov	r0, r3
 800699c:	370c      	adds	r7, #12
 800699e:	46bd      	mov	sp, r7
 80069a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a4:	4770      	bx	lr

080069a6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80069a6:	b580      	push	{r7, lr}
 80069a8:	b086      	sub	sp, #24
 80069aa:	af00      	add	r7, sp, #0
 80069ac:	6078      	str	r0, [r7, #4]
 80069ae:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d904      	bls.n	80069c6 <get_fat+0x20>
 80069bc:	693b      	ldr	r3, [r7, #16]
 80069be:	69db      	ldr	r3, [r3, #28]
 80069c0:	683a      	ldr	r2, [r7, #0]
 80069c2:	429a      	cmp	r2, r3
 80069c4:	d302      	bcc.n	80069cc <get_fat+0x26>
		val = 1;	/* Internal error */
 80069c6:	2301      	movs	r3, #1
 80069c8:	617b      	str	r3, [r7, #20]
 80069ca:	e0ba      	b.n	8006b42 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80069cc:	f04f 33ff 	mov.w	r3, #4294967295
 80069d0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80069d2:	693b      	ldr	r3, [r7, #16]
 80069d4:	781b      	ldrb	r3, [r3, #0]
 80069d6:	2b03      	cmp	r3, #3
 80069d8:	f000 8082 	beq.w	8006ae0 <get_fat+0x13a>
 80069dc:	2b03      	cmp	r3, #3
 80069de:	f300 80a6 	bgt.w	8006b2e <get_fat+0x188>
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d002      	beq.n	80069ec <get_fat+0x46>
 80069e6:	2b02      	cmp	r3, #2
 80069e8:	d055      	beq.n	8006a96 <get_fat+0xf0>
 80069ea:	e0a0      	b.n	8006b2e <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	60fb      	str	r3, [r7, #12]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	085b      	lsrs	r3, r3, #1
 80069f4:	68fa      	ldr	r2, [r7, #12]
 80069f6:	4413      	add	r3, r2
 80069f8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80069fa:	693b      	ldr	r3, [r7, #16]
 80069fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	899b      	ldrh	r3, [r3, #12]
 8006a02:	4619      	mov	r1, r3
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	fbb3 f3f1 	udiv	r3, r3, r1
 8006a0a:	4413      	add	r3, r2
 8006a0c:	4619      	mov	r1, r3
 8006a0e:	6938      	ldr	r0, [r7, #16]
 8006a10:	f7ff ff0c 	bl	800682c <move_window>
 8006a14:	4603      	mov	r3, r0
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	f040 808c 	bne.w	8006b34 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	1c5a      	adds	r2, r3, #1
 8006a20:	60fa      	str	r2, [r7, #12]
 8006a22:	693a      	ldr	r2, [r7, #16]
 8006a24:	8992      	ldrh	r2, [r2, #12]
 8006a26:	fbb3 f1f2 	udiv	r1, r3, r2
 8006a2a:	fb01 f202 	mul.w	r2, r1, r2
 8006a2e:	1a9b      	subs	r3, r3, r2
 8006a30:	693a      	ldr	r2, [r7, #16]
 8006a32:	4413      	add	r3, r2
 8006a34:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006a38:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006a3a:	693b      	ldr	r3, [r7, #16]
 8006a3c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	899b      	ldrh	r3, [r3, #12]
 8006a42:	4619      	mov	r1, r3
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	fbb3 f3f1 	udiv	r3, r3, r1
 8006a4a:	4413      	add	r3, r2
 8006a4c:	4619      	mov	r1, r3
 8006a4e:	6938      	ldr	r0, [r7, #16]
 8006a50:	f7ff feec 	bl	800682c <move_window>
 8006a54:	4603      	mov	r3, r0
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d16e      	bne.n	8006b38 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	899b      	ldrh	r3, [r3, #12]
 8006a5e:	461a      	mov	r2, r3
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	fbb3 f1f2 	udiv	r1, r3, r2
 8006a66:	fb01 f202 	mul.w	r2, r1, r2
 8006a6a:	1a9b      	subs	r3, r3, r2
 8006a6c:	693a      	ldr	r2, [r7, #16]
 8006a6e:	4413      	add	r3, r2
 8006a70:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006a74:	021b      	lsls	r3, r3, #8
 8006a76:	68ba      	ldr	r2, [r7, #8]
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	f003 0301 	and.w	r3, r3, #1
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d002      	beq.n	8006a8c <get_fat+0xe6>
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	091b      	lsrs	r3, r3, #4
 8006a8a:	e002      	b.n	8006a92 <get_fat+0xec>
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a92:	617b      	str	r3, [r7, #20]
			break;
 8006a94:	e055      	b.n	8006b42 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	899b      	ldrh	r3, [r3, #12]
 8006a9e:	085b      	lsrs	r3, r3, #1
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	4619      	mov	r1, r3
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	fbb3 f3f1 	udiv	r3, r3, r1
 8006aaa:	4413      	add	r3, r2
 8006aac:	4619      	mov	r1, r3
 8006aae:	6938      	ldr	r0, [r7, #16]
 8006ab0:	f7ff febc 	bl	800682c <move_window>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d140      	bne.n	8006b3c <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8006aba:	693b      	ldr	r3, [r7, #16]
 8006abc:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	005b      	lsls	r3, r3, #1
 8006ac4:	693a      	ldr	r2, [r7, #16]
 8006ac6:	8992      	ldrh	r2, [r2, #12]
 8006ac8:	fbb3 f0f2 	udiv	r0, r3, r2
 8006acc:	fb00 f202 	mul.w	r2, r0, r2
 8006ad0:	1a9b      	subs	r3, r3, r2
 8006ad2:	440b      	add	r3, r1
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	f7ff fbf9 	bl	80062cc <ld_word>
 8006ada:	4603      	mov	r3, r0
 8006adc:	617b      	str	r3, [r7, #20]
			break;
 8006ade:	e030      	b.n	8006b42 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006ae0:	693b      	ldr	r3, [r7, #16]
 8006ae2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	899b      	ldrh	r3, [r3, #12]
 8006ae8:	089b      	lsrs	r3, r3, #2
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	4619      	mov	r1, r3
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	fbb3 f3f1 	udiv	r3, r3, r1
 8006af4:	4413      	add	r3, r2
 8006af6:	4619      	mov	r1, r3
 8006af8:	6938      	ldr	r0, [r7, #16]
 8006afa:	f7ff fe97 	bl	800682c <move_window>
 8006afe:	4603      	mov	r3, r0
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d11d      	bne.n	8006b40 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8006b04:	693b      	ldr	r3, [r7, #16]
 8006b06:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	009b      	lsls	r3, r3, #2
 8006b0e:	693a      	ldr	r2, [r7, #16]
 8006b10:	8992      	ldrh	r2, [r2, #12]
 8006b12:	fbb3 f0f2 	udiv	r0, r3, r2
 8006b16:	fb00 f202 	mul.w	r2, r0, r2
 8006b1a:	1a9b      	subs	r3, r3, r2
 8006b1c:	440b      	add	r3, r1
 8006b1e:	4618      	mov	r0, r3
 8006b20:	f7ff fbec 	bl	80062fc <ld_dword>
 8006b24:	4603      	mov	r3, r0
 8006b26:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006b2a:	617b      	str	r3, [r7, #20]
			break;
 8006b2c:	e009      	b.n	8006b42 <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8006b2e:	2301      	movs	r3, #1
 8006b30:	617b      	str	r3, [r7, #20]
 8006b32:	e006      	b.n	8006b42 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006b34:	bf00      	nop
 8006b36:	e004      	b.n	8006b42 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006b38:	bf00      	nop
 8006b3a:	e002      	b.n	8006b42 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006b3c:	bf00      	nop
 8006b3e:	e000      	b.n	8006b42 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006b40:	bf00      	nop
		}
	}

	return val;
 8006b42:	697b      	ldr	r3, [r7, #20]
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3718      	adds	r7, #24
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}

08006b4c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8006b4c:	b590      	push	{r4, r7, lr}
 8006b4e:	b089      	sub	sp, #36	@ 0x24
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	60f8      	str	r0, [r7, #12]
 8006b54:	60b9      	str	r1, [r7, #8]
 8006b56:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8006b58:	2302      	movs	r3, #2
 8006b5a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	2b01      	cmp	r3, #1
 8006b60:	f240 8109 	bls.w	8006d76 <put_fat+0x22a>
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	69db      	ldr	r3, [r3, #28]
 8006b68:	68ba      	ldr	r2, [r7, #8]
 8006b6a:	429a      	cmp	r2, r3
 8006b6c:	f080 8103 	bcs.w	8006d76 <put_fat+0x22a>
		switch (fs->fs_type) {
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	781b      	ldrb	r3, [r3, #0]
 8006b74:	2b03      	cmp	r3, #3
 8006b76:	f000 80b6 	beq.w	8006ce6 <put_fat+0x19a>
 8006b7a:	2b03      	cmp	r3, #3
 8006b7c:	f300 80fb 	bgt.w	8006d76 <put_fat+0x22a>
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d003      	beq.n	8006b8c <put_fat+0x40>
 8006b84:	2b02      	cmp	r3, #2
 8006b86:	f000 8083 	beq.w	8006c90 <put_fat+0x144>
 8006b8a:	e0f4      	b.n	8006d76 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	61bb      	str	r3, [r7, #24]
 8006b90:	69bb      	ldr	r3, [r7, #24]
 8006b92:	085b      	lsrs	r3, r3, #1
 8006b94:	69ba      	ldr	r2, [r7, #24]
 8006b96:	4413      	add	r3, r2
 8006b98:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	899b      	ldrh	r3, [r3, #12]
 8006ba2:	4619      	mov	r1, r3
 8006ba4:	69bb      	ldr	r3, [r7, #24]
 8006ba6:	fbb3 f3f1 	udiv	r3, r3, r1
 8006baa:	4413      	add	r3, r2
 8006bac:	4619      	mov	r1, r3
 8006bae:	68f8      	ldr	r0, [r7, #12]
 8006bb0:	f7ff fe3c 	bl	800682c <move_window>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006bb8:	7ffb      	ldrb	r3, [r7, #31]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	f040 80d4 	bne.w	8006d68 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8006bc6:	69bb      	ldr	r3, [r7, #24]
 8006bc8:	1c5a      	adds	r2, r3, #1
 8006bca:	61ba      	str	r2, [r7, #24]
 8006bcc:	68fa      	ldr	r2, [r7, #12]
 8006bce:	8992      	ldrh	r2, [r2, #12]
 8006bd0:	fbb3 f0f2 	udiv	r0, r3, r2
 8006bd4:	fb00 f202 	mul.w	r2, r0, r2
 8006bd8:	1a9b      	subs	r3, r3, r2
 8006bda:	440b      	add	r3, r1
 8006bdc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	f003 0301 	and.w	r3, r3, #1
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d00d      	beq.n	8006c04 <put_fat+0xb8>
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	781b      	ldrb	r3, [r3, #0]
 8006bec:	b25b      	sxtb	r3, r3
 8006bee:	f003 030f 	and.w	r3, r3, #15
 8006bf2:	b25a      	sxtb	r2, r3
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	b2db      	uxtb	r3, r3
 8006bf8:	011b      	lsls	r3, r3, #4
 8006bfa:	b25b      	sxtb	r3, r3
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	b25b      	sxtb	r3, r3
 8006c00:	b2db      	uxtb	r3, r3
 8006c02:	e001      	b.n	8006c08 <put_fat+0xbc>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	b2db      	uxtb	r3, r3
 8006c08:	697a      	ldr	r2, [r7, #20]
 8006c0a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	2201      	movs	r2, #1
 8006c10:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	899b      	ldrh	r3, [r3, #12]
 8006c1a:	4619      	mov	r1, r3
 8006c1c:	69bb      	ldr	r3, [r7, #24]
 8006c1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006c22:	4413      	add	r3, r2
 8006c24:	4619      	mov	r1, r3
 8006c26:	68f8      	ldr	r0, [r7, #12]
 8006c28:	f7ff fe00 	bl	800682c <move_window>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006c30:	7ffb      	ldrb	r3, [r7, #31]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	f040 809a 	bne.w	8006d6c <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	899b      	ldrh	r3, [r3, #12]
 8006c42:	461a      	mov	r2, r3
 8006c44:	69bb      	ldr	r3, [r7, #24]
 8006c46:	fbb3 f0f2 	udiv	r0, r3, r2
 8006c4a:	fb00 f202 	mul.w	r2, r0, r2
 8006c4e:	1a9b      	subs	r3, r3, r2
 8006c50:	440b      	add	r3, r1
 8006c52:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	f003 0301 	and.w	r3, r3, #1
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d003      	beq.n	8006c66 <put_fat+0x11a>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	091b      	lsrs	r3, r3, #4
 8006c62:	b2db      	uxtb	r3, r3
 8006c64:	e00e      	b.n	8006c84 <put_fat+0x138>
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	781b      	ldrb	r3, [r3, #0]
 8006c6a:	b25b      	sxtb	r3, r3
 8006c6c:	f023 030f 	bic.w	r3, r3, #15
 8006c70:	b25a      	sxtb	r2, r3
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	0a1b      	lsrs	r3, r3, #8
 8006c76:	b25b      	sxtb	r3, r3
 8006c78:	f003 030f 	and.w	r3, r3, #15
 8006c7c:	b25b      	sxtb	r3, r3
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	b25b      	sxtb	r3, r3
 8006c82:	b2db      	uxtb	r3, r3
 8006c84:	697a      	ldr	r2, [r7, #20]
 8006c86:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	70da      	strb	r2, [r3, #3]
			break;
 8006c8e:	e072      	b.n	8006d76 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	899b      	ldrh	r3, [r3, #12]
 8006c98:	085b      	lsrs	r3, r3, #1
 8006c9a:	b29b      	uxth	r3, r3
 8006c9c:	4619      	mov	r1, r3
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	fbb3 f3f1 	udiv	r3, r3, r1
 8006ca4:	4413      	add	r3, r2
 8006ca6:	4619      	mov	r1, r3
 8006ca8:	68f8      	ldr	r0, [r7, #12]
 8006caa:	f7ff fdbf 	bl	800682c <move_window>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006cb2:	7ffb      	ldrb	r3, [r7, #31]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d15b      	bne.n	8006d70 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	005b      	lsls	r3, r3, #1
 8006cc2:	68fa      	ldr	r2, [r7, #12]
 8006cc4:	8992      	ldrh	r2, [r2, #12]
 8006cc6:	fbb3 f0f2 	udiv	r0, r3, r2
 8006cca:	fb00 f202 	mul.w	r2, r0, r2
 8006cce:	1a9b      	subs	r3, r3, r2
 8006cd0:	440b      	add	r3, r1
 8006cd2:	687a      	ldr	r2, [r7, #4]
 8006cd4:	b292      	uxth	r2, r2
 8006cd6:	4611      	mov	r1, r2
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f7ff fb32 	bl	8006342 <st_word>
			fs->wflag = 1;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2201      	movs	r2, #1
 8006ce2:	70da      	strb	r2, [r3, #3]
			break;
 8006ce4:	e047      	b.n	8006d76 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	899b      	ldrh	r3, [r3, #12]
 8006cee:	089b      	lsrs	r3, r3, #2
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	4619      	mov	r1, r3
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	fbb3 f3f1 	udiv	r3, r3, r1
 8006cfa:	4413      	add	r3, r2
 8006cfc:	4619      	mov	r1, r3
 8006cfe:	68f8      	ldr	r0, [r7, #12]
 8006d00:	f7ff fd94 	bl	800682c <move_window>
 8006d04:	4603      	mov	r3, r0
 8006d06:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006d08:	7ffb      	ldrb	r3, [r7, #31]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d132      	bne.n	8006d74 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	009b      	lsls	r3, r3, #2
 8006d1e:	68fa      	ldr	r2, [r7, #12]
 8006d20:	8992      	ldrh	r2, [r2, #12]
 8006d22:	fbb3 f0f2 	udiv	r0, r3, r2
 8006d26:	fb00 f202 	mul.w	r2, r0, r2
 8006d2a:	1a9b      	subs	r3, r3, r2
 8006d2c:	440b      	add	r3, r1
 8006d2e:	4618      	mov	r0, r3
 8006d30:	f7ff fae4 	bl	80062fc <ld_dword>
 8006d34:	4603      	mov	r3, r0
 8006d36:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006d3a:	4323      	orrs	r3, r4
 8006d3c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	009b      	lsls	r3, r3, #2
 8006d48:	68fa      	ldr	r2, [r7, #12]
 8006d4a:	8992      	ldrh	r2, [r2, #12]
 8006d4c:	fbb3 f0f2 	udiv	r0, r3, r2
 8006d50:	fb00 f202 	mul.w	r2, r0, r2
 8006d54:	1a9b      	subs	r3, r3, r2
 8006d56:	440b      	add	r3, r1
 8006d58:	6879      	ldr	r1, [r7, #4]
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f7ff fb0c 	bl	8006378 <st_dword>
			fs->wflag = 1;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2201      	movs	r2, #1
 8006d64:	70da      	strb	r2, [r3, #3]
			break;
 8006d66:	e006      	b.n	8006d76 <put_fat+0x22a>
			if (res != FR_OK) break;
 8006d68:	bf00      	nop
 8006d6a:	e004      	b.n	8006d76 <put_fat+0x22a>
			if (res != FR_OK) break;
 8006d6c:	bf00      	nop
 8006d6e:	e002      	b.n	8006d76 <put_fat+0x22a>
			if (res != FR_OK) break;
 8006d70:	bf00      	nop
 8006d72:	e000      	b.n	8006d76 <put_fat+0x22a>
			if (res != FR_OK) break;
 8006d74:	bf00      	nop
		}
	}
	return res;
 8006d76:	7ffb      	ldrb	r3, [r7, #31]
}
 8006d78:	4618      	mov	r0, r3
 8006d7a:	3724      	adds	r7, #36	@ 0x24
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bd90      	pop	{r4, r7, pc}

08006d80 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b088      	sub	sp, #32
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	60f8      	str	r0, [r7, #12]
 8006d88:	60b9      	str	r1, [r7, #8]
 8006d8a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d904      	bls.n	8006da6 <remove_chain+0x26>
 8006d9c:	69bb      	ldr	r3, [r7, #24]
 8006d9e:	69db      	ldr	r3, [r3, #28]
 8006da0:	68ba      	ldr	r2, [r7, #8]
 8006da2:	429a      	cmp	r2, r3
 8006da4:	d301      	bcc.n	8006daa <remove_chain+0x2a>
 8006da6:	2302      	movs	r3, #2
 8006da8:	e04b      	b.n	8006e42 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d00c      	beq.n	8006dca <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8006db0:	f04f 32ff 	mov.w	r2, #4294967295
 8006db4:	6879      	ldr	r1, [r7, #4]
 8006db6:	69b8      	ldr	r0, [r7, #24]
 8006db8:	f7ff fec8 	bl	8006b4c <put_fat>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8006dc0:	7ffb      	ldrb	r3, [r7, #31]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d001      	beq.n	8006dca <remove_chain+0x4a>
 8006dc6:	7ffb      	ldrb	r3, [r7, #31]
 8006dc8:	e03b      	b.n	8006e42 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8006dca:	68b9      	ldr	r1, [r7, #8]
 8006dcc:	68f8      	ldr	r0, [r7, #12]
 8006dce:	f7ff fdea 	bl	80069a6 <get_fat>
 8006dd2:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d031      	beq.n	8006e3e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d101      	bne.n	8006de4 <remove_chain+0x64>
 8006de0:	2302      	movs	r3, #2
 8006de2:	e02e      	b.n	8006e42 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dea:	d101      	bne.n	8006df0 <remove_chain+0x70>
 8006dec:	2301      	movs	r3, #1
 8006dee:	e028      	b.n	8006e42 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8006df0:	2200      	movs	r2, #0
 8006df2:	68b9      	ldr	r1, [r7, #8]
 8006df4:	69b8      	ldr	r0, [r7, #24]
 8006df6:	f7ff fea9 	bl	8006b4c <put_fat>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8006dfe:	7ffb      	ldrb	r3, [r7, #31]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d001      	beq.n	8006e08 <remove_chain+0x88>
 8006e04:	7ffb      	ldrb	r3, [r7, #31]
 8006e06:	e01c      	b.n	8006e42 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8006e08:	69bb      	ldr	r3, [r7, #24]
 8006e0a:	699a      	ldr	r2, [r3, #24]
 8006e0c:	69bb      	ldr	r3, [r7, #24]
 8006e0e:	69db      	ldr	r3, [r3, #28]
 8006e10:	3b02      	subs	r3, #2
 8006e12:	429a      	cmp	r2, r3
 8006e14:	d20b      	bcs.n	8006e2e <remove_chain+0xae>
			fs->free_clst++;
 8006e16:	69bb      	ldr	r3, [r7, #24]
 8006e18:	699b      	ldr	r3, [r3, #24]
 8006e1a:	1c5a      	adds	r2, r3, #1
 8006e1c:	69bb      	ldr	r3, [r7, #24]
 8006e1e:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8006e20:	69bb      	ldr	r3, [r7, #24]
 8006e22:	791b      	ldrb	r3, [r3, #4]
 8006e24:	f043 0301 	orr.w	r3, r3, #1
 8006e28:	b2da      	uxtb	r2, r3
 8006e2a:	69bb      	ldr	r3, [r7, #24]
 8006e2c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8006e32:	69bb      	ldr	r3, [r7, #24]
 8006e34:	69db      	ldr	r3, [r3, #28]
 8006e36:	68ba      	ldr	r2, [r7, #8]
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d3c6      	bcc.n	8006dca <remove_chain+0x4a>
 8006e3c:	e000      	b.n	8006e40 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8006e3e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8006e40:	2300      	movs	r3, #0
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3720      	adds	r7, #32
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}

08006e4a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8006e4a:	b580      	push	{r7, lr}
 8006e4c:	b088      	sub	sp, #32
 8006e4e:	af00      	add	r7, sp, #0
 8006e50:	6078      	str	r0, [r7, #4]
 8006e52:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d10d      	bne.n	8006e7c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	695b      	ldr	r3, [r3, #20]
 8006e64:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8006e66:	69bb      	ldr	r3, [r7, #24]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d004      	beq.n	8006e76 <create_chain+0x2c>
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	69db      	ldr	r3, [r3, #28]
 8006e70:	69ba      	ldr	r2, [r7, #24]
 8006e72:	429a      	cmp	r2, r3
 8006e74:	d31b      	bcc.n	8006eae <create_chain+0x64>
 8006e76:	2301      	movs	r3, #1
 8006e78:	61bb      	str	r3, [r7, #24]
 8006e7a:	e018      	b.n	8006eae <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8006e7c:	6839      	ldr	r1, [r7, #0]
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f7ff fd91 	bl	80069a6 <get_fat>
 8006e84:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2b01      	cmp	r3, #1
 8006e8a:	d801      	bhi.n	8006e90 <create_chain+0x46>
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	e070      	b.n	8006f72 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e96:	d101      	bne.n	8006e9c <create_chain+0x52>
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	e06a      	b.n	8006f72 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8006e9c:	693b      	ldr	r3, [r7, #16]
 8006e9e:	69db      	ldr	r3, [r3, #28]
 8006ea0:	68fa      	ldr	r2, [r7, #12]
 8006ea2:	429a      	cmp	r2, r3
 8006ea4:	d201      	bcs.n	8006eaa <create_chain+0x60>
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	e063      	b.n	8006f72 <create_chain+0x128>
		scl = clst;
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8006eae:	69bb      	ldr	r3, [r7, #24]
 8006eb0:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8006eb2:	69fb      	ldr	r3, [r7, #28]
 8006eb4:	3301      	adds	r3, #1
 8006eb6:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	69db      	ldr	r3, [r3, #28]
 8006ebc:	69fa      	ldr	r2, [r7, #28]
 8006ebe:	429a      	cmp	r2, r3
 8006ec0:	d307      	bcc.n	8006ed2 <create_chain+0x88>
				ncl = 2;
 8006ec2:	2302      	movs	r3, #2
 8006ec4:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8006ec6:	69fa      	ldr	r2, [r7, #28]
 8006ec8:	69bb      	ldr	r3, [r7, #24]
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d901      	bls.n	8006ed2 <create_chain+0x88>
 8006ece:	2300      	movs	r3, #0
 8006ed0:	e04f      	b.n	8006f72 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8006ed2:	69f9      	ldr	r1, [r7, #28]
 8006ed4:	6878      	ldr	r0, [r7, #4]
 8006ed6:	f7ff fd66 	bl	80069a6 <get_fat>
 8006eda:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d00e      	beq.n	8006f00 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d003      	beq.n	8006ef0 <create_chain+0xa6>
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eee:	d101      	bne.n	8006ef4 <create_chain+0xaa>
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	e03e      	b.n	8006f72 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8006ef4:	69fa      	ldr	r2, [r7, #28]
 8006ef6:	69bb      	ldr	r3, [r7, #24]
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	d1da      	bne.n	8006eb2 <create_chain+0x68>
 8006efc:	2300      	movs	r3, #0
 8006efe:	e038      	b.n	8006f72 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8006f00:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8006f02:	f04f 32ff 	mov.w	r2, #4294967295
 8006f06:	69f9      	ldr	r1, [r7, #28]
 8006f08:	6938      	ldr	r0, [r7, #16]
 8006f0a:	f7ff fe1f 	bl	8006b4c <put_fat>
 8006f0e:	4603      	mov	r3, r0
 8006f10:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8006f12:	7dfb      	ldrb	r3, [r7, #23]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d109      	bne.n	8006f2c <create_chain+0xe2>
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d006      	beq.n	8006f2c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8006f1e:	69fa      	ldr	r2, [r7, #28]
 8006f20:	6839      	ldr	r1, [r7, #0]
 8006f22:	6938      	ldr	r0, [r7, #16]
 8006f24:	f7ff fe12 	bl	8006b4c <put_fat>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8006f2c:	7dfb      	ldrb	r3, [r7, #23]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d116      	bne.n	8006f60 <create_chain+0x116>
		fs->last_clst = ncl;
 8006f32:	693b      	ldr	r3, [r7, #16]
 8006f34:	69fa      	ldr	r2, [r7, #28]
 8006f36:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	699a      	ldr	r2, [r3, #24]
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	69db      	ldr	r3, [r3, #28]
 8006f40:	3b02      	subs	r3, #2
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d804      	bhi.n	8006f50 <create_chain+0x106>
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	699b      	ldr	r3, [r3, #24]
 8006f4a:	1e5a      	subs	r2, r3, #1
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	791b      	ldrb	r3, [r3, #4]
 8006f54:	f043 0301 	orr.w	r3, r3, #1
 8006f58:	b2da      	uxtb	r2, r3
 8006f5a:	693b      	ldr	r3, [r7, #16]
 8006f5c:	711a      	strb	r2, [r3, #4]
 8006f5e:	e007      	b.n	8006f70 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8006f60:	7dfb      	ldrb	r3, [r7, #23]
 8006f62:	2b01      	cmp	r3, #1
 8006f64:	d102      	bne.n	8006f6c <create_chain+0x122>
 8006f66:	f04f 33ff 	mov.w	r3, #4294967295
 8006f6a:	e000      	b.n	8006f6e <create_chain+0x124>
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8006f70:	69fb      	ldr	r3, [r7, #28]
}
 8006f72:	4618      	mov	r0, r3
 8006f74:	3720      	adds	r7, #32
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}

08006f7a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8006f7a:	b480      	push	{r7}
 8006f7c:	b087      	sub	sp, #28
 8006f7e:	af00      	add	r7, sp, #0
 8006f80:	6078      	str	r0, [r7, #4]
 8006f82:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f8e:	3304      	adds	r3, #4
 8006f90:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	899b      	ldrh	r3, [r3, #12]
 8006f96:	461a      	mov	r2, r3
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f9e:	68fa      	ldr	r2, [r7, #12]
 8006fa0:	8952      	ldrh	r2, [r2, #10]
 8006fa2:	fbb3 f3f2 	udiv	r3, r3, r2
 8006fa6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006fa8:	693b      	ldr	r3, [r7, #16]
 8006faa:	1d1a      	adds	r2, r3, #4
 8006fac:	613a      	str	r2, [r7, #16]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d101      	bne.n	8006fbc <clmt_clust+0x42>
 8006fb8:	2300      	movs	r3, #0
 8006fba:	e010      	b.n	8006fde <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8006fbc:	697a      	ldr	r2, [r7, #20]
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	429a      	cmp	r2, r3
 8006fc2:	d307      	bcc.n	8006fd4 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8006fc4:	697a      	ldr	r2, [r7, #20]
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	1ad3      	subs	r3, r2, r3
 8006fca:	617b      	str	r3, [r7, #20]
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	3304      	adds	r3, #4
 8006fd0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006fd2:	e7e9      	b.n	8006fa8 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8006fd4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	681a      	ldr	r2, [r3, #0]
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	4413      	add	r3, r2
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	371c      	adds	r7, #28
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe8:	4770      	bx	lr

08006fea <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8006fea:	b580      	push	{r7, lr}
 8006fec:	b086      	sub	sp, #24
 8006fee:	af00      	add	r7, sp, #0
 8006ff0:	6078      	str	r0, [r7, #4]
 8006ff2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007000:	d204      	bcs.n	800700c <dir_sdi+0x22>
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	f003 031f 	and.w	r3, r3, #31
 8007008:	2b00      	cmp	r3, #0
 800700a:	d001      	beq.n	8007010 <dir_sdi+0x26>
		return FR_INT_ERR;
 800700c:	2302      	movs	r3, #2
 800700e:	e071      	b.n	80070f4 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	683a      	ldr	r2, [r7, #0]
 8007014:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	689b      	ldr	r3, [r3, #8]
 800701a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d106      	bne.n	8007030 <dir_sdi+0x46>
 8007022:	693b      	ldr	r3, [r7, #16]
 8007024:	781b      	ldrb	r3, [r3, #0]
 8007026:	2b02      	cmp	r3, #2
 8007028:	d902      	bls.n	8007030 <dir_sdi+0x46>
		clst = fs->dirbase;
 800702a:	693b      	ldr	r3, [r7, #16]
 800702c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800702e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d10c      	bne.n	8007050 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	095b      	lsrs	r3, r3, #5
 800703a:	693a      	ldr	r2, [r7, #16]
 800703c:	8912      	ldrh	r2, [r2, #8]
 800703e:	4293      	cmp	r3, r2
 8007040:	d301      	bcc.n	8007046 <dir_sdi+0x5c>
 8007042:	2302      	movs	r3, #2
 8007044:	e056      	b.n	80070f4 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8007046:	693b      	ldr	r3, [r7, #16]
 8007048:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	61da      	str	r2, [r3, #28]
 800704e:	e02d      	b.n	80070ac <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	895b      	ldrh	r3, [r3, #10]
 8007054:	461a      	mov	r2, r3
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	899b      	ldrh	r3, [r3, #12]
 800705a:	fb02 f303 	mul.w	r3, r2, r3
 800705e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007060:	e019      	b.n	8007096 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6979      	ldr	r1, [r7, #20]
 8007066:	4618      	mov	r0, r3
 8007068:	f7ff fc9d 	bl	80069a6 <get_fat>
 800706c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800706e:	697b      	ldr	r3, [r7, #20]
 8007070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007074:	d101      	bne.n	800707a <dir_sdi+0x90>
 8007076:	2301      	movs	r3, #1
 8007078:	e03c      	b.n	80070f4 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	2b01      	cmp	r3, #1
 800707e:	d904      	bls.n	800708a <dir_sdi+0xa0>
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	69db      	ldr	r3, [r3, #28]
 8007084:	697a      	ldr	r2, [r7, #20]
 8007086:	429a      	cmp	r2, r3
 8007088:	d301      	bcc.n	800708e <dir_sdi+0xa4>
 800708a:	2302      	movs	r3, #2
 800708c:	e032      	b.n	80070f4 <dir_sdi+0x10a>
			ofs -= csz;
 800708e:	683a      	ldr	r2, [r7, #0]
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	1ad3      	subs	r3, r2, r3
 8007094:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007096:	683a      	ldr	r2, [r7, #0]
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	429a      	cmp	r2, r3
 800709c:	d2e1      	bcs.n	8007062 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800709e:	6979      	ldr	r1, [r7, #20]
 80070a0:	6938      	ldr	r0, [r7, #16]
 80070a2:	f7ff fc61 	bl	8006968 <clust2sect>
 80070a6:	4602      	mov	r2, r0
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	697a      	ldr	r2, [r7, #20]
 80070b0:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	69db      	ldr	r3, [r3, #28]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d101      	bne.n	80070be <dir_sdi+0xd4>
 80070ba:	2302      	movs	r3, #2
 80070bc:	e01a      	b.n	80070f4 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	69da      	ldr	r2, [r3, #28]
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	899b      	ldrh	r3, [r3, #12]
 80070c6:	4619      	mov	r1, r3
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80070ce:	441a      	add	r2, r3
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80070d4:	693b      	ldr	r3, [r7, #16]
 80070d6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80070da:	693b      	ldr	r3, [r7, #16]
 80070dc:	899b      	ldrh	r3, [r3, #12]
 80070de:	461a      	mov	r2, r3
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	fbb3 f0f2 	udiv	r0, r3, r2
 80070e6:	fb00 f202 	mul.w	r2, r0, r2
 80070ea:	1a9b      	subs	r3, r3, r2
 80070ec:	18ca      	adds	r2, r1, r3
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80070f2:	2300      	movs	r3, #0
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	3718      	adds	r7, #24
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bd80      	pop	{r7, pc}

080070fc <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b086      	sub	sp, #24
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
 8007104:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	695b      	ldr	r3, [r3, #20]
 8007110:	3320      	adds	r3, #32
 8007112:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	69db      	ldr	r3, [r3, #28]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d003      	beq.n	8007124 <dir_next+0x28>
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007122:	d301      	bcc.n	8007128 <dir_next+0x2c>
 8007124:	2304      	movs	r3, #4
 8007126:	e0bb      	b.n	80072a0 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	899b      	ldrh	r3, [r3, #12]
 800712c:	461a      	mov	r2, r3
 800712e:	68bb      	ldr	r3, [r7, #8]
 8007130:	fbb3 f1f2 	udiv	r1, r3, r2
 8007134:	fb01 f202 	mul.w	r2, r1, r2
 8007138:	1a9b      	subs	r3, r3, r2
 800713a:	2b00      	cmp	r3, #0
 800713c:	f040 809d 	bne.w	800727a <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	69db      	ldr	r3, [r3, #28]
 8007144:	1c5a      	adds	r2, r3, #1
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	699b      	ldr	r3, [r3, #24]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d10b      	bne.n	800716a <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	095b      	lsrs	r3, r3, #5
 8007156:	68fa      	ldr	r2, [r7, #12]
 8007158:	8912      	ldrh	r2, [r2, #8]
 800715a:	4293      	cmp	r3, r2
 800715c:	f0c0 808d 	bcc.w	800727a <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2200      	movs	r2, #0
 8007164:	61da      	str	r2, [r3, #28]
 8007166:	2304      	movs	r3, #4
 8007168:	e09a      	b.n	80072a0 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	899b      	ldrh	r3, [r3, #12]
 800716e:	461a      	mov	r2, r3
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	fbb3 f3f2 	udiv	r3, r3, r2
 8007176:	68fa      	ldr	r2, [r7, #12]
 8007178:	8952      	ldrh	r2, [r2, #10]
 800717a:	3a01      	subs	r2, #1
 800717c:	4013      	ands	r3, r2
 800717e:	2b00      	cmp	r3, #0
 8007180:	d17b      	bne.n	800727a <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007182:	687a      	ldr	r2, [r7, #4]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	699b      	ldr	r3, [r3, #24]
 8007188:	4619      	mov	r1, r3
 800718a:	4610      	mov	r0, r2
 800718c:	f7ff fc0b 	bl	80069a6 <get_fat>
 8007190:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	2b01      	cmp	r3, #1
 8007196:	d801      	bhi.n	800719c <dir_next+0xa0>
 8007198:	2302      	movs	r3, #2
 800719a:	e081      	b.n	80072a0 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071a2:	d101      	bne.n	80071a8 <dir_next+0xac>
 80071a4:	2301      	movs	r3, #1
 80071a6:	e07b      	b.n	80072a0 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	69db      	ldr	r3, [r3, #28]
 80071ac:	697a      	ldr	r2, [r7, #20]
 80071ae:	429a      	cmp	r2, r3
 80071b0:	d359      	bcc.n	8007266 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d104      	bne.n	80071c2 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2200      	movs	r2, #0
 80071bc:	61da      	str	r2, [r3, #28]
 80071be:	2304      	movs	r3, #4
 80071c0:	e06e      	b.n	80072a0 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80071c2:	687a      	ldr	r2, [r7, #4]
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	699b      	ldr	r3, [r3, #24]
 80071c8:	4619      	mov	r1, r3
 80071ca:	4610      	mov	r0, r2
 80071cc:	f7ff fe3d 	bl	8006e4a <create_chain>
 80071d0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d101      	bne.n	80071dc <dir_next+0xe0>
 80071d8:	2307      	movs	r3, #7
 80071da:	e061      	b.n	80072a0 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	2b01      	cmp	r3, #1
 80071e0:	d101      	bne.n	80071e6 <dir_next+0xea>
 80071e2:	2302      	movs	r3, #2
 80071e4:	e05c      	b.n	80072a0 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80071e6:	697b      	ldr	r3, [r7, #20]
 80071e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071ec:	d101      	bne.n	80071f2 <dir_next+0xf6>
 80071ee:	2301      	movs	r3, #1
 80071f0:	e056      	b.n	80072a0 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80071f2:	68f8      	ldr	r0, [r7, #12]
 80071f4:	f7ff fad6 	bl	80067a4 <sync_window>
 80071f8:	4603      	mov	r3, r0
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d001      	beq.n	8007202 <dir_next+0x106>
 80071fe:	2301      	movs	r3, #1
 8007200:	e04e      	b.n	80072a0 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	899b      	ldrh	r3, [r3, #12]
 800720c:	461a      	mov	r2, r3
 800720e:	2100      	movs	r1, #0
 8007210:	f7ff f8ff 	bl	8006412 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007214:	2300      	movs	r3, #0
 8007216:	613b      	str	r3, [r7, #16]
 8007218:	6979      	ldr	r1, [r7, #20]
 800721a:	68f8      	ldr	r0, [r7, #12]
 800721c:	f7ff fba4 	bl	8006968 <clust2sect>
 8007220:	4602      	mov	r2, r0
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	635a      	str	r2, [r3, #52]	@ 0x34
 8007226:	e012      	b.n	800724e <dir_next+0x152>
						fs->wflag = 1;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2201      	movs	r2, #1
 800722c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800722e:	68f8      	ldr	r0, [r7, #12]
 8007230:	f7ff fab8 	bl	80067a4 <sync_window>
 8007234:	4603      	mov	r3, r0
 8007236:	2b00      	cmp	r3, #0
 8007238:	d001      	beq.n	800723e <dir_next+0x142>
 800723a:	2301      	movs	r3, #1
 800723c:	e030      	b.n	80072a0 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	3301      	adds	r3, #1
 8007242:	613b      	str	r3, [r7, #16]
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007248:	1c5a      	adds	r2, r3, #1
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	635a      	str	r2, [r3, #52]	@ 0x34
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	895b      	ldrh	r3, [r3, #10]
 8007252:	461a      	mov	r2, r3
 8007254:	693b      	ldr	r3, [r7, #16]
 8007256:	4293      	cmp	r3, r2
 8007258:	d3e6      	bcc.n	8007228 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	1ad2      	subs	r2, r2, r3
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	697a      	ldr	r2, [r7, #20]
 800726a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800726c:	6979      	ldr	r1, [r7, #20]
 800726e:	68f8      	ldr	r0, [r7, #12]
 8007270:	f7ff fb7a 	bl	8006968 <clust2sect>
 8007274:	4602      	mov	r2, r0
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	68ba      	ldr	r2, [r7, #8]
 800727e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	899b      	ldrh	r3, [r3, #12]
 800728a:	461a      	mov	r2, r3
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	fbb3 f0f2 	udiv	r0, r3, r2
 8007292:	fb00 f202 	mul.w	r2, r0, r2
 8007296:	1a9b      	subs	r3, r3, r2
 8007298:	18ca      	adds	r2, r1, r3
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800729e:	2300      	movs	r3, #0
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3718      	adds	r7, #24
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b086      	sub	sp, #24
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80072b8:	2100      	movs	r1, #0
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f7ff fe95 	bl	8006fea <dir_sdi>
 80072c0:	4603      	mov	r3, r0
 80072c2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80072c4:	7dfb      	ldrb	r3, [r7, #23]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d12b      	bne.n	8007322 <dir_alloc+0x7a>
		n = 0;
 80072ca:	2300      	movs	r3, #0
 80072cc:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	69db      	ldr	r3, [r3, #28]
 80072d2:	4619      	mov	r1, r3
 80072d4:	68f8      	ldr	r0, [r7, #12]
 80072d6:	f7ff faa9 	bl	800682c <move_window>
 80072da:	4603      	mov	r3, r0
 80072dc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80072de:	7dfb      	ldrb	r3, [r7, #23]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d11d      	bne.n	8007320 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6a1b      	ldr	r3, [r3, #32]
 80072e8:	781b      	ldrb	r3, [r3, #0]
 80072ea:	2be5      	cmp	r3, #229	@ 0xe5
 80072ec:	d004      	beq.n	80072f8 <dir_alloc+0x50>
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6a1b      	ldr	r3, [r3, #32]
 80072f2:	781b      	ldrb	r3, [r3, #0]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d107      	bne.n	8007308 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80072f8:	693b      	ldr	r3, [r7, #16]
 80072fa:	3301      	adds	r3, #1
 80072fc:	613b      	str	r3, [r7, #16]
 80072fe:	693a      	ldr	r2, [r7, #16]
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	429a      	cmp	r2, r3
 8007304:	d102      	bne.n	800730c <dir_alloc+0x64>
 8007306:	e00c      	b.n	8007322 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8007308:	2300      	movs	r3, #0
 800730a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800730c:	2101      	movs	r1, #1
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f7ff fef4 	bl	80070fc <dir_next>
 8007314:	4603      	mov	r3, r0
 8007316:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8007318:	7dfb      	ldrb	r3, [r7, #23]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d0d7      	beq.n	80072ce <dir_alloc+0x26>
 800731e:	e000      	b.n	8007322 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8007320:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8007322:	7dfb      	ldrb	r3, [r7, #23]
 8007324:	2b04      	cmp	r3, #4
 8007326:	d101      	bne.n	800732c <dir_alloc+0x84>
 8007328:	2307      	movs	r3, #7
 800732a:	75fb      	strb	r3, [r7, #23]
	return res;
 800732c:	7dfb      	ldrb	r3, [r7, #23]
}
 800732e:	4618      	mov	r0, r3
 8007330:	3718      	adds	r7, #24
 8007332:	46bd      	mov	sp, r7
 8007334:	bd80      	pop	{r7, pc}

08007336 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8007336:	b580      	push	{r7, lr}
 8007338:	b084      	sub	sp, #16
 800733a:	af00      	add	r7, sp, #0
 800733c:	6078      	str	r0, [r7, #4]
 800733e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	331a      	adds	r3, #26
 8007344:	4618      	mov	r0, r3
 8007346:	f7fe ffc1 	bl	80062cc <ld_word>
 800734a:	4603      	mov	r3, r0
 800734c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	781b      	ldrb	r3, [r3, #0]
 8007352:	2b03      	cmp	r3, #3
 8007354:	d109      	bne.n	800736a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	3314      	adds	r3, #20
 800735a:	4618      	mov	r0, r3
 800735c:	f7fe ffb6 	bl	80062cc <ld_word>
 8007360:	4603      	mov	r3, r0
 8007362:	041b      	lsls	r3, r3, #16
 8007364:	68fa      	ldr	r2, [r7, #12]
 8007366:	4313      	orrs	r3, r2
 8007368:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800736a:	68fb      	ldr	r3, [r7, #12]
}
 800736c:	4618      	mov	r0, r3
 800736e:	3710      	adds	r7, #16
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}

08007374 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b084      	sub	sp, #16
 8007378:	af00      	add	r7, sp, #0
 800737a:	60f8      	str	r0, [r7, #12]
 800737c:	60b9      	str	r1, [r7, #8]
 800737e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	331a      	adds	r3, #26
 8007384:	687a      	ldr	r2, [r7, #4]
 8007386:	b292      	uxth	r2, r2
 8007388:	4611      	mov	r1, r2
 800738a:	4618      	mov	r0, r3
 800738c:	f7fe ffd9 	bl	8006342 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	781b      	ldrb	r3, [r3, #0]
 8007394:	2b03      	cmp	r3, #3
 8007396:	d109      	bne.n	80073ac <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	f103 0214 	add.w	r2, r3, #20
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	0c1b      	lsrs	r3, r3, #16
 80073a2:	b29b      	uxth	r3, r3
 80073a4:	4619      	mov	r1, r3
 80073a6:	4610      	mov	r0, r2
 80073a8:	f7fe ffcb 	bl	8006342 <st_word>
	}
}
 80073ac:	bf00      	nop
 80073ae:	3710      	adds	r7, #16
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}

080073b4 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80073b4:	b590      	push	{r4, r7, lr}
 80073b6:	b087      	sub	sp, #28
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
 80073bc:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	331a      	adds	r3, #26
 80073c2:	4618      	mov	r0, r3
 80073c4:	f7fe ff82 	bl	80062cc <ld_word>
 80073c8:	4603      	mov	r3, r0
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d001      	beq.n	80073d2 <cmp_lfn+0x1e>
 80073ce:	2300      	movs	r3, #0
 80073d0:	e059      	b.n	8007486 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	781b      	ldrb	r3, [r3, #0]
 80073d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073da:	1e5a      	subs	r2, r3, #1
 80073dc:	4613      	mov	r3, r2
 80073de:	005b      	lsls	r3, r3, #1
 80073e0:	4413      	add	r3, r2
 80073e2:	009b      	lsls	r3, r3, #2
 80073e4:	4413      	add	r3, r2
 80073e6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80073e8:	2301      	movs	r3, #1
 80073ea:	81fb      	strh	r3, [r7, #14]
 80073ec:	2300      	movs	r3, #0
 80073ee:	613b      	str	r3, [r7, #16]
 80073f0:	e033      	b.n	800745a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80073f2:	4a27      	ldr	r2, [pc, #156]	@ (8007490 <cmp_lfn+0xdc>)
 80073f4:	693b      	ldr	r3, [r7, #16]
 80073f6:	4413      	add	r3, r2
 80073f8:	781b      	ldrb	r3, [r3, #0]
 80073fa:	461a      	mov	r2, r3
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	4413      	add	r3, r2
 8007400:	4618      	mov	r0, r3
 8007402:	f7fe ff63 	bl	80062cc <ld_word>
 8007406:	4603      	mov	r3, r0
 8007408:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800740a:	89fb      	ldrh	r3, [r7, #14]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d01a      	beq.n	8007446 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	2bfe      	cmp	r3, #254	@ 0xfe
 8007414:	d812      	bhi.n	800743c <cmp_lfn+0x88>
 8007416:	89bb      	ldrh	r3, [r7, #12]
 8007418:	4618      	mov	r0, r3
 800741a:	f001 ff61 	bl	80092e0 <ff_wtoupper>
 800741e:	4603      	mov	r3, r0
 8007420:	461c      	mov	r4, r3
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	1c5a      	adds	r2, r3, #1
 8007426:	617a      	str	r2, [r7, #20]
 8007428:	005b      	lsls	r3, r3, #1
 800742a:	687a      	ldr	r2, [r7, #4]
 800742c:	4413      	add	r3, r2
 800742e:	881b      	ldrh	r3, [r3, #0]
 8007430:	4618      	mov	r0, r3
 8007432:	f001 ff55 	bl	80092e0 <ff_wtoupper>
 8007436:	4603      	mov	r3, r0
 8007438:	429c      	cmp	r4, r3
 800743a:	d001      	beq.n	8007440 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800743c:	2300      	movs	r3, #0
 800743e:	e022      	b.n	8007486 <cmp_lfn+0xd2>
			}
			wc = uc;
 8007440:	89bb      	ldrh	r3, [r7, #12]
 8007442:	81fb      	strh	r3, [r7, #14]
 8007444:	e006      	b.n	8007454 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8007446:	89bb      	ldrh	r3, [r7, #12]
 8007448:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800744c:	4293      	cmp	r3, r2
 800744e:	d001      	beq.n	8007454 <cmp_lfn+0xa0>
 8007450:	2300      	movs	r3, #0
 8007452:	e018      	b.n	8007486 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8007454:	693b      	ldr	r3, [r7, #16]
 8007456:	3301      	adds	r3, #1
 8007458:	613b      	str	r3, [r7, #16]
 800745a:	693b      	ldr	r3, [r7, #16]
 800745c:	2b0c      	cmp	r3, #12
 800745e:	d9c8      	bls.n	80073f2 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	781b      	ldrb	r3, [r3, #0]
 8007464:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007468:	2b00      	cmp	r3, #0
 800746a:	d00b      	beq.n	8007484 <cmp_lfn+0xd0>
 800746c:	89fb      	ldrh	r3, [r7, #14]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d008      	beq.n	8007484 <cmp_lfn+0xd0>
 8007472:	697b      	ldr	r3, [r7, #20]
 8007474:	005b      	lsls	r3, r3, #1
 8007476:	687a      	ldr	r2, [r7, #4]
 8007478:	4413      	add	r3, r2
 800747a:	881b      	ldrh	r3, [r3, #0]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d001      	beq.n	8007484 <cmp_lfn+0xd0>
 8007480:	2300      	movs	r3, #0
 8007482:	e000      	b.n	8007486 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8007484:	2301      	movs	r3, #1
}
 8007486:	4618      	mov	r0, r3
 8007488:	371c      	adds	r7, #28
 800748a:	46bd      	mov	sp, r7
 800748c:	bd90      	pop	{r4, r7, pc}
 800748e:	bf00      	nop
 8007490:	0800c144 	.word	0x0800c144

08007494 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b088      	sub	sp, #32
 8007498:	af00      	add	r7, sp, #0
 800749a:	60f8      	str	r0, [r7, #12]
 800749c:	60b9      	str	r1, [r7, #8]
 800749e:	4611      	mov	r1, r2
 80074a0:	461a      	mov	r2, r3
 80074a2:	460b      	mov	r3, r1
 80074a4:	71fb      	strb	r3, [r7, #7]
 80074a6:	4613      	mov	r3, r2
 80074a8:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	330d      	adds	r3, #13
 80074ae:	79ba      	ldrb	r2, [r7, #6]
 80074b0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80074b2:	68bb      	ldr	r3, [r7, #8]
 80074b4:	330b      	adds	r3, #11
 80074b6:	220f      	movs	r2, #15
 80074b8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	330c      	adds	r3, #12
 80074be:	2200      	movs	r2, #0
 80074c0:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	331a      	adds	r3, #26
 80074c6:	2100      	movs	r1, #0
 80074c8:	4618      	mov	r0, r3
 80074ca:	f7fe ff3a 	bl	8006342 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80074ce:	79fb      	ldrb	r3, [r7, #7]
 80074d0:	1e5a      	subs	r2, r3, #1
 80074d2:	4613      	mov	r3, r2
 80074d4:	005b      	lsls	r3, r3, #1
 80074d6:	4413      	add	r3, r2
 80074d8:	009b      	lsls	r3, r3, #2
 80074da:	4413      	add	r3, r2
 80074dc:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80074de:	2300      	movs	r3, #0
 80074e0:	82fb      	strh	r3, [r7, #22]
 80074e2:	2300      	movs	r3, #0
 80074e4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80074e6:	8afb      	ldrh	r3, [r7, #22]
 80074e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d007      	beq.n	8007500 <put_lfn+0x6c>
 80074f0:	69fb      	ldr	r3, [r7, #28]
 80074f2:	1c5a      	adds	r2, r3, #1
 80074f4:	61fa      	str	r2, [r7, #28]
 80074f6:	005b      	lsls	r3, r3, #1
 80074f8:	68fa      	ldr	r2, [r7, #12]
 80074fa:	4413      	add	r3, r2
 80074fc:	881b      	ldrh	r3, [r3, #0]
 80074fe:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8007500:	4a17      	ldr	r2, [pc, #92]	@ (8007560 <put_lfn+0xcc>)
 8007502:	69bb      	ldr	r3, [r7, #24]
 8007504:	4413      	add	r3, r2
 8007506:	781b      	ldrb	r3, [r3, #0]
 8007508:	461a      	mov	r2, r3
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	4413      	add	r3, r2
 800750e:	8afa      	ldrh	r2, [r7, #22]
 8007510:	4611      	mov	r1, r2
 8007512:	4618      	mov	r0, r3
 8007514:	f7fe ff15 	bl	8006342 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8007518:	8afb      	ldrh	r3, [r7, #22]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d102      	bne.n	8007524 <put_lfn+0x90>
 800751e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007522:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8007524:	69bb      	ldr	r3, [r7, #24]
 8007526:	3301      	adds	r3, #1
 8007528:	61bb      	str	r3, [r7, #24]
 800752a:	69bb      	ldr	r3, [r7, #24]
 800752c:	2b0c      	cmp	r3, #12
 800752e:	d9da      	bls.n	80074e6 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8007530:	8afb      	ldrh	r3, [r7, #22]
 8007532:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007536:	4293      	cmp	r3, r2
 8007538:	d006      	beq.n	8007548 <put_lfn+0xb4>
 800753a:	69fb      	ldr	r3, [r7, #28]
 800753c:	005b      	lsls	r3, r3, #1
 800753e:	68fa      	ldr	r2, [r7, #12]
 8007540:	4413      	add	r3, r2
 8007542:	881b      	ldrh	r3, [r3, #0]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d103      	bne.n	8007550 <put_lfn+0xbc>
 8007548:	79fb      	ldrb	r3, [r7, #7]
 800754a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800754e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	79fa      	ldrb	r2, [r7, #7]
 8007554:	701a      	strb	r2, [r3, #0]
}
 8007556:	bf00      	nop
 8007558:	3720      	adds	r7, #32
 800755a:	46bd      	mov	sp, r7
 800755c:	bd80      	pop	{r7, pc}
 800755e:	bf00      	nop
 8007560:	0800c144 	.word	0x0800c144

08007564 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b08c      	sub	sp, #48	@ 0x30
 8007568:	af00      	add	r7, sp, #0
 800756a:	60f8      	str	r0, [r7, #12]
 800756c:	60b9      	str	r1, [r7, #8]
 800756e:	607a      	str	r2, [r7, #4]
 8007570:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8007572:	220b      	movs	r2, #11
 8007574:	68b9      	ldr	r1, [r7, #8]
 8007576:	68f8      	ldr	r0, [r7, #12]
 8007578:	f7fe ff2a 	bl	80063d0 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	2b05      	cmp	r3, #5
 8007580:	d92b      	bls.n	80075da <gen_numname+0x76>
		sr = seq;
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8007586:	e022      	b.n	80075ce <gen_numname+0x6a>
			wc = *lfn++;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	1c9a      	adds	r2, r3, #2
 800758c:	607a      	str	r2, [r7, #4]
 800758e:	881b      	ldrh	r3, [r3, #0]
 8007590:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8007592:	2300      	movs	r3, #0
 8007594:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007596:	e017      	b.n	80075c8 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8007598:	69fb      	ldr	r3, [r7, #28]
 800759a:	005a      	lsls	r2, r3, #1
 800759c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800759e:	f003 0301 	and.w	r3, r3, #1
 80075a2:	4413      	add	r3, r2
 80075a4:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80075a6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80075a8:	085b      	lsrs	r3, r3, #1
 80075aa:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80075ac:	69fb      	ldr	r3, [r7, #28]
 80075ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d005      	beq.n	80075c2 <gen_numname+0x5e>
 80075b6:	69fb      	ldr	r3, [r7, #28]
 80075b8:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 80075bc:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 80075c0:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80075c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075c4:	3301      	adds	r3, #1
 80075c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80075c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ca:	2b0f      	cmp	r3, #15
 80075cc:	d9e4      	bls.n	8007598 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	881b      	ldrh	r3, [r3, #0]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d1d8      	bne.n	8007588 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80075d6:	69fb      	ldr	r3, [r7, #28]
 80075d8:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80075da:	2307      	movs	r3, #7
 80075dc:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	b2db      	uxtb	r3, r3
 80075e2:	f003 030f 	and.w	r3, r3, #15
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	3330      	adds	r3, #48	@ 0x30
 80075ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 80075ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80075f2:	2b39      	cmp	r3, #57	@ 0x39
 80075f4:	d904      	bls.n	8007600 <gen_numname+0x9c>
 80075f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80075fa:	3307      	adds	r3, #7
 80075fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8007600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007602:	1e5a      	subs	r2, r3, #1
 8007604:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007606:	3330      	adds	r3, #48	@ 0x30
 8007608:	443b      	add	r3, r7
 800760a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800760e:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	091b      	lsrs	r3, r3, #4
 8007616:	603b      	str	r3, [r7, #0]
	} while (seq);
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d1df      	bne.n	80075de <gen_numname+0x7a>
	ns[i] = '~';
 800761e:	f107 0214 	add.w	r2, r7, #20
 8007622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007624:	4413      	add	r3, r2
 8007626:	227e      	movs	r2, #126	@ 0x7e
 8007628:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800762a:	2300      	movs	r3, #0
 800762c:	627b      	str	r3, [r7, #36]	@ 0x24
 800762e:	e002      	b.n	8007636 <gen_numname+0xd2>
 8007630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007632:	3301      	adds	r3, #1
 8007634:	627b      	str	r3, [r7, #36]	@ 0x24
 8007636:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800763a:	429a      	cmp	r2, r3
 800763c:	d205      	bcs.n	800764a <gen_numname+0xe6>
 800763e:	68fa      	ldr	r2, [r7, #12]
 8007640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007642:	4413      	add	r3, r2
 8007644:	781b      	ldrb	r3, [r3, #0]
 8007646:	2b20      	cmp	r3, #32
 8007648:	d1f2      	bne.n	8007630 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800764a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800764c:	2b07      	cmp	r3, #7
 800764e:	d807      	bhi.n	8007660 <gen_numname+0xfc>
 8007650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007652:	1c5a      	adds	r2, r3, #1
 8007654:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007656:	3330      	adds	r3, #48	@ 0x30
 8007658:	443b      	add	r3, r7
 800765a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800765e:	e000      	b.n	8007662 <gen_numname+0xfe>
 8007660:	2120      	movs	r1, #32
 8007662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007664:	1c5a      	adds	r2, r3, #1
 8007666:	627a      	str	r2, [r7, #36]	@ 0x24
 8007668:	68fa      	ldr	r2, [r7, #12]
 800766a:	4413      	add	r3, r2
 800766c:	460a      	mov	r2, r1
 800766e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8007670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007672:	2b07      	cmp	r3, #7
 8007674:	d9e9      	bls.n	800764a <gen_numname+0xe6>
}
 8007676:	bf00      	nop
 8007678:	bf00      	nop
 800767a:	3730      	adds	r7, #48	@ 0x30
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}

08007680 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8007680:	b480      	push	{r7}
 8007682:	b085      	sub	sp, #20
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8007688:	2300      	movs	r3, #0
 800768a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800768c:	230b      	movs	r3, #11
 800768e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8007690:	7bfb      	ldrb	r3, [r7, #15]
 8007692:	b2da      	uxtb	r2, r3
 8007694:	0852      	lsrs	r2, r2, #1
 8007696:	01db      	lsls	r3, r3, #7
 8007698:	4313      	orrs	r3, r2
 800769a:	b2da      	uxtb	r2, r3
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	1c59      	adds	r1, r3, #1
 80076a0:	6079      	str	r1, [r7, #4]
 80076a2:	781b      	ldrb	r3, [r3, #0]
 80076a4:	4413      	add	r3, r2
 80076a6:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	3b01      	subs	r3, #1
 80076ac:	60bb      	str	r3, [r7, #8]
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d1ed      	bne.n	8007690 <sum_sfn+0x10>
	return sum;
 80076b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3714      	adds	r7, #20
 80076ba:	46bd      	mov	sp, r7
 80076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c0:	4770      	bx	lr

080076c2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80076c2:	b580      	push	{r7, lr}
 80076c4:	b086      	sub	sp, #24
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80076d0:	2100      	movs	r1, #0
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f7ff fc89 	bl	8006fea <dir_sdi>
 80076d8:	4603      	mov	r3, r0
 80076da:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80076dc:	7dfb      	ldrb	r3, [r7, #23]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d001      	beq.n	80076e6 <dir_find+0x24>
 80076e2:	7dfb      	ldrb	r3, [r7, #23]
 80076e4:	e0a9      	b.n	800783a <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80076e6:	23ff      	movs	r3, #255	@ 0xff
 80076e8:	753b      	strb	r3, [r7, #20]
 80076ea:	7d3b      	ldrb	r3, [r7, #20]
 80076ec:	757b      	strb	r3, [r7, #21]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f04f 32ff 	mov.w	r2, #4294967295
 80076f4:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	69db      	ldr	r3, [r3, #28]
 80076fa:	4619      	mov	r1, r3
 80076fc:	6938      	ldr	r0, [r7, #16]
 80076fe:	f7ff f895 	bl	800682c <move_window>
 8007702:	4603      	mov	r3, r0
 8007704:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007706:	7dfb      	ldrb	r3, [r7, #23]
 8007708:	2b00      	cmp	r3, #0
 800770a:	f040 8090 	bne.w	800782e <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6a1b      	ldr	r3, [r3, #32]
 8007712:	781b      	ldrb	r3, [r3, #0]
 8007714:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8007716:	7dbb      	ldrb	r3, [r7, #22]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d102      	bne.n	8007722 <dir_find+0x60>
 800771c:	2304      	movs	r3, #4
 800771e:	75fb      	strb	r3, [r7, #23]
 8007720:	e08a      	b.n	8007838 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6a1b      	ldr	r3, [r3, #32]
 8007726:	330b      	adds	r3, #11
 8007728:	781b      	ldrb	r3, [r3, #0]
 800772a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800772e:	73fb      	strb	r3, [r7, #15]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	7bfa      	ldrb	r2, [r7, #15]
 8007734:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8007736:	7dbb      	ldrb	r3, [r7, #22]
 8007738:	2be5      	cmp	r3, #229	@ 0xe5
 800773a:	d007      	beq.n	800774c <dir_find+0x8a>
 800773c:	7bfb      	ldrb	r3, [r7, #15]
 800773e:	f003 0308 	and.w	r3, r3, #8
 8007742:	2b00      	cmp	r3, #0
 8007744:	d009      	beq.n	800775a <dir_find+0x98>
 8007746:	7bfb      	ldrb	r3, [r7, #15]
 8007748:	2b0f      	cmp	r3, #15
 800774a:	d006      	beq.n	800775a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800774c:	23ff      	movs	r3, #255	@ 0xff
 800774e:	757b      	strb	r3, [r7, #21]
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f04f 32ff 	mov.w	r2, #4294967295
 8007756:	631a      	str	r2, [r3, #48]	@ 0x30
 8007758:	e05e      	b.n	8007818 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800775a:	7bfb      	ldrb	r3, [r7, #15]
 800775c:	2b0f      	cmp	r3, #15
 800775e:	d136      	bne.n	80077ce <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8007766:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800776a:	2b00      	cmp	r3, #0
 800776c:	d154      	bne.n	8007818 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800776e:	7dbb      	ldrb	r3, [r7, #22]
 8007770:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007774:	2b00      	cmp	r3, #0
 8007776:	d00d      	beq.n	8007794 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6a1b      	ldr	r3, [r3, #32]
 800777c:	7b5b      	ldrb	r3, [r3, #13]
 800777e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8007780:	7dbb      	ldrb	r3, [r7, #22]
 8007782:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007786:	75bb      	strb	r3, [r7, #22]
 8007788:	7dbb      	ldrb	r3, [r7, #22]
 800778a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	695a      	ldr	r2, [r3, #20]
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8007794:	7dba      	ldrb	r2, [r7, #22]
 8007796:	7d7b      	ldrb	r3, [r7, #21]
 8007798:	429a      	cmp	r2, r3
 800779a:	d115      	bne.n	80077c8 <dir_find+0x106>
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6a1b      	ldr	r3, [r3, #32]
 80077a0:	330d      	adds	r3, #13
 80077a2:	781b      	ldrb	r3, [r3, #0]
 80077a4:	7d3a      	ldrb	r2, [r7, #20]
 80077a6:	429a      	cmp	r2, r3
 80077a8:	d10e      	bne.n	80077c8 <dir_find+0x106>
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	691a      	ldr	r2, [r3, #16]
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6a1b      	ldr	r3, [r3, #32]
 80077b2:	4619      	mov	r1, r3
 80077b4:	4610      	mov	r0, r2
 80077b6:	f7ff fdfd 	bl	80073b4 <cmp_lfn>
 80077ba:	4603      	mov	r3, r0
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d003      	beq.n	80077c8 <dir_find+0x106>
 80077c0:	7d7b      	ldrb	r3, [r7, #21]
 80077c2:	3b01      	subs	r3, #1
 80077c4:	b2db      	uxtb	r3, r3
 80077c6:	e000      	b.n	80077ca <dir_find+0x108>
 80077c8:	23ff      	movs	r3, #255	@ 0xff
 80077ca:	757b      	strb	r3, [r7, #21]
 80077cc:	e024      	b.n	8007818 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80077ce:	7d7b      	ldrb	r3, [r7, #21]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d109      	bne.n	80077e8 <dir_find+0x126>
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6a1b      	ldr	r3, [r3, #32]
 80077d8:	4618      	mov	r0, r3
 80077da:	f7ff ff51 	bl	8007680 <sum_sfn>
 80077de:	4603      	mov	r3, r0
 80077e0:	461a      	mov	r2, r3
 80077e2:	7d3b      	ldrb	r3, [r7, #20]
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d024      	beq.n	8007832 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80077ee:	f003 0301 	and.w	r3, r3, #1
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d10a      	bne.n	800780c <dir_find+0x14a>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6a18      	ldr	r0, [r3, #32]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	3324      	adds	r3, #36	@ 0x24
 80077fe:	220b      	movs	r2, #11
 8007800:	4619      	mov	r1, r3
 8007802:	f7fe fe21 	bl	8006448 <mem_cmp>
 8007806:	4603      	mov	r3, r0
 8007808:	2b00      	cmp	r3, #0
 800780a:	d014      	beq.n	8007836 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800780c:	23ff      	movs	r3, #255	@ 0xff
 800780e:	757b      	strb	r3, [r7, #21]
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f04f 32ff 	mov.w	r2, #4294967295
 8007816:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8007818:	2100      	movs	r1, #0
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f7ff fc6e 	bl	80070fc <dir_next>
 8007820:	4603      	mov	r3, r0
 8007822:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8007824:	7dfb      	ldrb	r3, [r7, #23]
 8007826:	2b00      	cmp	r3, #0
 8007828:	f43f af65 	beq.w	80076f6 <dir_find+0x34>
 800782c:	e004      	b.n	8007838 <dir_find+0x176>
		if (res != FR_OK) break;
 800782e:	bf00      	nop
 8007830:	e002      	b.n	8007838 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8007832:	bf00      	nop
 8007834:	e000      	b.n	8007838 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8007836:	bf00      	nop

	return res;
 8007838:	7dfb      	ldrb	r3, [r7, #23]
}
 800783a:	4618      	mov	r0, r3
 800783c:	3718      	adds	r7, #24
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}
	...

08007844 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b08c      	sub	sp, #48	@ 0x30
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8007858:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800785c:	2b00      	cmp	r3, #0
 800785e:	d001      	beq.n	8007864 <dir_register+0x20>
 8007860:	2306      	movs	r3, #6
 8007862:	e0e0      	b.n	8007a26 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8007864:	2300      	movs	r3, #0
 8007866:	627b      	str	r3, [r7, #36]	@ 0x24
 8007868:	e002      	b.n	8007870 <dir_register+0x2c>
 800786a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800786c:	3301      	adds	r3, #1
 800786e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007870:	69fb      	ldr	r3, [r7, #28]
 8007872:	691a      	ldr	r2, [r3, #16]
 8007874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007876:	005b      	lsls	r3, r3, #1
 8007878:	4413      	add	r3, r2
 800787a:	881b      	ldrh	r3, [r3, #0]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d1f4      	bne.n	800786a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8007886:	f107 030c 	add.w	r3, r7, #12
 800788a:	220c      	movs	r2, #12
 800788c:	4618      	mov	r0, r3
 800788e:	f7fe fd9f 	bl	80063d0 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8007892:	7dfb      	ldrb	r3, [r7, #23]
 8007894:	f003 0301 	and.w	r3, r3, #1
 8007898:	2b00      	cmp	r3, #0
 800789a:	d032      	beq.n	8007902 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2240      	movs	r2, #64	@ 0x40
 80078a0:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 80078a4:	2301      	movs	r3, #1
 80078a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80078a8:	e016      	b.n	80078d8 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 80078b0:	69fb      	ldr	r3, [r7, #28]
 80078b2:	691a      	ldr	r2, [r3, #16]
 80078b4:	f107 010c 	add.w	r1, r7, #12
 80078b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ba:	f7ff fe53 	bl	8007564 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f7ff feff 	bl	80076c2 <dir_find>
 80078c4:	4603      	mov	r3, r0
 80078c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 80078ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d106      	bne.n	80078e0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 80078d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078d4:	3301      	adds	r3, #1
 80078d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80078d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078da:	2b63      	cmp	r3, #99	@ 0x63
 80078dc:	d9e5      	bls.n	80078aa <dir_register+0x66>
 80078de:	e000      	b.n	80078e2 <dir_register+0x9e>
			if (res != FR_OK) break;
 80078e0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80078e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078e4:	2b64      	cmp	r3, #100	@ 0x64
 80078e6:	d101      	bne.n	80078ec <dir_register+0xa8>
 80078e8:	2307      	movs	r3, #7
 80078ea:	e09c      	b.n	8007a26 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 80078ec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80078f0:	2b04      	cmp	r3, #4
 80078f2:	d002      	beq.n	80078fa <dir_register+0xb6>
 80078f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80078f8:	e095      	b.n	8007a26 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 80078fa:	7dfa      	ldrb	r2, [r7, #23]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8007902:	7dfb      	ldrb	r3, [r7, #23]
 8007904:	f003 0302 	and.w	r3, r3, #2
 8007908:	2b00      	cmp	r3, #0
 800790a:	d007      	beq.n	800791c <dir_register+0xd8>
 800790c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800790e:	330c      	adds	r3, #12
 8007910:	4a47      	ldr	r2, [pc, #284]	@ (8007a30 <dir_register+0x1ec>)
 8007912:	fba2 2303 	umull	r2, r3, r2, r3
 8007916:	089b      	lsrs	r3, r3, #2
 8007918:	3301      	adds	r3, #1
 800791a:	e000      	b.n	800791e <dir_register+0xda>
 800791c:	2301      	movs	r3, #1
 800791e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8007920:	6a39      	ldr	r1, [r7, #32]
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	f7ff fcc0 	bl	80072a8 <dir_alloc>
 8007928:	4603      	mov	r3, r0
 800792a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800792e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007932:	2b00      	cmp	r3, #0
 8007934:	d148      	bne.n	80079c8 <dir_register+0x184>
 8007936:	6a3b      	ldr	r3, [r7, #32]
 8007938:	3b01      	subs	r3, #1
 800793a:	623b      	str	r3, [r7, #32]
 800793c:	6a3b      	ldr	r3, [r7, #32]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d042      	beq.n	80079c8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	695a      	ldr	r2, [r3, #20]
 8007946:	6a3b      	ldr	r3, [r7, #32]
 8007948:	015b      	lsls	r3, r3, #5
 800794a:	1ad3      	subs	r3, r2, r3
 800794c:	4619      	mov	r1, r3
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f7ff fb4b 	bl	8006fea <dir_sdi>
 8007954:	4603      	mov	r3, r0
 8007956:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800795a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800795e:	2b00      	cmp	r3, #0
 8007960:	d132      	bne.n	80079c8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	3324      	adds	r3, #36	@ 0x24
 8007966:	4618      	mov	r0, r3
 8007968:	f7ff fe8a 	bl	8007680 <sum_sfn>
 800796c:	4603      	mov	r3, r0
 800796e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	69db      	ldr	r3, [r3, #28]
 8007974:	4619      	mov	r1, r3
 8007976:	69f8      	ldr	r0, [r7, #28]
 8007978:	f7fe ff58 	bl	800682c <move_window>
 800797c:	4603      	mov	r3, r0
 800797e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8007982:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007986:	2b00      	cmp	r3, #0
 8007988:	d11d      	bne.n	80079c6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800798a:	69fb      	ldr	r3, [r7, #28]
 800798c:	6918      	ldr	r0, [r3, #16]
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6a19      	ldr	r1, [r3, #32]
 8007992:	6a3b      	ldr	r3, [r7, #32]
 8007994:	b2da      	uxtb	r2, r3
 8007996:	7efb      	ldrb	r3, [r7, #27]
 8007998:	f7ff fd7c 	bl	8007494 <put_lfn>
				fs->wflag = 1;
 800799c:	69fb      	ldr	r3, [r7, #28]
 800799e:	2201      	movs	r2, #1
 80079a0:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 80079a2:	2100      	movs	r1, #0
 80079a4:	6878      	ldr	r0, [r7, #4]
 80079a6:	f7ff fba9 	bl	80070fc <dir_next>
 80079aa:	4603      	mov	r3, r0
 80079ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 80079b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d107      	bne.n	80079c8 <dir_register+0x184>
 80079b8:	6a3b      	ldr	r3, [r7, #32]
 80079ba:	3b01      	subs	r3, #1
 80079bc:	623b      	str	r3, [r7, #32]
 80079be:	6a3b      	ldr	r3, [r7, #32]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d1d5      	bne.n	8007970 <dir_register+0x12c>
 80079c4:	e000      	b.n	80079c8 <dir_register+0x184>
				if (res != FR_OK) break;
 80079c6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80079c8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d128      	bne.n	8007a22 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	69db      	ldr	r3, [r3, #28]
 80079d4:	4619      	mov	r1, r3
 80079d6:	69f8      	ldr	r0, [r7, #28]
 80079d8:	f7fe ff28 	bl	800682c <move_window>
 80079dc:	4603      	mov	r3, r0
 80079de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 80079e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d11b      	bne.n	8007a22 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6a1b      	ldr	r3, [r3, #32]
 80079ee:	2220      	movs	r2, #32
 80079f0:	2100      	movs	r1, #0
 80079f2:	4618      	mov	r0, r3
 80079f4:	f7fe fd0d 	bl	8006412 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6a18      	ldr	r0, [r3, #32]
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	3324      	adds	r3, #36	@ 0x24
 8007a00:	220b      	movs	r2, #11
 8007a02:	4619      	mov	r1, r3
 8007a04:	f7fe fce4 	bl	80063d0 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6a1b      	ldr	r3, [r3, #32]
 8007a12:	330c      	adds	r3, #12
 8007a14:	f002 0218 	and.w	r2, r2, #24
 8007a18:	b2d2      	uxtb	r2, r2
 8007a1a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8007a1c:	69fb      	ldr	r3, [r7, #28]
 8007a1e:	2201      	movs	r2, #1
 8007a20:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8007a22:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3730      	adds	r7, #48	@ 0x30
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	bf00      	nop
 8007a30:	4ec4ec4f 	.word	0x4ec4ec4f

08007a34 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b08a      	sub	sp, #40	@ 0x28
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
 8007a3c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	613b      	str	r3, [r7, #16]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	691b      	ldr	r3, [r3, #16]
 8007a4a:	60fb      	str	r3, [r7, #12]
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	617b      	str	r3, [r7, #20]
 8007a50:	697b      	ldr	r3, [r7, #20]
 8007a52:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8007a54:	69bb      	ldr	r3, [r7, #24]
 8007a56:	1c5a      	adds	r2, r3, #1
 8007a58:	61ba      	str	r2, [r7, #24]
 8007a5a:	693a      	ldr	r2, [r7, #16]
 8007a5c:	4413      	add	r3, r2
 8007a5e:	781b      	ldrb	r3, [r3, #0]
 8007a60:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8007a62:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007a64:	2b1f      	cmp	r3, #31
 8007a66:	d940      	bls.n	8007aea <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8007a68:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007a6a:	2b2f      	cmp	r3, #47	@ 0x2f
 8007a6c:	d006      	beq.n	8007a7c <create_name+0x48>
 8007a6e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007a70:	2b5c      	cmp	r3, #92	@ 0x5c
 8007a72:	d110      	bne.n	8007a96 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8007a74:	e002      	b.n	8007a7c <create_name+0x48>
 8007a76:	69bb      	ldr	r3, [r7, #24]
 8007a78:	3301      	adds	r3, #1
 8007a7a:	61bb      	str	r3, [r7, #24]
 8007a7c:	693a      	ldr	r2, [r7, #16]
 8007a7e:	69bb      	ldr	r3, [r7, #24]
 8007a80:	4413      	add	r3, r2
 8007a82:	781b      	ldrb	r3, [r3, #0]
 8007a84:	2b2f      	cmp	r3, #47	@ 0x2f
 8007a86:	d0f6      	beq.n	8007a76 <create_name+0x42>
 8007a88:	693a      	ldr	r2, [r7, #16]
 8007a8a:	69bb      	ldr	r3, [r7, #24]
 8007a8c:	4413      	add	r3, r2
 8007a8e:	781b      	ldrb	r3, [r3, #0]
 8007a90:	2b5c      	cmp	r3, #92	@ 0x5c
 8007a92:	d0f0      	beq.n	8007a76 <create_name+0x42>
			break;
 8007a94:	e02a      	b.n	8007aec <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	2bfe      	cmp	r3, #254	@ 0xfe
 8007a9a:	d901      	bls.n	8007aa0 <create_name+0x6c>
 8007a9c:	2306      	movs	r3, #6
 8007a9e:	e17d      	b.n	8007d9c <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8007aa0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007aa2:	b2db      	uxtb	r3, r3
 8007aa4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8007aa6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007aa8:	2101      	movs	r1, #1
 8007aaa:	4618      	mov	r0, r3
 8007aac:	f001 fbdc 	bl	8009268 <ff_convert>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8007ab4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d101      	bne.n	8007abe <create_name+0x8a>
 8007aba:	2306      	movs	r3, #6
 8007abc:	e16e      	b.n	8007d9c <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8007abe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007ac0:	2b7f      	cmp	r3, #127	@ 0x7f
 8007ac2:	d809      	bhi.n	8007ad8 <create_name+0xa4>
 8007ac4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007ac6:	4619      	mov	r1, r3
 8007ac8:	488d      	ldr	r0, [pc, #564]	@ (8007d00 <create_name+0x2cc>)
 8007aca:	f7fe fce4 	bl	8006496 <chk_chr>
 8007ace:	4603      	mov	r3, r0
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d001      	beq.n	8007ad8 <create_name+0xa4>
 8007ad4:	2306      	movs	r3, #6
 8007ad6:	e161      	b.n	8007d9c <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	1c5a      	adds	r2, r3, #1
 8007adc:	617a      	str	r2, [r7, #20]
 8007ade:	005b      	lsls	r3, r3, #1
 8007ae0:	68fa      	ldr	r2, [r7, #12]
 8007ae2:	4413      	add	r3, r2
 8007ae4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007ae6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8007ae8:	e7b4      	b.n	8007a54 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8007aea:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8007aec:	693a      	ldr	r2, [r7, #16]
 8007aee:	69bb      	ldr	r3, [r7, #24]
 8007af0:	441a      	add	r2, r3
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8007af6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007af8:	2b1f      	cmp	r3, #31
 8007afa:	d801      	bhi.n	8007b00 <create_name+0xcc>
 8007afc:	2304      	movs	r3, #4
 8007afe:	e000      	b.n	8007b02 <create_name+0xce>
 8007b00:	2300      	movs	r3, #0
 8007b02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8007b06:	e011      	b.n	8007b2c <create_name+0xf8>
		w = lfn[di - 1];
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8007b0e:	3b01      	subs	r3, #1
 8007b10:	005b      	lsls	r3, r3, #1
 8007b12:	68fa      	ldr	r2, [r7, #12]
 8007b14:	4413      	add	r3, r2
 8007b16:	881b      	ldrh	r3, [r3, #0]
 8007b18:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8007b1a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007b1c:	2b20      	cmp	r3, #32
 8007b1e:	d002      	beq.n	8007b26 <create_name+0xf2>
 8007b20:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007b22:	2b2e      	cmp	r3, #46	@ 0x2e
 8007b24:	d106      	bne.n	8007b34 <create_name+0x100>
		di--;
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	3b01      	subs	r3, #1
 8007b2a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8007b2c:	697b      	ldr	r3, [r7, #20]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d1ea      	bne.n	8007b08 <create_name+0xd4>
 8007b32:	e000      	b.n	8007b36 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8007b34:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8007b36:	697b      	ldr	r3, [r7, #20]
 8007b38:	005b      	lsls	r3, r3, #1
 8007b3a:	68fa      	ldr	r2, [r7, #12]
 8007b3c:	4413      	add	r3, r2
 8007b3e:	2200      	movs	r2, #0
 8007b40:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d101      	bne.n	8007b4c <create_name+0x118>
 8007b48:	2306      	movs	r3, #6
 8007b4a:	e127      	b.n	8007d9c <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	3324      	adds	r3, #36	@ 0x24
 8007b50:	220b      	movs	r2, #11
 8007b52:	2120      	movs	r1, #32
 8007b54:	4618      	mov	r0, r3
 8007b56:	f7fe fc5c 	bl	8006412 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	61bb      	str	r3, [r7, #24]
 8007b5e:	e002      	b.n	8007b66 <create_name+0x132>
 8007b60:	69bb      	ldr	r3, [r7, #24]
 8007b62:	3301      	adds	r3, #1
 8007b64:	61bb      	str	r3, [r7, #24]
 8007b66:	69bb      	ldr	r3, [r7, #24]
 8007b68:	005b      	lsls	r3, r3, #1
 8007b6a:	68fa      	ldr	r2, [r7, #12]
 8007b6c:	4413      	add	r3, r2
 8007b6e:	881b      	ldrh	r3, [r3, #0]
 8007b70:	2b20      	cmp	r3, #32
 8007b72:	d0f5      	beq.n	8007b60 <create_name+0x12c>
 8007b74:	69bb      	ldr	r3, [r7, #24]
 8007b76:	005b      	lsls	r3, r3, #1
 8007b78:	68fa      	ldr	r2, [r7, #12]
 8007b7a:	4413      	add	r3, r2
 8007b7c:	881b      	ldrh	r3, [r3, #0]
 8007b7e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007b80:	d0ee      	beq.n	8007b60 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8007b82:	69bb      	ldr	r3, [r7, #24]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d009      	beq.n	8007b9c <create_name+0x168>
 8007b88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007b8c:	f043 0303 	orr.w	r3, r3, #3
 8007b90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8007b94:	e002      	b.n	8007b9c <create_name+0x168>
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	3b01      	subs	r3, #1
 8007b9a:	617b      	str	r3, [r7, #20]
 8007b9c:	697b      	ldr	r3, [r7, #20]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d009      	beq.n	8007bb6 <create_name+0x182>
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8007ba8:	3b01      	subs	r3, #1
 8007baa:	005b      	lsls	r3, r3, #1
 8007bac:	68fa      	ldr	r2, [r7, #12]
 8007bae:	4413      	add	r3, r2
 8007bb0:	881b      	ldrh	r3, [r3, #0]
 8007bb2:	2b2e      	cmp	r3, #46	@ 0x2e
 8007bb4:	d1ef      	bne.n	8007b96 <create_name+0x162>

	i = b = 0; ni = 8;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	623b      	str	r3, [r7, #32]
 8007bc0:	2308      	movs	r3, #8
 8007bc2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8007bc4:	69bb      	ldr	r3, [r7, #24]
 8007bc6:	1c5a      	adds	r2, r3, #1
 8007bc8:	61ba      	str	r2, [r7, #24]
 8007bca:	005b      	lsls	r3, r3, #1
 8007bcc:	68fa      	ldr	r2, [r7, #12]
 8007bce:	4413      	add	r3, r2
 8007bd0:	881b      	ldrh	r3, [r3, #0]
 8007bd2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8007bd4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	f000 8090 	beq.w	8007cfc <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8007bdc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007bde:	2b20      	cmp	r3, #32
 8007be0:	d006      	beq.n	8007bf0 <create_name+0x1bc>
 8007be2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007be4:	2b2e      	cmp	r3, #46	@ 0x2e
 8007be6:	d10a      	bne.n	8007bfe <create_name+0x1ca>
 8007be8:	69ba      	ldr	r2, [r7, #24]
 8007bea:	697b      	ldr	r3, [r7, #20]
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d006      	beq.n	8007bfe <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8007bf0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007bf4:	f043 0303 	orr.w	r3, r3, #3
 8007bf8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007bfc:	e07d      	b.n	8007cfa <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8007bfe:	6a3a      	ldr	r2, [r7, #32]
 8007c00:	69fb      	ldr	r3, [r7, #28]
 8007c02:	429a      	cmp	r2, r3
 8007c04:	d203      	bcs.n	8007c0e <create_name+0x1da>
 8007c06:	69ba      	ldr	r2, [r7, #24]
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	429a      	cmp	r2, r3
 8007c0c:	d123      	bne.n	8007c56 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8007c0e:	69fb      	ldr	r3, [r7, #28]
 8007c10:	2b0b      	cmp	r3, #11
 8007c12:	d106      	bne.n	8007c22 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8007c14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007c18:	f043 0303 	orr.w	r3, r3, #3
 8007c1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007c20:	e075      	b.n	8007d0e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8007c22:	69ba      	ldr	r2, [r7, #24]
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	429a      	cmp	r2, r3
 8007c28:	d005      	beq.n	8007c36 <create_name+0x202>
 8007c2a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007c2e:	f043 0303 	orr.w	r3, r3, #3
 8007c32:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8007c36:	69ba      	ldr	r2, [r7, #24]
 8007c38:	697b      	ldr	r3, [r7, #20]
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	d866      	bhi.n	8007d0c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	61bb      	str	r3, [r7, #24]
 8007c42:	2308      	movs	r3, #8
 8007c44:	623b      	str	r3, [r7, #32]
 8007c46:	230b      	movs	r3, #11
 8007c48:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8007c4a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007c4e:	009b      	lsls	r3, r3, #2
 8007c50:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8007c54:	e051      	b.n	8007cfa <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8007c56:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007c58:	2b7f      	cmp	r3, #127	@ 0x7f
 8007c5a:	d914      	bls.n	8007c86 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8007c5c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007c5e:	2100      	movs	r1, #0
 8007c60:	4618      	mov	r0, r3
 8007c62:	f001 fb01 	bl	8009268 <ff_convert>
 8007c66:	4603      	mov	r3, r0
 8007c68:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8007c6a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d004      	beq.n	8007c7a <create_name+0x246>
 8007c70:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007c72:	3b80      	subs	r3, #128	@ 0x80
 8007c74:	4a23      	ldr	r2, [pc, #140]	@ (8007d04 <create_name+0x2d0>)
 8007c76:	5cd3      	ldrb	r3, [r2, r3]
 8007c78:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8007c7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007c7e:	f043 0302 	orr.w	r3, r3, #2
 8007c82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8007c86:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d007      	beq.n	8007c9c <create_name+0x268>
 8007c8c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007c8e:	4619      	mov	r1, r3
 8007c90:	481d      	ldr	r0, [pc, #116]	@ (8007d08 <create_name+0x2d4>)
 8007c92:	f7fe fc00 	bl	8006496 <chk_chr>
 8007c96:	4603      	mov	r3, r0
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d008      	beq.n	8007cae <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8007c9c:	235f      	movs	r3, #95	@ 0x5f
 8007c9e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8007ca0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007ca4:	f043 0303 	orr.w	r3, r3, #3
 8007ca8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007cac:	e01b      	b.n	8007ce6 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8007cae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007cb0:	2b40      	cmp	r3, #64	@ 0x40
 8007cb2:	d909      	bls.n	8007cc8 <create_name+0x294>
 8007cb4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007cb6:	2b5a      	cmp	r3, #90	@ 0x5a
 8007cb8:	d806      	bhi.n	8007cc8 <create_name+0x294>
					b |= 2;
 8007cba:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007cbe:	f043 0302 	orr.w	r3, r3, #2
 8007cc2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8007cc6:	e00e      	b.n	8007ce6 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8007cc8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007cca:	2b60      	cmp	r3, #96	@ 0x60
 8007ccc:	d90b      	bls.n	8007ce6 <create_name+0x2b2>
 8007cce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007cd0:	2b7a      	cmp	r3, #122	@ 0x7a
 8007cd2:	d808      	bhi.n	8007ce6 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8007cd4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007cd8:	f043 0301 	orr.w	r3, r3, #1
 8007cdc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8007ce0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007ce2:	3b20      	subs	r3, #32
 8007ce4:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8007ce6:	6a3b      	ldr	r3, [r7, #32]
 8007ce8:	1c5a      	adds	r2, r3, #1
 8007cea:	623a      	str	r2, [r7, #32]
 8007cec:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007cee:	b2d1      	uxtb	r1, r2
 8007cf0:	687a      	ldr	r2, [r7, #4]
 8007cf2:	4413      	add	r3, r2
 8007cf4:	460a      	mov	r2, r1
 8007cf6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8007cfa:	e763      	b.n	8007bc4 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8007cfc:	bf00      	nop
 8007cfe:	e006      	b.n	8007d0e <create_name+0x2da>
 8007d00:	0800c05c 	.word	0x0800c05c
 8007d04:	0800c0c4 	.word	0x0800c0c4
 8007d08:	0800c068 	.word	0x0800c068
			if (si > di) break;			/* No extension */
 8007d0c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007d14:	2be5      	cmp	r3, #229	@ 0xe5
 8007d16:	d103      	bne.n	8007d20 <create_name+0x2ec>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2205      	movs	r2, #5
 8007d1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8007d20:	69fb      	ldr	r3, [r7, #28]
 8007d22:	2b08      	cmp	r3, #8
 8007d24:	d104      	bne.n	8007d30 <create_name+0x2fc>
 8007d26:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007d2a:	009b      	lsls	r3, r3, #2
 8007d2c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8007d30:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007d34:	f003 030c 	and.w	r3, r3, #12
 8007d38:	2b0c      	cmp	r3, #12
 8007d3a:	d005      	beq.n	8007d48 <create_name+0x314>
 8007d3c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007d40:	f003 0303 	and.w	r3, r3, #3
 8007d44:	2b03      	cmp	r3, #3
 8007d46:	d105      	bne.n	8007d54 <create_name+0x320>
 8007d48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007d4c:	f043 0302 	orr.w	r3, r3, #2
 8007d50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8007d54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007d58:	f003 0302 	and.w	r3, r3, #2
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d117      	bne.n	8007d90 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8007d60:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007d64:	f003 0303 	and.w	r3, r3, #3
 8007d68:	2b01      	cmp	r3, #1
 8007d6a:	d105      	bne.n	8007d78 <create_name+0x344>
 8007d6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007d70:	f043 0310 	orr.w	r3, r3, #16
 8007d74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8007d78:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007d7c:	f003 030c 	and.w	r3, r3, #12
 8007d80:	2b04      	cmp	r3, #4
 8007d82:	d105      	bne.n	8007d90 <create_name+0x35c>
 8007d84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007d88:	f043 0308 	orr.w	r3, r3, #8
 8007d8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8007d96:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 8007d9a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	3728      	adds	r7, #40	@ 0x28
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bd80      	pop	{r7, pc}

08007da4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b086      	sub	sp, #24
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8007db2:	693b      	ldr	r3, [r7, #16]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8007db8:	e002      	b.n	8007dc0 <follow_path+0x1c>
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	3301      	adds	r3, #1
 8007dbe:	603b      	str	r3, [r7, #0]
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	781b      	ldrb	r3, [r3, #0]
 8007dc4:	2b2f      	cmp	r3, #47	@ 0x2f
 8007dc6:	d0f8      	beq.n	8007dba <follow_path+0x16>
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	781b      	ldrb	r3, [r3, #0]
 8007dcc:	2b5c      	cmp	r3, #92	@ 0x5c
 8007dce:	d0f4      	beq.n	8007dba <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8007dd0:	693b      	ldr	r3, [r7, #16]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	781b      	ldrb	r3, [r3, #0]
 8007dda:	2b1f      	cmp	r3, #31
 8007ddc:	d80a      	bhi.n	8007df4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2280      	movs	r2, #128	@ 0x80
 8007de2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8007de6:	2100      	movs	r1, #0
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	f7ff f8fe 	bl	8006fea <dir_sdi>
 8007dee:	4603      	mov	r3, r0
 8007df0:	75fb      	strb	r3, [r7, #23]
 8007df2:	e048      	b.n	8007e86 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007df4:	463b      	mov	r3, r7
 8007df6:	4619      	mov	r1, r3
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f7ff fe1b 	bl	8007a34 <create_name>
 8007dfe:	4603      	mov	r3, r0
 8007e00:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007e02:	7dfb      	ldrb	r3, [r7, #23]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d139      	bne.n	8007e7c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f7ff fc5a 	bl	80076c2 <dir_find>
 8007e0e:	4603      	mov	r3, r0
 8007e10:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8007e18:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8007e1a:	7dfb      	ldrb	r3, [r7, #23]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d00a      	beq.n	8007e36 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8007e20:	7dfb      	ldrb	r3, [r7, #23]
 8007e22:	2b04      	cmp	r3, #4
 8007e24:	d12c      	bne.n	8007e80 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8007e26:	7afb      	ldrb	r3, [r7, #11]
 8007e28:	f003 0304 	and.w	r3, r3, #4
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d127      	bne.n	8007e80 <follow_path+0xdc>
 8007e30:	2305      	movs	r3, #5
 8007e32:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8007e34:	e024      	b.n	8007e80 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007e36:	7afb      	ldrb	r3, [r7, #11]
 8007e38:	f003 0304 	and.w	r3, r3, #4
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d121      	bne.n	8007e84 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8007e40:	693b      	ldr	r3, [r7, #16]
 8007e42:	799b      	ldrb	r3, [r3, #6]
 8007e44:	f003 0310 	and.w	r3, r3, #16
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d102      	bne.n	8007e52 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8007e4c:	2305      	movs	r3, #5
 8007e4e:	75fb      	strb	r3, [r7, #23]
 8007e50:	e019      	b.n	8007e86 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	695b      	ldr	r3, [r3, #20]
 8007e5c:	68fa      	ldr	r2, [r7, #12]
 8007e5e:	8992      	ldrh	r2, [r2, #12]
 8007e60:	fbb3 f0f2 	udiv	r0, r3, r2
 8007e64:	fb00 f202 	mul.w	r2, r0, r2
 8007e68:	1a9b      	subs	r3, r3, r2
 8007e6a:	440b      	add	r3, r1
 8007e6c:	4619      	mov	r1, r3
 8007e6e:	68f8      	ldr	r0, [r7, #12]
 8007e70:	f7ff fa61 	bl	8007336 <ld_clust>
 8007e74:	4602      	mov	r2, r0
 8007e76:	693b      	ldr	r3, [r7, #16]
 8007e78:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007e7a:	e7bb      	b.n	8007df4 <follow_path+0x50>
			if (res != FR_OK) break;
 8007e7c:	bf00      	nop
 8007e7e:	e002      	b.n	8007e86 <follow_path+0xe2>
				break;
 8007e80:	bf00      	nop
 8007e82:	e000      	b.n	8007e86 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007e84:	bf00      	nop
			}
		}
	}

	return res;
 8007e86:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3718      	adds	r7, #24
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}

08007e90 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b087      	sub	sp, #28
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8007e98:	f04f 33ff 	mov.w	r3, #4294967295
 8007e9c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d031      	beq.n	8007f0a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	617b      	str	r3, [r7, #20]
 8007eac:	e002      	b.n	8007eb4 <get_ldnumber+0x24>
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	3301      	adds	r3, #1
 8007eb2:	617b      	str	r3, [r7, #20]
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	781b      	ldrb	r3, [r3, #0]
 8007eb8:	2b1f      	cmp	r3, #31
 8007eba:	d903      	bls.n	8007ec4 <get_ldnumber+0x34>
 8007ebc:	697b      	ldr	r3, [r7, #20]
 8007ebe:	781b      	ldrb	r3, [r3, #0]
 8007ec0:	2b3a      	cmp	r3, #58	@ 0x3a
 8007ec2:	d1f4      	bne.n	8007eae <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	781b      	ldrb	r3, [r3, #0]
 8007ec8:	2b3a      	cmp	r3, #58	@ 0x3a
 8007eca:	d11c      	bne.n	8007f06 <get_ldnumber+0x76>
			tp = *path;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	1c5a      	adds	r2, r3, #1
 8007ed6:	60fa      	str	r2, [r7, #12]
 8007ed8:	781b      	ldrb	r3, [r3, #0]
 8007eda:	3b30      	subs	r3, #48	@ 0x30
 8007edc:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	2b09      	cmp	r3, #9
 8007ee2:	d80e      	bhi.n	8007f02 <get_ldnumber+0x72>
 8007ee4:	68fa      	ldr	r2, [r7, #12]
 8007ee6:	697b      	ldr	r3, [r7, #20]
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d10a      	bne.n	8007f02 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d107      	bne.n	8007f02 <get_ldnumber+0x72>
					vol = (int)i;
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	3301      	adds	r3, #1
 8007efa:	617b      	str	r3, [r7, #20]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	697a      	ldr	r2, [r7, #20]
 8007f00:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8007f02:	693b      	ldr	r3, [r7, #16]
 8007f04:	e002      	b.n	8007f0c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8007f06:	2300      	movs	r3, #0
 8007f08:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8007f0a:	693b      	ldr	r3, [r7, #16]
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	371c      	adds	r7, #28
 8007f10:	46bd      	mov	sp, r7
 8007f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f16:	4770      	bx	lr

08007f18 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b082      	sub	sp, #8
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2200      	movs	r2, #0
 8007f26:	70da      	strb	r2, [r3, #3]
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f04f 32ff 	mov.w	r2, #4294967295
 8007f2e:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8007f30:	6839      	ldr	r1, [r7, #0]
 8007f32:	6878      	ldr	r0, [r7, #4]
 8007f34:	f7fe fc7a 	bl	800682c <move_window>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d001      	beq.n	8007f42 <check_fs+0x2a>
 8007f3e:	2304      	movs	r3, #4
 8007f40:	e038      	b.n	8007fb4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	3338      	adds	r3, #56	@ 0x38
 8007f46:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	f7fe f9be 	bl	80062cc <ld_word>
 8007f50:	4603      	mov	r3, r0
 8007f52:	461a      	mov	r2, r3
 8007f54:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8007f58:	429a      	cmp	r2, r3
 8007f5a:	d001      	beq.n	8007f60 <check_fs+0x48>
 8007f5c:	2303      	movs	r3, #3
 8007f5e:	e029      	b.n	8007fb4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007f66:	2be9      	cmp	r3, #233	@ 0xe9
 8007f68:	d009      	beq.n	8007f7e <check_fs+0x66>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007f70:	2beb      	cmp	r3, #235	@ 0xeb
 8007f72:	d11e      	bne.n	8007fb2 <check_fs+0x9a>
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8007f7a:	2b90      	cmp	r3, #144	@ 0x90
 8007f7c:	d119      	bne.n	8007fb2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	3338      	adds	r3, #56	@ 0x38
 8007f82:	3336      	adds	r3, #54	@ 0x36
 8007f84:	4618      	mov	r0, r3
 8007f86:	f7fe f9b9 	bl	80062fc <ld_dword>
 8007f8a:	4603      	mov	r3, r0
 8007f8c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007f90:	4a0a      	ldr	r2, [pc, #40]	@ (8007fbc <check_fs+0xa4>)
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d101      	bne.n	8007f9a <check_fs+0x82>
 8007f96:	2300      	movs	r3, #0
 8007f98:	e00c      	b.n	8007fb4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	3338      	adds	r3, #56	@ 0x38
 8007f9e:	3352      	adds	r3, #82	@ 0x52
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	f7fe f9ab 	bl	80062fc <ld_dword>
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	4a05      	ldr	r2, [pc, #20]	@ (8007fc0 <check_fs+0xa8>)
 8007faa:	4293      	cmp	r3, r2
 8007fac:	d101      	bne.n	8007fb2 <check_fs+0x9a>
 8007fae:	2300      	movs	r3, #0
 8007fb0:	e000      	b.n	8007fb4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8007fb2:	2302      	movs	r3, #2
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3708      	adds	r7, #8
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}
 8007fbc:	00544146 	.word	0x00544146
 8007fc0:	33544146 	.word	0x33544146

08007fc4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b096      	sub	sp, #88	@ 0x58
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	60f8      	str	r0, [r7, #12]
 8007fcc:	60b9      	str	r1, [r7, #8]
 8007fce:	4613      	mov	r3, r2
 8007fd0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8007fd8:	68f8      	ldr	r0, [r7, #12]
 8007fda:	f7ff ff59 	bl	8007e90 <get_ldnumber>
 8007fde:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8007fe0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	da01      	bge.n	8007fea <find_volume+0x26>
 8007fe6:	230b      	movs	r3, #11
 8007fe8:	e265      	b.n	80084b6 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8007fea:	4a9f      	ldr	r2, [pc, #636]	@ (8008268 <find_volume+0x2a4>)
 8007fec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ff2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8007ff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d101      	bne.n	8007ffe <find_volume+0x3a>
 8007ffa:	230c      	movs	r3, #12
 8007ffc:	e25b      	b.n	80084b6 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008002:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008004:	79fb      	ldrb	r3, [r7, #7]
 8008006:	f023 0301 	bic.w	r3, r3, #1
 800800a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800800c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800800e:	781b      	ldrb	r3, [r3, #0]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d01a      	beq.n	800804a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008016:	785b      	ldrb	r3, [r3, #1]
 8008018:	4618      	mov	r0, r3
 800801a:	f7fe f8b7 	bl	800618c <disk_status>
 800801e:	4603      	mov	r3, r0
 8008020:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008024:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008028:	f003 0301 	and.w	r3, r3, #1
 800802c:	2b00      	cmp	r3, #0
 800802e:	d10c      	bne.n	800804a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008030:	79fb      	ldrb	r3, [r7, #7]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d007      	beq.n	8008046 <find_volume+0x82>
 8008036:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800803a:	f003 0304 	and.w	r3, r3, #4
 800803e:	2b00      	cmp	r3, #0
 8008040:	d001      	beq.n	8008046 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008042:	230a      	movs	r3, #10
 8008044:	e237      	b.n	80084b6 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8008046:	2300      	movs	r3, #0
 8008048:	e235      	b.n	80084b6 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800804a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800804c:	2200      	movs	r2, #0
 800804e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008050:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008052:	b2da      	uxtb	r2, r3
 8008054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008056:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800805a:	785b      	ldrb	r3, [r3, #1]
 800805c:	4618      	mov	r0, r3
 800805e:	f7fe f8af 	bl	80061c0 <disk_initialize>
 8008062:	4603      	mov	r3, r0
 8008064:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008068:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800806c:	f003 0301 	and.w	r3, r3, #1
 8008070:	2b00      	cmp	r3, #0
 8008072:	d001      	beq.n	8008078 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008074:	2303      	movs	r3, #3
 8008076:	e21e      	b.n	80084b6 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008078:	79fb      	ldrb	r3, [r7, #7]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d007      	beq.n	800808e <find_volume+0xca>
 800807e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008082:	f003 0304 	and.w	r3, r3, #4
 8008086:	2b00      	cmp	r3, #0
 8008088:	d001      	beq.n	800808e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800808a:	230a      	movs	r3, #10
 800808c:	e213      	b.n	80084b6 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800808e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008090:	7858      	ldrb	r0, [r3, #1]
 8008092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008094:	330c      	adds	r3, #12
 8008096:	461a      	mov	r2, r3
 8008098:	2102      	movs	r1, #2
 800809a:	f7fe f8f9 	bl	8006290 <disk_ioctl>
 800809e:	4603      	mov	r3, r0
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d001      	beq.n	80080a8 <find_volume+0xe4>
 80080a4:	2301      	movs	r3, #1
 80080a6:	e206      	b.n	80084b6 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80080a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080aa:	899b      	ldrh	r3, [r3, #12]
 80080ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080b0:	d80d      	bhi.n	80080ce <find_volume+0x10a>
 80080b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080b4:	899b      	ldrh	r3, [r3, #12]
 80080b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080ba:	d308      	bcc.n	80080ce <find_volume+0x10a>
 80080bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080be:	899b      	ldrh	r3, [r3, #12]
 80080c0:	461a      	mov	r2, r3
 80080c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080c4:	899b      	ldrh	r3, [r3, #12]
 80080c6:	3b01      	subs	r3, #1
 80080c8:	4013      	ands	r3, r2
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d001      	beq.n	80080d2 <find_volume+0x10e>
 80080ce:	2301      	movs	r3, #1
 80080d0:	e1f1      	b.n	80084b6 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80080d2:	2300      	movs	r3, #0
 80080d4:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80080d6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80080d8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80080da:	f7ff ff1d 	bl	8007f18 <check_fs>
 80080de:	4603      	mov	r3, r0
 80080e0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80080e4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80080e8:	2b02      	cmp	r3, #2
 80080ea:	d149      	bne.n	8008180 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80080ec:	2300      	movs	r3, #0
 80080ee:	643b      	str	r3, [r7, #64]	@ 0x40
 80080f0:	e01e      	b.n	8008130 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80080f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080f4:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80080f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080fa:	011b      	lsls	r3, r3, #4
 80080fc:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8008100:	4413      	add	r3, r2
 8008102:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008106:	3304      	adds	r3, #4
 8008108:	781b      	ldrb	r3, [r3, #0]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d006      	beq.n	800811c <find_volume+0x158>
 800810e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008110:	3308      	adds	r3, #8
 8008112:	4618      	mov	r0, r3
 8008114:	f7fe f8f2 	bl	80062fc <ld_dword>
 8008118:	4602      	mov	r2, r0
 800811a:	e000      	b.n	800811e <find_volume+0x15a>
 800811c:	2200      	movs	r2, #0
 800811e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008120:	009b      	lsls	r3, r3, #2
 8008122:	3358      	adds	r3, #88	@ 0x58
 8008124:	443b      	add	r3, r7
 8008126:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800812a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800812c:	3301      	adds	r3, #1
 800812e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008130:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008132:	2b03      	cmp	r3, #3
 8008134:	d9dd      	bls.n	80080f2 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008136:	2300      	movs	r3, #0
 8008138:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800813a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800813c:	2b00      	cmp	r3, #0
 800813e:	d002      	beq.n	8008146 <find_volume+0x182>
 8008140:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008142:	3b01      	subs	r3, #1
 8008144:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008146:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008148:	009b      	lsls	r3, r3, #2
 800814a:	3358      	adds	r3, #88	@ 0x58
 800814c:	443b      	add	r3, r7
 800814e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008152:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008154:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008156:	2b00      	cmp	r3, #0
 8008158:	d005      	beq.n	8008166 <find_volume+0x1a2>
 800815a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800815c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800815e:	f7ff fedb 	bl	8007f18 <check_fs>
 8008162:	4603      	mov	r3, r0
 8008164:	e000      	b.n	8008168 <find_volume+0x1a4>
 8008166:	2303      	movs	r3, #3
 8008168:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800816c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008170:	2b01      	cmp	r3, #1
 8008172:	d905      	bls.n	8008180 <find_volume+0x1bc>
 8008174:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008176:	3301      	adds	r3, #1
 8008178:	643b      	str	r3, [r7, #64]	@ 0x40
 800817a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800817c:	2b03      	cmp	r3, #3
 800817e:	d9e2      	bls.n	8008146 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008180:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008184:	2b04      	cmp	r3, #4
 8008186:	d101      	bne.n	800818c <find_volume+0x1c8>
 8008188:	2301      	movs	r3, #1
 800818a:	e194      	b.n	80084b6 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800818c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008190:	2b01      	cmp	r3, #1
 8008192:	d901      	bls.n	8008198 <find_volume+0x1d4>
 8008194:	230d      	movs	r3, #13
 8008196:	e18e      	b.n	80084b6 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800819a:	3338      	adds	r3, #56	@ 0x38
 800819c:	330b      	adds	r3, #11
 800819e:	4618      	mov	r0, r3
 80081a0:	f7fe f894 	bl	80062cc <ld_word>
 80081a4:	4603      	mov	r3, r0
 80081a6:	461a      	mov	r2, r3
 80081a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081aa:	899b      	ldrh	r3, [r3, #12]
 80081ac:	429a      	cmp	r2, r3
 80081ae:	d001      	beq.n	80081b4 <find_volume+0x1f0>
 80081b0:	230d      	movs	r3, #13
 80081b2:	e180      	b.n	80084b6 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80081b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081b6:	3338      	adds	r3, #56	@ 0x38
 80081b8:	3316      	adds	r3, #22
 80081ba:	4618      	mov	r0, r3
 80081bc:	f7fe f886 	bl	80062cc <ld_word>
 80081c0:	4603      	mov	r3, r0
 80081c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80081c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d106      	bne.n	80081d8 <find_volume+0x214>
 80081ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081cc:	3338      	adds	r3, #56	@ 0x38
 80081ce:	3324      	adds	r3, #36	@ 0x24
 80081d0:	4618      	mov	r0, r3
 80081d2:	f7fe f893 	bl	80062fc <ld_dword>
 80081d6:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80081d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081da:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80081dc:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80081de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081e0:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 80081e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081e6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80081e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081ea:	789b      	ldrb	r3, [r3, #2]
 80081ec:	2b01      	cmp	r3, #1
 80081ee:	d005      	beq.n	80081fc <find_volume+0x238>
 80081f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081f2:	789b      	ldrb	r3, [r3, #2]
 80081f4:	2b02      	cmp	r3, #2
 80081f6:	d001      	beq.n	80081fc <find_volume+0x238>
 80081f8:	230d      	movs	r3, #13
 80081fa:	e15c      	b.n	80084b6 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80081fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081fe:	789b      	ldrb	r3, [r3, #2]
 8008200:	461a      	mov	r2, r3
 8008202:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008204:	fb02 f303 	mul.w	r3, r2, r3
 8008208:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800820a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800820c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008210:	461a      	mov	r2, r3
 8008212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008214:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008218:	895b      	ldrh	r3, [r3, #10]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d008      	beq.n	8008230 <find_volume+0x26c>
 800821e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008220:	895b      	ldrh	r3, [r3, #10]
 8008222:	461a      	mov	r2, r3
 8008224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008226:	895b      	ldrh	r3, [r3, #10]
 8008228:	3b01      	subs	r3, #1
 800822a:	4013      	ands	r3, r2
 800822c:	2b00      	cmp	r3, #0
 800822e:	d001      	beq.n	8008234 <find_volume+0x270>
 8008230:	230d      	movs	r3, #13
 8008232:	e140      	b.n	80084b6 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008236:	3338      	adds	r3, #56	@ 0x38
 8008238:	3311      	adds	r3, #17
 800823a:	4618      	mov	r0, r3
 800823c:	f7fe f846 	bl	80062cc <ld_word>
 8008240:	4603      	mov	r3, r0
 8008242:	461a      	mov	r2, r3
 8008244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008246:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800824a:	891b      	ldrh	r3, [r3, #8]
 800824c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800824e:	8992      	ldrh	r2, [r2, #12]
 8008250:	0952      	lsrs	r2, r2, #5
 8008252:	b292      	uxth	r2, r2
 8008254:	fbb3 f1f2 	udiv	r1, r3, r2
 8008258:	fb01 f202 	mul.w	r2, r1, r2
 800825c:	1a9b      	subs	r3, r3, r2
 800825e:	b29b      	uxth	r3, r3
 8008260:	2b00      	cmp	r3, #0
 8008262:	d003      	beq.n	800826c <find_volume+0x2a8>
 8008264:	230d      	movs	r3, #13
 8008266:	e126      	b.n	80084b6 <find_volume+0x4f2>
 8008268:	20001464 	.word	0x20001464

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800826c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800826e:	3338      	adds	r3, #56	@ 0x38
 8008270:	3313      	adds	r3, #19
 8008272:	4618      	mov	r0, r3
 8008274:	f7fe f82a 	bl	80062cc <ld_word>
 8008278:	4603      	mov	r3, r0
 800827a:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800827c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800827e:	2b00      	cmp	r3, #0
 8008280:	d106      	bne.n	8008290 <find_volume+0x2cc>
 8008282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008284:	3338      	adds	r3, #56	@ 0x38
 8008286:	3320      	adds	r3, #32
 8008288:	4618      	mov	r0, r3
 800828a:	f7fe f837 	bl	80062fc <ld_dword>
 800828e:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008290:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008292:	3338      	adds	r3, #56	@ 0x38
 8008294:	330e      	adds	r3, #14
 8008296:	4618      	mov	r0, r3
 8008298:	f7fe f818 	bl	80062cc <ld_word>
 800829c:	4603      	mov	r3, r0
 800829e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80082a0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d101      	bne.n	80082aa <find_volume+0x2e6>
 80082a6:	230d      	movs	r3, #13
 80082a8:	e105      	b.n	80084b6 <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80082aa:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80082ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082ae:	4413      	add	r3, r2
 80082b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80082b2:	8911      	ldrh	r1, [r2, #8]
 80082b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80082b6:	8992      	ldrh	r2, [r2, #12]
 80082b8:	0952      	lsrs	r2, r2, #5
 80082ba:	b292      	uxth	r2, r2
 80082bc:	fbb1 f2f2 	udiv	r2, r1, r2
 80082c0:	b292      	uxth	r2, r2
 80082c2:	4413      	add	r3, r2
 80082c4:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80082c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80082c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082ca:	429a      	cmp	r2, r3
 80082cc:	d201      	bcs.n	80082d2 <find_volume+0x30e>
 80082ce:	230d      	movs	r3, #13
 80082d0:	e0f1      	b.n	80084b6 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80082d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80082d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082d6:	1ad3      	subs	r3, r2, r3
 80082d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80082da:	8952      	ldrh	r2, [r2, #10]
 80082dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80082e0:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80082e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d101      	bne.n	80082ec <find_volume+0x328>
 80082e8:	230d      	movs	r3, #13
 80082ea:	e0e4      	b.n	80084b6 <find_volume+0x4f2>
		fmt = FS_FAT32;
 80082ec:	2303      	movs	r3, #3
 80082ee:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80082f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082f4:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80082f8:	4293      	cmp	r3, r2
 80082fa:	d802      	bhi.n	8008302 <find_volume+0x33e>
 80082fc:	2302      	movs	r3, #2
 80082fe:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008304:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8008308:	4293      	cmp	r3, r2
 800830a:	d802      	bhi.n	8008312 <find_volume+0x34e>
 800830c:	2301      	movs	r3, #1
 800830e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008314:	1c9a      	adds	r2, r3, #2
 8008316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008318:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800831a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800831c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800831e:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008320:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008322:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008324:	441a      	add	r2, r3
 8008326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008328:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800832a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800832c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800832e:	441a      	add	r2, r3
 8008330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008332:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 8008334:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008338:	2b03      	cmp	r3, #3
 800833a:	d11e      	bne.n	800837a <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800833c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800833e:	3338      	adds	r3, #56	@ 0x38
 8008340:	332a      	adds	r3, #42	@ 0x2a
 8008342:	4618      	mov	r0, r3
 8008344:	f7fd ffc2 	bl	80062cc <ld_word>
 8008348:	4603      	mov	r3, r0
 800834a:	2b00      	cmp	r3, #0
 800834c:	d001      	beq.n	8008352 <find_volume+0x38e>
 800834e:	230d      	movs	r3, #13
 8008350:	e0b1      	b.n	80084b6 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008354:	891b      	ldrh	r3, [r3, #8]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d001      	beq.n	800835e <find_volume+0x39a>
 800835a:	230d      	movs	r3, #13
 800835c:	e0ab      	b.n	80084b6 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800835e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008360:	3338      	adds	r3, #56	@ 0x38
 8008362:	332c      	adds	r3, #44	@ 0x2c
 8008364:	4618      	mov	r0, r3
 8008366:	f7fd ffc9 	bl	80062fc <ld_dword>
 800836a:	4602      	mov	r2, r0
 800836c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800836e:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008370:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008372:	69db      	ldr	r3, [r3, #28]
 8008374:	009b      	lsls	r3, r3, #2
 8008376:	647b      	str	r3, [r7, #68]	@ 0x44
 8008378:	e01f      	b.n	80083ba <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800837a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800837c:	891b      	ldrh	r3, [r3, #8]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d101      	bne.n	8008386 <find_volume+0x3c2>
 8008382:	230d      	movs	r3, #13
 8008384:	e097      	b.n	80084b6 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008388:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800838a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800838c:	441a      	add	r2, r3
 800838e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008390:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008392:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008396:	2b02      	cmp	r3, #2
 8008398:	d103      	bne.n	80083a2 <find_volume+0x3de>
 800839a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800839c:	69db      	ldr	r3, [r3, #28]
 800839e:	005b      	lsls	r3, r3, #1
 80083a0:	e00a      	b.n	80083b8 <find_volume+0x3f4>
 80083a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083a4:	69da      	ldr	r2, [r3, #28]
 80083a6:	4613      	mov	r3, r2
 80083a8:	005b      	lsls	r3, r3, #1
 80083aa:	4413      	add	r3, r2
 80083ac:	085a      	lsrs	r2, r3, #1
 80083ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083b0:	69db      	ldr	r3, [r3, #28]
 80083b2:	f003 0301 	and.w	r3, r3, #1
 80083b6:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80083b8:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80083ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083bc:	6a1a      	ldr	r2, [r3, #32]
 80083be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083c0:	899b      	ldrh	r3, [r3, #12]
 80083c2:	4619      	mov	r1, r3
 80083c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80083c6:	440b      	add	r3, r1
 80083c8:	3b01      	subs	r3, #1
 80083ca:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80083cc:	8989      	ldrh	r1, [r1, #12]
 80083ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80083d2:	429a      	cmp	r2, r3
 80083d4:	d201      	bcs.n	80083da <find_volume+0x416>
 80083d6:	230d      	movs	r3, #13
 80083d8:	e06d      	b.n	80084b6 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80083da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083dc:	f04f 32ff 	mov.w	r2, #4294967295
 80083e0:	619a      	str	r2, [r3, #24]
 80083e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083e4:	699a      	ldr	r2, [r3, #24]
 80083e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083e8:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 80083ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083ec:	2280      	movs	r2, #128	@ 0x80
 80083ee:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80083f0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80083f4:	2b03      	cmp	r3, #3
 80083f6:	d149      	bne.n	800848c <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80083f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083fa:	3338      	adds	r3, #56	@ 0x38
 80083fc:	3330      	adds	r3, #48	@ 0x30
 80083fe:	4618      	mov	r0, r3
 8008400:	f7fd ff64 	bl	80062cc <ld_word>
 8008404:	4603      	mov	r3, r0
 8008406:	2b01      	cmp	r3, #1
 8008408:	d140      	bne.n	800848c <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800840a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800840c:	3301      	adds	r3, #1
 800840e:	4619      	mov	r1, r3
 8008410:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008412:	f7fe fa0b 	bl	800682c <move_window>
 8008416:	4603      	mov	r3, r0
 8008418:	2b00      	cmp	r3, #0
 800841a:	d137      	bne.n	800848c <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 800841c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800841e:	2200      	movs	r2, #0
 8008420:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008424:	3338      	adds	r3, #56	@ 0x38
 8008426:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800842a:	4618      	mov	r0, r3
 800842c:	f7fd ff4e 	bl	80062cc <ld_word>
 8008430:	4603      	mov	r3, r0
 8008432:	461a      	mov	r2, r3
 8008434:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008438:	429a      	cmp	r2, r3
 800843a:	d127      	bne.n	800848c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800843c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800843e:	3338      	adds	r3, #56	@ 0x38
 8008440:	4618      	mov	r0, r3
 8008442:	f7fd ff5b 	bl	80062fc <ld_dword>
 8008446:	4603      	mov	r3, r0
 8008448:	4a1d      	ldr	r2, [pc, #116]	@ (80084c0 <find_volume+0x4fc>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d11e      	bne.n	800848c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800844e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008450:	3338      	adds	r3, #56	@ 0x38
 8008452:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8008456:	4618      	mov	r0, r3
 8008458:	f7fd ff50 	bl	80062fc <ld_dword>
 800845c:	4603      	mov	r3, r0
 800845e:	4a19      	ldr	r2, [pc, #100]	@ (80084c4 <find_volume+0x500>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d113      	bne.n	800848c <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008466:	3338      	adds	r3, #56	@ 0x38
 8008468:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800846c:	4618      	mov	r0, r3
 800846e:	f7fd ff45 	bl	80062fc <ld_dword>
 8008472:	4602      	mov	r2, r0
 8008474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008476:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800847a:	3338      	adds	r3, #56	@ 0x38
 800847c:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8008480:	4618      	mov	r0, r3
 8008482:	f7fd ff3b 	bl	80062fc <ld_dword>
 8008486:	4602      	mov	r2, r0
 8008488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800848a:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800848c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800848e:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8008492:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008494:	4b0c      	ldr	r3, [pc, #48]	@ (80084c8 <find_volume+0x504>)
 8008496:	881b      	ldrh	r3, [r3, #0]
 8008498:	3301      	adds	r3, #1
 800849a:	b29a      	uxth	r2, r3
 800849c:	4b0a      	ldr	r3, [pc, #40]	@ (80084c8 <find_volume+0x504>)
 800849e:	801a      	strh	r2, [r3, #0]
 80084a0:	4b09      	ldr	r3, [pc, #36]	@ (80084c8 <find_volume+0x504>)
 80084a2:	881a      	ldrh	r2, [r3, #0]
 80084a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084a6:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 80084a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084aa:	4a08      	ldr	r2, [pc, #32]	@ (80084cc <find_volume+0x508>)
 80084ac:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80084ae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80084b0:	f7fe f954 	bl	800675c <clear_lock>
#endif
	return FR_OK;
 80084b4:	2300      	movs	r3, #0
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3758      	adds	r7, #88	@ 0x58
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}
 80084be:	bf00      	nop
 80084c0:	41615252 	.word	0x41615252
 80084c4:	61417272 	.word	0x61417272
 80084c8:	20001468 	.word	0x20001468
 80084cc:	2000148c 	.word	0x2000148c

080084d0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b084      	sub	sp, #16
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
 80084d8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80084da:	2309      	movs	r3, #9
 80084dc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d01c      	beq.n	800851e <validate+0x4e>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d018      	beq.n	800851e <validate+0x4e>
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	781b      	ldrb	r3, [r3, #0]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d013      	beq.n	800851e <validate+0x4e>
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	889a      	ldrh	r2, [r3, #4]
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	88db      	ldrh	r3, [r3, #6]
 8008500:	429a      	cmp	r2, r3
 8008502:	d10c      	bne.n	800851e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	785b      	ldrb	r3, [r3, #1]
 800850a:	4618      	mov	r0, r3
 800850c:	f7fd fe3e 	bl	800618c <disk_status>
 8008510:	4603      	mov	r3, r0
 8008512:	f003 0301 	and.w	r3, r3, #1
 8008516:	2b00      	cmp	r3, #0
 8008518:	d101      	bne.n	800851e <validate+0x4e>
			res = FR_OK;
 800851a:	2300      	movs	r3, #0
 800851c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800851e:	7bfb      	ldrb	r3, [r7, #15]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d102      	bne.n	800852a <validate+0x5a>
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	e000      	b.n	800852c <validate+0x5c>
 800852a:	2300      	movs	r3, #0
 800852c:	683a      	ldr	r2, [r7, #0]
 800852e:	6013      	str	r3, [r2, #0]
	return res;
 8008530:	7bfb      	ldrb	r3, [r7, #15]
}
 8008532:	4618      	mov	r0, r3
 8008534:	3710      	adds	r7, #16
 8008536:	46bd      	mov	sp, r7
 8008538:	bd80      	pop	{r7, pc}
	...

0800853c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b088      	sub	sp, #32
 8008540:	af00      	add	r7, sp, #0
 8008542:	60f8      	str	r0, [r7, #12]
 8008544:	60b9      	str	r1, [r7, #8]
 8008546:	4613      	mov	r3, r2
 8008548:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800854e:	f107 0310 	add.w	r3, r7, #16
 8008552:	4618      	mov	r0, r3
 8008554:	f7ff fc9c 	bl	8007e90 <get_ldnumber>
 8008558:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800855a:	69fb      	ldr	r3, [r7, #28]
 800855c:	2b00      	cmp	r3, #0
 800855e:	da01      	bge.n	8008564 <f_mount+0x28>
 8008560:	230b      	movs	r3, #11
 8008562:	e02b      	b.n	80085bc <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008564:	4a17      	ldr	r2, [pc, #92]	@ (80085c4 <f_mount+0x88>)
 8008566:	69fb      	ldr	r3, [r7, #28]
 8008568:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800856c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800856e:	69bb      	ldr	r3, [r7, #24]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d005      	beq.n	8008580 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8008574:	69b8      	ldr	r0, [r7, #24]
 8008576:	f7fe f8f1 	bl	800675c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800857a:	69bb      	ldr	r3, [r7, #24]
 800857c:	2200      	movs	r2, #0
 800857e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d002      	beq.n	800858c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	2200      	movs	r2, #0
 800858a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800858c:	68fa      	ldr	r2, [r7, #12]
 800858e:	490d      	ldr	r1, [pc, #52]	@ (80085c4 <f_mount+0x88>)
 8008590:	69fb      	ldr	r3, [r7, #28]
 8008592:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d002      	beq.n	80085a2 <f_mount+0x66>
 800859c:	79fb      	ldrb	r3, [r7, #7]
 800859e:	2b01      	cmp	r3, #1
 80085a0:	d001      	beq.n	80085a6 <f_mount+0x6a>
 80085a2:	2300      	movs	r3, #0
 80085a4:	e00a      	b.n	80085bc <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80085a6:	f107 010c 	add.w	r1, r7, #12
 80085aa:	f107 0308 	add.w	r3, r7, #8
 80085ae:	2200      	movs	r2, #0
 80085b0:	4618      	mov	r0, r3
 80085b2:	f7ff fd07 	bl	8007fc4 <find_volume>
 80085b6:	4603      	mov	r3, r0
 80085b8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80085ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80085bc:	4618      	mov	r0, r3
 80085be:	3720      	adds	r7, #32
 80085c0:	46bd      	mov	sp, r7
 80085c2:	bd80      	pop	{r7, pc}
 80085c4:	20001464 	.word	0x20001464

080085c8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b09a      	sub	sp, #104	@ 0x68
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	60f8      	str	r0, [r7, #12]
 80085d0:	60b9      	str	r1, [r7, #8]
 80085d2:	4613      	mov	r3, r2
 80085d4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d101      	bne.n	80085e0 <f_open+0x18>
 80085dc:	2309      	movs	r3, #9
 80085de:	e1b7      	b.n	8008950 <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80085e0:	79fb      	ldrb	r3, [r7, #7]
 80085e2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80085e6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80085e8:	79fa      	ldrb	r2, [r7, #7]
 80085ea:	f107 0114 	add.w	r1, r7, #20
 80085ee:	f107 0308 	add.w	r3, r7, #8
 80085f2:	4618      	mov	r0, r3
 80085f4:	f7ff fce6 	bl	8007fc4 <find_volume>
 80085f8:	4603      	mov	r3, r0
 80085fa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 80085fe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008602:	2b00      	cmp	r3, #0
 8008604:	f040 819b 	bne.w	800893e <f_open+0x376>
		dj.obj.fs = fs;
 8008608:	697b      	ldr	r3, [r7, #20]
 800860a:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800860c:	68ba      	ldr	r2, [r7, #8]
 800860e:	f107 0318 	add.w	r3, r7, #24
 8008612:	4611      	mov	r1, r2
 8008614:	4618      	mov	r0, r3
 8008616:	f7ff fbc5 	bl	8007da4 <follow_path>
 800861a:	4603      	mov	r3, r0
 800861c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008620:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008624:	2b00      	cmp	r3, #0
 8008626:	d118      	bne.n	800865a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008628:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800862c:	b25b      	sxtb	r3, r3
 800862e:	2b00      	cmp	r3, #0
 8008630:	da03      	bge.n	800863a <f_open+0x72>
				res = FR_INVALID_NAME;
 8008632:	2306      	movs	r3, #6
 8008634:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8008638:	e00f      	b.n	800865a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800863a:	79fb      	ldrb	r3, [r7, #7]
 800863c:	2b01      	cmp	r3, #1
 800863e:	bf8c      	ite	hi
 8008640:	2301      	movhi	r3, #1
 8008642:	2300      	movls	r3, #0
 8008644:	b2db      	uxtb	r3, r3
 8008646:	461a      	mov	r2, r3
 8008648:	f107 0318 	add.w	r3, r7, #24
 800864c:	4611      	mov	r1, r2
 800864e:	4618      	mov	r0, r3
 8008650:	f7fd ff3c 	bl	80064cc <chk_lock>
 8008654:	4603      	mov	r3, r0
 8008656:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800865a:	79fb      	ldrb	r3, [r7, #7]
 800865c:	f003 031c 	and.w	r3, r3, #28
 8008660:	2b00      	cmp	r3, #0
 8008662:	d07f      	beq.n	8008764 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8008664:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008668:	2b00      	cmp	r3, #0
 800866a:	d017      	beq.n	800869c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800866c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008670:	2b04      	cmp	r3, #4
 8008672:	d10e      	bne.n	8008692 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008674:	f7fd ff86 	bl	8006584 <enq_lock>
 8008678:	4603      	mov	r3, r0
 800867a:	2b00      	cmp	r3, #0
 800867c:	d006      	beq.n	800868c <f_open+0xc4>
 800867e:	f107 0318 	add.w	r3, r7, #24
 8008682:	4618      	mov	r0, r3
 8008684:	f7ff f8de 	bl	8007844 <dir_register>
 8008688:	4603      	mov	r3, r0
 800868a:	e000      	b.n	800868e <f_open+0xc6>
 800868c:	2312      	movs	r3, #18
 800868e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008692:	79fb      	ldrb	r3, [r7, #7]
 8008694:	f043 0308 	orr.w	r3, r3, #8
 8008698:	71fb      	strb	r3, [r7, #7]
 800869a:	e010      	b.n	80086be <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800869c:	7fbb      	ldrb	r3, [r7, #30]
 800869e:	f003 0311 	and.w	r3, r3, #17
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d003      	beq.n	80086ae <f_open+0xe6>
					res = FR_DENIED;
 80086a6:	2307      	movs	r3, #7
 80086a8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80086ac:	e007      	b.n	80086be <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80086ae:	79fb      	ldrb	r3, [r7, #7]
 80086b0:	f003 0304 	and.w	r3, r3, #4
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d002      	beq.n	80086be <f_open+0xf6>
 80086b8:	2308      	movs	r3, #8
 80086ba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80086be:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d168      	bne.n	8008798 <f_open+0x1d0>
 80086c6:	79fb      	ldrb	r3, [r7, #7]
 80086c8:	f003 0308 	and.w	r3, r3, #8
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d063      	beq.n	8008798 <f_open+0x1d0>
				dw = GET_FATTIME();
 80086d0:	f7fd fcfe 	bl	80060d0 <get_fattime>
 80086d4:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80086d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086d8:	330e      	adds	r3, #14
 80086da:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80086dc:	4618      	mov	r0, r3
 80086de:	f7fd fe4b 	bl	8006378 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80086e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086e4:	3316      	adds	r3, #22
 80086e6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80086e8:	4618      	mov	r0, r3
 80086ea:	f7fd fe45 	bl	8006378 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80086ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086f0:	330b      	adds	r3, #11
 80086f2:	2220      	movs	r2, #32
 80086f4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80086fa:	4611      	mov	r1, r2
 80086fc:	4618      	mov	r0, r3
 80086fe:	f7fe fe1a 	bl	8007336 <ld_clust>
 8008702:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008704:	697b      	ldr	r3, [r7, #20]
 8008706:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008708:	2200      	movs	r2, #0
 800870a:	4618      	mov	r0, r3
 800870c:	f7fe fe32 	bl	8007374 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8008710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008712:	331c      	adds	r3, #28
 8008714:	2100      	movs	r1, #0
 8008716:	4618      	mov	r0, r3
 8008718:	f7fd fe2e 	bl	8006378 <st_dword>
					fs->wflag = 1;
 800871c:	697b      	ldr	r3, [r7, #20]
 800871e:	2201      	movs	r2, #1
 8008720:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008722:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008724:	2b00      	cmp	r3, #0
 8008726:	d037      	beq.n	8008798 <f_open+0x1d0>
						dw = fs->winsect;
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800872c:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800872e:	f107 0318 	add.w	r3, r7, #24
 8008732:	2200      	movs	r2, #0
 8008734:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008736:	4618      	mov	r0, r3
 8008738:	f7fe fb22 	bl	8006d80 <remove_chain>
 800873c:	4603      	mov	r3, r0
 800873e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8008742:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008746:	2b00      	cmp	r3, #0
 8008748:	d126      	bne.n	8008798 <f_open+0x1d0>
							res = move_window(fs, dw);
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800874e:	4618      	mov	r0, r3
 8008750:	f7fe f86c 	bl	800682c <move_window>
 8008754:	4603      	mov	r3, r0
 8008756:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800875a:	697b      	ldr	r3, [r7, #20]
 800875c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800875e:	3a01      	subs	r2, #1
 8008760:	615a      	str	r2, [r3, #20]
 8008762:	e019      	b.n	8008798 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8008764:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008768:	2b00      	cmp	r3, #0
 800876a:	d115      	bne.n	8008798 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800876c:	7fbb      	ldrb	r3, [r7, #30]
 800876e:	f003 0310 	and.w	r3, r3, #16
 8008772:	2b00      	cmp	r3, #0
 8008774:	d003      	beq.n	800877e <f_open+0x1b6>
					res = FR_NO_FILE;
 8008776:	2304      	movs	r3, #4
 8008778:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800877c:	e00c      	b.n	8008798 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800877e:	79fb      	ldrb	r3, [r7, #7]
 8008780:	f003 0302 	and.w	r3, r3, #2
 8008784:	2b00      	cmp	r3, #0
 8008786:	d007      	beq.n	8008798 <f_open+0x1d0>
 8008788:	7fbb      	ldrb	r3, [r7, #30]
 800878a:	f003 0301 	and.w	r3, r3, #1
 800878e:	2b00      	cmp	r3, #0
 8008790:	d002      	beq.n	8008798 <f_open+0x1d0>
						res = FR_DENIED;
 8008792:	2307      	movs	r3, #7
 8008794:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8008798:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800879c:	2b00      	cmp	r3, #0
 800879e:	d126      	bne.n	80087ee <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80087a0:	79fb      	ldrb	r3, [r7, #7]
 80087a2:	f003 0308 	and.w	r3, r3, #8
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d003      	beq.n	80087b2 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 80087aa:	79fb      	ldrb	r3, [r7, #7]
 80087ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087b0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 80087ba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80087c0:	79fb      	ldrb	r3, [r7, #7]
 80087c2:	2b01      	cmp	r3, #1
 80087c4:	bf8c      	ite	hi
 80087c6:	2301      	movhi	r3, #1
 80087c8:	2300      	movls	r3, #0
 80087ca:	b2db      	uxtb	r3, r3
 80087cc:	461a      	mov	r2, r3
 80087ce:	f107 0318 	add.w	r3, r7, #24
 80087d2:	4611      	mov	r1, r2
 80087d4:	4618      	mov	r0, r3
 80087d6:	f7fd fef7 	bl	80065c8 <inc_lock>
 80087da:	4602      	mov	r2, r0
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	691b      	ldr	r3, [r3, #16]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d102      	bne.n	80087ee <f_open+0x226>
 80087e8:	2302      	movs	r3, #2
 80087ea:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 80087ee:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	f040 80a3 	bne.w	800893e <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80087f8:	697b      	ldr	r3, [r7, #20]
 80087fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80087fc:	4611      	mov	r1, r2
 80087fe:	4618      	mov	r0, r3
 8008800:	f7fe fd99 	bl	8007336 <ld_clust>
 8008804:	4602      	mov	r2, r0
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800880a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800880c:	331c      	adds	r3, #28
 800880e:	4618      	mov	r0, r3
 8008810:	f7fd fd74 	bl	80062fc <ld_dword>
 8008814:	4602      	mov	r2, r0
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	2200      	movs	r2, #0
 800881e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8008820:	697a      	ldr	r2, [r7, #20]
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8008826:	697b      	ldr	r3, [r7, #20]
 8008828:	88da      	ldrh	r2, [r3, #6]
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	79fa      	ldrb	r2, [r7, #7]
 8008832:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	2200      	movs	r2, #0
 8008838:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	2200      	movs	r2, #0
 800883e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	2200      	movs	r2, #0
 8008844:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	3330      	adds	r3, #48	@ 0x30
 800884a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800884e:	2100      	movs	r1, #0
 8008850:	4618      	mov	r0, r3
 8008852:	f7fd fdde 	bl	8006412 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8008856:	79fb      	ldrb	r3, [r7, #7]
 8008858:	f003 0320 	and.w	r3, r3, #32
 800885c:	2b00      	cmp	r3, #0
 800885e:	d06e      	beq.n	800893e <f_open+0x376>
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	68db      	ldr	r3, [r3, #12]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d06a      	beq.n	800893e <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	68da      	ldr	r2, [r3, #12]
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8008870:	697b      	ldr	r3, [r7, #20]
 8008872:	895b      	ldrh	r3, [r3, #10]
 8008874:	461a      	mov	r2, r3
 8008876:	697b      	ldr	r3, [r7, #20]
 8008878:	899b      	ldrh	r3, [r3, #12]
 800887a:	fb02 f303 	mul.w	r3, r2, r3
 800887e:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	689b      	ldr	r3, [r3, #8]
 8008884:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	68db      	ldr	r3, [r3, #12]
 800888a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800888c:	e016      	b.n	80088bc <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8008892:	4618      	mov	r0, r3
 8008894:	f7fe f887 	bl	80069a6 <get_fat>
 8008898:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800889a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800889c:	2b01      	cmp	r3, #1
 800889e:	d802      	bhi.n	80088a6 <f_open+0x2de>
 80088a0:	2302      	movs	r3, #2
 80088a2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80088a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80088a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088ac:	d102      	bne.n	80088b4 <f_open+0x2ec>
 80088ae:	2301      	movs	r3, #1
 80088b0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80088b4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80088b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80088b8:	1ad3      	subs	r3, r2, r3
 80088ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80088bc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d103      	bne.n	80088cc <f_open+0x304>
 80088c4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80088c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80088c8:	429a      	cmp	r2, r3
 80088ca:	d8e0      	bhi.n	800888e <f_open+0x2c6>
				}
				fp->clust = clst;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80088d0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80088d2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d131      	bne.n	800893e <f_open+0x376>
 80088da:	697b      	ldr	r3, [r7, #20]
 80088dc:	899b      	ldrh	r3, [r3, #12]
 80088de:	461a      	mov	r2, r3
 80088e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80088e2:	fbb3 f1f2 	udiv	r1, r3, r2
 80088e6:	fb01 f202 	mul.w	r2, r1, r2
 80088ea:	1a9b      	subs	r3, r3, r2
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d026      	beq.n	800893e <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80088f0:	697b      	ldr	r3, [r7, #20]
 80088f2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80088f4:	4618      	mov	r0, r3
 80088f6:	f7fe f837 	bl	8006968 <clust2sect>
 80088fa:	64f8      	str	r0, [r7, #76]	@ 0x4c
 80088fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d103      	bne.n	800890a <f_open+0x342>
						res = FR_INT_ERR;
 8008902:	2302      	movs	r3, #2
 8008904:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8008908:	e019      	b.n	800893e <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800890a:	697b      	ldr	r3, [r7, #20]
 800890c:	899b      	ldrh	r3, [r3, #12]
 800890e:	461a      	mov	r2, r3
 8008910:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008912:	fbb3 f2f2 	udiv	r2, r3, r2
 8008916:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008918:	441a      	add	r2, r3
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800891e:	697b      	ldr	r3, [r7, #20]
 8008920:	7858      	ldrb	r0, [r3, #1]
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	6a1a      	ldr	r2, [r3, #32]
 800892c:	2301      	movs	r3, #1
 800892e:	f7fd fc6f 	bl	8006210 <disk_read>
 8008932:	4603      	mov	r3, r0
 8008934:	2b00      	cmp	r3, #0
 8008936:	d002      	beq.n	800893e <f_open+0x376>
 8008938:	2301      	movs	r3, #1
 800893a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800893e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008942:	2b00      	cmp	r3, #0
 8008944:	d002      	beq.n	800894c <f_open+0x384>
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	2200      	movs	r2, #0
 800894a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800894c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8008950:	4618      	mov	r0, r3
 8008952:	3768      	adds	r7, #104	@ 0x68
 8008954:	46bd      	mov	sp, r7
 8008956:	bd80      	pop	{r7, pc}

08008958 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b08e      	sub	sp, #56	@ 0x38
 800895c:	af00      	add	r7, sp, #0
 800895e:	60f8      	str	r0, [r7, #12]
 8008960:	60b9      	str	r1, [r7, #8]
 8008962:	607a      	str	r2, [r7, #4]
 8008964:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8008966:	68bb      	ldr	r3, [r7, #8]
 8008968:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	2200      	movs	r2, #0
 800896e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	f107 0214 	add.w	r2, r7, #20
 8008976:	4611      	mov	r1, r2
 8008978:	4618      	mov	r0, r3
 800897a:	f7ff fda9 	bl	80084d0 <validate>
 800897e:	4603      	mov	r3, r0
 8008980:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8008984:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008988:	2b00      	cmp	r3, #0
 800898a:	d107      	bne.n	800899c <f_read+0x44>
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	7d5b      	ldrb	r3, [r3, #21]
 8008990:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8008994:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008998:	2b00      	cmp	r3, #0
 800899a:	d002      	beq.n	80089a2 <f_read+0x4a>
 800899c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80089a0:	e135      	b.n	8008c0e <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	7d1b      	ldrb	r3, [r3, #20]
 80089a6:	f003 0301 	and.w	r3, r3, #1
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d101      	bne.n	80089b2 <f_read+0x5a>
 80089ae:	2307      	movs	r3, #7
 80089b0:	e12d      	b.n	8008c0e <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	68da      	ldr	r2, [r3, #12]
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	699b      	ldr	r3, [r3, #24]
 80089ba:	1ad3      	subs	r3, r2, r3
 80089bc:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80089be:	687a      	ldr	r2, [r7, #4]
 80089c0:	6a3b      	ldr	r3, [r7, #32]
 80089c2:	429a      	cmp	r2, r3
 80089c4:	f240 811e 	bls.w	8008c04 <f_read+0x2ac>
 80089c8:	6a3b      	ldr	r3, [r7, #32]
 80089ca:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80089cc:	e11a      	b.n	8008c04 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	699b      	ldr	r3, [r3, #24]
 80089d2:	697a      	ldr	r2, [r7, #20]
 80089d4:	8992      	ldrh	r2, [r2, #12]
 80089d6:	fbb3 f1f2 	udiv	r1, r3, r2
 80089da:	fb01 f202 	mul.w	r2, r1, r2
 80089de:	1a9b      	subs	r3, r3, r2
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	f040 80d5 	bne.w	8008b90 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	699b      	ldr	r3, [r3, #24]
 80089ea:	697a      	ldr	r2, [r7, #20]
 80089ec:	8992      	ldrh	r2, [r2, #12]
 80089ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80089f2:	697a      	ldr	r2, [r7, #20]
 80089f4:	8952      	ldrh	r2, [r2, #10]
 80089f6:	3a01      	subs	r2, #1
 80089f8:	4013      	ands	r3, r2
 80089fa:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80089fc:	69fb      	ldr	r3, [r7, #28]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d12f      	bne.n	8008a62 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	699b      	ldr	r3, [r3, #24]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d103      	bne.n	8008a12 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	689b      	ldr	r3, [r3, #8]
 8008a0e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a10:	e013      	b.n	8008a3a <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d007      	beq.n	8008a2a <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	699b      	ldr	r3, [r3, #24]
 8008a1e:	4619      	mov	r1, r3
 8008a20:	68f8      	ldr	r0, [r7, #12]
 8008a22:	f7fe faaa 	bl	8006f7a <clmt_clust>
 8008a26:	6338      	str	r0, [r7, #48]	@ 0x30
 8008a28:	e007      	b.n	8008a3a <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8008a2a:	68fa      	ldr	r2, [r7, #12]
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	69db      	ldr	r3, [r3, #28]
 8008a30:	4619      	mov	r1, r3
 8008a32:	4610      	mov	r0, r2
 8008a34:	f7fd ffb7 	bl	80069a6 <get_fat>
 8008a38:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8008a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a3c:	2b01      	cmp	r3, #1
 8008a3e:	d804      	bhi.n	8008a4a <f_read+0xf2>
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	2202      	movs	r2, #2
 8008a44:	755a      	strb	r2, [r3, #21]
 8008a46:	2302      	movs	r3, #2
 8008a48:	e0e1      	b.n	8008c0e <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a50:	d104      	bne.n	8008a5c <f_read+0x104>
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	2201      	movs	r2, #1
 8008a56:	755a      	strb	r2, [r3, #21]
 8008a58:	2301      	movs	r3, #1
 8008a5a:	e0d8      	b.n	8008c0e <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a60:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8008a62:	697a      	ldr	r2, [r7, #20]
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	69db      	ldr	r3, [r3, #28]
 8008a68:	4619      	mov	r1, r3
 8008a6a:	4610      	mov	r0, r2
 8008a6c:	f7fd ff7c 	bl	8006968 <clust2sect>
 8008a70:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8008a72:	69bb      	ldr	r3, [r7, #24]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d104      	bne.n	8008a82 <f_read+0x12a>
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	2202      	movs	r2, #2
 8008a7c:	755a      	strb	r2, [r3, #21]
 8008a7e:	2302      	movs	r3, #2
 8008a80:	e0c5      	b.n	8008c0e <f_read+0x2b6>
			sect += csect;
 8008a82:	69ba      	ldr	r2, [r7, #24]
 8008a84:	69fb      	ldr	r3, [r7, #28]
 8008a86:	4413      	add	r3, r2
 8008a88:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8008a8a:	697b      	ldr	r3, [r7, #20]
 8008a8c:	899b      	ldrh	r3, [r3, #12]
 8008a8e:	461a      	mov	r2, r3
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	fbb3 f3f2 	udiv	r3, r3, r2
 8008a96:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8008a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d041      	beq.n	8008b22 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8008a9e:	69fa      	ldr	r2, [r7, #28]
 8008aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aa2:	4413      	add	r3, r2
 8008aa4:	697a      	ldr	r2, [r7, #20]
 8008aa6:	8952      	ldrh	r2, [r2, #10]
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d905      	bls.n	8008ab8 <f_read+0x160>
					cc = fs->csize - csect;
 8008aac:	697b      	ldr	r3, [r7, #20]
 8008aae:	895b      	ldrh	r3, [r3, #10]
 8008ab0:	461a      	mov	r2, r3
 8008ab2:	69fb      	ldr	r3, [r7, #28]
 8008ab4:	1ad3      	subs	r3, r2, r3
 8008ab6:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	7858      	ldrb	r0, [r3, #1]
 8008abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008abe:	69ba      	ldr	r2, [r7, #24]
 8008ac0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008ac2:	f7fd fba5 	bl	8006210 <disk_read>
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d004      	beq.n	8008ad6 <f_read+0x17e>
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	2201      	movs	r2, #1
 8008ad0:	755a      	strb	r2, [r3, #21]
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	e09b      	b.n	8008c0e <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	7d1b      	ldrb	r3, [r3, #20]
 8008ada:	b25b      	sxtb	r3, r3
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	da18      	bge.n	8008b12 <f_read+0x1ba>
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	6a1a      	ldr	r2, [r3, #32]
 8008ae4:	69bb      	ldr	r3, [r7, #24]
 8008ae6:	1ad3      	subs	r3, r2, r3
 8008ae8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008aea:	429a      	cmp	r2, r3
 8008aec:	d911      	bls.n	8008b12 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	6a1a      	ldr	r2, [r3, #32]
 8008af2:	69bb      	ldr	r3, [r7, #24]
 8008af4:	1ad3      	subs	r3, r2, r3
 8008af6:	697a      	ldr	r2, [r7, #20]
 8008af8:	8992      	ldrh	r2, [r2, #12]
 8008afa:	fb02 f303 	mul.w	r3, r2, r3
 8008afe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b00:	18d0      	adds	r0, r2, r3
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	899b      	ldrh	r3, [r3, #12]
 8008b0c:	461a      	mov	r2, r3
 8008b0e:	f7fd fc5f 	bl	80063d0 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8008b12:	697b      	ldr	r3, [r7, #20]
 8008b14:	899b      	ldrh	r3, [r3, #12]
 8008b16:	461a      	mov	r2, r3
 8008b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b1a:	fb02 f303 	mul.w	r3, r2, r3
 8008b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 8008b20:	e05c      	b.n	8008bdc <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	6a1b      	ldr	r3, [r3, #32]
 8008b26:	69ba      	ldr	r2, [r7, #24]
 8008b28:	429a      	cmp	r2, r3
 8008b2a:	d02e      	beq.n	8008b8a <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	7d1b      	ldrb	r3, [r3, #20]
 8008b30:	b25b      	sxtb	r3, r3
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	da18      	bge.n	8008b68 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008b36:	697b      	ldr	r3, [r7, #20]
 8008b38:	7858      	ldrb	r0, [r3, #1]
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	6a1a      	ldr	r2, [r3, #32]
 8008b44:	2301      	movs	r3, #1
 8008b46:	f7fd fb83 	bl	8006250 <disk_write>
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d004      	beq.n	8008b5a <f_read+0x202>
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	2201      	movs	r2, #1
 8008b54:	755a      	strb	r2, [r3, #21]
 8008b56:	2301      	movs	r3, #1
 8008b58:	e059      	b.n	8008c0e <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	7d1b      	ldrb	r3, [r3, #20]
 8008b5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b62:	b2da      	uxtb	r2, r3
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8008b68:	697b      	ldr	r3, [r7, #20]
 8008b6a:	7858      	ldrb	r0, [r3, #1]
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008b72:	2301      	movs	r3, #1
 8008b74:	69ba      	ldr	r2, [r7, #24]
 8008b76:	f7fd fb4b 	bl	8006210 <disk_read>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d004      	beq.n	8008b8a <f_read+0x232>
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	2201      	movs	r2, #1
 8008b84:	755a      	strb	r2, [r3, #21]
 8008b86:	2301      	movs	r3, #1
 8008b88:	e041      	b.n	8008c0e <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	69ba      	ldr	r2, [r7, #24]
 8008b8e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8008b90:	697b      	ldr	r3, [r7, #20]
 8008b92:	899b      	ldrh	r3, [r3, #12]
 8008b94:	4618      	mov	r0, r3
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	699b      	ldr	r3, [r3, #24]
 8008b9a:	697a      	ldr	r2, [r7, #20]
 8008b9c:	8992      	ldrh	r2, [r2, #12]
 8008b9e:	fbb3 f1f2 	udiv	r1, r3, r2
 8008ba2:	fb01 f202 	mul.w	r2, r1, r2
 8008ba6:	1a9b      	subs	r3, r3, r2
 8008ba8:	1ac3      	subs	r3, r0, r3
 8008baa:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8008bac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	429a      	cmp	r2, r3
 8008bb2:	d901      	bls.n	8008bb8 <f_read+0x260>
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	699b      	ldr	r3, [r3, #24]
 8008bc2:	697a      	ldr	r2, [r7, #20]
 8008bc4:	8992      	ldrh	r2, [r2, #12]
 8008bc6:	fbb3 f0f2 	udiv	r0, r3, r2
 8008bca:	fb00 f202 	mul.w	r2, r0, r2
 8008bce:	1a9b      	subs	r3, r3, r2
 8008bd0:	440b      	add	r3, r1
 8008bd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008bd4:	4619      	mov	r1, r3
 8008bd6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008bd8:	f7fd fbfa 	bl	80063d0 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8008bdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008be0:	4413      	add	r3, r2
 8008be2:	627b      	str	r3, [r7, #36]	@ 0x24
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	699a      	ldr	r2, [r3, #24]
 8008be8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bea:	441a      	add	r2, r3
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	619a      	str	r2, [r3, #24]
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	681a      	ldr	r2, [r3, #0]
 8008bf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bf6:	441a      	add	r2, r3
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	601a      	str	r2, [r3, #0]
 8008bfc:	687a      	ldr	r2, [r7, #4]
 8008bfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c00:	1ad3      	subs	r3, r2, r3
 8008c02:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	f47f aee1 	bne.w	80089ce <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8008c0c:	2300      	movs	r3, #0
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3738      	adds	r7, #56	@ 0x38
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}

08008c16 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8008c16:	b580      	push	{r7, lr}
 8008c18:	b086      	sub	sp, #24
 8008c1a:	af00      	add	r7, sp, #0
 8008c1c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f107 0208 	add.w	r2, r7, #8
 8008c24:	4611      	mov	r1, r2
 8008c26:	4618      	mov	r0, r3
 8008c28:	f7ff fc52 	bl	80084d0 <validate>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008c30:	7dfb      	ldrb	r3, [r7, #23]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d168      	bne.n	8008d08 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	7d1b      	ldrb	r3, [r3, #20]
 8008c3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d062      	beq.n	8008d08 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	7d1b      	ldrb	r3, [r3, #20]
 8008c46:	b25b      	sxtb	r3, r3
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	da15      	bge.n	8008c78 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	7858      	ldrb	r0, [r3, #1]
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6a1a      	ldr	r2, [r3, #32]
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	f7fd faf8 	bl	8006250 <disk_write>
 8008c60:	4603      	mov	r3, r0
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d001      	beq.n	8008c6a <f_sync+0x54>
 8008c66:	2301      	movs	r3, #1
 8008c68:	e04f      	b.n	8008d0a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	7d1b      	ldrb	r3, [r3, #20]
 8008c6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008c72:	b2da      	uxtb	r2, r3
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8008c78:	f7fd fa2a 	bl	80060d0 <get_fattime>
 8008c7c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8008c7e:	68ba      	ldr	r2, [r7, #8]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c84:	4619      	mov	r1, r3
 8008c86:	4610      	mov	r0, r2
 8008c88:	f7fd fdd0 	bl	800682c <move_window>
 8008c8c:	4603      	mov	r3, r0
 8008c8e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8008c90:	7dfb      	ldrb	r3, [r7, #23]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d138      	bne.n	8008d08 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c9a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	330b      	adds	r3, #11
 8008ca0:	781a      	ldrb	r2, [r3, #0]
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	330b      	adds	r3, #11
 8008ca6:	f042 0220 	orr.w	r2, r2, #32
 8008caa:	b2d2      	uxtb	r2, r2
 8008cac:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6818      	ldr	r0, [r3, #0]
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	689b      	ldr	r3, [r3, #8]
 8008cb6:	461a      	mov	r2, r3
 8008cb8:	68f9      	ldr	r1, [r7, #12]
 8008cba:	f7fe fb5b 	bl	8007374 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	f103 021c 	add.w	r2, r3, #28
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	68db      	ldr	r3, [r3, #12]
 8008cc8:	4619      	mov	r1, r3
 8008cca:	4610      	mov	r0, r2
 8008ccc:	f7fd fb54 	bl	8006378 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	3316      	adds	r3, #22
 8008cd4:	6939      	ldr	r1, [r7, #16]
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f7fd fb4e 	bl	8006378 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	3312      	adds	r3, #18
 8008ce0:	2100      	movs	r1, #0
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	f7fd fb2d 	bl	8006342 <st_word>
					fs->wflag = 1;
 8008ce8:	68bb      	ldr	r3, [r7, #8]
 8008cea:	2201      	movs	r2, #1
 8008cec:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	f7fd fdc9 	bl	8006888 <sync_fs>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	7d1b      	ldrb	r3, [r3, #20]
 8008cfe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d02:	b2da      	uxtb	r2, r3
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8008d08:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	3718      	adds	r7, #24
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}

08008d12 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8008d12:	b580      	push	{r7, lr}
 8008d14:	b084      	sub	sp, #16
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f7ff ff7b 	bl	8008c16 <f_sync>
 8008d20:	4603      	mov	r3, r0
 8008d22:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8008d24:	7bfb      	ldrb	r3, [r7, #15]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d118      	bne.n	8008d5c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	f107 0208 	add.w	r2, r7, #8
 8008d30:	4611      	mov	r1, r2
 8008d32:	4618      	mov	r0, r3
 8008d34:	f7ff fbcc 	bl	80084d0 <validate>
 8008d38:	4603      	mov	r3, r0
 8008d3a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008d3c:	7bfb      	ldrb	r3, [r7, #15]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d10c      	bne.n	8008d5c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	691b      	ldr	r3, [r3, #16]
 8008d46:	4618      	mov	r0, r3
 8008d48:	f7fd fccc 	bl	80066e4 <dec_lock>
 8008d4c:	4603      	mov	r3, r0
 8008d4e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8008d50:	7bfb      	ldrb	r3, [r7, #15]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d102      	bne.n	8008d5c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2200      	movs	r2, #0
 8008d5a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8008d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	3710      	adds	r7, #16
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd80      	pop	{r7, pc}

08008d66 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8008d66:	b580      	push	{r7, lr}
 8008d68:	b090      	sub	sp, #64	@ 0x40
 8008d6a:	af00      	add	r7, sp, #0
 8008d6c:	6078      	str	r0, [r7, #4]
 8008d6e:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	f107 0208 	add.w	r2, r7, #8
 8008d76:	4611      	mov	r1, r2
 8008d78:	4618      	mov	r0, r3
 8008d7a:	f7ff fba9 	bl	80084d0 <validate>
 8008d7e:	4603      	mov	r3, r0
 8008d80:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8008d84:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d103      	bne.n	8008d94 <f_lseek+0x2e>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	7d5b      	ldrb	r3, [r3, #21]
 8008d90:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8008d94:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d002      	beq.n	8008da2 <f_lseek+0x3c>
 8008d9c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008da0:	e201      	b.n	80091a6 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	f000 80d9 	beq.w	8008f5e <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008db2:	d15a      	bne.n	8008e6a <f_lseek+0x104>
			tbl = fp->cltbl;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008db8:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8008dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dbc:	1d1a      	adds	r2, r3, #4
 8008dbe:	627a      	str	r2, [r7, #36]	@ 0x24
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	617b      	str	r3, [r7, #20]
 8008dc4:	2302      	movs	r3, #2
 8008dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	689b      	ldr	r3, [r3, #8]
 8008dcc:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 8008dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d03a      	beq.n	8008e4a <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8008dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dd6:	613b      	str	r3, [r7, #16]
 8008dd8:	2300      	movs	r3, #0
 8008dda:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dde:	3302      	adds	r3, #2
 8008de0:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 8008de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de4:	60fb      	str	r3, [r7, #12]
 8008de6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008de8:	3301      	adds	r3, #1
 8008dea:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008df0:	4618      	mov	r0, r3
 8008df2:	f7fd fdd8 	bl	80069a6 <get_fat>
 8008df6:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8008df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dfa:	2b01      	cmp	r3, #1
 8008dfc:	d804      	bhi.n	8008e08 <f_lseek+0xa2>
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	2202      	movs	r2, #2
 8008e02:	755a      	strb	r2, [r3, #21]
 8008e04:	2302      	movs	r3, #2
 8008e06:	e1ce      	b.n	80091a6 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e0e:	d104      	bne.n	8008e1a <f_lseek+0xb4>
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2201      	movs	r2, #1
 8008e14:	755a      	strb	r2, [r3, #21]
 8008e16:	2301      	movs	r3, #1
 8008e18:	e1c5      	b.n	80091a6 <f_lseek+0x440>
					} while (cl == pcl + 1);
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	3301      	adds	r3, #1
 8008e1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e20:	429a      	cmp	r2, r3
 8008e22:	d0de      	beq.n	8008de2 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8008e24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e26:	697b      	ldr	r3, [r7, #20]
 8008e28:	429a      	cmp	r2, r3
 8008e2a:	d809      	bhi.n	8008e40 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8008e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e2e:	1d1a      	adds	r2, r3, #4
 8008e30:	627a      	str	r2, [r7, #36]	@ 0x24
 8008e32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e34:	601a      	str	r2, [r3, #0]
 8008e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e38:	1d1a      	adds	r2, r3, #4
 8008e3a:	627a      	str	r2, [r7, #36]	@ 0x24
 8008e3c:	693a      	ldr	r2, [r7, #16]
 8008e3e:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8008e40:	68bb      	ldr	r3, [r7, #8]
 8008e42:	69db      	ldr	r3, [r3, #28]
 8008e44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e46:	429a      	cmp	r2, r3
 8008e48:	d3c4      	bcc.n	8008dd4 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e50:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8008e52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	429a      	cmp	r2, r3
 8008e58:	d803      	bhi.n	8008e62 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8008e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	601a      	str	r2, [r3, #0]
 8008e60:	e19f      	b.n	80091a2 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8008e62:	2311      	movs	r3, #17
 8008e64:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8008e68:	e19b      	b.n	80091a2 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	68db      	ldr	r3, [r3, #12]
 8008e6e:	683a      	ldr	r2, [r7, #0]
 8008e70:	429a      	cmp	r2, r3
 8008e72:	d902      	bls.n	8008e7a <f_lseek+0x114>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	68db      	ldr	r3, [r3, #12]
 8008e78:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	683a      	ldr	r2, [r7, #0]
 8008e7e:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	f000 818d 	beq.w	80091a2 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	3b01      	subs	r3, #1
 8008e8c:	4619      	mov	r1, r3
 8008e8e:	6878      	ldr	r0, [r7, #4]
 8008e90:	f7fe f873 	bl	8006f7a <clmt_clust>
 8008e94:	4602      	mov	r2, r0
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8008e9a:	68ba      	ldr	r2, [r7, #8]
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	69db      	ldr	r3, [r3, #28]
 8008ea0:	4619      	mov	r1, r3
 8008ea2:	4610      	mov	r0, r2
 8008ea4:	f7fd fd60 	bl	8006968 <clust2sect>
 8008ea8:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8008eaa:	69bb      	ldr	r3, [r7, #24]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d104      	bne.n	8008eba <f_lseek+0x154>
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2202      	movs	r2, #2
 8008eb4:	755a      	strb	r2, [r3, #21]
 8008eb6:	2302      	movs	r3, #2
 8008eb8:	e175      	b.n	80091a6 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8008eba:	683b      	ldr	r3, [r7, #0]
 8008ebc:	3b01      	subs	r3, #1
 8008ebe:	68ba      	ldr	r2, [r7, #8]
 8008ec0:	8992      	ldrh	r2, [r2, #12]
 8008ec2:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ec6:	68ba      	ldr	r2, [r7, #8]
 8008ec8:	8952      	ldrh	r2, [r2, #10]
 8008eca:	3a01      	subs	r2, #1
 8008ecc:	4013      	ands	r3, r2
 8008ece:	69ba      	ldr	r2, [r7, #24]
 8008ed0:	4413      	add	r3, r2
 8008ed2:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	699b      	ldr	r3, [r3, #24]
 8008ed8:	68ba      	ldr	r2, [r7, #8]
 8008eda:	8992      	ldrh	r2, [r2, #12]
 8008edc:	fbb3 f1f2 	udiv	r1, r3, r2
 8008ee0:	fb01 f202 	mul.w	r2, r1, r2
 8008ee4:	1a9b      	subs	r3, r3, r2
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	f000 815b 	beq.w	80091a2 <f_lseek+0x43c>
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	6a1b      	ldr	r3, [r3, #32]
 8008ef0:	69ba      	ldr	r2, [r7, #24]
 8008ef2:	429a      	cmp	r2, r3
 8008ef4:	f000 8155 	beq.w	80091a2 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	7d1b      	ldrb	r3, [r3, #20]
 8008efc:	b25b      	sxtb	r3, r3
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	da18      	bge.n	8008f34 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008f02:	68bb      	ldr	r3, [r7, #8]
 8008f04:	7858      	ldrb	r0, [r3, #1]
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6a1a      	ldr	r2, [r3, #32]
 8008f10:	2301      	movs	r3, #1
 8008f12:	f7fd f99d 	bl	8006250 <disk_write>
 8008f16:	4603      	mov	r3, r0
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d004      	beq.n	8008f26 <f_lseek+0x1c0>
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2201      	movs	r2, #1
 8008f20:	755a      	strb	r2, [r3, #21]
 8008f22:	2301      	movs	r3, #1
 8008f24:	e13f      	b.n	80091a6 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	7d1b      	ldrb	r3, [r3, #20]
 8008f2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008f2e:	b2da      	uxtb	r2, r3
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	7858      	ldrb	r0, [r3, #1]
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008f3e:	2301      	movs	r3, #1
 8008f40:	69ba      	ldr	r2, [r7, #24]
 8008f42:	f7fd f965 	bl	8006210 <disk_read>
 8008f46:	4603      	mov	r3, r0
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d004      	beq.n	8008f56 <f_lseek+0x1f0>
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2201      	movs	r2, #1
 8008f50:	755a      	strb	r2, [r3, #21]
 8008f52:	2301      	movs	r3, #1
 8008f54:	e127      	b.n	80091a6 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	69ba      	ldr	r2, [r7, #24]
 8008f5a:	621a      	str	r2, [r3, #32]
 8008f5c:	e121      	b.n	80091a2 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	68db      	ldr	r3, [r3, #12]
 8008f62:	683a      	ldr	r2, [r7, #0]
 8008f64:	429a      	cmp	r2, r3
 8008f66:	d908      	bls.n	8008f7a <f_lseek+0x214>
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	7d1b      	ldrb	r3, [r3, #20]
 8008f6c:	f003 0302 	and.w	r3, r3, #2
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d102      	bne.n	8008f7a <f_lseek+0x214>
			ofs = fp->obj.objsize;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	68db      	ldr	r3, [r3, #12]
 8008f78:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	699b      	ldr	r3, [r3, #24]
 8008f7e:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8008f80:	2300      	movs	r3, #0
 8008f82:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008f88:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	f000 80b5 	beq.w	80090fc <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8008f92:	68bb      	ldr	r3, [r7, #8]
 8008f94:	895b      	ldrh	r3, [r3, #10]
 8008f96:	461a      	mov	r2, r3
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	899b      	ldrh	r3, [r3, #12]
 8008f9c:	fb02 f303 	mul.w	r3, r2, r3
 8008fa0:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8008fa2:	6a3b      	ldr	r3, [r7, #32]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d01b      	beq.n	8008fe0 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	1e5a      	subs	r2, r3, #1
 8008fac:	69fb      	ldr	r3, [r7, #28]
 8008fae:	fbb2 f2f3 	udiv	r2, r2, r3
 8008fb2:	6a3b      	ldr	r3, [r7, #32]
 8008fb4:	1e59      	subs	r1, r3, #1
 8008fb6:	69fb      	ldr	r3, [r7, #28]
 8008fb8:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8008fbc:	429a      	cmp	r2, r3
 8008fbe:	d30f      	bcc.n	8008fe0 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8008fc0:	6a3b      	ldr	r3, [r7, #32]
 8008fc2:	1e5a      	subs	r2, r3, #1
 8008fc4:	69fb      	ldr	r3, [r7, #28]
 8008fc6:	425b      	negs	r3, r3
 8008fc8:	401a      	ands	r2, r3
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	699b      	ldr	r3, [r3, #24]
 8008fd2:	683a      	ldr	r2, [r7, #0]
 8008fd4:	1ad3      	subs	r3, r2, r3
 8008fd6:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	69db      	ldr	r3, [r3, #28]
 8008fdc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008fde:	e022      	b.n	8009026 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	689b      	ldr	r3, [r3, #8]
 8008fe4:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8008fe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d119      	bne.n	8009020 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2100      	movs	r1, #0
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	f7fd ff2a 	bl	8006e4a <create_chain>
 8008ff6:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8008ff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ffa:	2b01      	cmp	r3, #1
 8008ffc:	d104      	bne.n	8009008 <f_lseek+0x2a2>
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2202      	movs	r2, #2
 8009002:	755a      	strb	r2, [r3, #21]
 8009004:	2302      	movs	r3, #2
 8009006:	e0ce      	b.n	80091a6 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800900a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800900e:	d104      	bne.n	800901a <f_lseek+0x2b4>
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2201      	movs	r2, #1
 8009014:	755a      	strb	r2, [r3, #21]
 8009016:	2301      	movs	r3, #1
 8009018:	e0c5      	b.n	80091a6 <f_lseek+0x440>
					fp->obj.sclust = clst;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800901e:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009024:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8009026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009028:	2b00      	cmp	r3, #0
 800902a:	d067      	beq.n	80090fc <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 800902c:	e03a      	b.n	80090a4 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 800902e:	683a      	ldr	r2, [r7, #0]
 8009030:	69fb      	ldr	r3, [r7, #28]
 8009032:	1ad3      	subs	r3, r2, r3
 8009034:	603b      	str	r3, [r7, #0]
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	699a      	ldr	r2, [r3, #24]
 800903a:	69fb      	ldr	r3, [r7, #28]
 800903c:	441a      	add	r2, r3
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	7d1b      	ldrb	r3, [r3, #20]
 8009046:	f003 0302 	and.w	r3, r3, #2
 800904a:	2b00      	cmp	r3, #0
 800904c:	d00b      	beq.n	8009066 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009052:	4618      	mov	r0, r3
 8009054:	f7fd fef9 	bl	8006e4a <create_chain>
 8009058:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800905a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800905c:	2b00      	cmp	r3, #0
 800905e:	d108      	bne.n	8009072 <f_lseek+0x30c>
							ofs = 0; break;
 8009060:	2300      	movs	r3, #0
 8009062:	603b      	str	r3, [r7, #0]
 8009064:	e022      	b.n	80090ac <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800906a:	4618      	mov	r0, r3
 800906c:	f7fd fc9b 	bl	80069a6 <get_fat>
 8009070:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009078:	d104      	bne.n	8009084 <f_lseek+0x31e>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	2201      	movs	r2, #1
 800907e:	755a      	strb	r2, [r3, #21]
 8009080:	2301      	movs	r3, #1
 8009082:	e090      	b.n	80091a6 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8009084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009086:	2b01      	cmp	r3, #1
 8009088:	d904      	bls.n	8009094 <f_lseek+0x32e>
 800908a:	68bb      	ldr	r3, [r7, #8]
 800908c:	69db      	ldr	r3, [r3, #28]
 800908e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009090:	429a      	cmp	r2, r3
 8009092:	d304      	bcc.n	800909e <f_lseek+0x338>
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2202      	movs	r2, #2
 8009098:	755a      	strb	r2, [r3, #21]
 800909a:	2302      	movs	r3, #2
 800909c:	e083      	b.n	80091a6 <f_lseek+0x440>
					fp->clust = clst;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80090a2:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 80090a4:	683a      	ldr	r2, [r7, #0]
 80090a6:	69fb      	ldr	r3, [r7, #28]
 80090a8:	429a      	cmp	r2, r3
 80090aa:	d8c0      	bhi.n	800902e <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	699a      	ldr	r2, [r3, #24]
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	441a      	add	r2, r3
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	899b      	ldrh	r3, [r3, #12]
 80090bc:	461a      	mov	r2, r3
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	fbb3 f1f2 	udiv	r1, r3, r2
 80090c4:	fb01 f202 	mul.w	r2, r1, r2
 80090c8:	1a9b      	subs	r3, r3, r2
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d016      	beq.n	80090fc <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80090ce:	68bb      	ldr	r3, [r7, #8]
 80090d0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80090d2:	4618      	mov	r0, r3
 80090d4:	f7fd fc48 	bl	8006968 <clust2sect>
 80090d8:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80090da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d104      	bne.n	80090ea <f_lseek+0x384>
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2202      	movs	r2, #2
 80090e4:	755a      	strb	r2, [r3, #21]
 80090e6:	2302      	movs	r3, #2
 80090e8:	e05d      	b.n	80091a6 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 80090ea:	68bb      	ldr	r3, [r7, #8]
 80090ec:	899b      	ldrh	r3, [r3, #12]
 80090ee:	461a      	mov	r2, r3
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80090f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80090f8:	4413      	add	r3, r2
 80090fa:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	699a      	ldr	r2, [r3, #24]
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	68db      	ldr	r3, [r3, #12]
 8009104:	429a      	cmp	r2, r3
 8009106:	d90a      	bls.n	800911e <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	699a      	ldr	r2, [r3, #24]
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	7d1b      	ldrb	r3, [r3, #20]
 8009114:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009118:	b2da      	uxtb	r2, r3
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	699b      	ldr	r3, [r3, #24]
 8009122:	68ba      	ldr	r2, [r7, #8]
 8009124:	8992      	ldrh	r2, [r2, #12]
 8009126:	fbb3 f1f2 	udiv	r1, r3, r2
 800912a:	fb01 f202 	mul.w	r2, r1, r2
 800912e:	1a9b      	subs	r3, r3, r2
 8009130:	2b00      	cmp	r3, #0
 8009132:	d036      	beq.n	80091a2 <f_lseek+0x43c>
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	6a1b      	ldr	r3, [r3, #32]
 8009138:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800913a:	429a      	cmp	r2, r3
 800913c:	d031      	beq.n	80091a2 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	7d1b      	ldrb	r3, [r3, #20]
 8009142:	b25b      	sxtb	r3, r3
 8009144:	2b00      	cmp	r3, #0
 8009146:	da18      	bge.n	800917a <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009148:	68bb      	ldr	r3, [r7, #8]
 800914a:	7858      	ldrb	r0, [r3, #1]
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	6a1a      	ldr	r2, [r3, #32]
 8009156:	2301      	movs	r3, #1
 8009158:	f7fd f87a 	bl	8006250 <disk_write>
 800915c:	4603      	mov	r3, r0
 800915e:	2b00      	cmp	r3, #0
 8009160:	d004      	beq.n	800916c <f_lseek+0x406>
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	2201      	movs	r2, #1
 8009166:	755a      	strb	r2, [r3, #21]
 8009168:	2301      	movs	r3, #1
 800916a:	e01c      	b.n	80091a6 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	7d1b      	ldrb	r3, [r3, #20]
 8009170:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009174:	b2da      	uxtb	r2, r3
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800917a:	68bb      	ldr	r3, [r7, #8]
 800917c:	7858      	ldrb	r0, [r3, #1]
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009184:	2301      	movs	r3, #1
 8009186:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009188:	f7fd f842 	bl	8006210 <disk_read>
 800918c:	4603      	mov	r3, r0
 800918e:	2b00      	cmp	r3, #0
 8009190:	d004      	beq.n	800919c <f_lseek+0x436>
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	2201      	movs	r2, #1
 8009196:	755a      	strb	r2, [r3, #21]
 8009198:	2301      	movs	r3, #1
 800919a:	e004      	b.n	80091a6 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80091a0:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80091a2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 80091a6:	4618      	mov	r0, r3
 80091a8:	3740      	adds	r7, #64	@ 0x40
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}
	...

080091b0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80091b0:	b480      	push	{r7}
 80091b2:	b087      	sub	sp, #28
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	60f8      	str	r0, [r7, #12]
 80091b8:	60b9      	str	r1, [r7, #8]
 80091ba:	4613      	mov	r3, r2
 80091bc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80091be:	2301      	movs	r3, #1
 80091c0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80091c2:	2300      	movs	r3, #0
 80091c4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80091c6:	4b1f      	ldr	r3, [pc, #124]	@ (8009244 <FATFS_LinkDriverEx+0x94>)
 80091c8:	7a5b      	ldrb	r3, [r3, #9]
 80091ca:	b2db      	uxtb	r3, r3
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d131      	bne.n	8009234 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80091d0:	4b1c      	ldr	r3, [pc, #112]	@ (8009244 <FATFS_LinkDriverEx+0x94>)
 80091d2:	7a5b      	ldrb	r3, [r3, #9]
 80091d4:	b2db      	uxtb	r3, r3
 80091d6:	461a      	mov	r2, r3
 80091d8:	4b1a      	ldr	r3, [pc, #104]	@ (8009244 <FATFS_LinkDriverEx+0x94>)
 80091da:	2100      	movs	r1, #0
 80091dc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80091de:	4b19      	ldr	r3, [pc, #100]	@ (8009244 <FATFS_LinkDriverEx+0x94>)
 80091e0:	7a5b      	ldrb	r3, [r3, #9]
 80091e2:	b2db      	uxtb	r3, r3
 80091e4:	4a17      	ldr	r2, [pc, #92]	@ (8009244 <FATFS_LinkDriverEx+0x94>)
 80091e6:	009b      	lsls	r3, r3, #2
 80091e8:	4413      	add	r3, r2
 80091ea:	68fa      	ldr	r2, [r7, #12]
 80091ec:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80091ee:	4b15      	ldr	r3, [pc, #84]	@ (8009244 <FATFS_LinkDriverEx+0x94>)
 80091f0:	7a5b      	ldrb	r3, [r3, #9]
 80091f2:	b2db      	uxtb	r3, r3
 80091f4:	461a      	mov	r2, r3
 80091f6:	4b13      	ldr	r3, [pc, #76]	@ (8009244 <FATFS_LinkDriverEx+0x94>)
 80091f8:	4413      	add	r3, r2
 80091fa:	79fa      	ldrb	r2, [r7, #7]
 80091fc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80091fe:	4b11      	ldr	r3, [pc, #68]	@ (8009244 <FATFS_LinkDriverEx+0x94>)
 8009200:	7a5b      	ldrb	r3, [r3, #9]
 8009202:	b2db      	uxtb	r3, r3
 8009204:	1c5a      	adds	r2, r3, #1
 8009206:	b2d1      	uxtb	r1, r2
 8009208:	4a0e      	ldr	r2, [pc, #56]	@ (8009244 <FATFS_LinkDriverEx+0x94>)
 800920a:	7251      	strb	r1, [r2, #9]
 800920c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800920e:	7dbb      	ldrb	r3, [r7, #22]
 8009210:	3330      	adds	r3, #48	@ 0x30
 8009212:	b2da      	uxtb	r2, r3
 8009214:	68bb      	ldr	r3, [r7, #8]
 8009216:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	3301      	adds	r3, #1
 800921c:	223a      	movs	r2, #58	@ 0x3a
 800921e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	3302      	adds	r3, #2
 8009224:	222f      	movs	r2, #47	@ 0x2f
 8009226:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	3303      	adds	r3, #3
 800922c:	2200      	movs	r2, #0
 800922e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009230:	2300      	movs	r3, #0
 8009232:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009234:	7dfb      	ldrb	r3, [r7, #23]
}
 8009236:	4618      	mov	r0, r3
 8009238:	371c      	adds	r7, #28
 800923a:	46bd      	mov	sp, r7
 800923c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009240:	4770      	bx	lr
 8009242:	bf00      	nop
 8009244:	2000168c 	.word	0x2000168c

08009248 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b082      	sub	sp, #8
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
 8009250:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009252:	2200      	movs	r2, #0
 8009254:	6839      	ldr	r1, [r7, #0]
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	f7ff ffaa 	bl	80091b0 <FATFS_LinkDriverEx>
 800925c:	4603      	mov	r3, r0
}
 800925e:	4618      	mov	r0, r3
 8009260:	3708      	adds	r7, #8
 8009262:	46bd      	mov	sp, r7
 8009264:	bd80      	pop	{r7, pc}
	...

08009268 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8009268:	b480      	push	{r7}
 800926a:	b085      	sub	sp, #20
 800926c:	af00      	add	r7, sp, #0
 800926e:	4603      	mov	r3, r0
 8009270:	6039      	str	r1, [r7, #0]
 8009272:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8009274:	88fb      	ldrh	r3, [r7, #6]
 8009276:	2b7f      	cmp	r3, #127	@ 0x7f
 8009278:	d802      	bhi.n	8009280 <ff_convert+0x18>
		c = chr;
 800927a:	88fb      	ldrh	r3, [r7, #6]
 800927c:	81fb      	strh	r3, [r7, #14]
 800927e:	e025      	b.n	80092cc <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d00b      	beq.n	800929e <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8009286:	88fb      	ldrh	r3, [r7, #6]
 8009288:	2bff      	cmp	r3, #255	@ 0xff
 800928a:	d805      	bhi.n	8009298 <ff_convert+0x30>
 800928c:	88fb      	ldrh	r3, [r7, #6]
 800928e:	3b80      	subs	r3, #128	@ 0x80
 8009290:	4a12      	ldr	r2, [pc, #72]	@ (80092dc <ff_convert+0x74>)
 8009292:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009296:	e000      	b.n	800929a <ff_convert+0x32>
 8009298:	2300      	movs	r3, #0
 800929a:	81fb      	strh	r3, [r7, #14]
 800929c:	e016      	b.n	80092cc <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800929e:	2300      	movs	r3, #0
 80092a0:	81fb      	strh	r3, [r7, #14]
 80092a2:	e009      	b.n	80092b8 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80092a4:	89fb      	ldrh	r3, [r7, #14]
 80092a6:	4a0d      	ldr	r2, [pc, #52]	@ (80092dc <ff_convert+0x74>)
 80092a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80092ac:	88fa      	ldrh	r2, [r7, #6]
 80092ae:	429a      	cmp	r2, r3
 80092b0:	d006      	beq.n	80092c0 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80092b2:	89fb      	ldrh	r3, [r7, #14]
 80092b4:	3301      	adds	r3, #1
 80092b6:	81fb      	strh	r3, [r7, #14]
 80092b8:	89fb      	ldrh	r3, [r7, #14]
 80092ba:	2b7f      	cmp	r3, #127	@ 0x7f
 80092bc:	d9f2      	bls.n	80092a4 <ff_convert+0x3c>
 80092be:	e000      	b.n	80092c2 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80092c0:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80092c2:	89fb      	ldrh	r3, [r7, #14]
 80092c4:	3380      	adds	r3, #128	@ 0x80
 80092c6:	b29b      	uxth	r3, r3
 80092c8:	b2db      	uxtb	r3, r3
 80092ca:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80092cc:	89fb      	ldrh	r3, [r7, #14]
}
 80092ce:	4618      	mov	r0, r3
 80092d0:	3714      	adds	r7, #20
 80092d2:	46bd      	mov	sp, r7
 80092d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d8:	4770      	bx	lr
 80092da:	bf00      	nop
 80092dc:	0800c154 	.word	0x0800c154

080092e0 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b087      	sub	sp, #28
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	4603      	mov	r3, r0
 80092e8:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80092ea:	88fb      	ldrh	r3, [r7, #6]
 80092ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092f0:	d201      	bcs.n	80092f6 <ff_wtoupper+0x16>
 80092f2:	4b3e      	ldr	r3, [pc, #248]	@ (80093ec <ff_wtoupper+0x10c>)
 80092f4:	e000      	b.n	80092f8 <ff_wtoupper+0x18>
 80092f6:	4b3e      	ldr	r3, [pc, #248]	@ (80093f0 <ff_wtoupper+0x110>)
 80092f8:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	1c9a      	adds	r2, r3, #2
 80092fe:	617a      	str	r2, [r7, #20]
 8009300:	881b      	ldrh	r3, [r3, #0]
 8009302:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8009304:	8a7b      	ldrh	r3, [r7, #18]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d068      	beq.n	80093dc <ff_wtoupper+0xfc>
 800930a:	88fa      	ldrh	r2, [r7, #6]
 800930c:	8a7b      	ldrh	r3, [r7, #18]
 800930e:	429a      	cmp	r2, r3
 8009310:	d364      	bcc.n	80093dc <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8009312:	697b      	ldr	r3, [r7, #20]
 8009314:	1c9a      	adds	r2, r3, #2
 8009316:	617a      	str	r2, [r7, #20]
 8009318:	881b      	ldrh	r3, [r3, #0]
 800931a:	823b      	strh	r3, [r7, #16]
 800931c:	8a3b      	ldrh	r3, [r7, #16]
 800931e:	0a1b      	lsrs	r3, r3, #8
 8009320:	81fb      	strh	r3, [r7, #14]
 8009322:	8a3b      	ldrh	r3, [r7, #16]
 8009324:	b2db      	uxtb	r3, r3
 8009326:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8009328:	88fa      	ldrh	r2, [r7, #6]
 800932a:	8a79      	ldrh	r1, [r7, #18]
 800932c:	8a3b      	ldrh	r3, [r7, #16]
 800932e:	440b      	add	r3, r1
 8009330:	429a      	cmp	r2, r3
 8009332:	da49      	bge.n	80093c8 <ff_wtoupper+0xe8>
			switch (cmd) {
 8009334:	89fb      	ldrh	r3, [r7, #14]
 8009336:	2b08      	cmp	r3, #8
 8009338:	d84f      	bhi.n	80093da <ff_wtoupper+0xfa>
 800933a:	a201      	add	r2, pc, #4	@ (adr r2, 8009340 <ff_wtoupper+0x60>)
 800933c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009340:	08009365 	.word	0x08009365
 8009344:	08009377 	.word	0x08009377
 8009348:	0800938d 	.word	0x0800938d
 800934c:	08009395 	.word	0x08009395
 8009350:	0800939d 	.word	0x0800939d
 8009354:	080093a5 	.word	0x080093a5
 8009358:	080093ad 	.word	0x080093ad
 800935c:	080093b5 	.word	0x080093b5
 8009360:	080093bd 	.word	0x080093bd
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8009364:	88fa      	ldrh	r2, [r7, #6]
 8009366:	8a7b      	ldrh	r3, [r7, #18]
 8009368:	1ad3      	subs	r3, r2, r3
 800936a:	005b      	lsls	r3, r3, #1
 800936c:	697a      	ldr	r2, [r7, #20]
 800936e:	4413      	add	r3, r2
 8009370:	881b      	ldrh	r3, [r3, #0]
 8009372:	80fb      	strh	r3, [r7, #6]
 8009374:	e027      	b.n	80093c6 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8009376:	88fa      	ldrh	r2, [r7, #6]
 8009378:	8a7b      	ldrh	r3, [r7, #18]
 800937a:	1ad3      	subs	r3, r2, r3
 800937c:	b29b      	uxth	r3, r3
 800937e:	f003 0301 	and.w	r3, r3, #1
 8009382:	b29b      	uxth	r3, r3
 8009384:	88fa      	ldrh	r2, [r7, #6]
 8009386:	1ad3      	subs	r3, r2, r3
 8009388:	80fb      	strh	r3, [r7, #6]
 800938a:	e01c      	b.n	80093c6 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800938c:	88fb      	ldrh	r3, [r7, #6]
 800938e:	3b10      	subs	r3, #16
 8009390:	80fb      	strh	r3, [r7, #6]
 8009392:	e018      	b.n	80093c6 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8009394:	88fb      	ldrh	r3, [r7, #6]
 8009396:	3b20      	subs	r3, #32
 8009398:	80fb      	strh	r3, [r7, #6]
 800939a:	e014      	b.n	80093c6 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800939c:	88fb      	ldrh	r3, [r7, #6]
 800939e:	3b30      	subs	r3, #48	@ 0x30
 80093a0:	80fb      	strh	r3, [r7, #6]
 80093a2:	e010      	b.n	80093c6 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 80093a4:	88fb      	ldrh	r3, [r7, #6]
 80093a6:	3b1a      	subs	r3, #26
 80093a8:	80fb      	strh	r3, [r7, #6]
 80093aa:	e00c      	b.n	80093c6 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 80093ac:	88fb      	ldrh	r3, [r7, #6]
 80093ae:	3308      	adds	r3, #8
 80093b0:	80fb      	strh	r3, [r7, #6]
 80093b2:	e008      	b.n	80093c6 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 80093b4:	88fb      	ldrh	r3, [r7, #6]
 80093b6:	3b50      	subs	r3, #80	@ 0x50
 80093b8:	80fb      	strh	r3, [r7, #6]
 80093ba:	e004      	b.n	80093c6 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80093bc:	88fb      	ldrh	r3, [r7, #6]
 80093be:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 80093c2:	80fb      	strh	r3, [r7, #6]
 80093c4:	bf00      	nop
			}
			break;
 80093c6:	e008      	b.n	80093da <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80093c8:	89fb      	ldrh	r3, [r7, #14]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d195      	bne.n	80092fa <ff_wtoupper+0x1a>
 80093ce:	8a3b      	ldrh	r3, [r7, #16]
 80093d0:	005b      	lsls	r3, r3, #1
 80093d2:	697a      	ldr	r2, [r7, #20]
 80093d4:	4413      	add	r3, r2
 80093d6:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80093d8:	e78f      	b.n	80092fa <ff_wtoupper+0x1a>
			break;
 80093da:	bf00      	nop
	}

	return chr;
 80093dc:	88fb      	ldrh	r3, [r7, #6]
}
 80093de:	4618      	mov	r0, r3
 80093e0:	371c      	adds	r7, #28
 80093e2:	46bd      	mov	sp, r7
 80093e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e8:	4770      	bx	lr
 80093ea:	bf00      	nop
 80093ec:	0800c254 	.word	0x0800c254
 80093f0:	0800c448 	.word	0x0800c448

080093f4 <__cvt>:
 80093f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80093f8:	ec57 6b10 	vmov	r6, r7, d0
 80093fc:	2f00      	cmp	r7, #0
 80093fe:	460c      	mov	r4, r1
 8009400:	4619      	mov	r1, r3
 8009402:	463b      	mov	r3, r7
 8009404:	bfbb      	ittet	lt
 8009406:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800940a:	461f      	movlt	r7, r3
 800940c:	2300      	movge	r3, #0
 800940e:	232d      	movlt	r3, #45	@ 0x2d
 8009410:	700b      	strb	r3, [r1, #0]
 8009412:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009414:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009418:	4691      	mov	r9, r2
 800941a:	f023 0820 	bic.w	r8, r3, #32
 800941e:	bfbc      	itt	lt
 8009420:	4632      	movlt	r2, r6
 8009422:	4616      	movlt	r6, r2
 8009424:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009428:	d005      	beq.n	8009436 <__cvt+0x42>
 800942a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800942e:	d100      	bne.n	8009432 <__cvt+0x3e>
 8009430:	3401      	adds	r4, #1
 8009432:	2102      	movs	r1, #2
 8009434:	e000      	b.n	8009438 <__cvt+0x44>
 8009436:	2103      	movs	r1, #3
 8009438:	ab03      	add	r3, sp, #12
 800943a:	9301      	str	r3, [sp, #4]
 800943c:	ab02      	add	r3, sp, #8
 800943e:	9300      	str	r3, [sp, #0]
 8009440:	ec47 6b10 	vmov	d0, r6, r7
 8009444:	4653      	mov	r3, sl
 8009446:	4622      	mov	r2, r4
 8009448:	f000 ff5e 	bl	800a308 <_dtoa_r>
 800944c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009450:	4605      	mov	r5, r0
 8009452:	d119      	bne.n	8009488 <__cvt+0x94>
 8009454:	f019 0f01 	tst.w	r9, #1
 8009458:	d00e      	beq.n	8009478 <__cvt+0x84>
 800945a:	eb00 0904 	add.w	r9, r0, r4
 800945e:	2200      	movs	r2, #0
 8009460:	2300      	movs	r3, #0
 8009462:	4630      	mov	r0, r6
 8009464:	4639      	mov	r1, r7
 8009466:	f7f7 fb37 	bl	8000ad8 <__aeabi_dcmpeq>
 800946a:	b108      	cbz	r0, 8009470 <__cvt+0x7c>
 800946c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009470:	2230      	movs	r2, #48	@ 0x30
 8009472:	9b03      	ldr	r3, [sp, #12]
 8009474:	454b      	cmp	r3, r9
 8009476:	d31e      	bcc.n	80094b6 <__cvt+0xc2>
 8009478:	9b03      	ldr	r3, [sp, #12]
 800947a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800947c:	1b5b      	subs	r3, r3, r5
 800947e:	4628      	mov	r0, r5
 8009480:	6013      	str	r3, [r2, #0]
 8009482:	b004      	add	sp, #16
 8009484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009488:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800948c:	eb00 0904 	add.w	r9, r0, r4
 8009490:	d1e5      	bne.n	800945e <__cvt+0x6a>
 8009492:	7803      	ldrb	r3, [r0, #0]
 8009494:	2b30      	cmp	r3, #48	@ 0x30
 8009496:	d10a      	bne.n	80094ae <__cvt+0xba>
 8009498:	2200      	movs	r2, #0
 800949a:	2300      	movs	r3, #0
 800949c:	4630      	mov	r0, r6
 800949e:	4639      	mov	r1, r7
 80094a0:	f7f7 fb1a 	bl	8000ad8 <__aeabi_dcmpeq>
 80094a4:	b918      	cbnz	r0, 80094ae <__cvt+0xba>
 80094a6:	f1c4 0401 	rsb	r4, r4, #1
 80094aa:	f8ca 4000 	str.w	r4, [sl]
 80094ae:	f8da 3000 	ldr.w	r3, [sl]
 80094b2:	4499      	add	r9, r3
 80094b4:	e7d3      	b.n	800945e <__cvt+0x6a>
 80094b6:	1c59      	adds	r1, r3, #1
 80094b8:	9103      	str	r1, [sp, #12]
 80094ba:	701a      	strb	r2, [r3, #0]
 80094bc:	e7d9      	b.n	8009472 <__cvt+0x7e>

080094be <__exponent>:
 80094be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094c0:	2900      	cmp	r1, #0
 80094c2:	bfba      	itte	lt
 80094c4:	4249      	neglt	r1, r1
 80094c6:	232d      	movlt	r3, #45	@ 0x2d
 80094c8:	232b      	movge	r3, #43	@ 0x2b
 80094ca:	2909      	cmp	r1, #9
 80094cc:	7002      	strb	r2, [r0, #0]
 80094ce:	7043      	strb	r3, [r0, #1]
 80094d0:	dd29      	ble.n	8009526 <__exponent+0x68>
 80094d2:	f10d 0307 	add.w	r3, sp, #7
 80094d6:	461d      	mov	r5, r3
 80094d8:	270a      	movs	r7, #10
 80094da:	461a      	mov	r2, r3
 80094dc:	fbb1 f6f7 	udiv	r6, r1, r7
 80094e0:	fb07 1416 	mls	r4, r7, r6, r1
 80094e4:	3430      	adds	r4, #48	@ 0x30
 80094e6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80094ea:	460c      	mov	r4, r1
 80094ec:	2c63      	cmp	r4, #99	@ 0x63
 80094ee:	f103 33ff 	add.w	r3, r3, #4294967295
 80094f2:	4631      	mov	r1, r6
 80094f4:	dcf1      	bgt.n	80094da <__exponent+0x1c>
 80094f6:	3130      	adds	r1, #48	@ 0x30
 80094f8:	1e94      	subs	r4, r2, #2
 80094fa:	f803 1c01 	strb.w	r1, [r3, #-1]
 80094fe:	1c41      	adds	r1, r0, #1
 8009500:	4623      	mov	r3, r4
 8009502:	42ab      	cmp	r3, r5
 8009504:	d30a      	bcc.n	800951c <__exponent+0x5e>
 8009506:	f10d 0309 	add.w	r3, sp, #9
 800950a:	1a9b      	subs	r3, r3, r2
 800950c:	42ac      	cmp	r4, r5
 800950e:	bf88      	it	hi
 8009510:	2300      	movhi	r3, #0
 8009512:	3302      	adds	r3, #2
 8009514:	4403      	add	r3, r0
 8009516:	1a18      	subs	r0, r3, r0
 8009518:	b003      	add	sp, #12
 800951a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800951c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009520:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009524:	e7ed      	b.n	8009502 <__exponent+0x44>
 8009526:	2330      	movs	r3, #48	@ 0x30
 8009528:	3130      	adds	r1, #48	@ 0x30
 800952a:	7083      	strb	r3, [r0, #2]
 800952c:	70c1      	strb	r1, [r0, #3]
 800952e:	1d03      	adds	r3, r0, #4
 8009530:	e7f1      	b.n	8009516 <__exponent+0x58>
	...

08009534 <_printf_float>:
 8009534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009538:	b08d      	sub	sp, #52	@ 0x34
 800953a:	460c      	mov	r4, r1
 800953c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009540:	4616      	mov	r6, r2
 8009542:	461f      	mov	r7, r3
 8009544:	4605      	mov	r5, r0
 8009546:	f000 fdbf 	bl	800a0c8 <_localeconv_r>
 800954a:	6803      	ldr	r3, [r0, #0]
 800954c:	9304      	str	r3, [sp, #16]
 800954e:	4618      	mov	r0, r3
 8009550:	f7f6 fe96 	bl	8000280 <strlen>
 8009554:	2300      	movs	r3, #0
 8009556:	930a      	str	r3, [sp, #40]	@ 0x28
 8009558:	f8d8 3000 	ldr.w	r3, [r8]
 800955c:	9005      	str	r0, [sp, #20]
 800955e:	3307      	adds	r3, #7
 8009560:	f023 0307 	bic.w	r3, r3, #7
 8009564:	f103 0208 	add.w	r2, r3, #8
 8009568:	f894 a018 	ldrb.w	sl, [r4, #24]
 800956c:	f8d4 b000 	ldr.w	fp, [r4]
 8009570:	f8c8 2000 	str.w	r2, [r8]
 8009574:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009578:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800957c:	9307      	str	r3, [sp, #28]
 800957e:	f8cd 8018 	str.w	r8, [sp, #24]
 8009582:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009586:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800958a:	4b9c      	ldr	r3, [pc, #624]	@ (80097fc <_printf_float+0x2c8>)
 800958c:	f04f 32ff 	mov.w	r2, #4294967295
 8009590:	f7f7 fad4 	bl	8000b3c <__aeabi_dcmpun>
 8009594:	bb70      	cbnz	r0, 80095f4 <_printf_float+0xc0>
 8009596:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800959a:	4b98      	ldr	r3, [pc, #608]	@ (80097fc <_printf_float+0x2c8>)
 800959c:	f04f 32ff 	mov.w	r2, #4294967295
 80095a0:	f7f7 faae 	bl	8000b00 <__aeabi_dcmple>
 80095a4:	bb30      	cbnz	r0, 80095f4 <_printf_float+0xc0>
 80095a6:	2200      	movs	r2, #0
 80095a8:	2300      	movs	r3, #0
 80095aa:	4640      	mov	r0, r8
 80095ac:	4649      	mov	r1, r9
 80095ae:	f7f7 fa9d 	bl	8000aec <__aeabi_dcmplt>
 80095b2:	b110      	cbz	r0, 80095ba <_printf_float+0x86>
 80095b4:	232d      	movs	r3, #45	@ 0x2d
 80095b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80095ba:	4a91      	ldr	r2, [pc, #580]	@ (8009800 <_printf_float+0x2cc>)
 80095bc:	4b91      	ldr	r3, [pc, #580]	@ (8009804 <_printf_float+0x2d0>)
 80095be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80095c2:	bf94      	ite	ls
 80095c4:	4690      	movls	r8, r2
 80095c6:	4698      	movhi	r8, r3
 80095c8:	2303      	movs	r3, #3
 80095ca:	6123      	str	r3, [r4, #16]
 80095cc:	f02b 0304 	bic.w	r3, fp, #4
 80095d0:	6023      	str	r3, [r4, #0]
 80095d2:	f04f 0900 	mov.w	r9, #0
 80095d6:	9700      	str	r7, [sp, #0]
 80095d8:	4633      	mov	r3, r6
 80095da:	aa0b      	add	r2, sp, #44	@ 0x2c
 80095dc:	4621      	mov	r1, r4
 80095de:	4628      	mov	r0, r5
 80095e0:	f000 f9d2 	bl	8009988 <_printf_common>
 80095e4:	3001      	adds	r0, #1
 80095e6:	f040 808d 	bne.w	8009704 <_printf_float+0x1d0>
 80095ea:	f04f 30ff 	mov.w	r0, #4294967295
 80095ee:	b00d      	add	sp, #52	@ 0x34
 80095f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095f4:	4642      	mov	r2, r8
 80095f6:	464b      	mov	r3, r9
 80095f8:	4640      	mov	r0, r8
 80095fa:	4649      	mov	r1, r9
 80095fc:	f7f7 fa9e 	bl	8000b3c <__aeabi_dcmpun>
 8009600:	b140      	cbz	r0, 8009614 <_printf_float+0xe0>
 8009602:	464b      	mov	r3, r9
 8009604:	2b00      	cmp	r3, #0
 8009606:	bfbc      	itt	lt
 8009608:	232d      	movlt	r3, #45	@ 0x2d
 800960a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800960e:	4a7e      	ldr	r2, [pc, #504]	@ (8009808 <_printf_float+0x2d4>)
 8009610:	4b7e      	ldr	r3, [pc, #504]	@ (800980c <_printf_float+0x2d8>)
 8009612:	e7d4      	b.n	80095be <_printf_float+0x8a>
 8009614:	6863      	ldr	r3, [r4, #4]
 8009616:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800961a:	9206      	str	r2, [sp, #24]
 800961c:	1c5a      	adds	r2, r3, #1
 800961e:	d13b      	bne.n	8009698 <_printf_float+0x164>
 8009620:	2306      	movs	r3, #6
 8009622:	6063      	str	r3, [r4, #4]
 8009624:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009628:	2300      	movs	r3, #0
 800962a:	6022      	str	r2, [r4, #0]
 800962c:	9303      	str	r3, [sp, #12]
 800962e:	ab0a      	add	r3, sp, #40	@ 0x28
 8009630:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009634:	ab09      	add	r3, sp, #36	@ 0x24
 8009636:	9300      	str	r3, [sp, #0]
 8009638:	6861      	ldr	r1, [r4, #4]
 800963a:	ec49 8b10 	vmov	d0, r8, r9
 800963e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009642:	4628      	mov	r0, r5
 8009644:	f7ff fed6 	bl	80093f4 <__cvt>
 8009648:	9b06      	ldr	r3, [sp, #24]
 800964a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800964c:	2b47      	cmp	r3, #71	@ 0x47
 800964e:	4680      	mov	r8, r0
 8009650:	d129      	bne.n	80096a6 <_printf_float+0x172>
 8009652:	1cc8      	adds	r0, r1, #3
 8009654:	db02      	blt.n	800965c <_printf_float+0x128>
 8009656:	6863      	ldr	r3, [r4, #4]
 8009658:	4299      	cmp	r1, r3
 800965a:	dd41      	ble.n	80096e0 <_printf_float+0x1ac>
 800965c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009660:	fa5f fa8a 	uxtb.w	sl, sl
 8009664:	3901      	subs	r1, #1
 8009666:	4652      	mov	r2, sl
 8009668:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800966c:	9109      	str	r1, [sp, #36]	@ 0x24
 800966e:	f7ff ff26 	bl	80094be <__exponent>
 8009672:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009674:	1813      	adds	r3, r2, r0
 8009676:	2a01      	cmp	r2, #1
 8009678:	4681      	mov	r9, r0
 800967a:	6123      	str	r3, [r4, #16]
 800967c:	dc02      	bgt.n	8009684 <_printf_float+0x150>
 800967e:	6822      	ldr	r2, [r4, #0]
 8009680:	07d2      	lsls	r2, r2, #31
 8009682:	d501      	bpl.n	8009688 <_printf_float+0x154>
 8009684:	3301      	adds	r3, #1
 8009686:	6123      	str	r3, [r4, #16]
 8009688:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800968c:	2b00      	cmp	r3, #0
 800968e:	d0a2      	beq.n	80095d6 <_printf_float+0xa2>
 8009690:	232d      	movs	r3, #45	@ 0x2d
 8009692:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009696:	e79e      	b.n	80095d6 <_printf_float+0xa2>
 8009698:	9a06      	ldr	r2, [sp, #24]
 800969a:	2a47      	cmp	r2, #71	@ 0x47
 800969c:	d1c2      	bne.n	8009624 <_printf_float+0xf0>
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d1c0      	bne.n	8009624 <_printf_float+0xf0>
 80096a2:	2301      	movs	r3, #1
 80096a4:	e7bd      	b.n	8009622 <_printf_float+0xee>
 80096a6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80096aa:	d9db      	bls.n	8009664 <_printf_float+0x130>
 80096ac:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80096b0:	d118      	bne.n	80096e4 <_printf_float+0x1b0>
 80096b2:	2900      	cmp	r1, #0
 80096b4:	6863      	ldr	r3, [r4, #4]
 80096b6:	dd0b      	ble.n	80096d0 <_printf_float+0x19c>
 80096b8:	6121      	str	r1, [r4, #16]
 80096ba:	b913      	cbnz	r3, 80096c2 <_printf_float+0x18e>
 80096bc:	6822      	ldr	r2, [r4, #0]
 80096be:	07d0      	lsls	r0, r2, #31
 80096c0:	d502      	bpl.n	80096c8 <_printf_float+0x194>
 80096c2:	3301      	adds	r3, #1
 80096c4:	440b      	add	r3, r1
 80096c6:	6123      	str	r3, [r4, #16]
 80096c8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80096ca:	f04f 0900 	mov.w	r9, #0
 80096ce:	e7db      	b.n	8009688 <_printf_float+0x154>
 80096d0:	b913      	cbnz	r3, 80096d8 <_printf_float+0x1a4>
 80096d2:	6822      	ldr	r2, [r4, #0]
 80096d4:	07d2      	lsls	r2, r2, #31
 80096d6:	d501      	bpl.n	80096dc <_printf_float+0x1a8>
 80096d8:	3302      	adds	r3, #2
 80096da:	e7f4      	b.n	80096c6 <_printf_float+0x192>
 80096dc:	2301      	movs	r3, #1
 80096de:	e7f2      	b.n	80096c6 <_printf_float+0x192>
 80096e0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80096e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096e6:	4299      	cmp	r1, r3
 80096e8:	db05      	blt.n	80096f6 <_printf_float+0x1c2>
 80096ea:	6823      	ldr	r3, [r4, #0]
 80096ec:	6121      	str	r1, [r4, #16]
 80096ee:	07d8      	lsls	r0, r3, #31
 80096f0:	d5ea      	bpl.n	80096c8 <_printf_float+0x194>
 80096f2:	1c4b      	adds	r3, r1, #1
 80096f4:	e7e7      	b.n	80096c6 <_printf_float+0x192>
 80096f6:	2900      	cmp	r1, #0
 80096f8:	bfd4      	ite	le
 80096fa:	f1c1 0202 	rsble	r2, r1, #2
 80096fe:	2201      	movgt	r2, #1
 8009700:	4413      	add	r3, r2
 8009702:	e7e0      	b.n	80096c6 <_printf_float+0x192>
 8009704:	6823      	ldr	r3, [r4, #0]
 8009706:	055a      	lsls	r2, r3, #21
 8009708:	d407      	bmi.n	800971a <_printf_float+0x1e6>
 800970a:	6923      	ldr	r3, [r4, #16]
 800970c:	4642      	mov	r2, r8
 800970e:	4631      	mov	r1, r6
 8009710:	4628      	mov	r0, r5
 8009712:	47b8      	blx	r7
 8009714:	3001      	adds	r0, #1
 8009716:	d12b      	bne.n	8009770 <_printf_float+0x23c>
 8009718:	e767      	b.n	80095ea <_printf_float+0xb6>
 800971a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800971e:	f240 80dd 	bls.w	80098dc <_printf_float+0x3a8>
 8009722:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009726:	2200      	movs	r2, #0
 8009728:	2300      	movs	r3, #0
 800972a:	f7f7 f9d5 	bl	8000ad8 <__aeabi_dcmpeq>
 800972e:	2800      	cmp	r0, #0
 8009730:	d033      	beq.n	800979a <_printf_float+0x266>
 8009732:	4a37      	ldr	r2, [pc, #220]	@ (8009810 <_printf_float+0x2dc>)
 8009734:	2301      	movs	r3, #1
 8009736:	4631      	mov	r1, r6
 8009738:	4628      	mov	r0, r5
 800973a:	47b8      	blx	r7
 800973c:	3001      	adds	r0, #1
 800973e:	f43f af54 	beq.w	80095ea <_printf_float+0xb6>
 8009742:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009746:	4543      	cmp	r3, r8
 8009748:	db02      	blt.n	8009750 <_printf_float+0x21c>
 800974a:	6823      	ldr	r3, [r4, #0]
 800974c:	07d8      	lsls	r0, r3, #31
 800974e:	d50f      	bpl.n	8009770 <_printf_float+0x23c>
 8009750:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009754:	4631      	mov	r1, r6
 8009756:	4628      	mov	r0, r5
 8009758:	47b8      	blx	r7
 800975a:	3001      	adds	r0, #1
 800975c:	f43f af45 	beq.w	80095ea <_printf_float+0xb6>
 8009760:	f04f 0900 	mov.w	r9, #0
 8009764:	f108 38ff 	add.w	r8, r8, #4294967295
 8009768:	f104 0a1a 	add.w	sl, r4, #26
 800976c:	45c8      	cmp	r8, r9
 800976e:	dc09      	bgt.n	8009784 <_printf_float+0x250>
 8009770:	6823      	ldr	r3, [r4, #0]
 8009772:	079b      	lsls	r3, r3, #30
 8009774:	f100 8103 	bmi.w	800997e <_printf_float+0x44a>
 8009778:	68e0      	ldr	r0, [r4, #12]
 800977a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800977c:	4298      	cmp	r0, r3
 800977e:	bfb8      	it	lt
 8009780:	4618      	movlt	r0, r3
 8009782:	e734      	b.n	80095ee <_printf_float+0xba>
 8009784:	2301      	movs	r3, #1
 8009786:	4652      	mov	r2, sl
 8009788:	4631      	mov	r1, r6
 800978a:	4628      	mov	r0, r5
 800978c:	47b8      	blx	r7
 800978e:	3001      	adds	r0, #1
 8009790:	f43f af2b 	beq.w	80095ea <_printf_float+0xb6>
 8009794:	f109 0901 	add.w	r9, r9, #1
 8009798:	e7e8      	b.n	800976c <_printf_float+0x238>
 800979a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800979c:	2b00      	cmp	r3, #0
 800979e:	dc39      	bgt.n	8009814 <_printf_float+0x2e0>
 80097a0:	4a1b      	ldr	r2, [pc, #108]	@ (8009810 <_printf_float+0x2dc>)
 80097a2:	2301      	movs	r3, #1
 80097a4:	4631      	mov	r1, r6
 80097a6:	4628      	mov	r0, r5
 80097a8:	47b8      	blx	r7
 80097aa:	3001      	adds	r0, #1
 80097ac:	f43f af1d 	beq.w	80095ea <_printf_float+0xb6>
 80097b0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80097b4:	ea59 0303 	orrs.w	r3, r9, r3
 80097b8:	d102      	bne.n	80097c0 <_printf_float+0x28c>
 80097ba:	6823      	ldr	r3, [r4, #0]
 80097bc:	07d9      	lsls	r1, r3, #31
 80097be:	d5d7      	bpl.n	8009770 <_printf_float+0x23c>
 80097c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80097c4:	4631      	mov	r1, r6
 80097c6:	4628      	mov	r0, r5
 80097c8:	47b8      	blx	r7
 80097ca:	3001      	adds	r0, #1
 80097cc:	f43f af0d 	beq.w	80095ea <_printf_float+0xb6>
 80097d0:	f04f 0a00 	mov.w	sl, #0
 80097d4:	f104 0b1a 	add.w	fp, r4, #26
 80097d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097da:	425b      	negs	r3, r3
 80097dc:	4553      	cmp	r3, sl
 80097de:	dc01      	bgt.n	80097e4 <_printf_float+0x2b0>
 80097e0:	464b      	mov	r3, r9
 80097e2:	e793      	b.n	800970c <_printf_float+0x1d8>
 80097e4:	2301      	movs	r3, #1
 80097e6:	465a      	mov	r2, fp
 80097e8:	4631      	mov	r1, r6
 80097ea:	4628      	mov	r0, r5
 80097ec:	47b8      	blx	r7
 80097ee:	3001      	adds	r0, #1
 80097f0:	f43f aefb 	beq.w	80095ea <_printf_float+0xb6>
 80097f4:	f10a 0a01 	add.w	sl, sl, #1
 80097f8:	e7ee      	b.n	80097d8 <_printf_float+0x2a4>
 80097fa:	bf00      	nop
 80097fc:	7fefffff 	.word	0x7fefffff
 8009800:	0800c504 	.word	0x0800c504
 8009804:	0800c508 	.word	0x0800c508
 8009808:	0800c50c 	.word	0x0800c50c
 800980c:	0800c510 	.word	0x0800c510
 8009810:	0800c514 	.word	0x0800c514
 8009814:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009816:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800981a:	4553      	cmp	r3, sl
 800981c:	bfa8      	it	ge
 800981e:	4653      	movge	r3, sl
 8009820:	2b00      	cmp	r3, #0
 8009822:	4699      	mov	r9, r3
 8009824:	dc36      	bgt.n	8009894 <_printf_float+0x360>
 8009826:	f04f 0b00 	mov.w	fp, #0
 800982a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800982e:	f104 021a 	add.w	r2, r4, #26
 8009832:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009834:	9306      	str	r3, [sp, #24]
 8009836:	eba3 0309 	sub.w	r3, r3, r9
 800983a:	455b      	cmp	r3, fp
 800983c:	dc31      	bgt.n	80098a2 <_printf_float+0x36e>
 800983e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009840:	459a      	cmp	sl, r3
 8009842:	dc3a      	bgt.n	80098ba <_printf_float+0x386>
 8009844:	6823      	ldr	r3, [r4, #0]
 8009846:	07da      	lsls	r2, r3, #31
 8009848:	d437      	bmi.n	80098ba <_printf_float+0x386>
 800984a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800984c:	ebaa 0903 	sub.w	r9, sl, r3
 8009850:	9b06      	ldr	r3, [sp, #24]
 8009852:	ebaa 0303 	sub.w	r3, sl, r3
 8009856:	4599      	cmp	r9, r3
 8009858:	bfa8      	it	ge
 800985a:	4699      	movge	r9, r3
 800985c:	f1b9 0f00 	cmp.w	r9, #0
 8009860:	dc33      	bgt.n	80098ca <_printf_float+0x396>
 8009862:	f04f 0800 	mov.w	r8, #0
 8009866:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800986a:	f104 0b1a 	add.w	fp, r4, #26
 800986e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009870:	ebaa 0303 	sub.w	r3, sl, r3
 8009874:	eba3 0309 	sub.w	r3, r3, r9
 8009878:	4543      	cmp	r3, r8
 800987a:	f77f af79 	ble.w	8009770 <_printf_float+0x23c>
 800987e:	2301      	movs	r3, #1
 8009880:	465a      	mov	r2, fp
 8009882:	4631      	mov	r1, r6
 8009884:	4628      	mov	r0, r5
 8009886:	47b8      	blx	r7
 8009888:	3001      	adds	r0, #1
 800988a:	f43f aeae 	beq.w	80095ea <_printf_float+0xb6>
 800988e:	f108 0801 	add.w	r8, r8, #1
 8009892:	e7ec      	b.n	800986e <_printf_float+0x33a>
 8009894:	4642      	mov	r2, r8
 8009896:	4631      	mov	r1, r6
 8009898:	4628      	mov	r0, r5
 800989a:	47b8      	blx	r7
 800989c:	3001      	adds	r0, #1
 800989e:	d1c2      	bne.n	8009826 <_printf_float+0x2f2>
 80098a0:	e6a3      	b.n	80095ea <_printf_float+0xb6>
 80098a2:	2301      	movs	r3, #1
 80098a4:	4631      	mov	r1, r6
 80098a6:	4628      	mov	r0, r5
 80098a8:	9206      	str	r2, [sp, #24]
 80098aa:	47b8      	blx	r7
 80098ac:	3001      	adds	r0, #1
 80098ae:	f43f ae9c 	beq.w	80095ea <_printf_float+0xb6>
 80098b2:	9a06      	ldr	r2, [sp, #24]
 80098b4:	f10b 0b01 	add.w	fp, fp, #1
 80098b8:	e7bb      	b.n	8009832 <_printf_float+0x2fe>
 80098ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80098be:	4631      	mov	r1, r6
 80098c0:	4628      	mov	r0, r5
 80098c2:	47b8      	blx	r7
 80098c4:	3001      	adds	r0, #1
 80098c6:	d1c0      	bne.n	800984a <_printf_float+0x316>
 80098c8:	e68f      	b.n	80095ea <_printf_float+0xb6>
 80098ca:	9a06      	ldr	r2, [sp, #24]
 80098cc:	464b      	mov	r3, r9
 80098ce:	4442      	add	r2, r8
 80098d0:	4631      	mov	r1, r6
 80098d2:	4628      	mov	r0, r5
 80098d4:	47b8      	blx	r7
 80098d6:	3001      	adds	r0, #1
 80098d8:	d1c3      	bne.n	8009862 <_printf_float+0x32e>
 80098da:	e686      	b.n	80095ea <_printf_float+0xb6>
 80098dc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80098e0:	f1ba 0f01 	cmp.w	sl, #1
 80098e4:	dc01      	bgt.n	80098ea <_printf_float+0x3b6>
 80098e6:	07db      	lsls	r3, r3, #31
 80098e8:	d536      	bpl.n	8009958 <_printf_float+0x424>
 80098ea:	2301      	movs	r3, #1
 80098ec:	4642      	mov	r2, r8
 80098ee:	4631      	mov	r1, r6
 80098f0:	4628      	mov	r0, r5
 80098f2:	47b8      	blx	r7
 80098f4:	3001      	adds	r0, #1
 80098f6:	f43f ae78 	beq.w	80095ea <_printf_float+0xb6>
 80098fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80098fe:	4631      	mov	r1, r6
 8009900:	4628      	mov	r0, r5
 8009902:	47b8      	blx	r7
 8009904:	3001      	adds	r0, #1
 8009906:	f43f ae70 	beq.w	80095ea <_printf_float+0xb6>
 800990a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800990e:	2200      	movs	r2, #0
 8009910:	2300      	movs	r3, #0
 8009912:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009916:	f7f7 f8df 	bl	8000ad8 <__aeabi_dcmpeq>
 800991a:	b9c0      	cbnz	r0, 800994e <_printf_float+0x41a>
 800991c:	4653      	mov	r3, sl
 800991e:	f108 0201 	add.w	r2, r8, #1
 8009922:	4631      	mov	r1, r6
 8009924:	4628      	mov	r0, r5
 8009926:	47b8      	blx	r7
 8009928:	3001      	adds	r0, #1
 800992a:	d10c      	bne.n	8009946 <_printf_float+0x412>
 800992c:	e65d      	b.n	80095ea <_printf_float+0xb6>
 800992e:	2301      	movs	r3, #1
 8009930:	465a      	mov	r2, fp
 8009932:	4631      	mov	r1, r6
 8009934:	4628      	mov	r0, r5
 8009936:	47b8      	blx	r7
 8009938:	3001      	adds	r0, #1
 800993a:	f43f ae56 	beq.w	80095ea <_printf_float+0xb6>
 800993e:	f108 0801 	add.w	r8, r8, #1
 8009942:	45d0      	cmp	r8, sl
 8009944:	dbf3      	blt.n	800992e <_printf_float+0x3fa>
 8009946:	464b      	mov	r3, r9
 8009948:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800994c:	e6df      	b.n	800970e <_printf_float+0x1da>
 800994e:	f04f 0800 	mov.w	r8, #0
 8009952:	f104 0b1a 	add.w	fp, r4, #26
 8009956:	e7f4      	b.n	8009942 <_printf_float+0x40e>
 8009958:	2301      	movs	r3, #1
 800995a:	4642      	mov	r2, r8
 800995c:	e7e1      	b.n	8009922 <_printf_float+0x3ee>
 800995e:	2301      	movs	r3, #1
 8009960:	464a      	mov	r2, r9
 8009962:	4631      	mov	r1, r6
 8009964:	4628      	mov	r0, r5
 8009966:	47b8      	blx	r7
 8009968:	3001      	adds	r0, #1
 800996a:	f43f ae3e 	beq.w	80095ea <_printf_float+0xb6>
 800996e:	f108 0801 	add.w	r8, r8, #1
 8009972:	68e3      	ldr	r3, [r4, #12]
 8009974:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009976:	1a5b      	subs	r3, r3, r1
 8009978:	4543      	cmp	r3, r8
 800997a:	dcf0      	bgt.n	800995e <_printf_float+0x42a>
 800997c:	e6fc      	b.n	8009778 <_printf_float+0x244>
 800997e:	f04f 0800 	mov.w	r8, #0
 8009982:	f104 0919 	add.w	r9, r4, #25
 8009986:	e7f4      	b.n	8009972 <_printf_float+0x43e>

08009988 <_printf_common>:
 8009988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800998c:	4616      	mov	r6, r2
 800998e:	4698      	mov	r8, r3
 8009990:	688a      	ldr	r2, [r1, #8]
 8009992:	690b      	ldr	r3, [r1, #16]
 8009994:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009998:	4293      	cmp	r3, r2
 800999a:	bfb8      	it	lt
 800999c:	4613      	movlt	r3, r2
 800999e:	6033      	str	r3, [r6, #0]
 80099a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80099a4:	4607      	mov	r7, r0
 80099a6:	460c      	mov	r4, r1
 80099a8:	b10a      	cbz	r2, 80099ae <_printf_common+0x26>
 80099aa:	3301      	adds	r3, #1
 80099ac:	6033      	str	r3, [r6, #0]
 80099ae:	6823      	ldr	r3, [r4, #0]
 80099b0:	0699      	lsls	r1, r3, #26
 80099b2:	bf42      	ittt	mi
 80099b4:	6833      	ldrmi	r3, [r6, #0]
 80099b6:	3302      	addmi	r3, #2
 80099b8:	6033      	strmi	r3, [r6, #0]
 80099ba:	6825      	ldr	r5, [r4, #0]
 80099bc:	f015 0506 	ands.w	r5, r5, #6
 80099c0:	d106      	bne.n	80099d0 <_printf_common+0x48>
 80099c2:	f104 0a19 	add.w	sl, r4, #25
 80099c6:	68e3      	ldr	r3, [r4, #12]
 80099c8:	6832      	ldr	r2, [r6, #0]
 80099ca:	1a9b      	subs	r3, r3, r2
 80099cc:	42ab      	cmp	r3, r5
 80099ce:	dc26      	bgt.n	8009a1e <_printf_common+0x96>
 80099d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80099d4:	6822      	ldr	r2, [r4, #0]
 80099d6:	3b00      	subs	r3, #0
 80099d8:	bf18      	it	ne
 80099da:	2301      	movne	r3, #1
 80099dc:	0692      	lsls	r2, r2, #26
 80099de:	d42b      	bmi.n	8009a38 <_printf_common+0xb0>
 80099e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80099e4:	4641      	mov	r1, r8
 80099e6:	4638      	mov	r0, r7
 80099e8:	47c8      	blx	r9
 80099ea:	3001      	adds	r0, #1
 80099ec:	d01e      	beq.n	8009a2c <_printf_common+0xa4>
 80099ee:	6823      	ldr	r3, [r4, #0]
 80099f0:	6922      	ldr	r2, [r4, #16]
 80099f2:	f003 0306 	and.w	r3, r3, #6
 80099f6:	2b04      	cmp	r3, #4
 80099f8:	bf02      	ittt	eq
 80099fa:	68e5      	ldreq	r5, [r4, #12]
 80099fc:	6833      	ldreq	r3, [r6, #0]
 80099fe:	1aed      	subeq	r5, r5, r3
 8009a00:	68a3      	ldr	r3, [r4, #8]
 8009a02:	bf0c      	ite	eq
 8009a04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a08:	2500      	movne	r5, #0
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	bfc4      	itt	gt
 8009a0e:	1a9b      	subgt	r3, r3, r2
 8009a10:	18ed      	addgt	r5, r5, r3
 8009a12:	2600      	movs	r6, #0
 8009a14:	341a      	adds	r4, #26
 8009a16:	42b5      	cmp	r5, r6
 8009a18:	d11a      	bne.n	8009a50 <_printf_common+0xc8>
 8009a1a:	2000      	movs	r0, #0
 8009a1c:	e008      	b.n	8009a30 <_printf_common+0xa8>
 8009a1e:	2301      	movs	r3, #1
 8009a20:	4652      	mov	r2, sl
 8009a22:	4641      	mov	r1, r8
 8009a24:	4638      	mov	r0, r7
 8009a26:	47c8      	blx	r9
 8009a28:	3001      	adds	r0, #1
 8009a2a:	d103      	bne.n	8009a34 <_printf_common+0xac>
 8009a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a34:	3501      	adds	r5, #1
 8009a36:	e7c6      	b.n	80099c6 <_printf_common+0x3e>
 8009a38:	18e1      	adds	r1, r4, r3
 8009a3a:	1c5a      	adds	r2, r3, #1
 8009a3c:	2030      	movs	r0, #48	@ 0x30
 8009a3e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009a42:	4422      	add	r2, r4
 8009a44:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009a48:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009a4c:	3302      	adds	r3, #2
 8009a4e:	e7c7      	b.n	80099e0 <_printf_common+0x58>
 8009a50:	2301      	movs	r3, #1
 8009a52:	4622      	mov	r2, r4
 8009a54:	4641      	mov	r1, r8
 8009a56:	4638      	mov	r0, r7
 8009a58:	47c8      	blx	r9
 8009a5a:	3001      	adds	r0, #1
 8009a5c:	d0e6      	beq.n	8009a2c <_printf_common+0xa4>
 8009a5e:	3601      	adds	r6, #1
 8009a60:	e7d9      	b.n	8009a16 <_printf_common+0x8e>
	...

08009a64 <_printf_i>:
 8009a64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a68:	7e0f      	ldrb	r7, [r1, #24]
 8009a6a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009a6c:	2f78      	cmp	r7, #120	@ 0x78
 8009a6e:	4691      	mov	r9, r2
 8009a70:	4680      	mov	r8, r0
 8009a72:	460c      	mov	r4, r1
 8009a74:	469a      	mov	sl, r3
 8009a76:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009a7a:	d807      	bhi.n	8009a8c <_printf_i+0x28>
 8009a7c:	2f62      	cmp	r7, #98	@ 0x62
 8009a7e:	d80a      	bhi.n	8009a96 <_printf_i+0x32>
 8009a80:	2f00      	cmp	r7, #0
 8009a82:	f000 80d2 	beq.w	8009c2a <_printf_i+0x1c6>
 8009a86:	2f58      	cmp	r7, #88	@ 0x58
 8009a88:	f000 80b9 	beq.w	8009bfe <_printf_i+0x19a>
 8009a8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a90:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009a94:	e03a      	b.n	8009b0c <_printf_i+0xa8>
 8009a96:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009a9a:	2b15      	cmp	r3, #21
 8009a9c:	d8f6      	bhi.n	8009a8c <_printf_i+0x28>
 8009a9e:	a101      	add	r1, pc, #4	@ (adr r1, 8009aa4 <_printf_i+0x40>)
 8009aa0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009aa4:	08009afd 	.word	0x08009afd
 8009aa8:	08009b11 	.word	0x08009b11
 8009aac:	08009a8d 	.word	0x08009a8d
 8009ab0:	08009a8d 	.word	0x08009a8d
 8009ab4:	08009a8d 	.word	0x08009a8d
 8009ab8:	08009a8d 	.word	0x08009a8d
 8009abc:	08009b11 	.word	0x08009b11
 8009ac0:	08009a8d 	.word	0x08009a8d
 8009ac4:	08009a8d 	.word	0x08009a8d
 8009ac8:	08009a8d 	.word	0x08009a8d
 8009acc:	08009a8d 	.word	0x08009a8d
 8009ad0:	08009c11 	.word	0x08009c11
 8009ad4:	08009b3b 	.word	0x08009b3b
 8009ad8:	08009bcb 	.word	0x08009bcb
 8009adc:	08009a8d 	.word	0x08009a8d
 8009ae0:	08009a8d 	.word	0x08009a8d
 8009ae4:	08009c33 	.word	0x08009c33
 8009ae8:	08009a8d 	.word	0x08009a8d
 8009aec:	08009b3b 	.word	0x08009b3b
 8009af0:	08009a8d 	.word	0x08009a8d
 8009af4:	08009a8d 	.word	0x08009a8d
 8009af8:	08009bd3 	.word	0x08009bd3
 8009afc:	6833      	ldr	r3, [r6, #0]
 8009afe:	1d1a      	adds	r2, r3, #4
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	6032      	str	r2, [r6, #0]
 8009b04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009b0c:	2301      	movs	r3, #1
 8009b0e:	e09d      	b.n	8009c4c <_printf_i+0x1e8>
 8009b10:	6833      	ldr	r3, [r6, #0]
 8009b12:	6820      	ldr	r0, [r4, #0]
 8009b14:	1d19      	adds	r1, r3, #4
 8009b16:	6031      	str	r1, [r6, #0]
 8009b18:	0606      	lsls	r6, r0, #24
 8009b1a:	d501      	bpl.n	8009b20 <_printf_i+0xbc>
 8009b1c:	681d      	ldr	r5, [r3, #0]
 8009b1e:	e003      	b.n	8009b28 <_printf_i+0xc4>
 8009b20:	0645      	lsls	r5, r0, #25
 8009b22:	d5fb      	bpl.n	8009b1c <_printf_i+0xb8>
 8009b24:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009b28:	2d00      	cmp	r5, #0
 8009b2a:	da03      	bge.n	8009b34 <_printf_i+0xd0>
 8009b2c:	232d      	movs	r3, #45	@ 0x2d
 8009b2e:	426d      	negs	r5, r5
 8009b30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b34:	4859      	ldr	r0, [pc, #356]	@ (8009c9c <_printf_i+0x238>)
 8009b36:	230a      	movs	r3, #10
 8009b38:	e011      	b.n	8009b5e <_printf_i+0xfa>
 8009b3a:	6821      	ldr	r1, [r4, #0]
 8009b3c:	6833      	ldr	r3, [r6, #0]
 8009b3e:	0608      	lsls	r0, r1, #24
 8009b40:	f853 5b04 	ldr.w	r5, [r3], #4
 8009b44:	d402      	bmi.n	8009b4c <_printf_i+0xe8>
 8009b46:	0649      	lsls	r1, r1, #25
 8009b48:	bf48      	it	mi
 8009b4a:	b2ad      	uxthmi	r5, r5
 8009b4c:	2f6f      	cmp	r7, #111	@ 0x6f
 8009b4e:	4853      	ldr	r0, [pc, #332]	@ (8009c9c <_printf_i+0x238>)
 8009b50:	6033      	str	r3, [r6, #0]
 8009b52:	bf14      	ite	ne
 8009b54:	230a      	movne	r3, #10
 8009b56:	2308      	moveq	r3, #8
 8009b58:	2100      	movs	r1, #0
 8009b5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009b5e:	6866      	ldr	r6, [r4, #4]
 8009b60:	60a6      	str	r6, [r4, #8]
 8009b62:	2e00      	cmp	r6, #0
 8009b64:	bfa2      	ittt	ge
 8009b66:	6821      	ldrge	r1, [r4, #0]
 8009b68:	f021 0104 	bicge.w	r1, r1, #4
 8009b6c:	6021      	strge	r1, [r4, #0]
 8009b6e:	b90d      	cbnz	r5, 8009b74 <_printf_i+0x110>
 8009b70:	2e00      	cmp	r6, #0
 8009b72:	d04b      	beq.n	8009c0c <_printf_i+0x1a8>
 8009b74:	4616      	mov	r6, r2
 8009b76:	fbb5 f1f3 	udiv	r1, r5, r3
 8009b7a:	fb03 5711 	mls	r7, r3, r1, r5
 8009b7e:	5dc7      	ldrb	r7, [r0, r7]
 8009b80:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009b84:	462f      	mov	r7, r5
 8009b86:	42bb      	cmp	r3, r7
 8009b88:	460d      	mov	r5, r1
 8009b8a:	d9f4      	bls.n	8009b76 <_printf_i+0x112>
 8009b8c:	2b08      	cmp	r3, #8
 8009b8e:	d10b      	bne.n	8009ba8 <_printf_i+0x144>
 8009b90:	6823      	ldr	r3, [r4, #0]
 8009b92:	07df      	lsls	r7, r3, #31
 8009b94:	d508      	bpl.n	8009ba8 <_printf_i+0x144>
 8009b96:	6923      	ldr	r3, [r4, #16]
 8009b98:	6861      	ldr	r1, [r4, #4]
 8009b9a:	4299      	cmp	r1, r3
 8009b9c:	bfde      	ittt	le
 8009b9e:	2330      	movle	r3, #48	@ 0x30
 8009ba0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009ba4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009ba8:	1b92      	subs	r2, r2, r6
 8009baa:	6122      	str	r2, [r4, #16]
 8009bac:	f8cd a000 	str.w	sl, [sp]
 8009bb0:	464b      	mov	r3, r9
 8009bb2:	aa03      	add	r2, sp, #12
 8009bb4:	4621      	mov	r1, r4
 8009bb6:	4640      	mov	r0, r8
 8009bb8:	f7ff fee6 	bl	8009988 <_printf_common>
 8009bbc:	3001      	adds	r0, #1
 8009bbe:	d14a      	bne.n	8009c56 <_printf_i+0x1f2>
 8009bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8009bc4:	b004      	add	sp, #16
 8009bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bca:	6823      	ldr	r3, [r4, #0]
 8009bcc:	f043 0320 	orr.w	r3, r3, #32
 8009bd0:	6023      	str	r3, [r4, #0]
 8009bd2:	4833      	ldr	r0, [pc, #204]	@ (8009ca0 <_printf_i+0x23c>)
 8009bd4:	2778      	movs	r7, #120	@ 0x78
 8009bd6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009bda:	6823      	ldr	r3, [r4, #0]
 8009bdc:	6831      	ldr	r1, [r6, #0]
 8009bde:	061f      	lsls	r7, r3, #24
 8009be0:	f851 5b04 	ldr.w	r5, [r1], #4
 8009be4:	d402      	bmi.n	8009bec <_printf_i+0x188>
 8009be6:	065f      	lsls	r7, r3, #25
 8009be8:	bf48      	it	mi
 8009bea:	b2ad      	uxthmi	r5, r5
 8009bec:	6031      	str	r1, [r6, #0]
 8009bee:	07d9      	lsls	r1, r3, #31
 8009bf0:	bf44      	itt	mi
 8009bf2:	f043 0320 	orrmi.w	r3, r3, #32
 8009bf6:	6023      	strmi	r3, [r4, #0]
 8009bf8:	b11d      	cbz	r5, 8009c02 <_printf_i+0x19e>
 8009bfa:	2310      	movs	r3, #16
 8009bfc:	e7ac      	b.n	8009b58 <_printf_i+0xf4>
 8009bfe:	4827      	ldr	r0, [pc, #156]	@ (8009c9c <_printf_i+0x238>)
 8009c00:	e7e9      	b.n	8009bd6 <_printf_i+0x172>
 8009c02:	6823      	ldr	r3, [r4, #0]
 8009c04:	f023 0320 	bic.w	r3, r3, #32
 8009c08:	6023      	str	r3, [r4, #0]
 8009c0a:	e7f6      	b.n	8009bfa <_printf_i+0x196>
 8009c0c:	4616      	mov	r6, r2
 8009c0e:	e7bd      	b.n	8009b8c <_printf_i+0x128>
 8009c10:	6833      	ldr	r3, [r6, #0]
 8009c12:	6825      	ldr	r5, [r4, #0]
 8009c14:	6961      	ldr	r1, [r4, #20]
 8009c16:	1d18      	adds	r0, r3, #4
 8009c18:	6030      	str	r0, [r6, #0]
 8009c1a:	062e      	lsls	r6, r5, #24
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	d501      	bpl.n	8009c24 <_printf_i+0x1c0>
 8009c20:	6019      	str	r1, [r3, #0]
 8009c22:	e002      	b.n	8009c2a <_printf_i+0x1c6>
 8009c24:	0668      	lsls	r0, r5, #25
 8009c26:	d5fb      	bpl.n	8009c20 <_printf_i+0x1bc>
 8009c28:	8019      	strh	r1, [r3, #0]
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	6123      	str	r3, [r4, #16]
 8009c2e:	4616      	mov	r6, r2
 8009c30:	e7bc      	b.n	8009bac <_printf_i+0x148>
 8009c32:	6833      	ldr	r3, [r6, #0]
 8009c34:	1d1a      	adds	r2, r3, #4
 8009c36:	6032      	str	r2, [r6, #0]
 8009c38:	681e      	ldr	r6, [r3, #0]
 8009c3a:	6862      	ldr	r2, [r4, #4]
 8009c3c:	2100      	movs	r1, #0
 8009c3e:	4630      	mov	r0, r6
 8009c40:	f7f6 face 	bl	80001e0 <memchr>
 8009c44:	b108      	cbz	r0, 8009c4a <_printf_i+0x1e6>
 8009c46:	1b80      	subs	r0, r0, r6
 8009c48:	6060      	str	r0, [r4, #4]
 8009c4a:	6863      	ldr	r3, [r4, #4]
 8009c4c:	6123      	str	r3, [r4, #16]
 8009c4e:	2300      	movs	r3, #0
 8009c50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c54:	e7aa      	b.n	8009bac <_printf_i+0x148>
 8009c56:	6923      	ldr	r3, [r4, #16]
 8009c58:	4632      	mov	r2, r6
 8009c5a:	4649      	mov	r1, r9
 8009c5c:	4640      	mov	r0, r8
 8009c5e:	47d0      	blx	sl
 8009c60:	3001      	adds	r0, #1
 8009c62:	d0ad      	beq.n	8009bc0 <_printf_i+0x15c>
 8009c64:	6823      	ldr	r3, [r4, #0]
 8009c66:	079b      	lsls	r3, r3, #30
 8009c68:	d413      	bmi.n	8009c92 <_printf_i+0x22e>
 8009c6a:	68e0      	ldr	r0, [r4, #12]
 8009c6c:	9b03      	ldr	r3, [sp, #12]
 8009c6e:	4298      	cmp	r0, r3
 8009c70:	bfb8      	it	lt
 8009c72:	4618      	movlt	r0, r3
 8009c74:	e7a6      	b.n	8009bc4 <_printf_i+0x160>
 8009c76:	2301      	movs	r3, #1
 8009c78:	4632      	mov	r2, r6
 8009c7a:	4649      	mov	r1, r9
 8009c7c:	4640      	mov	r0, r8
 8009c7e:	47d0      	blx	sl
 8009c80:	3001      	adds	r0, #1
 8009c82:	d09d      	beq.n	8009bc0 <_printf_i+0x15c>
 8009c84:	3501      	adds	r5, #1
 8009c86:	68e3      	ldr	r3, [r4, #12]
 8009c88:	9903      	ldr	r1, [sp, #12]
 8009c8a:	1a5b      	subs	r3, r3, r1
 8009c8c:	42ab      	cmp	r3, r5
 8009c8e:	dcf2      	bgt.n	8009c76 <_printf_i+0x212>
 8009c90:	e7eb      	b.n	8009c6a <_printf_i+0x206>
 8009c92:	2500      	movs	r5, #0
 8009c94:	f104 0619 	add.w	r6, r4, #25
 8009c98:	e7f5      	b.n	8009c86 <_printf_i+0x222>
 8009c9a:	bf00      	nop
 8009c9c:	0800c516 	.word	0x0800c516
 8009ca0:	0800c527 	.word	0x0800c527

08009ca4 <std>:
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	b510      	push	{r4, lr}
 8009ca8:	4604      	mov	r4, r0
 8009caa:	e9c0 3300 	strd	r3, r3, [r0]
 8009cae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009cb2:	6083      	str	r3, [r0, #8]
 8009cb4:	8181      	strh	r1, [r0, #12]
 8009cb6:	6643      	str	r3, [r0, #100]	@ 0x64
 8009cb8:	81c2      	strh	r2, [r0, #14]
 8009cba:	6183      	str	r3, [r0, #24]
 8009cbc:	4619      	mov	r1, r3
 8009cbe:	2208      	movs	r2, #8
 8009cc0:	305c      	adds	r0, #92	@ 0x5c
 8009cc2:	f000 f9f9 	bl	800a0b8 <memset>
 8009cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8009cfc <std+0x58>)
 8009cc8:	6263      	str	r3, [r4, #36]	@ 0x24
 8009cca:	4b0d      	ldr	r3, [pc, #52]	@ (8009d00 <std+0x5c>)
 8009ccc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009cce:	4b0d      	ldr	r3, [pc, #52]	@ (8009d04 <std+0x60>)
 8009cd0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009cd2:	4b0d      	ldr	r3, [pc, #52]	@ (8009d08 <std+0x64>)
 8009cd4:	6323      	str	r3, [r4, #48]	@ 0x30
 8009cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8009d0c <std+0x68>)
 8009cd8:	6224      	str	r4, [r4, #32]
 8009cda:	429c      	cmp	r4, r3
 8009cdc:	d006      	beq.n	8009cec <std+0x48>
 8009cde:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009ce2:	4294      	cmp	r4, r2
 8009ce4:	d002      	beq.n	8009cec <std+0x48>
 8009ce6:	33d0      	adds	r3, #208	@ 0xd0
 8009ce8:	429c      	cmp	r4, r3
 8009cea:	d105      	bne.n	8009cf8 <std+0x54>
 8009cec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009cf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cf4:	f000 ba5c 	b.w	800a1b0 <__retarget_lock_init_recursive>
 8009cf8:	bd10      	pop	{r4, pc}
 8009cfa:	bf00      	nop
 8009cfc:	08009f09 	.word	0x08009f09
 8009d00:	08009f2b 	.word	0x08009f2b
 8009d04:	08009f63 	.word	0x08009f63
 8009d08:	08009f87 	.word	0x08009f87
 8009d0c:	20001698 	.word	0x20001698

08009d10 <stdio_exit_handler>:
 8009d10:	4a02      	ldr	r2, [pc, #8]	@ (8009d1c <stdio_exit_handler+0xc>)
 8009d12:	4903      	ldr	r1, [pc, #12]	@ (8009d20 <stdio_exit_handler+0x10>)
 8009d14:	4803      	ldr	r0, [pc, #12]	@ (8009d24 <stdio_exit_handler+0x14>)
 8009d16:	f000 b869 	b.w	8009dec <_fwalk_sglue>
 8009d1a:	bf00      	nop
 8009d1c:	20000024 	.word	0x20000024
 8009d20:	0800bb21 	.word	0x0800bb21
 8009d24:	20000034 	.word	0x20000034

08009d28 <cleanup_stdio>:
 8009d28:	6841      	ldr	r1, [r0, #4]
 8009d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8009d5c <cleanup_stdio+0x34>)
 8009d2c:	4299      	cmp	r1, r3
 8009d2e:	b510      	push	{r4, lr}
 8009d30:	4604      	mov	r4, r0
 8009d32:	d001      	beq.n	8009d38 <cleanup_stdio+0x10>
 8009d34:	f001 fef4 	bl	800bb20 <_fflush_r>
 8009d38:	68a1      	ldr	r1, [r4, #8]
 8009d3a:	4b09      	ldr	r3, [pc, #36]	@ (8009d60 <cleanup_stdio+0x38>)
 8009d3c:	4299      	cmp	r1, r3
 8009d3e:	d002      	beq.n	8009d46 <cleanup_stdio+0x1e>
 8009d40:	4620      	mov	r0, r4
 8009d42:	f001 feed 	bl	800bb20 <_fflush_r>
 8009d46:	68e1      	ldr	r1, [r4, #12]
 8009d48:	4b06      	ldr	r3, [pc, #24]	@ (8009d64 <cleanup_stdio+0x3c>)
 8009d4a:	4299      	cmp	r1, r3
 8009d4c:	d004      	beq.n	8009d58 <cleanup_stdio+0x30>
 8009d4e:	4620      	mov	r0, r4
 8009d50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d54:	f001 bee4 	b.w	800bb20 <_fflush_r>
 8009d58:	bd10      	pop	{r4, pc}
 8009d5a:	bf00      	nop
 8009d5c:	20001698 	.word	0x20001698
 8009d60:	20001700 	.word	0x20001700
 8009d64:	20001768 	.word	0x20001768

08009d68 <global_stdio_init.part.0>:
 8009d68:	b510      	push	{r4, lr}
 8009d6a:	4b0b      	ldr	r3, [pc, #44]	@ (8009d98 <global_stdio_init.part.0+0x30>)
 8009d6c:	4c0b      	ldr	r4, [pc, #44]	@ (8009d9c <global_stdio_init.part.0+0x34>)
 8009d6e:	4a0c      	ldr	r2, [pc, #48]	@ (8009da0 <global_stdio_init.part.0+0x38>)
 8009d70:	601a      	str	r2, [r3, #0]
 8009d72:	4620      	mov	r0, r4
 8009d74:	2200      	movs	r2, #0
 8009d76:	2104      	movs	r1, #4
 8009d78:	f7ff ff94 	bl	8009ca4 <std>
 8009d7c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009d80:	2201      	movs	r2, #1
 8009d82:	2109      	movs	r1, #9
 8009d84:	f7ff ff8e 	bl	8009ca4 <std>
 8009d88:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009d8c:	2202      	movs	r2, #2
 8009d8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d92:	2112      	movs	r1, #18
 8009d94:	f7ff bf86 	b.w	8009ca4 <std>
 8009d98:	200017d0 	.word	0x200017d0
 8009d9c:	20001698 	.word	0x20001698
 8009da0:	08009d11 	.word	0x08009d11

08009da4 <__sfp_lock_acquire>:
 8009da4:	4801      	ldr	r0, [pc, #4]	@ (8009dac <__sfp_lock_acquire+0x8>)
 8009da6:	f000 ba04 	b.w	800a1b2 <__retarget_lock_acquire_recursive>
 8009daa:	bf00      	nop
 8009dac:	200017d9 	.word	0x200017d9

08009db0 <__sfp_lock_release>:
 8009db0:	4801      	ldr	r0, [pc, #4]	@ (8009db8 <__sfp_lock_release+0x8>)
 8009db2:	f000 b9ff 	b.w	800a1b4 <__retarget_lock_release_recursive>
 8009db6:	bf00      	nop
 8009db8:	200017d9 	.word	0x200017d9

08009dbc <__sinit>:
 8009dbc:	b510      	push	{r4, lr}
 8009dbe:	4604      	mov	r4, r0
 8009dc0:	f7ff fff0 	bl	8009da4 <__sfp_lock_acquire>
 8009dc4:	6a23      	ldr	r3, [r4, #32]
 8009dc6:	b11b      	cbz	r3, 8009dd0 <__sinit+0x14>
 8009dc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009dcc:	f7ff bff0 	b.w	8009db0 <__sfp_lock_release>
 8009dd0:	4b04      	ldr	r3, [pc, #16]	@ (8009de4 <__sinit+0x28>)
 8009dd2:	6223      	str	r3, [r4, #32]
 8009dd4:	4b04      	ldr	r3, [pc, #16]	@ (8009de8 <__sinit+0x2c>)
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d1f5      	bne.n	8009dc8 <__sinit+0xc>
 8009ddc:	f7ff ffc4 	bl	8009d68 <global_stdio_init.part.0>
 8009de0:	e7f2      	b.n	8009dc8 <__sinit+0xc>
 8009de2:	bf00      	nop
 8009de4:	08009d29 	.word	0x08009d29
 8009de8:	200017d0 	.word	0x200017d0

08009dec <_fwalk_sglue>:
 8009dec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009df0:	4607      	mov	r7, r0
 8009df2:	4688      	mov	r8, r1
 8009df4:	4614      	mov	r4, r2
 8009df6:	2600      	movs	r6, #0
 8009df8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009dfc:	f1b9 0901 	subs.w	r9, r9, #1
 8009e00:	d505      	bpl.n	8009e0e <_fwalk_sglue+0x22>
 8009e02:	6824      	ldr	r4, [r4, #0]
 8009e04:	2c00      	cmp	r4, #0
 8009e06:	d1f7      	bne.n	8009df8 <_fwalk_sglue+0xc>
 8009e08:	4630      	mov	r0, r6
 8009e0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e0e:	89ab      	ldrh	r3, [r5, #12]
 8009e10:	2b01      	cmp	r3, #1
 8009e12:	d907      	bls.n	8009e24 <_fwalk_sglue+0x38>
 8009e14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009e18:	3301      	adds	r3, #1
 8009e1a:	d003      	beq.n	8009e24 <_fwalk_sglue+0x38>
 8009e1c:	4629      	mov	r1, r5
 8009e1e:	4638      	mov	r0, r7
 8009e20:	47c0      	blx	r8
 8009e22:	4306      	orrs	r6, r0
 8009e24:	3568      	adds	r5, #104	@ 0x68
 8009e26:	e7e9      	b.n	8009dfc <_fwalk_sglue+0x10>

08009e28 <iprintf>:
 8009e28:	b40f      	push	{r0, r1, r2, r3}
 8009e2a:	b507      	push	{r0, r1, r2, lr}
 8009e2c:	4906      	ldr	r1, [pc, #24]	@ (8009e48 <iprintf+0x20>)
 8009e2e:	ab04      	add	r3, sp, #16
 8009e30:	6808      	ldr	r0, [r1, #0]
 8009e32:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e36:	6881      	ldr	r1, [r0, #8]
 8009e38:	9301      	str	r3, [sp, #4]
 8009e3a:	f001 fcd5 	bl	800b7e8 <_vfiprintf_r>
 8009e3e:	b003      	add	sp, #12
 8009e40:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e44:	b004      	add	sp, #16
 8009e46:	4770      	bx	lr
 8009e48:	20000030 	.word	0x20000030

08009e4c <_puts_r>:
 8009e4c:	6a03      	ldr	r3, [r0, #32]
 8009e4e:	b570      	push	{r4, r5, r6, lr}
 8009e50:	6884      	ldr	r4, [r0, #8]
 8009e52:	4605      	mov	r5, r0
 8009e54:	460e      	mov	r6, r1
 8009e56:	b90b      	cbnz	r3, 8009e5c <_puts_r+0x10>
 8009e58:	f7ff ffb0 	bl	8009dbc <__sinit>
 8009e5c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009e5e:	07db      	lsls	r3, r3, #31
 8009e60:	d405      	bmi.n	8009e6e <_puts_r+0x22>
 8009e62:	89a3      	ldrh	r3, [r4, #12]
 8009e64:	0598      	lsls	r0, r3, #22
 8009e66:	d402      	bmi.n	8009e6e <_puts_r+0x22>
 8009e68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e6a:	f000 f9a2 	bl	800a1b2 <__retarget_lock_acquire_recursive>
 8009e6e:	89a3      	ldrh	r3, [r4, #12]
 8009e70:	0719      	lsls	r1, r3, #28
 8009e72:	d502      	bpl.n	8009e7a <_puts_r+0x2e>
 8009e74:	6923      	ldr	r3, [r4, #16]
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d135      	bne.n	8009ee6 <_puts_r+0x9a>
 8009e7a:	4621      	mov	r1, r4
 8009e7c:	4628      	mov	r0, r5
 8009e7e:	f000 f8c5 	bl	800a00c <__swsetup_r>
 8009e82:	b380      	cbz	r0, 8009ee6 <_puts_r+0x9a>
 8009e84:	f04f 35ff 	mov.w	r5, #4294967295
 8009e88:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009e8a:	07da      	lsls	r2, r3, #31
 8009e8c:	d405      	bmi.n	8009e9a <_puts_r+0x4e>
 8009e8e:	89a3      	ldrh	r3, [r4, #12]
 8009e90:	059b      	lsls	r3, r3, #22
 8009e92:	d402      	bmi.n	8009e9a <_puts_r+0x4e>
 8009e94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e96:	f000 f98d 	bl	800a1b4 <__retarget_lock_release_recursive>
 8009e9a:	4628      	mov	r0, r5
 8009e9c:	bd70      	pop	{r4, r5, r6, pc}
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	da04      	bge.n	8009eac <_puts_r+0x60>
 8009ea2:	69a2      	ldr	r2, [r4, #24]
 8009ea4:	429a      	cmp	r2, r3
 8009ea6:	dc17      	bgt.n	8009ed8 <_puts_r+0x8c>
 8009ea8:	290a      	cmp	r1, #10
 8009eaa:	d015      	beq.n	8009ed8 <_puts_r+0x8c>
 8009eac:	6823      	ldr	r3, [r4, #0]
 8009eae:	1c5a      	adds	r2, r3, #1
 8009eb0:	6022      	str	r2, [r4, #0]
 8009eb2:	7019      	strb	r1, [r3, #0]
 8009eb4:	68a3      	ldr	r3, [r4, #8]
 8009eb6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009eba:	3b01      	subs	r3, #1
 8009ebc:	60a3      	str	r3, [r4, #8]
 8009ebe:	2900      	cmp	r1, #0
 8009ec0:	d1ed      	bne.n	8009e9e <_puts_r+0x52>
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	da11      	bge.n	8009eea <_puts_r+0x9e>
 8009ec6:	4622      	mov	r2, r4
 8009ec8:	210a      	movs	r1, #10
 8009eca:	4628      	mov	r0, r5
 8009ecc:	f000 f85f 	bl	8009f8e <__swbuf_r>
 8009ed0:	3001      	adds	r0, #1
 8009ed2:	d0d7      	beq.n	8009e84 <_puts_r+0x38>
 8009ed4:	250a      	movs	r5, #10
 8009ed6:	e7d7      	b.n	8009e88 <_puts_r+0x3c>
 8009ed8:	4622      	mov	r2, r4
 8009eda:	4628      	mov	r0, r5
 8009edc:	f000 f857 	bl	8009f8e <__swbuf_r>
 8009ee0:	3001      	adds	r0, #1
 8009ee2:	d1e7      	bne.n	8009eb4 <_puts_r+0x68>
 8009ee4:	e7ce      	b.n	8009e84 <_puts_r+0x38>
 8009ee6:	3e01      	subs	r6, #1
 8009ee8:	e7e4      	b.n	8009eb4 <_puts_r+0x68>
 8009eea:	6823      	ldr	r3, [r4, #0]
 8009eec:	1c5a      	adds	r2, r3, #1
 8009eee:	6022      	str	r2, [r4, #0]
 8009ef0:	220a      	movs	r2, #10
 8009ef2:	701a      	strb	r2, [r3, #0]
 8009ef4:	e7ee      	b.n	8009ed4 <_puts_r+0x88>
	...

08009ef8 <puts>:
 8009ef8:	4b02      	ldr	r3, [pc, #8]	@ (8009f04 <puts+0xc>)
 8009efa:	4601      	mov	r1, r0
 8009efc:	6818      	ldr	r0, [r3, #0]
 8009efe:	f7ff bfa5 	b.w	8009e4c <_puts_r>
 8009f02:	bf00      	nop
 8009f04:	20000030 	.word	0x20000030

08009f08 <__sread>:
 8009f08:	b510      	push	{r4, lr}
 8009f0a:	460c      	mov	r4, r1
 8009f0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f10:	f000 f900 	bl	800a114 <_read_r>
 8009f14:	2800      	cmp	r0, #0
 8009f16:	bfab      	itete	ge
 8009f18:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009f1a:	89a3      	ldrhlt	r3, [r4, #12]
 8009f1c:	181b      	addge	r3, r3, r0
 8009f1e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009f22:	bfac      	ite	ge
 8009f24:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009f26:	81a3      	strhlt	r3, [r4, #12]
 8009f28:	bd10      	pop	{r4, pc}

08009f2a <__swrite>:
 8009f2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f2e:	461f      	mov	r7, r3
 8009f30:	898b      	ldrh	r3, [r1, #12]
 8009f32:	05db      	lsls	r3, r3, #23
 8009f34:	4605      	mov	r5, r0
 8009f36:	460c      	mov	r4, r1
 8009f38:	4616      	mov	r6, r2
 8009f3a:	d505      	bpl.n	8009f48 <__swrite+0x1e>
 8009f3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f40:	2302      	movs	r3, #2
 8009f42:	2200      	movs	r2, #0
 8009f44:	f000 f8d4 	bl	800a0f0 <_lseek_r>
 8009f48:	89a3      	ldrh	r3, [r4, #12]
 8009f4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f4e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009f52:	81a3      	strh	r3, [r4, #12]
 8009f54:	4632      	mov	r2, r6
 8009f56:	463b      	mov	r3, r7
 8009f58:	4628      	mov	r0, r5
 8009f5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f5e:	f000 b8eb 	b.w	800a138 <_write_r>

08009f62 <__sseek>:
 8009f62:	b510      	push	{r4, lr}
 8009f64:	460c      	mov	r4, r1
 8009f66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f6a:	f000 f8c1 	bl	800a0f0 <_lseek_r>
 8009f6e:	1c43      	adds	r3, r0, #1
 8009f70:	89a3      	ldrh	r3, [r4, #12]
 8009f72:	bf15      	itete	ne
 8009f74:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009f76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009f7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009f7e:	81a3      	strheq	r3, [r4, #12]
 8009f80:	bf18      	it	ne
 8009f82:	81a3      	strhne	r3, [r4, #12]
 8009f84:	bd10      	pop	{r4, pc}

08009f86 <__sclose>:
 8009f86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f8a:	f000 b8a1 	b.w	800a0d0 <_close_r>

08009f8e <__swbuf_r>:
 8009f8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f90:	460e      	mov	r6, r1
 8009f92:	4614      	mov	r4, r2
 8009f94:	4605      	mov	r5, r0
 8009f96:	b118      	cbz	r0, 8009fa0 <__swbuf_r+0x12>
 8009f98:	6a03      	ldr	r3, [r0, #32]
 8009f9a:	b90b      	cbnz	r3, 8009fa0 <__swbuf_r+0x12>
 8009f9c:	f7ff ff0e 	bl	8009dbc <__sinit>
 8009fa0:	69a3      	ldr	r3, [r4, #24]
 8009fa2:	60a3      	str	r3, [r4, #8]
 8009fa4:	89a3      	ldrh	r3, [r4, #12]
 8009fa6:	071a      	lsls	r2, r3, #28
 8009fa8:	d501      	bpl.n	8009fae <__swbuf_r+0x20>
 8009faa:	6923      	ldr	r3, [r4, #16]
 8009fac:	b943      	cbnz	r3, 8009fc0 <__swbuf_r+0x32>
 8009fae:	4621      	mov	r1, r4
 8009fb0:	4628      	mov	r0, r5
 8009fb2:	f000 f82b 	bl	800a00c <__swsetup_r>
 8009fb6:	b118      	cbz	r0, 8009fc0 <__swbuf_r+0x32>
 8009fb8:	f04f 37ff 	mov.w	r7, #4294967295
 8009fbc:	4638      	mov	r0, r7
 8009fbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fc0:	6823      	ldr	r3, [r4, #0]
 8009fc2:	6922      	ldr	r2, [r4, #16]
 8009fc4:	1a98      	subs	r0, r3, r2
 8009fc6:	6963      	ldr	r3, [r4, #20]
 8009fc8:	b2f6      	uxtb	r6, r6
 8009fca:	4283      	cmp	r3, r0
 8009fcc:	4637      	mov	r7, r6
 8009fce:	dc05      	bgt.n	8009fdc <__swbuf_r+0x4e>
 8009fd0:	4621      	mov	r1, r4
 8009fd2:	4628      	mov	r0, r5
 8009fd4:	f001 fda4 	bl	800bb20 <_fflush_r>
 8009fd8:	2800      	cmp	r0, #0
 8009fda:	d1ed      	bne.n	8009fb8 <__swbuf_r+0x2a>
 8009fdc:	68a3      	ldr	r3, [r4, #8]
 8009fde:	3b01      	subs	r3, #1
 8009fe0:	60a3      	str	r3, [r4, #8]
 8009fe2:	6823      	ldr	r3, [r4, #0]
 8009fe4:	1c5a      	adds	r2, r3, #1
 8009fe6:	6022      	str	r2, [r4, #0]
 8009fe8:	701e      	strb	r6, [r3, #0]
 8009fea:	6962      	ldr	r2, [r4, #20]
 8009fec:	1c43      	adds	r3, r0, #1
 8009fee:	429a      	cmp	r2, r3
 8009ff0:	d004      	beq.n	8009ffc <__swbuf_r+0x6e>
 8009ff2:	89a3      	ldrh	r3, [r4, #12]
 8009ff4:	07db      	lsls	r3, r3, #31
 8009ff6:	d5e1      	bpl.n	8009fbc <__swbuf_r+0x2e>
 8009ff8:	2e0a      	cmp	r6, #10
 8009ffa:	d1df      	bne.n	8009fbc <__swbuf_r+0x2e>
 8009ffc:	4621      	mov	r1, r4
 8009ffe:	4628      	mov	r0, r5
 800a000:	f001 fd8e 	bl	800bb20 <_fflush_r>
 800a004:	2800      	cmp	r0, #0
 800a006:	d0d9      	beq.n	8009fbc <__swbuf_r+0x2e>
 800a008:	e7d6      	b.n	8009fb8 <__swbuf_r+0x2a>
	...

0800a00c <__swsetup_r>:
 800a00c:	b538      	push	{r3, r4, r5, lr}
 800a00e:	4b29      	ldr	r3, [pc, #164]	@ (800a0b4 <__swsetup_r+0xa8>)
 800a010:	4605      	mov	r5, r0
 800a012:	6818      	ldr	r0, [r3, #0]
 800a014:	460c      	mov	r4, r1
 800a016:	b118      	cbz	r0, 800a020 <__swsetup_r+0x14>
 800a018:	6a03      	ldr	r3, [r0, #32]
 800a01a:	b90b      	cbnz	r3, 800a020 <__swsetup_r+0x14>
 800a01c:	f7ff fece 	bl	8009dbc <__sinit>
 800a020:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a024:	0719      	lsls	r1, r3, #28
 800a026:	d422      	bmi.n	800a06e <__swsetup_r+0x62>
 800a028:	06da      	lsls	r2, r3, #27
 800a02a:	d407      	bmi.n	800a03c <__swsetup_r+0x30>
 800a02c:	2209      	movs	r2, #9
 800a02e:	602a      	str	r2, [r5, #0]
 800a030:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a034:	81a3      	strh	r3, [r4, #12]
 800a036:	f04f 30ff 	mov.w	r0, #4294967295
 800a03a:	e033      	b.n	800a0a4 <__swsetup_r+0x98>
 800a03c:	0758      	lsls	r0, r3, #29
 800a03e:	d512      	bpl.n	800a066 <__swsetup_r+0x5a>
 800a040:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a042:	b141      	cbz	r1, 800a056 <__swsetup_r+0x4a>
 800a044:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a048:	4299      	cmp	r1, r3
 800a04a:	d002      	beq.n	800a052 <__swsetup_r+0x46>
 800a04c:	4628      	mov	r0, r5
 800a04e:	f000 ff1f 	bl	800ae90 <_free_r>
 800a052:	2300      	movs	r3, #0
 800a054:	6363      	str	r3, [r4, #52]	@ 0x34
 800a056:	89a3      	ldrh	r3, [r4, #12]
 800a058:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a05c:	81a3      	strh	r3, [r4, #12]
 800a05e:	2300      	movs	r3, #0
 800a060:	6063      	str	r3, [r4, #4]
 800a062:	6923      	ldr	r3, [r4, #16]
 800a064:	6023      	str	r3, [r4, #0]
 800a066:	89a3      	ldrh	r3, [r4, #12]
 800a068:	f043 0308 	orr.w	r3, r3, #8
 800a06c:	81a3      	strh	r3, [r4, #12]
 800a06e:	6923      	ldr	r3, [r4, #16]
 800a070:	b94b      	cbnz	r3, 800a086 <__swsetup_r+0x7a>
 800a072:	89a3      	ldrh	r3, [r4, #12]
 800a074:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a078:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a07c:	d003      	beq.n	800a086 <__swsetup_r+0x7a>
 800a07e:	4621      	mov	r1, r4
 800a080:	4628      	mov	r0, r5
 800a082:	f001 fdad 	bl	800bbe0 <__smakebuf_r>
 800a086:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a08a:	f013 0201 	ands.w	r2, r3, #1
 800a08e:	d00a      	beq.n	800a0a6 <__swsetup_r+0x9a>
 800a090:	2200      	movs	r2, #0
 800a092:	60a2      	str	r2, [r4, #8]
 800a094:	6962      	ldr	r2, [r4, #20]
 800a096:	4252      	negs	r2, r2
 800a098:	61a2      	str	r2, [r4, #24]
 800a09a:	6922      	ldr	r2, [r4, #16]
 800a09c:	b942      	cbnz	r2, 800a0b0 <__swsetup_r+0xa4>
 800a09e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a0a2:	d1c5      	bne.n	800a030 <__swsetup_r+0x24>
 800a0a4:	bd38      	pop	{r3, r4, r5, pc}
 800a0a6:	0799      	lsls	r1, r3, #30
 800a0a8:	bf58      	it	pl
 800a0aa:	6962      	ldrpl	r2, [r4, #20]
 800a0ac:	60a2      	str	r2, [r4, #8]
 800a0ae:	e7f4      	b.n	800a09a <__swsetup_r+0x8e>
 800a0b0:	2000      	movs	r0, #0
 800a0b2:	e7f7      	b.n	800a0a4 <__swsetup_r+0x98>
 800a0b4:	20000030 	.word	0x20000030

0800a0b8 <memset>:
 800a0b8:	4402      	add	r2, r0
 800a0ba:	4603      	mov	r3, r0
 800a0bc:	4293      	cmp	r3, r2
 800a0be:	d100      	bne.n	800a0c2 <memset+0xa>
 800a0c0:	4770      	bx	lr
 800a0c2:	f803 1b01 	strb.w	r1, [r3], #1
 800a0c6:	e7f9      	b.n	800a0bc <memset+0x4>

0800a0c8 <_localeconv_r>:
 800a0c8:	4800      	ldr	r0, [pc, #0]	@ (800a0cc <_localeconv_r+0x4>)
 800a0ca:	4770      	bx	lr
 800a0cc:	20000170 	.word	0x20000170

0800a0d0 <_close_r>:
 800a0d0:	b538      	push	{r3, r4, r5, lr}
 800a0d2:	4d06      	ldr	r5, [pc, #24]	@ (800a0ec <_close_r+0x1c>)
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	4604      	mov	r4, r0
 800a0d8:	4608      	mov	r0, r1
 800a0da:	602b      	str	r3, [r5, #0]
 800a0dc:	f7f8 fdaa 	bl	8002c34 <_close>
 800a0e0:	1c43      	adds	r3, r0, #1
 800a0e2:	d102      	bne.n	800a0ea <_close_r+0x1a>
 800a0e4:	682b      	ldr	r3, [r5, #0]
 800a0e6:	b103      	cbz	r3, 800a0ea <_close_r+0x1a>
 800a0e8:	6023      	str	r3, [r4, #0]
 800a0ea:	bd38      	pop	{r3, r4, r5, pc}
 800a0ec:	200017d4 	.word	0x200017d4

0800a0f0 <_lseek_r>:
 800a0f0:	b538      	push	{r3, r4, r5, lr}
 800a0f2:	4d07      	ldr	r5, [pc, #28]	@ (800a110 <_lseek_r+0x20>)
 800a0f4:	4604      	mov	r4, r0
 800a0f6:	4608      	mov	r0, r1
 800a0f8:	4611      	mov	r1, r2
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	602a      	str	r2, [r5, #0]
 800a0fe:	461a      	mov	r2, r3
 800a100:	f7f8 fdbf 	bl	8002c82 <_lseek>
 800a104:	1c43      	adds	r3, r0, #1
 800a106:	d102      	bne.n	800a10e <_lseek_r+0x1e>
 800a108:	682b      	ldr	r3, [r5, #0]
 800a10a:	b103      	cbz	r3, 800a10e <_lseek_r+0x1e>
 800a10c:	6023      	str	r3, [r4, #0]
 800a10e:	bd38      	pop	{r3, r4, r5, pc}
 800a110:	200017d4 	.word	0x200017d4

0800a114 <_read_r>:
 800a114:	b538      	push	{r3, r4, r5, lr}
 800a116:	4d07      	ldr	r5, [pc, #28]	@ (800a134 <_read_r+0x20>)
 800a118:	4604      	mov	r4, r0
 800a11a:	4608      	mov	r0, r1
 800a11c:	4611      	mov	r1, r2
 800a11e:	2200      	movs	r2, #0
 800a120:	602a      	str	r2, [r5, #0]
 800a122:	461a      	mov	r2, r3
 800a124:	f7f8 fd4d 	bl	8002bc2 <_read>
 800a128:	1c43      	adds	r3, r0, #1
 800a12a:	d102      	bne.n	800a132 <_read_r+0x1e>
 800a12c:	682b      	ldr	r3, [r5, #0]
 800a12e:	b103      	cbz	r3, 800a132 <_read_r+0x1e>
 800a130:	6023      	str	r3, [r4, #0]
 800a132:	bd38      	pop	{r3, r4, r5, pc}
 800a134:	200017d4 	.word	0x200017d4

0800a138 <_write_r>:
 800a138:	b538      	push	{r3, r4, r5, lr}
 800a13a:	4d07      	ldr	r5, [pc, #28]	@ (800a158 <_write_r+0x20>)
 800a13c:	4604      	mov	r4, r0
 800a13e:	4608      	mov	r0, r1
 800a140:	4611      	mov	r1, r2
 800a142:	2200      	movs	r2, #0
 800a144:	602a      	str	r2, [r5, #0]
 800a146:	461a      	mov	r2, r3
 800a148:	f7f8 fd58 	bl	8002bfc <_write>
 800a14c:	1c43      	adds	r3, r0, #1
 800a14e:	d102      	bne.n	800a156 <_write_r+0x1e>
 800a150:	682b      	ldr	r3, [r5, #0]
 800a152:	b103      	cbz	r3, 800a156 <_write_r+0x1e>
 800a154:	6023      	str	r3, [r4, #0]
 800a156:	bd38      	pop	{r3, r4, r5, pc}
 800a158:	200017d4 	.word	0x200017d4

0800a15c <__errno>:
 800a15c:	4b01      	ldr	r3, [pc, #4]	@ (800a164 <__errno+0x8>)
 800a15e:	6818      	ldr	r0, [r3, #0]
 800a160:	4770      	bx	lr
 800a162:	bf00      	nop
 800a164:	20000030 	.word	0x20000030

0800a168 <__libc_init_array>:
 800a168:	b570      	push	{r4, r5, r6, lr}
 800a16a:	4d0d      	ldr	r5, [pc, #52]	@ (800a1a0 <__libc_init_array+0x38>)
 800a16c:	4c0d      	ldr	r4, [pc, #52]	@ (800a1a4 <__libc_init_array+0x3c>)
 800a16e:	1b64      	subs	r4, r4, r5
 800a170:	10a4      	asrs	r4, r4, #2
 800a172:	2600      	movs	r6, #0
 800a174:	42a6      	cmp	r6, r4
 800a176:	d109      	bne.n	800a18c <__libc_init_array+0x24>
 800a178:	4d0b      	ldr	r5, [pc, #44]	@ (800a1a8 <__libc_init_array+0x40>)
 800a17a:	4c0c      	ldr	r4, [pc, #48]	@ (800a1ac <__libc_init_array+0x44>)
 800a17c:	f001 fe2a 	bl	800bdd4 <_init>
 800a180:	1b64      	subs	r4, r4, r5
 800a182:	10a4      	asrs	r4, r4, #2
 800a184:	2600      	movs	r6, #0
 800a186:	42a6      	cmp	r6, r4
 800a188:	d105      	bne.n	800a196 <__libc_init_array+0x2e>
 800a18a:	bd70      	pop	{r4, r5, r6, pc}
 800a18c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a190:	4798      	blx	r3
 800a192:	3601      	adds	r6, #1
 800a194:	e7ee      	b.n	800a174 <__libc_init_array+0xc>
 800a196:	f855 3b04 	ldr.w	r3, [r5], #4
 800a19a:	4798      	blx	r3
 800a19c:	3601      	adds	r6, #1
 800a19e:	e7f2      	b.n	800a186 <__libc_init_array+0x1e>
 800a1a0:	0800c87c 	.word	0x0800c87c
 800a1a4:	0800c87c 	.word	0x0800c87c
 800a1a8:	0800c87c 	.word	0x0800c87c
 800a1ac:	0800c880 	.word	0x0800c880

0800a1b0 <__retarget_lock_init_recursive>:
 800a1b0:	4770      	bx	lr

0800a1b2 <__retarget_lock_acquire_recursive>:
 800a1b2:	4770      	bx	lr

0800a1b4 <__retarget_lock_release_recursive>:
 800a1b4:	4770      	bx	lr
	...

0800a1b8 <__assert_func>:
 800a1b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a1ba:	4614      	mov	r4, r2
 800a1bc:	461a      	mov	r2, r3
 800a1be:	4b09      	ldr	r3, [pc, #36]	@ (800a1e4 <__assert_func+0x2c>)
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	4605      	mov	r5, r0
 800a1c4:	68d8      	ldr	r0, [r3, #12]
 800a1c6:	b954      	cbnz	r4, 800a1de <__assert_func+0x26>
 800a1c8:	4b07      	ldr	r3, [pc, #28]	@ (800a1e8 <__assert_func+0x30>)
 800a1ca:	461c      	mov	r4, r3
 800a1cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a1d0:	9100      	str	r1, [sp, #0]
 800a1d2:	462b      	mov	r3, r5
 800a1d4:	4905      	ldr	r1, [pc, #20]	@ (800a1ec <__assert_func+0x34>)
 800a1d6:	f001 fccb 	bl	800bb70 <fiprintf>
 800a1da:	f001 fd7d 	bl	800bcd8 <abort>
 800a1de:	4b04      	ldr	r3, [pc, #16]	@ (800a1f0 <__assert_func+0x38>)
 800a1e0:	e7f4      	b.n	800a1cc <__assert_func+0x14>
 800a1e2:	bf00      	nop
 800a1e4:	20000030 	.word	0x20000030
 800a1e8:	0800c573 	.word	0x0800c573
 800a1ec:	0800c545 	.word	0x0800c545
 800a1f0:	0800c538 	.word	0x0800c538

0800a1f4 <quorem>:
 800a1f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1f8:	6903      	ldr	r3, [r0, #16]
 800a1fa:	690c      	ldr	r4, [r1, #16]
 800a1fc:	42a3      	cmp	r3, r4
 800a1fe:	4607      	mov	r7, r0
 800a200:	db7e      	blt.n	800a300 <quorem+0x10c>
 800a202:	3c01      	subs	r4, #1
 800a204:	f101 0814 	add.w	r8, r1, #20
 800a208:	00a3      	lsls	r3, r4, #2
 800a20a:	f100 0514 	add.w	r5, r0, #20
 800a20e:	9300      	str	r3, [sp, #0]
 800a210:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a214:	9301      	str	r3, [sp, #4]
 800a216:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a21a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a21e:	3301      	adds	r3, #1
 800a220:	429a      	cmp	r2, r3
 800a222:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a226:	fbb2 f6f3 	udiv	r6, r2, r3
 800a22a:	d32e      	bcc.n	800a28a <quorem+0x96>
 800a22c:	f04f 0a00 	mov.w	sl, #0
 800a230:	46c4      	mov	ip, r8
 800a232:	46ae      	mov	lr, r5
 800a234:	46d3      	mov	fp, sl
 800a236:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a23a:	b298      	uxth	r0, r3
 800a23c:	fb06 a000 	mla	r0, r6, r0, sl
 800a240:	0c02      	lsrs	r2, r0, #16
 800a242:	0c1b      	lsrs	r3, r3, #16
 800a244:	fb06 2303 	mla	r3, r6, r3, r2
 800a248:	f8de 2000 	ldr.w	r2, [lr]
 800a24c:	b280      	uxth	r0, r0
 800a24e:	b292      	uxth	r2, r2
 800a250:	1a12      	subs	r2, r2, r0
 800a252:	445a      	add	r2, fp
 800a254:	f8de 0000 	ldr.w	r0, [lr]
 800a258:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a25c:	b29b      	uxth	r3, r3
 800a25e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a262:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a266:	b292      	uxth	r2, r2
 800a268:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a26c:	45e1      	cmp	r9, ip
 800a26e:	f84e 2b04 	str.w	r2, [lr], #4
 800a272:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a276:	d2de      	bcs.n	800a236 <quorem+0x42>
 800a278:	9b00      	ldr	r3, [sp, #0]
 800a27a:	58eb      	ldr	r3, [r5, r3]
 800a27c:	b92b      	cbnz	r3, 800a28a <quorem+0x96>
 800a27e:	9b01      	ldr	r3, [sp, #4]
 800a280:	3b04      	subs	r3, #4
 800a282:	429d      	cmp	r5, r3
 800a284:	461a      	mov	r2, r3
 800a286:	d32f      	bcc.n	800a2e8 <quorem+0xf4>
 800a288:	613c      	str	r4, [r7, #16]
 800a28a:	4638      	mov	r0, r7
 800a28c:	f001 f97a 	bl	800b584 <__mcmp>
 800a290:	2800      	cmp	r0, #0
 800a292:	db25      	blt.n	800a2e0 <quorem+0xec>
 800a294:	4629      	mov	r1, r5
 800a296:	2000      	movs	r0, #0
 800a298:	f858 2b04 	ldr.w	r2, [r8], #4
 800a29c:	f8d1 c000 	ldr.w	ip, [r1]
 800a2a0:	fa1f fe82 	uxth.w	lr, r2
 800a2a4:	fa1f f38c 	uxth.w	r3, ip
 800a2a8:	eba3 030e 	sub.w	r3, r3, lr
 800a2ac:	4403      	add	r3, r0
 800a2ae:	0c12      	lsrs	r2, r2, #16
 800a2b0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a2b4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a2b8:	b29b      	uxth	r3, r3
 800a2ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a2be:	45c1      	cmp	r9, r8
 800a2c0:	f841 3b04 	str.w	r3, [r1], #4
 800a2c4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a2c8:	d2e6      	bcs.n	800a298 <quorem+0xa4>
 800a2ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a2ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a2d2:	b922      	cbnz	r2, 800a2de <quorem+0xea>
 800a2d4:	3b04      	subs	r3, #4
 800a2d6:	429d      	cmp	r5, r3
 800a2d8:	461a      	mov	r2, r3
 800a2da:	d30b      	bcc.n	800a2f4 <quorem+0x100>
 800a2dc:	613c      	str	r4, [r7, #16]
 800a2de:	3601      	adds	r6, #1
 800a2e0:	4630      	mov	r0, r6
 800a2e2:	b003      	add	sp, #12
 800a2e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2e8:	6812      	ldr	r2, [r2, #0]
 800a2ea:	3b04      	subs	r3, #4
 800a2ec:	2a00      	cmp	r2, #0
 800a2ee:	d1cb      	bne.n	800a288 <quorem+0x94>
 800a2f0:	3c01      	subs	r4, #1
 800a2f2:	e7c6      	b.n	800a282 <quorem+0x8e>
 800a2f4:	6812      	ldr	r2, [r2, #0]
 800a2f6:	3b04      	subs	r3, #4
 800a2f8:	2a00      	cmp	r2, #0
 800a2fa:	d1ef      	bne.n	800a2dc <quorem+0xe8>
 800a2fc:	3c01      	subs	r4, #1
 800a2fe:	e7ea      	b.n	800a2d6 <quorem+0xe2>
 800a300:	2000      	movs	r0, #0
 800a302:	e7ee      	b.n	800a2e2 <quorem+0xee>
 800a304:	0000      	movs	r0, r0
	...

0800a308 <_dtoa_r>:
 800a308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a30c:	69c7      	ldr	r7, [r0, #28]
 800a30e:	b099      	sub	sp, #100	@ 0x64
 800a310:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a314:	ec55 4b10 	vmov	r4, r5, d0
 800a318:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800a31a:	9109      	str	r1, [sp, #36]	@ 0x24
 800a31c:	4683      	mov	fp, r0
 800a31e:	920e      	str	r2, [sp, #56]	@ 0x38
 800a320:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a322:	b97f      	cbnz	r7, 800a344 <_dtoa_r+0x3c>
 800a324:	2010      	movs	r0, #16
 800a326:	f000 fdfd 	bl	800af24 <malloc>
 800a32a:	4602      	mov	r2, r0
 800a32c:	f8cb 001c 	str.w	r0, [fp, #28]
 800a330:	b920      	cbnz	r0, 800a33c <_dtoa_r+0x34>
 800a332:	4ba7      	ldr	r3, [pc, #668]	@ (800a5d0 <_dtoa_r+0x2c8>)
 800a334:	21ef      	movs	r1, #239	@ 0xef
 800a336:	48a7      	ldr	r0, [pc, #668]	@ (800a5d4 <_dtoa_r+0x2cc>)
 800a338:	f7ff ff3e 	bl	800a1b8 <__assert_func>
 800a33c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a340:	6007      	str	r7, [r0, #0]
 800a342:	60c7      	str	r7, [r0, #12]
 800a344:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a348:	6819      	ldr	r1, [r3, #0]
 800a34a:	b159      	cbz	r1, 800a364 <_dtoa_r+0x5c>
 800a34c:	685a      	ldr	r2, [r3, #4]
 800a34e:	604a      	str	r2, [r1, #4]
 800a350:	2301      	movs	r3, #1
 800a352:	4093      	lsls	r3, r2
 800a354:	608b      	str	r3, [r1, #8]
 800a356:	4658      	mov	r0, fp
 800a358:	f000 feda 	bl	800b110 <_Bfree>
 800a35c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a360:	2200      	movs	r2, #0
 800a362:	601a      	str	r2, [r3, #0]
 800a364:	1e2b      	subs	r3, r5, #0
 800a366:	bfb9      	ittee	lt
 800a368:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a36c:	9303      	strlt	r3, [sp, #12]
 800a36e:	2300      	movge	r3, #0
 800a370:	6033      	strge	r3, [r6, #0]
 800a372:	9f03      	ldr	r7, [sp, #12]
 800a374:	4b98      	ldr	r3, [pc, #608]	@ (800a5d8 <_dtoa_r+0x2d0>)
 800a376:	bfbc      	itt	lt
 800a378:	2201      	movlt	r2, #1
 800a37a:	6032      	strlt	r2, [r6, #0]
 800a37c:	43bb      	bics	r3, r7
 800a37e:	d112      	bne.n	800a3a6 <_dtoa_r+0x9e>
 800a380:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a382:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a386:	6013      	str	r3, [r2, #0]
 800a388:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a38c:	4323      	orrs	r3, r4
 800a38e:	f000 854d 	beq.w	800ae2c <_dtoa_r+0xb24>
 800a392:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a394:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a5ec <_dtoa_r+0x2e4>
 800a398:	2b00      	cmp	r3, #0
 800a39a:	f000 854f 	beq.w	800ae3c <_dtoa_r+0xb34>
 800a39e:	f10a 0303 	add.w	r3, sl, #3
 800a3a2:	f000 bd49 	b.w	800ae38 <_dtoa_r+0xb30>
 800a3a6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	ec51 0b17 	vmov	r0, r1, d7
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800a3b6:	f7f6 fb8f 	bl	8000ad8 <__aeabi_dcmpeq>
 800a3ba:	4680      	mov	r8, r0
 800a3bc:	b158      	cbz	r0, 800a3d6 <_dtoa_r+0xce>
 800a3be:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	6013      	str	r3, [r2, #0]
 800a3c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a3c6:	b113      	cbz	r3, 800a3ce <_dtoa_r+0xc6>
 800a3c8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a3ca:	4b84      	ldr	r3, [pc, #528]	@ (800a5dc <_dtoa_r+0x2d4>)
 800a3cc:	6013      	str	r3, [r2, #0]
 800a3ce:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800a5f0 <_dtoa_r+0x2e8>
 800a3d2:	f000 bd33 	b.w	800ae3c <_dtoa_r+0xb34>
 800a3d6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a3da:	aa16      	add	r2, sp, #88	@ 0x58
 800a3dc:	a917      	add	r1, sp, #92	@ 0x5c
 800a3de:	4658      	mov	r0, fp
 800a3e0:	f001 f980 	bl	800b6e4 <__d2b>
 800a3e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a3e8:	4681      	mov	r9, r0
 800a3ea:	2e00      	cmp	r6, #0
 800a3ec:	d077      	beq.n	800a4de <_dtoa_r+0x1d6>
 800a3ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a3f0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800a3f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a3f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a3fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a400:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a404:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a408:	4619      	mov	r1, r3
 800a40a:	2200      	movs	r2, #0
 800a40c:	4b74      	ldr	r3, [pc, #464]	@ (800a5e0 <_dtoa_r+0x2d8>)
 800a40e:	f7f5 ff43 	bl	8000298 <__aeabi_dsub>
 800a412:	a369      	add	r3, pc, #420	@ (adr r3, 800a5b8 <_dtoa_r+0x2b0>)
 800a414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a418:	f7f6 f8f6 	bl	8000608 <__aeabi_dmul>
 800a41c:	a368      	add	r3, pc, #416	@ (adr r3, 800a5c0 <_dtoa_r+0x2b8>)
 800a41e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a422:	f7f5 ff3b 	bl	800029c <__adddf3>
 800a426:	4604      	mov	r4, r0
 800a428:	4630      	mov	r0, r6
 800a42a:	460d      	mov	r5, r1
 800a42c:	f7f6 f882 	bl	8000534 <__aeabi_i2d>
 800a430:	a365      	add	r3, pc, #404	@ (adr r3, 800a5c8 <_dtoa_r+0x2c0>)
 800a432:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a436:	f7f6 f8e7 	bl	8000608 <__aeabi_dmul>
 800a43a:	4602      	mov	r2, r0
 800a43c:	460b      	mov	r3, r1
 800a43e:	4620      	mov	r0, r4
 800a440:	4629      	mov	r1, r5
 800a442:	f7f5 ff2b 	bl	800029c <__adddf3>
 800a446:	4604      	mov	r4, r0
 800a448:	460d      	mov	r5, r1
 800a44a:	f7f6 fb8d 	bl	8000b68 <__aeabi_d2iz>
 800a44e:	2200      	movs	r2, #0
 800a450:	4607      	mov	r7, r0
 800a452:	2300      	movs	r3, #0
 800a454:	4620      	mov	r0, r4
 800a456:	4629      	mov	r1, r5
 800a458:	f7f6 fb48 	bl	8000aec <__aeabi_dcmplt>
 800a45c:	b140      	cbz	r0, 800a470 <_dtoa_r+0x168>
 800a45e:	4638      	mov	r0, r7
 800a460:	f7f6 f868 	bl	8000534 <__aeabi_i2d>
 800a464:	4622      	mov	r2, r4
 800a466:	462b      	mov	r3, r5
 800a468:	f7f6 fb36 	bl	8000ad8 <__aeabi_dcmpeq>
 800a46c:	b900      	cbnz	r0, 800a470 <_dtoa_r+0x168>
 800a46e:	3f01      	subs	r7, #1
 800a470:	2f16      	cmp	r7, #22
 800a472:	d851      	bhi.n	800a518 <_dtoa_r+0x210>
 800a474:	4b5b      	ldr	r3, [pc, #364]	@ (800a5e4 <_dtoa_r+0x2dc>)
 800a476:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a47a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a47e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a482:	f7f6 fb33 	bl	8000aec <__aeabi_dcmplt>
 800a486:	2800      	cmp	r0, #0
 800a488:	d048      	beq.n	800a51c <_dtoa_r+0x214>
 800a48a:	3f01      	subs	r7, #1
 800a48c:	2300      	movs	r3, #0
 800a48e:	9312      	str	r3, [sp, #72]	@ 0x48
 800a490:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a492:	1b9b      	subs	r3, r3, r6
 800a494:	1e5a      	subs	r2, r3, #1
 800a496:	bf44      	itt	mi
 800a498:	f1c3 0801 	rsbmi	r8, r3, #1
 800a49c:	2300      	movmi	r3, #0
 800a49e:	9208      	str	r2, [sp, #32]
 800a4a0:	bf54      	ite	pl
 800a4a2:	f04f 0800 	movpl.w	r8, #0
 800a4a6:	9308      	strmi	r3, [sp, #32]
 800a4a8:	2f00      	cmp	r7, #0
 800a4aa:	db39      	blt.n	800a520 <_dtoa_r+0x218>
 800a4ac:	9b08      	ldr	r3, [sp, #32]
 800a4ae:	970f      	str	r7, [sp, #60]	@ 0x3c
 800a4b0:	443b      	add	r3, r7
 800a4b2:	9308      	str	r3, [sp, #32]
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a4b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4ba:	2b09      	cmp	r3, #9
 800a4bc:	d864      	bhi.n	800a588 <_dtoa_r+0x280>
 800a4be:	2b05      	cmp	r3, #5
 800a4c0:	bfc4      	itt	gt
 800a4c2:	3b04      	subgt	r3, #4
 800a4c4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800a4c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4c8:	f1a3 0302 	sub.w	r3, r3, #2
 800a4cc:	bfcc      	ite	gt
 800a4ce:	2400      	movgt	r4, #0
 800a4d0:	2401      	movle	r4, #1
 800a4d2:	2b03      	cmp	r3, #3
 800a4d4:	d863      	bhi.n	800a59e <_dtoa_r+0x296>
 800a4d6:	e8df f003 	tbb	[pc, r3]
 800a4da:	372a      	.short	0x372a
 800a4dc:	5535      	.short	0x5535
 800a4de:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800a4e2:	441e      	add	r6, r3
 800a4e4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a4e8:	2b20      	cmp	r3, #32
 800a4ea:	bfc1      	itttt	gt
 800a4ec:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a4f0:	409f      	lslgt	r7, r3
 800a4f2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a4f6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a4fa:	bfd6      	itet	le
 800a4fc:	f1c3 0320 	rsble	r3, r3, #32
 800a500:	ea47 0003 	orrgt.w	r0, r7, r3
 800a504:	fa04 f003 	lslle.w	r0, r4, r3
 800a508:	f7f6 f804 	bl	8000514 <__aeabi_ui2d>
 800a50c:	2201      	movs	r2, #1
 800a50e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a512:	3e01      	subs	r6, #1
 800a514:	9214      	str	r2, [sp, #80]	@ 0x50
 800a516:	e777      	b.n	800a408 <_dtoa_r+0x100>
 800a518:	2301      	movs	r3, #1
 800a51a:	e7b8      	b.n	800a48e <_dtoa_r+0x186>
 800a51c:	9012      	str	r0, [sp, #72]	@ 0x48
 800a51e:	e7b7      	b.n	800a490 <_dtoa_r+0x188>
 800a520:	427b      	negs	r3, r7
 800a522:	930a      	str	r3, [sp, #40]	@ 0x28
 800a524:	2300      	movs	r3, #0
 800a526:	eba8 0807 	sub.w	r8, r8, r7
 800a52a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a52c:	e7c4      	b.n	800a4b8 <_dtoa_r+0x1b0>
 800a52e:	2300      	movs	r3, #0
 800a530:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a532:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a534:	2b00      	cmp	r3, #0
 800a536:	dc35      	bgt.n	800a5a4 <_dtoa_r+0x29c>
 800a538:	2301      	movs	r3, #1
 800a53a:	9300      	str	r3, [sp, #0]
 800a53c:	9307      	str	r3, [sp, #28]
 800a53e:	461a      	mov	r2, r3
 800a540:	920e      	str	r2, [sp, #56]	@ 0x38
 800a542:	e00b      	b.n	800a55c <_dtoa_r+0x254>
 800a544:	2301      	movs	r3, #1
 800a546:	e7f3      	b.n	800a530 <_dtoa_r+0x228>
 800a548:	2300      	movs	r3, #0
 800a54a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a54c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a54e:	18fb      	adds	r3, r7, r3
 800a550:	9300      	str	r3, [sp, #0]
 800a552:	3301      	adds	r3, #1
 800a554:	2b01      	cmp	r3, #1
 800a556:	9307      	str	r3, [sp, #28]
 800a558:	bfb8      	it	lt
 800a55a:	2301      	movlt	r3, #1
 800a55c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a560:	2100      	movs	r1, #0
 800a562:	2204      	movs	r2, #4
 800a564:	f102 0514 	add.w	r5, r2, #20
 800a568:	429d      	cmp	r5, r3
 800a56a:	d91f      	bls.n	800a5ac <_dtoa_r+0x2a4>
 800a56c:	6041      	str	r1, [r0, #4]
 800a56e:	4658      	mov	r0, fp
 800a570:	f000 fd8e 	bl	800b090 <_Balloc>
 800a574:	4682      	mov	sl, r0
 800a576:	2800      	cmp	r0, #0
 800a578:	d13c      	bne.n	800a5f4 <_dtoa_r+0x2ec>
 800a57a:	4b1b      	ldr	r3, [pc, #108]	@ (800a5e8 <_dtoa_r+0x2e0>)
 800a57c:	4602      	mov	r2, r0
 800a57e:	f240 11af 	movw	r1, #431	@ 0x1af
 800a582:	e6d8      	b.n	800a336 <_dtoa_r+0x2e>
 800a584:	2301      	movs	r3, #1
 800a586:	e7e0      	b.n	800a54a <_dtoa_r+0x242>
 800a588:	2401      	movs	r4, #1
 800a58a:	2300      	movs	r3, #0
 800a58c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a58e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a590:	f04f 33ff 	mov.w	r3, #4294967295
 800a594:	9300      	str	r3, [sp, #0]
 800a596:	9307      	str	r3, [sp, #28]
 800a598:	2200      	movs	r2, #0
 800a59a:	2312      	movs	r3, #18
 800a59c:	e7d0      	b.n	800a540 <_dtoa_r+0x238>
 800a59e:	2301      	movs	r3, #1
 800a5a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a5a2:	e7f5      	b.n	800a590 <_dtoa_r+0x288>
 800a5a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a5a6:	9300      	str	r3, [sp, #0]
 800a5a8:	9307      	str	r3, [sp, #28]
 800a5aa:	e7d7      	b.n	800a55c <_dtoa_r+0x254>
 800a5ac:	3101      	adds	r1, #1
 800a5ae:	0052      	lsls	r2, r2, #1
 800a5b0:	e7d8      	b.n	800a564 <_dtoa_r+0x25c>
 800a5b2:	bf00      	nop
 800a5b4:	f3af 8000 	nop.w
 800a5b8:	636f4361 	.word	0x636f4361
 800a5bc:	3fd287a7 	.word	0x3fd287a7
 800a5c0:	8b60c8b3 	.word	0x8b60c8b3
 800a5c4:	3fc68a28 	.word	0x3fc68a28
 800a5c8:	509f79fb 	.word	0x509f79fb
 800a5cc:	3fd34413 	.word	0x3fd34413
 800a5d0:	0800c581 	.word	0x0800c581
 800a5d4:	0800c598 	.word	0x0800c598
 800a5d8:	7ff00000 	.word	0x7ff00000
 800a5dc:	0800c515 	.word	0x0800c515
 800a5e0:	3ff80000 	.word	0x3ff80000
 800a5e4:	0800c690 	.word	0x0800c690
 800a5e8:	0800c5f0 	.word	0x0800c5f0
 800a5ec:	0800c57d 	.word	0x0800c57d
 800a5f0:	0800c514 	.word	0x0800c514
 800a5f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a5f8:	6018      	str	r0, [r3, #0]
 800a5fa:	9b07      	ldr	r3, [sp, #28]
 800a5fc:	2b0e      	cmp	r3, #14
 800a5fe:	f200 80a4 	bhi.w	800a74a <_dtoa_r+0x442>
 800a602:	2c00      	cmp	r4, #0
 800a604:	f000 80a1 	beq.w	800a74a <_dtoa_r+0x442>
 800a608:	2f00      	cmp	r7, #0
 800a60a:	dd33      	ble.n	800a674 <_dtoa_r+0x36c>
 800a60c:	4bad      	ldr	r3, [pc, #692]	@ (800a8c4 <_dtoa_r+0x5bc>)
 800a60e:	f007 020f 	and.w	r2, r7, #15
 800a612:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a616:	ed93 7b00 	vldr	d7, [r3]
 800a61a:	05f8      	lsls	r0, r7, #23
 800a61c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a620:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a624:	d516      	bpl.n	800a654 <_dtoa_r+0x34c>
 800a626:	4ba8      	ldr	r3, [pc, #672]	@ (800a8c8 <_dtoa_r+0x5c0>)
 800a628:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a62c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a630:	f7f6 f914 	bl	800085c <__aeabi_ddiv>
 800a634:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a638:	f004 040f 	and.w	r4, r4, #15
 800a63c:	2603      	movs	r6, #3
 800a63e:	4da2      	ldr	r5, [pc, #648]	@ (800a8c8 <_dtoa_r+0x5c0>)
 800a640:	b954      	cbnz	r4, 800a658 <_dtoa_r+0x350>
 800a642:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a646:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a64a:	f7f6 f907 	bl	800085c <__aeabi_ddiv>
 800a64e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a652:	e028      	b.n	800a6a6 <_dtoa_r+0x39e>
 800a654:	2602      	movs	r6, #2
 800a656:	e7f2      	b.n	800a63e <_dtoa_r+0x336>
 800a658:	07e1      	lsls	r1, r4, #31
 800a65a:	d508      	bpl.n	800a66e <_dtoa_r+0x366>
 800a65c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a660:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a664:	f7f5 ffd0 	bl	8000608 <__aeabi_dmul>
 800a668:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a66c:	3601      	adds	r6, #1
 800a66e:	1064      	asrs	r4, r4, #1
 800a670:	3508      	adds	r5, #8
 800a672:	e7e5      	b.n	800a640 <_dtoa_r+0x338>
 800a674:	f000 80d2 	beq.w	800a81c <_dtoa_r+0x514>
 800a678:	427c      	negs	r4, r7
 800a67a:	4b92      	ldr	r3, [pc, #584]	@ (800a8c4 <_dtoa_r+0x5bc>)
 800a67c:	4d92      	ldr	r5, [pc, #584]	@ (800a8c8 <_dtoa_r+0x5c0>)
 800a67e:	f004 020f 	and.w	r2, r4, #15
 800a682:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a68a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a68e:	f7f5 ffbb 	bl	8000608 <__aeabi_dmul>
 800a692:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a696:	1124      	asrs	r4, r4, #4
 800a698:	2300      	movs	r3, #0
 800a69a:	2602      	movs	r6, #2
 800a69c:	2c00      	cmp	r4, #0
 800a69e:	f040 80b2 	bne.w	800a806 <_dtoa_r+0x4fe>
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d1d3      	bne.n	800a64e <_dtoa_r+0x346>
 800a6a6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a6a8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	f000 80b7 	beq.w	800a820 <_dtoa_r+0x518>
 800a6b2:	4b86      	ldr	r3, [pc, #536]	@ (800a8cc <_dtoa_r+0x5c4>)
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	4620      	mov	r0, r4
 800a6b8:	4629      	mov	r1, r5
 800a6ba:	f7f6 fa17 	bl	8000aec <__aeabi_dcmplt>
 800a6be:	2800      	cmp	r0, #0
 800a6c0:	f000 80ae 	beq.w	800a820 <_dtoa_r+0x518>
 800a6c4:	9b07      	ldr	r3, [sp, #28]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	f000 80aa 	beq.w	800a820 <_dtoa_r+0x518>
 800a6cc:	9b00      	ldr	r3, [sp, #0]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	dd37      	ble.n	800a742 <_dtoa_r+0x43a>
 800a6d2:	1e7b      	subs	r3, r7, #1
 800a6d4:	9304      	str	r3, [sp, #16]
 800a6d6:	4620      	mov	r0, r4
 800a6d8:	4b7d      	ldr	r3, [pc, #500]	@ (800a8d0 <_dtoa_r+0x5c8>)
 800a6da:	2200      	movs	r2, #0
 800a6dc:	4629      	mov	r1, r5
 800a6de:	f7f5 ff93 	bl	8000608 <__aeabi_dmul>
 800a6e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a6e6:	9c00      	ldr	r4, [sp, #0]
 800a6e8:	3601      	adds	r6, #1
 800a6ea:	4630      	mov	r0, r6
 800a6ec:	f7f5 ff22 	bl	8000534 <__aeabi_i2d>
 800a6f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a6f4:	f7f5 ff88 	bl	8000608 <__aeabi_dmul>
 800a6f8:	4b76      	ldr	r3, [pc, #472]	@ (800a8d4 <_dtoa_r+0x5cc>)
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	f7f5 fdce 	bl	800029c <__adddf3>
 800a700:	4605      	mov	r5, r0
 800a702:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a706:	2c00      	cmp	r4, #0
 800a708:	f040 808d 	bne.w	800a826 <_dtoa_r+0x51e>
 800a70c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a710:	4b71      	ldr	r3, [pc, #452]	@ (800a8d8 <_dtoa_r+0x5d0>)
 800a712:	2200      	movs	r2, #0
 800a714:	f7f5 fdc0 	bl	8000298 <__aeabi_dsub>
 800a718:	4602      	mov	r2, r0
 800a71a:	460b      	mov	r3, r1
 800a71c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a720:	462a      	mov	r2, r5
 800a722:	4633      	mov	r3, r6
 800a724:	f7f6 fa00 	bl	8000b28 <__aeabi_dcmpgt>
 800a728:	2800      	cmp	r0, #0
 800a72a:	f040 828b 	bne.w	800ac44 <_dtoa_r+0x93c>
 800a72e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a732:	462a      	mov	r2, r5
 800a734:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a738:	f7f6 f9d8 	bl	8000aec <__aeabi_dcmplt>
 800a73c:	2800      	cmp	r0, #0
 800a73e:	f040 8128 	bne.w	800a992 <_dtoa_r+0x68a>
 800a742:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a746:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a74a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	f2c0 815a 	blt.w	800aa06 <_dtoa_r+0x6fe>
 800a752:	2f0e      	cmp	r7, #14
 800a754:	f300 8157 	bgt.w	800aa06 <_dtoa_r+0x6fe>
 800a758:	4b5a      	ldr	r3, [pc, #360]	@ (800a8c4 <_dtoa_r+0x5bc>)
 800a75a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a75e:	ed93 7b00 	vldr	d7, [r3]
 800a762:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a764:	2b00      	cmp	r3, #0
 800a766:	ed8d 7b00 	vstr	d7, [sp]
 800a76a:	da03      	bge.n	800a774 <_dtoa_r+0x46c>
 800a76c:	9b07      	ldr	r3, [sp, #28]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	f340 8101 	ble.w	800a976 <_dtoa_r+0x66e>
 800a774:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a778:	4656      	mov	r6, sl
 800a77a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a77e:	4620      	mov	r0, r4
 800a780:	4629      	mov	r1, r5
 800a782:	f7f6 f86b 	bl	800085c <__aeabi_ddiv>
 800a786:	f7f6 f9ef 	bl	8000b68 <__aeabi_d2iz>
 800a78a:	4680      	mov	r8, r0
 800a78c:	f7f5 fed2 	bl	8000534 <__aeabi_i2d>
 800a790:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a794:	f7f5 ff38 	bl	8000608 <__aeabi_dmul>
 800a798:	4602      	mov	r2, r0
 800a79a:	460b      	mov	r3, r1
 800a79c:	4620      	mov	r0, r4
 800a79e:	4629      	mov	r1, r5
 800a7a0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a7a4:	f7f5 fd78 	bl	8000298 <__aeabi_dsub>
 800a7a8:	f806 4b01 	strb.w	r4, [r6], #1
 800a7ac:	9d07      	ldr	r5, [sp, #28]
 800a7ae:	eba6 040a 	sub.w	r4, r6, sl
 800a7b2:	42a5      	cmp	r5, r4
 800a7b4:	4602      	mov	r2, r0
 800a7b6:	460b      	mov	r3, r1
 800a7b8:	f040 8117 	bne.w	800a9ea <_dtoa_r+0x6e2>
 800a7bc:	f7f5 fd6e 	bl	800029c <__adddf3>
 800a7c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a7c4:	4604      	mov	r4, r0
 800a7c6:	460d      	mov	r5, r1
 800a7c8:	f7f6 f9ae 	bl	8000b28 <__aeabi_dcmpgt>
 800a7cc:	2800      	cmp	r0, #0
 800a7ce:	f040 80f9 	bne.w	800a9c4 <_dtoa_r+0x6bc>
 800a7d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a7d6:	4620      	mov	r0, r4
 800a7d8:	4629      	mov	r1, r5
 800a7da:	f7f6 f97d 	bl	8000ad8 <__aeabi_dcmpeq>
 800a7de:	b118      	cbz	r0, 800a7e8 <_dtoa_r+0x4e0>
 800a7e0:	f018 0f01 	tst.w	r8, #1
 800a7e4:	f040 80ee 	bne.w	800a9c4 <_dtoa_r+0x6bc>
 800a7e8:	4649      	mov	r1, r9
 800a7ea:	4658      	mov	r0, fp
 800a7ec:	f000 fc90 	bl	800b110 <_Bfree>
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	7033      	strb	r3, [r6, #0]
 800a7f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a7f6:	3701      	adds	r7, #1
 800a7f8:	601f      	str	r7, [r3, #0]
 800a7fa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	f000 831d 	beq.w	800ae3c <_dtoa_r+0xb34>
 800a802:	601e      	str	r6, [r3, #0]
 800a804:	e31a      	b.n	800ae3c <_dtoa_r+0xb34>
 800a806:	07e2      	lsls	r2, r4, #31
 800a808:	d505      	bpl.n	800a816 <_dtoa_r+0x50e>
 800a80a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a80e:	f7f5 fefb 	bl	8000608 <__aeabi_dmul>
 800a812:	3601      	adds	r6, #1
 800a814:	2301      	movs	r3, #1
 800a816:	1064      	asrs	r4, r4, #1
 800a818:	3508      	adds	r5, #8
 800a81a:	e73f      	b.n	800a69c <_dtoa_r+0x394>
 800a81c:	2602      	movs	r6, #2
 800a81e:	e742      	b.n	800a6a6 <_dtoa_r+0x39e>
 800a820:	9c07      	ldr	r4, [sp, #28]
 800a822:	9704      	str	r7, [sp, #16]
 800a824:	e761      	b.n	800a6ea <_dtoa_r+0x3e2>
 800a826:	4b27      	ldr	r3, [pc, #156]	@ (800a8c4 <_dtoa_r+0x5bc>)
 800a828:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a82a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a82e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a832:	4454      	add	r4, sl
 800a834:	2900      	cmp	r1, #0
 800a836:	d053      	beq.n	800a8e0 <_dtoa_r+0x5d8>
 800a838:	4928      	ldr	r1, [pc, #160]	@ (800a8dc <_dtoa_r+0x5d4>)
 800a83a:	2000      	movs	r0, #0
 800a83c:	f7f6 f80e 	bl	800085c <__aeabi_ddiv>
 800a840:	4633      	mov	r3, r6
 800a842:	462a      	mov	r2, r5
 800a844:	f7f5 fd28 	bl	8000298 <__aeabi_dsub>
 800a848:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a84c:	4656      	mov	r6, sl
 800a84e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a852:	f7f6 f989 	bl	8000b68 <__aeabi_d2iz>
 800a856:	4605      	mov	r5, r0
 800a858:	f7f5 fe6c 	bl	8000534 <__aeabi_i2d>
 800a85c:	4602      	mov	r2, r0
 800a85e:	460b      	mov	r3, r1
 800a860:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a864:	f7f5 fd18 	bl	8000298 <__aeabi_dsub>
 800a868:	3530      	adds	r5, #48	@ 0x30
 800a86a:	4602      	mov	r2, r0
 800a86c:	460b      	mov	r3, r1
 800a86e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a872:	f806 5b01 	strb.w	r5, [r6], #1
 800a876:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a87a:	f7f6 f937 	bl	8000aec <__aeabi_dcmplt>
 800a87e:	2800      	cmp	r0, #0
 800a880:	d171      	bne.n	800a966 <_dtoa_r+0x65e>
 800a882:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a886:	4911      	ldr	r1, [pc, #68]	@ (800a8cc <_dtoa_r+0x5c4>)
 800a888:	2000      	movs	r0, #0
 800a88a:	f7f5 fd05 	bl	8000298 <__aeabi_dsub>
 800a88e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a892:	f7f6 f92b 	bl	8000aec <__aeabi_dcmplt>
 800a896:	2800      	cmp	r0, #0
 800a898:	f040 8095 	bne.w	800a9c6 <_dtoa_r+0x6be>
 800a89c:	42a6      	cmp	r6, r4
 800a89e:	f43f af50 	beq.w	800a742 <_dtoa_r+0x43a>
 800a8a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a8a6:	4b0a      	ldr	r3, [pc, #40]	@ (800a8d0 <_dtoa_r+0x5c8>)
 800a8a8:	2200      	movs	r2, #0
 800a8aa:	f7f5 fead 	bl	8000608 <__aeabi_dmul>
 800a8ae:	4b08      	ldr	r3, [pc, #32]	@ (800a8d0 <_dtoa_r+0x5c8>)
 800a8b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a8ba:	f7f5 fea5 	bl	8000608 <__aeabi_dmul>
 800a8be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a8c2:	e7c4      	b.n	800a84e <_dtoa_r+0x546>
 800a8c4:	0800c690 	.word	0x0800c690
 800a8c8:	0800c668 	.word	0x0800c668
 800a8cc:	3ff00000 	.word	0x3ff00000
 800a8d0:	40240000 	.word	0x40240000
 800a8d4:	401c0000 	.word	0x401c0000
 800a8d8:	40140000 	.word	0x40140000
 800a8dc:	3fe00000 	.word	0x3fe00000
 800a8e0:	4631      	mov	r1, r6
 800a8e2:	4628      	mov	r0, r5
 800a8e4:	f7f5 fe90 	bl	8000608 <__aeabi_dmul>
 800a8e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a8ec:	9415      	str	r4, [sp, #84]	@ 0x54
 800a8ee:	4656      	mov	r6, sl
 800a8f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a8f4:	f7f6 f938 	bl	8000b68 <__aeabi_d2iz>
 800a8f8:	4605      	mov	r5, r0
 800a8fa:	f7f5 fe1b 	bl	8000534 <__aeabi_i2d>
 800a8fe:	4602      	mov	r2, r0
 800a900:	460b      	mov	r3, r1
 800a902:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a906:	f7f5 fcc7 	bl	8000298 <__aeabi_dsub>
 800a90a:	3530      	adds	r5, #48	@ 0x30
 800a90c:	f806 5b01 	strb.w	r5, [r6], #1
 800a910:	4602      	mov	r2, r0
 800a912:	460b      	mov	r3, r1
 800a914:	42a6      	cmp	r6, r4
 800a916:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a91a:	f04f 0200 	mov.w	r2, #0
 800a91e:	d124      	bne.n	800a96a <_dtoa_r+0x662>
 800a920:	4bac      	ldr	r3, [pc, #688]	@ (800abd4 <_dtoa_r+0x8cc>)
 800a922:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a926:	f7f5 fcb9 	bl	800029c <__adddf3>
 800a92a:	4602      	mov	r2, r0
 800a92c:	460b      	mov	r3, r1
 800a92e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a932:	f7f6 f8f9 	bl	8000b28 <__aeabi_dcmpgt>
 800a936:	2800      	cmp	r0, #0
 800a938:	d145      	bne.n	800a9c6 <_dtoa_r+0x6be>
 800a93a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a93e:	49a5      	ldr	r1, [pc, #660]	@ (800abd4 <_dtoa_r+0x8cc>)
 800a940:	2000      	movs	r0, #0
 800a942:	f7f5 fca9 	bl	8000298 <__aeabi_dsub>
 800a946:	4602      	mov	r2, r0
 800a948:	460b      	mov	r3, r1
 800a94a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a94e:	f7f6 f8cd 	bl	8000aec <__aeabi_dcmplt>
 800a952:	2800      	cmp	r0, #0
 800a954:	f43f aef5 	beq.w	800a742 <_dtoa_r+0x43a>
 800a958:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a95a:	1e73      	subs	r3, r6, #1
 800a95c:	9315      	str	r3, [sp, #84]	@ 0x54
 800a95e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a962:	2b30      	cmp	r3, #48	@ 0x30
 800a964:	d0f8      	beq.n	800a958 <_dtoa_r+0x650>
 800a966:	9f04      	ldr	r7, [sp, #16]
 800a968:	e73e      	b.n	800a7e8 <_dtoa_r+0x4e0>
 800a96a:	4b9b      	ldr	r3, [pc, #620]	@ (800abd8 <_dtoa_r+0x8d0>)
 800a96c:	f7f5 fe4c 	bl	8000608 <__aeabi_dmul>
 800a970:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a974:	e7bc      	b.n	800a8f0 <_dtoa_r+0x5e8>
 800a976:	d10c      	bne.n	800a992 <_dtoa_r+0x68a>
 800a978:	4b98      	ldr	r3, [pc, #608]	@ (800abdc <_dtoa_r+0x8d4>)
 800a97a:	2200      	movs	r2, #0
 800a97c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a980:	f7f5 fe42 	bl	8000608 <__aeabi_dmul>
 800a984:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a988:	f7f6 f8c4 	bl	8000b14 <__aeabi_dcmpge>
 800a98c:	2800      	cmp	r0, #0
 800a98e:	f000 8157 	beq.w	800ac40 <_dtoa_r+0x938>
 800a992:	2400      	movs	r4, #0
 800a994:	4625      	mov	r5, r4
 800a996:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a998:	43db      	mvns	r3, r3
 800a99a:	9304      	str	r3, [sp, #16]
 800a99c:	4656      	mov	r6, sl
 800a99e:	2700      	movs	r7, #0
 800a9a0:	4621      	mov	r1, r4
 800a9a2:	4658      	mov	r0, fp
 800a9a4:	f000 fbb4 	bl	800b110 <_Bfree>
 800a9a8:	2d00      	cmp	r5, #0
 800a9aa:	d0dc      	beq.n	800a966 <_dtoa_r+0x65e>
 800a9ac:	b12f      	cbz	r7, 800a9ba <_dtoa_r+0x6b2>
 800a9ae:	42af      	cmp	r7, r5
 800a9b0:	d003      	beq.n	800a9ba <_dtoa_r+0x6b2>
 800a9b2:	4639      	mov	r1, r7
 800a9b4:	4658      	mov	r0, fp
 800a9b6:	f000 fbab 	bl	800b110 <_Bfree>
 800a9ba:	4629      	mov	r1, r5
 800a9bc:	4658      	mov	r0, fp
 800a9be:	f000 fba7 	bl	800b110 <_Bfree>
 800a9c2:	e7d0      	b.n	800a966 <_dtoa_r+0x65e>
 800a9c4:	9704      	str	r7, [sp, #16]
 800a9c6:	4633      	mov	r3, r6
 800a9c8:	461e      	mov	r6, r3
 800a9ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a9ce:	2a39      	cmp	r2, #57	@ 0x39
 800a9d0:	d107      	bne.n	800a9e2 <_dtoa_r+0x6da>
 800a9d2:	459a      	cmp	sl, r3
 800a9d4:	d1f8      	bne.n	800a9c8 <_dtoa_r+0x6c0>
 800a9d6:	9a04      	ldr	r2, [sp, #16]
 800a9d8:	3201      	adds	r2, #1
 800a9da:	9204      	str	r2, [sp, #16]
 800a9dc:	2230      	movs	r2, #48	@ 0x30
 800a9de:	f88a 2000 	strb.w	r2, [sl]
 800a9e2:	781a      	ldrb	r2, [r3, #0]
 800a9e4:	3201      	adds	r2, #1
 800a9e6:	701a      	strb	r2, [r3, #0]
 800a9e8:	e7bd      	b.n	800a966 <_dtoa_r+0x65e>
 800a9ea:	4b7b      	ldr	r3, [pc, #492]	@ (800abd8 <_dtoa_r+0x8d0>)
 800a9ec:	2200      	movs	r2, #0
 800a9ee:	f7f5 fe0b 	bl	8000608 <__aeabi_dmul>
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	4604      	mov	r4, r0
 800a9f8:	460d      	mov	r5, r1
 800a9fa:	f7f6 f86d 	bl	8000ad8 <__aeabi_dcmpeq>
 800a9fe:	2800      	cmp	r0, #0
 800aa00:	f43f aebb 	beq.w	800a77a <_dtoa_r+0x472>
 800aa04:	e6f0      	b.n	800a7e8 <_dtoa_r+0x4e0>
 800aa06:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800aa08:	2a00      	cmp	r2, #0
 800aa0a:	f000 80db 	beq.w	800abc4 <_dtoa_r+0x8bc>
 800aa0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa10:	2a01      	cmp	r2, #1
 800aa12:	f300 80bf 	bgt.w	800ab94 <_dtoa_r+0x88c>
 800aa16:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800aa18:	2a00      	cmp	r2, #0
 800aa1a:	f000 80b7 	beq.w	800ab8c <_dtoa_r+0x884>
 800aa1e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800aa22:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800aa24:	4646      	mov	r6, r8
 800aa26:	9a08      	ldr	r2, [sp, #32]
 800aa28:	2101      	movs	r1, #1
 800aa2a:	441a      	add	r2, r3
 800aa2c:	4658      	mov	r0, fp
 800aa2e:	4498      	add	r8, r3
 800aa30:	9208      	str	r2, [sp, #32]
 800aa32:	f000 fc21 	bl	800b278 <__i2b>
 800aa36:	4605      	mov	r5, r0
 800aa38:	b15e      	cbz	r6, 800aa52 <_dtoa_r+0x74a>
 800aa3a:	9b08      	ldr	r3, [sp, #32]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	dd08      	ble.n	800aa52 <_dtoa_r+0x74a>
 800aa40:	42b3      	cmp	r3, r6
 800aa42:	9a08      	ldr	r2, [sp, #32]
 800aa44:	bfa8      	it	ge
 800aa46:	4633      	movge	r3, r6
 800aa48:	eba8 0803 	sub.w	r8, r8, r3
 800aa4c:	1af6      	subs	r6, r6, r3
 800aa4e:	1ad3      	subs	r3, r2, r3
 800aa50:	9308      	str	r3, [sp, #32]
 800aa52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa54:	b1f3      	cbz	r3, 800aa94 <_dtoa_r+0x78c>
 800aa56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	f000 80b7 	beq.w	800abcc <_dtoa_r+0x8c4>
 800aa5e:	b18c      	cbz	r4, 800aa84 <_dtoa_r+0x77c>
 800aa60:	4629      	mov	r1, r5
 800aa62:	4622      	mov	r2, r4
 800aa64:	4658      	mov	r0, fp
 800aa66:	f000 fcc7 	bl	800b3f8 <__pow5mult>
 800aa6a:	464a      	mov	r2, r9
 800aa6c:	4601      	mov	r1, r0
 800aa6e:	4605      	mov	r5, r0
 800aa70:	4658      	mov	r0, fp
 800aa72:	f000 fc17 	bl	800b2a4 <__multiply>
 800aa76:	4649      	mov	r1, r9
 800aa78:	9004      	str	r0, [sp, #16]
 800aa7a:	4658      	mov	r0, fp
 800aa7c:	f000 fb48 	bl	800b110 <_Bfree>
 800aa80:	9b04      	ldr	r3, [sp, #16]
 800aa82:	4699      	mov	r9, r3
 800aa84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa86:	1b1a      	subs	r2, r3, r4
 800aa88:	d004      	beq.n	800aa94 <_dtoa_r+0x78c>
 800aa8a:	4649      	mov	r1, r9
 800aa8c:	4658      	mov	r0, fp
 800aa8e:	f000 fcb3 	bl	800b3f8 <__pow5mult>
 800aa92:	4681      	mov	r9, r0
 800aa94:	2101      	movs	r1, #1
 800aa96:	4658      	mov	r0, fp
 800aa98:	f000 fbee 	bl	800b278 <__i2b>
 800aa9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa9e:	4604      	mov	r4, r0
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	f000 81cf 	beq.w	800ae44 <_dtoa_r+0xb3c>
 800aaa6:	461a      	mov	r2, r3
 800aaa8:	4601      	mov	r1, r0
 800aaaa:	4658      	mov	r0, fp
 800aaac:	f000 fca4 	bl	800b3f8 <__pow5mult>
 800aab0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aab2:	2b01      	cmp	r3, #1
 800aab4:	4604      	mov	r4, r0
 800aab6:	f300 8095 	bgt.w	800abe4 <_dtoa_r+0x8dc>
 800aaba:	9b02      	ldr	r3, [sp, #8]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	f040 8087 	bne.w	800abd0 <_dtoa_r+0x8c8>
 800aac2:	9b03      	ldr	r3, [sp, #12]
 800aac4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	f040 8089 	bne.w	800abe0 <_dtoa_r+0x8d8>
 800aace:	9b03      	ldr	r3, [sp, #12]
 800aad0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800aad4:	0d1b      	lsrs	r3, r3, #20
 800aad6:	051b      	lsls	r3, r3, #20
 800aad8:	b12b      	cbz	r3, 800aae6 <_dtoa_r+0x7de>
 800aada:	9b08      	ldr	r3, [sp, #32]
 800aadc:	3301      	adds	r3, #1
 800aade:	9308      	str	r3, [sp, #32]
 800aae0:	f108 0801 	add.w	r8, r8, #1
 800aae4:	2301      	movs	r3, #1
 800aae6:	930a      	str	r3, [sp, #40]	@ 0x28
 800aae8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	f000 81b0 	beq.w	800ae50 <_dtoa_r+0xb48>
 800aaf0:	6923      	ldr	r3, [r4, #16]
 800aaf2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aaf6:	6918      	ldr	r0, [r3, #16]
 800aaf8:	f000 fb72 	bl	800b1e0 <__hi0bits>
 800aafc:	f1c0 0020 	rsb	r0, r0, #32
 800ab00:	9b08      	ldr	r3, [sp, #32]
 800ab02:	4418      	add	r0, r3
 800ab04:	f010 001f 	ands.w	r0, r0, #31
 800ab08:	d077      	beq.n	800abfa <_dtoa_r+0x8f2>
 800ab0a:	f1c0 0320 	rsb	r3, r0, #32
 800ab0e:	2b04      	cmp	r3, #4
 800ab10:	dd6b      	ble.n	800abea <_dtoa_r+0x8e2>
 800ab12:	9b08      	ldr	r3, [sp, #32]
 800ab14:	f1c0 001c 	rsb	r0, r0, #28
 800ab18:	4403      	add	r3, r0
 800ab1a:	4480      	add	r8, r0
 800ab1c:	4406      	add	r6, r0
 800ab1e:	9308      	str	r3, [sp, #32]
 800ab20:	f1b8 0f00 	cmp.w	r8, #0
 800ab24:	dd05      	ble.n	800ab32 <_dtoa_r+0x82a>
 800ab26:	4649      	mov	r1, r9
 800ab28:	4642      	mov	r2, r8
 800ab2a:	4658      	mov	r0, fp
 800ab2c:	f000 fcbe 	bl	800b4ac <__lshift>
 800ab30:	4681      	mov	r9, r0
 800ab32:	9b08      	ldr	r3, [sp, #32]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	dd05      	ble.n	800ab44 <_dtoa_r+0x83c>
 800ab38:	4621      	mov	r1, r4
 800ab3a:	461a      	mov	r2, r3
 800ab3c:	4658      	mov	r0, fp
 800ab3e:	f000 fcb5 	bl	800b4ac <__lshift>
 800ab42:	4604      	mov	r4, r0
 800ab44:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d059      	beq.n	800abfe <_dtoa_r+0x8f6>
 800ab4a:	4621      	mov	r1, r4
 800ab4c:	4648      	mov	r0, r9
 800ab4e:	f000 fd19 	bl	800b584 <__mcmp>
 800ab52:	2800      	cmp	r0, #0
 800ab54:	da53      	bge.n	800abfe <_dtoa_r+0x8f6>
 800ab56:	1e7b      	subs	r3, r7, #1
 800ab58:	9304      	str	r3, [sp, #16]
 800ab5a:	4649      	mov	r1, r9
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	220a      	movs	r2, #10
 800ab60:	4658      	mov	r0, fp
 800ab62:	f000 faf7 	bl	800b154 <__multadd>
 800ab66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab68:	4681      	mov	r9, r0
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	f000 8172 	beq.w	800ae54 <_dtoa_r+0xb4c>
 800ab70:	2300      	movs	r3, #0
 800ab72:	4629      	mov	r1, r5
 800ab74:	220a      	movs	r2, #10
 800ab76:	4658      	mov	r0, fp
 800ab78:	f000 faec 	bl	800b154 <__multadd>
 800ab7c:	9b00      	ldr	r3, [sp, #0]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	4605      	mov	r5, r0
 800ab82:	dc67      	bgt.n	800ac54 <_dtoa_r+0x94c>
 800ab84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab86:	2b02      	cmp	r3, #2
 800ab88:	dc41      	bgt.n	800ac0e <_dtoa_r+0x906>
 800ab8a:	e063      	b.n	800ac54 <_dtoa_r+0x94c>
 800ab8c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ab8e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ab92:	e746      	b.n	800aa22 <_dtoa_r+0x71a>
 800ab94:	9b07      	ldr	r3, [sp, #28]
 800ab96:	1e5c      	subs	r4, r3, #1
 800ab98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab9a:	42a3      	cmp	r3, r4
 800ab9c:	bfbf      	itttt	lt
 800ab9e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800aba0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800aba2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800aba4:	1ae3      	sublt	r3, r4, r3
 800aba6:	bfb4      	ite	lt
 800aba8:	18d2      	addlt	r2, r2, r3
 800abaa:	1b1c      	subge	r4, r3, r4
 800abac:	9b07      	ldr	r3, [sp, #28]
 800abae:	bfbc      	itt	lt
 800abb0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800abb2:	2400      	movlt	r4, #0
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	bfb5      	itete	lt
 800abb8:	eba8 0603 	sublt.w	r6, r8, r3
 800abbc:	9b07      	ldrge	r3, [sp, #28]
 800abbe:	2300      	movlt	r3, #0
 800abc0:	4646      	movge	r6, r8
 800abc2:	e730      	b.n	800aa26 <_dtoa_r+0x71e>
 800abc4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800abc6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800abc8:	4646      	mov	r6, r8
 800abca:	e735      	b.n	800aa38 <_dtoa_r+0x730>
 800abcc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800abce:	e75c      	b.n	800aa8a <_dtoa_r+0x782>
 800abd0:	2300      	movs	r3, #0
 800abd2:	e788      	b.n	800aae6 <_dtoa_r+0x7de>
 800abd4:	3fe00000 	.word	0x3fe00000
 800abd8:	40240000 	.word	0x40240000
 800abdc:	40140000 	.word	0x40140000
 800abe0:	9b02      	ldr	r3, [sp, #8]
 800abe2:	e780      	b.n	800aae6 <_dtoa_r+0x7de>
 800abe4:	2300      	movs	r3, #0
 800abe6:	930a      	str	r3, [sp, #40]	@ 0x28
 800abe8:	e782      	b.n	800aaf0 <_dtoa_r+0x7e8>
 800abea:	d099      	beq.n	800ab20 <_dtoa_r+0x818>
 800abec:	9a08      	ldr	r2, [sp, #32]
 800abee:	331c      	adds	r3, #28
 800abf0:	441a      	add	r2, r3
 800abf2:	4498      	add	r8, r3
 800abf4:	441e      	add	r6, r3
 800abf6:	9208      	str	r2, [sp, #32]
 800abf8:	e792      	b.n	800ab20 <_dtoa_r+0x818>
 800abfa:	4603      	mov	r3, r0
 800abfc:	e7f6      	b.n	800abec <_dtoa_r+0x8e4>
 800abfe:	9b07      	ldr	r3, [sp, #28]
 800ac00:	9704      	str	r7, [sp, #16]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	dc20      	bgt.n	800ac48 <_dtoa_r+0x940>
 800ac06:	9300      	str	r3, [sp, #0]
 800ac08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac0a:	2b02      	cmp	r3, #2
 800ac0c:	dd1e      	ble.n	800ac4c <_dtoa_r+0x944>
 800ac0e:	9b00      	ldr	r3, [sp, #0]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	f47f aec0 	bne.w	800a996 <_dtoa_r+0x68e>
 800ac16:	4621      	mov	r1, r4
 800ac18:	2205      	movs	r2, #5
 800ac1a:	4658      	mov	r0, fp
 800ac1c:	f000 fa9a 	bl	800b154 <__multadd>
 800ac20:	4601      	mov	r1, r0
 800ac22:	4604      	mov	r4, r0
 800ac24:	4648      	mov	r0, r9
 800ac26:	f000 fcad 	bl	800b584 <__mcmp>
 800ac2a:	2800      	cmp	r0, #0
 800ac2c:	f77f aeb3 	ble.w	800a996 <_dtoa_r+0x68e>
 800ac30:	4656      	mov	r6, sl
 800ac32:	2331      	movs	r3, #49	@ 0x31
 800ac34:	f806 3b01 	strb.w	r3, [r6], #1
 800ac38:	9b04      	ldr	r3, [sp, #16]
 800ac3a:	3301      	adds	r3, #1
 800ac3c:	9304      	str	r3, [sp, #16]
 800ac3e:	e6ae      	b.n	800a99e <_dtoa_r+0x696>
 800ac40:	9c07      	ldr	r4, [sp, #28]
 800ac42:	9704      	str	r7, [sp, #16]
 800ac44:	4625      	mov	r5, r4
 800ac46:	e7f3      	b.n	800ac30 <_dtoa_r+0x928>
 800ac48:	9b07      	ldr	r3, [sp, #28]
 800ac4a:	9300      	str	r3, [sp, #0]
 800ac4c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	f000 8104 	beq.w	800ae5c <_dtoa_r+0xb54>
 800ac54:	2e00      	cmp	r6, #0
 800ac56:	dd05      	ble.n	800ac64 <_dtoa_r+0x95c>
 800ac58:	4629      	mov	r1, r5
 800ac5a:	4632      	mov	r2, r6
 800ac5c:	4658      	mov	r0, fp
 800ac5e:	f000 fc25 	bl	800b4ac <__lshift>
 800ac62:	4605      	mov	r5, r0
 800ac64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d05a      	beq.n	800ad20 <_dtoa_r+0xa18>
 800ac6a:	6869      	ldr	r1, [r5, #4]
 800ac6c:	4658      	mov	r0, fp
 800ac6e:	f000 fa0f 	bl	800b090 <_Balloc>
 800ac72:	4606      	mov	r6, r0
 800ac74:	b928      	cbnz	r0, 800ac82 <_dtoa_r+0x97a>
 800ac76:	4b84      	ldr	r3, [pc, #528]	@ (800ae88 <_dtoa_r+0xb80>)
 800ac78:	4602      	mov	r2, r0
 800ac7a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ac7e:	f7ff bb5a 	b.w	800a336 <_dtoa_r+0x2e>
 800ac82:	692a      	ldr	r2, [r5, #16]
 800ac84:	3202      	adds	r2, #2
 800ac86:	0092      	lsls	r2, r2, #2
 800ac88:	f105 010c 	add.w	r1, r5, #12
 800ac8c:	300c      	adds	r0, #12
 800ac8e:	f001 f815 	bl	800bcbc <memcpy>
 800ac92:	2201      	movs	r2, #1
 800ac94:	4631      	mov	r1, r6
 800ac96:	4658      	mov	r0, fp
 800ac98:	f000 fc08 	bl	800b4ac <__lshift>
 800ac9c:	f10a 0301 	add.w	r3, sl, #1
 800aca0:	9307      	str	r3, [sp, #28]
 800aca2:	9b00      	ldr	r3, [sp, #0]
 800aca4:	4453      	add	r3, sl
 800aca6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aca8:	9b02      	ldr	r3, [sp, #8]
 800acaa:	f003 0301 	and.w	r3, r3, #1
 800acae:	462f      	mov	r7, r5
 800acb0:	930a      	str	r3, [sp, #40]	@ 0x28
 800acb2:	4605      	mov	r5, r0
 800acb4:	9b07      	ldr	r3, [sp, #28]
 800acb6:	4621      	mov	r1, r4
 800acb8:	3b01      	subs	r3, #1
 800acba:	4648      	mov	r0, r9
 800acbc:	9300      	str	r3, [sp, #0]
 800acbe:	f7ff fa99 	bl	800a1f4 <quorem>
 800acc2:	4639      	mov	r1, r7
 800acc4:	9002      	str	r0, [sp, #8]
 800acc6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800acca:	4648      	mov	r0, r9
 800accc:	f000 fc5a 	bl	800b584 <__mcmp>
 800acd0:	462a      	mov	r2, r5
 800acd2:	9008      	str	r0, [sp, #32]
 800acd4:	4621      	mov	r1, r4
 800acd6:	4658      	mov	r0, fp
 800acd8:	f000 fc70 	bl	800b5bc <__mdiff>
 800acdc:	68c2      	ldr	r2, [r0, #12]
 800acde:	4606      	mov	r6, r0
 800ace0:	bb02      	cbnz	r2, 800ad24 <_dtoa_r+0xa1c>
 800ace2:	4601      	mov	r1, r0
 800ace4:	4648      	mov	r0, r9
 800ace6:	f000 fc4d 	bl	800b584 <__mcmp>
 800acea:	4602      	mov	r2, r0
 800acec:	4631      	mov	r1, r6
 800acee:	4658      	mov	r0, fp
 800acf0:	920e      	str	r2, [sp, #56]	@ 0x38
 800acf2:	f000 fa0d 	bl	800b110 <_Bfree>
 800acf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acf8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800acfa:	9e07      	ldr	r6, [sp, #28]
 800acfc:	ea43 0102 	orr.w	r1, r3, r2
 800ad00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad02:	4319      	orrs	r1, r3
 800ad04:	d110      	bne.n	800ad28 <_dtoa_r+0xa20>
 800ad06:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ad0a:	d029      	beq.n	800ad60 <_dtoa_r+0xa58>
 800ad0c:	9b08      	ldr	r3, [sp, #32]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	dd02      	ble.n	800ad18 <_dtoa_r+0xa10>
 800ad12:	9b02      	ldr	r3, [sp, #8]
 800ad14:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800ad18:	9b00      	ldr	r3, [sp, #0]
 800ad1a:	f883 8000 	strb.w	r8, [r3]
 800ad1e:	e63f      	b.n	800a9a0 <_dtoa_r+0x698>
 800ad20:	4628      	mov	r0, r5
 800ad22:	e7bb      	b.n	800ac9c <_dtoa_r+0x994>
 800ad24:	2201      	movs	r2, #1
 800ad26:	e7e1      	b.n	800acec <_dtoa_r+0x9e4>
 800ad28:	9b08      	ldr	r3, [sp, #32]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	db04      	blt.n	800ad38 <_dtoa_r+0xa30>
 800ad2e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ad30:	430b      	orrs	r3, r1
 800ad32:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ad34:	430b      	orrs	r3, r1
 800ad36:	d120      	bne.n	800ad7a <_dtoa_r+0xa72>
 800ad38:	2a00      	cmp	r2, #0
 800ad3a:	dded      	ble.n	800ad18 <_dtoa_r+0xa10>
 800ad3c:	4649      	mov	r1, r9
 800ad3e:	2201      	movs	r2, #1
 800ad40:	4658      	mov	r0, fp
 800ad42:	f000 fbb3 	bl	800b4ac <__lshift>
 800ad46:	4621      	mov	r1, r4
 800ad48:	4681      	mov	r9, r0
 800ad4a:	f000 fc1b 	bl	800b584 <__mcmp>
 800ad4e:	2800      	cmp	r0, #0
 800ad50:	dc03      	bgt.n	800ad5a <_dtoa_r+0xa52>
 800ad52:	d1e1      	bne.n	800ad18 <_dtoa_r+0xa10>
 800ad54:	f018 0f01 	tst.w	r8, #1
 800ad58:	d0de      	beq.n	800ad18 <_dtoa_r+0xa10>
 800ad5a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ad5e:	d1d8      	bne.n	800ad12 <_dtoa_r+0xa0a>
 800ad60:	9a00      	ldr	r2, [sp, #0]
 800ad62:	2339      	movs	r3, #57	@ 0x39
 800ad64:	7013      	strb	r3, [r2, #0]
 800ad66:	4633      	mov	r3, r6
 800ad68:	461e      	mov	r6, r3
 800ad6a:	3b01      	subs	r3, #1
 800ad6c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ad70:	2a39      	cmp	r2, #57	@ 0x39
 800ad72:	d052      	beq.n	800ae1a <_dtoa_r+0xb12>
 800ad74:	3201      	adds	r2, #1
 800ad76:	701a      	strb	r2, [r3, #0]
 800ad78:	e612      	b.n	800a9a0 <_dtoa_r+0x698>
 800ad7a:	2a00      	cmp	r2, #0
 800ad7c:	dd07      	ble.n	800ad8e <_dtoa_r+0xa86>
 800ad7e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ad82:	d0ed      	beq.n	800ad60 <_dtoa_r+0xa58>
 800ad84:	9a00      	ldr	r2, [sp, #0]
 800ad86:	f108 0301 	add.w	r3, r8, #1
 800ad8a:	7013      	strb	r3, [r2, #0]
 800ad8c:	e608      	b.n	800a9a0 <_dtoa_r+0x698>
 800ad8e:	9b07      	ldr	r3, [sp, #28]
 800ad90:	9a07      	ldr	r2, [sp, #28]
 800ad92:	f803 8c01 	strb.w	r8, [r3, #-1]
 800ad96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ad98:	4293      	cmp	r3, r2
 800ad9a:	d028      	beq.n	800adee <_dtoa_r+0xae6>
 800ad9c:	4649      	mov	r1, r9
 800ad9e:	2300      	movs	r3, #0
 800ada0:	220a      	movs	r2, #10
 800ada2:	4658      	mov	r0, fp
 800ada4:	f000 f9d6 	bl	800b154 <__multadd>
 800ada8:	42af      	cmp	r7, r5
 800adaa:	4681      	mov	r9, r0
 800adac:	f04f 0300 	mov.w	r3, #0
 800adb0:	f04f 020a 	mov.w	r2, #10
 800adb4:	4639      	mov	r1, r7
 800adb6:	4658      	mov	r0, fp
 800adb8:	d107      	bne.n	800adca <_dtoa_r+0xac2>
 800adba:	f000 f9cb 	bl	800b154 <__multadd>
 800adbe:	4607      	mov	r7, r0
 800adc0:	4605      	mov	r5, r0
 800adc2:	9b07      	ldr	r3, [sp, #28]
 800adc4:	3301      	adds	r3, #1
 800adc6:	9307      	str	r3, [sp, #28]
 800adc8:	e774      	b.n	800acb4 <_dtoa_r+0x9ac>
 800adca:	f000 f9c3 	bl	800b154 <__multadd>
 800adce:	4629      	mov	r1, r5
 800add0:	4607      	mov	r7, r0
 800add2:	2300      	movs	r3, #0
 800add4:	220a      	movs	r2, #10
 800add6:	4658      	mov	r0, fp
 800add8:	f000 f9bc 	bl	800b154 <__multadd>
 800addc:	4605      	mov	r5, r0
 800adde:	e7f0      	b.n	800adc2 <_dtoa_r+0xaba>
 800ade0:	9b00      	ldr	r3, [sp, #0]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	bfcc      	ite	gt
 800ade6:	461e      	movgt	r6, r3
 800ade8:	2601      	movle	r6, #1
 800adea:	4456      	add	r6, sl
 800adec:	2700      	movs	r7, #0
 800adee:	4649      	mov	r1, r9
 800adf0:	2201      	movs	r2, #1
 800adf2:	4658      	mov	r0, fp
 800adf4:	f000 fb5a 	bl	800b4ac <__lshift>
 800adf8:	4621      	mov	r1, r4
 800adfa:	4681      	mov	r9, r0
 800adfc:	f000 fbc2 	bl	800b584 <__mcmp>
 800ae00:	2800      	cmp	r0, #0
 800ae02:	dcb0      	bgt.n	800ad66 <_dtoa_r+0xa5e>
 800ae04:	d102      	bne.n	800ae0c <_dtoa_r+0xb04>
 800ae06:	f018 0f01 	tst.w	r8, #1
 800ae0a:	d1ac      	bne.n	800ad66 <_dtoa_r+0xa5e>
 800ae0c:	4633      	mov	r3, r6
 800ae0e:	461e      	mov	r6, r3
 800ae10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ae14:	2a30      	cmp	r2, #48	@ 0x30
 800ae16:	d0fa      	beq.n	800ae0e <_dtoa_r+0xb06>
 800ae18:	e5c2      	b.n	800a9a0 <_dtoa_r+0x698>
 800ae1a:	459a      	cmp	sl, r3
 800ae1c:	d1a4      	bne.n	800ad68 <_dtoa_r+0xa60>
 800ae1e:	9b04      	ldr	r3, [sp, #16]
 800ae20:	3301      	adds	r3, #1
 800ae22:	9304      	str	r3, [sp, #16]
 800ae24:	2331      	movs	r3, #49	@ 0x31
 800ae26:	f88a 3000 	strb.w	r3, [sl]
 800ae2a:	e5b9      	b.n	800a9a0 <_dtoa_r+0x698>
 800ae2c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ae2e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ae8c <_dtoa_r+0xb84>
 800ae32:	b11b      	cbz	r3, 800ae3c <_dtoa_r+0xb34>
 800ae34:	f10a 0308 	add.w	r3, sl, #8
 800ae38:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ae3a:	6013      	str	r3, [r2, #0]
 800ae3c:	4650      	mov	r0, sl
 800ae3e:	b019      	add	sp, #100	@ 0x64
 800ae40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae46:	2b01      	cmp	r3, #1
 800ae48:	f77f ae37 	ble.w	800aaba <_dtoa_r+0x7b2>
 800ae4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae4e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ae50:	2001      	movs	r0, #1
 800ae52:	e655      	b.n	800ab00 <_dtoa_r+0x7f8>
 800ae54:	9b00      	ldr	r3, [sp, #0]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	f77f aed6 	ble.w	800ac08 <_dtoa_r+0x900>
 800ae5c:	4656      	mov	r6, sl
 800ae5e:	4621      	mov	r1, r4
 800ae60:	4648      	mov	r0, r9
 800ae62:	f7ff f9c7 	bl	800a1f4 <quorem>
 800ae66:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ae6a:	f806 8b01 	strb.w	r8, [r6], #1
 800ae6e:	9b00      	ldr	r3, [sp, #0]
 800ae70:	eba6 020a 	sub.w	r2, r6, sl
 800ae74:	4293      	cmp	r3, r2
 800ae76:	ddb3      	ble.n	800ade0 <_dtoa_r+0xad8>
 800ae78:	4649      	mov	r1, r9
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	220a      	movs	r2, #10
 800ae7e:	4658      	mov	r0, fp
 800ae80:	f000 f968 	bl	800b154 <__multadd>
 800ae84:	4681      	mov	r9, r0
 800ae86:	e7ea      	b.n	800ae5e <_dtoa_r+0xb56>
 800ae88:	0800c5f0 	.word	0x0800c5f0
 800ae8c:	0800c574 	.word	0x0800c574

0800ae90 <_free_r>:
 800ae90:	b538      	push	{r3, r4, r5, lr}
 800ae92:	4605      	mov	r5, r0
 800ae94:	2900      	cmp	r1, #0
 800ae96:	d041      	beq.n	800af1c <_free_r+0x8c>
 800ae98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae9c:	1f0c      	subs	r4, r1, #4
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	bfb8      	it	lt
 800aea2:	18e4      	addlt	r4, r4, r3
 800aea4:	f000 f8e8 	bl	800b078 <__malloc_lock>
 800aea8:	4a1d      	ldr	r2, [pc, #116]	@ (800af20 <_free_r+0x90>)
 800aeaa:	6813      	ldr	r3, [r2, #0]
 800aeac:	b933      	cbnz	r3, 800aebc <_free_r+0x2c>
 800aeae:	6063      	str	r3, [r4, #4]
 800aeb0:	6014      	str	r4, [r2, #0]
 800aeb2:	4628      	mov	r0, r5
 800aeb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aeb8:	f000 b8e4 	b.w	800b084 <__malloc_unlock>
 800aebc:	42a3      	cmp	r3, r4
 800aebe:	d908      	bls.n	800aed2 <_free_r+0x42>
 800aec0:	6820      	ldr	r0, [r4, #0]
 800aec2:	1821      	adds	r1, r4, r0
 800aec4:	428b      	cmp	r3, r1
 800aec6:	bf01      	itttt	eq
 800aec8:	6819      	ldreq	r1, [r3, #0]
 800aeca:	685b      	ldreq	r3, [r3, #4]
 800aecc:	1809      	addeq	r1, r1, r0
 800aece:	6021      	streq	r1, [r4, #0]
 800aed0:	e7ed      	b.n	800aeae <_free_r+0x1e>
 800aed2:	461a      	mov	r2, r3
 800aed4:	685b      	ldr	r3, [r3, #4]
 800aed6:	b10b      	cbz	r3, 800aedc <_free_r+0x4c>
 800aed8:	42a3      	cmp	r3, r4
 800aeda:	d9fa      	bls.n	800aed2 <_free_r+0x42>
 800aedc:	6811      	ldr	r1, [r2, #0]
 800aede:	1850      	adds	r0, r2, r1
 800aee0:	42a0      	cmp	r0, r4
 800aee2:	d10b      	bne.n	800aefc <_free_r+0x6c>
 800aee4:	6820      	ldr	r0, [r4, #0]
 800aee6:	4401      	add	r1, r0
 800aee8:	1850      	adds	r0, r2, r1
 800aeea:	4283      	cmp	r3, r0
 800aeec:	6011      	str	r1, [r2, #0]
 800aeee:	d1e0      	bne.n	800aeb2 <_free_r+0x22>
 800aef0:	6818      	ldr	r0, [r3, #0]
 800aef2:	685b      	ldr	r3, [r3, #4]
 800aef4:	6053      	str	r3, [r2, #4]
 800aef6:	4408      	add	r0, r1
 800aef8:	6010      	str	r0, [r2, #0]
 800aefa:	e7da      	b.n	800aeb2 <_free_r+0x22>
 800aefc:	d902      	bls.n	800af04 <_free_r+0x74>
 800aefe:	230c      	movs	r3, #12
 800af00:	602b      	str	r3, [r5, #0]
 800af02:	e7d6      	b.n	800aeb2 <_free_r+0x22>
 800af04:	6820      	ldr	r0, [r4, #0]
 800af06:	1821      	adds	r1, r4, r0
 800af08:	428b      	cmp	r3, r1
 800af0a:	bf04      	itt	eq
 800af0c:	6819      	ldreq	r1, [r3, #0]
 800af0e:	685b      	ldreq	r3, [r3, #4]
 800af10:	6063      	str	r3, [r4, #4]
 800af12:	bf04      	itt	eq
 800af14:	1809      	addeq	r1, r1, r0
 800af16:	6021      	streq	r1, [r4, #0]
 800af18:	6054      	str	r4, [r2, #4]
 800af1a:	e7ca      	b.n	800aeb2 <_free_r+0x22>
 800af1c:	bd38      	pop	{r3, r4, r5, pc}
 800af1e:	bf00      	nop
 800af20:	200017e0 	.word	0x200017e0

0800af24 <malloc>:
 800af24:	4b02      	ldr	r3, [pc, #8]	@ (800af30 <malloc+0xc>)
 800af26:	4601      	mov	r1, r0
 800af28:	6818      	ldr	r0, [r3, #0]
 800af2a:	f000 b825 	b.w	800af78 <_malloc_r>
 800af2e:	bf00      	nop
 800af30:	20000030 	.word	0x20000030

0800af34 <sbrk_aligned>:
 800af34:	b570      	push	{r4, r5, r6, lr}
 800af36:	4e0f      	ldr	r6, [pc, #60]	@ (800af74 <sbrk_aligned+0x40>)
 800af38:	460c      	mov	r4, r1
 800af3a:	6831      	ldr	r1, [r6, #0]
 800af3c:	4605      	mov	r5, r0
 800af3e:	b911      	cbnz	r1, 800af46 <sbrk_aligned+0x12>
 800af40:	f000 feac 	bl	800bc9c <_sbrk_r>
 800af44:	6030      	str	r0, [r6, #0]
 800af46:	4621      	mov	r1, r4
 800af48:	4628      	mov	r0, r5
 800af4a:	f000 fea7 	bl	800bc9c <_sbrk_r>
 800af4e:	1c43      	adds	r3, r0, #1
 800af50:	d103      	bne.n	800af5a <sbrk_aligned+0x26>
 800af52:	f04f 34ff 	mov.w	r4, #4294967295
 800af56:	4620      	mov	r0, r4
 800af58:	bd70      	pop	{r4, r5, r6, pc}
 800af5a:	1cc4      	adds	r4, r0, #3
 800af5c:	f024 0403 	bic.w	r4, r4, #3
 800af60:	42a0      	cmp	r0, r4
 800af62:	d0f8      	beq.n	800af56 <sbrk_aligned+0x22>
 800af64:	1a21      	subs	r1, r4, r0
 800af66:	4628      	mov	r0, r5
 800af68:	f000 fe98 	bl	800bc9c <_sbrk_r>
 800af6c:	3001      	adds	r0, #1
 800af6e:	d1f2      	bne.n	800af56 <sbrk_aligned+0x22>
 800af70:	e7ef      	b.n	800af52 <sbrk_aligned+0x1e>
 800af72:	bf00      	nop
 800af74:	200017dc 	.word	0x200017dc

0800af78 <_malloc_r>:
 800af78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af7c:	1ccd      	adds	r5, r1, #3
 800af7e:	f025 0503 	bic.w	r5, r5, #3
 800af82:	3508      	adds	r5, #8
 800af84:	2d0c      	cmp	r5, #12
 800af86:	bf38      	it	cc
 800af88:	250c      	movcc	r5, #12
 800af8a:	2d00      	cmp	r5, #0
 800af8c:	4606      	mov	r6, r0
 800af8e:	db01      	blt.n	800af94 <_malloc_r+0x1c>
 800af90:	42a9      	cmp	r1, r5
 800af92:	d904      	bls.n	800af9e <_malloc_r+0x26>
 800af94:	230c      	movs	r3, #12
 800af96:	6033      	str	r3, [r6, #0]
 800af98:	2000      	movs	r0, #0
 800af9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b074 <_malloc_r+0xfc>
 800afa2:	f000 f869 	bl	800b078 <__malloc_lock>
 800afa6:	f8d8 3000 	ldr.w	r3, [r8]
 800afaa:	461c      	mov	r4, r3
 800afac:	bb44      	cbnz	r4, 800b000 <_malloc_r+0x88>
 800afae:	4629      	mov	r1, r5
 800afb0:	4630      	mov	r0, r6
 800afb2:	f7ff ffbf 	bl	800af34 <sbrk_aligned>
 800afb6:	1c43      	adds	r3, r0, #1
 800afb8:	4604      	mov	r4, r0
 800afba:	d158      	bne.n	800b06e <_malloc_r+0xf6>
 800afbc:	f8d8 4000 	ldr.w	r4, [r8]
 800afc0:	4627      	mov	r7, r4
 800afc2:	2f00      	cmp	r7, #0
 800afc4:	d143      	bne.n	800b04e <_malloc_r+0xd6>
 800afc6:	2c00      	cmp	r4, #0
 800afc8:	d04b      	beq.n	800b062 <_malloc_r+0xea>
 800afca:	6823      	ldr	r3, [r4, #0]
 800afcc:	4639      	mov	r1, r7
 800afce:	4630      	mov	r0, r6
 800afd0:	eb04 0903 	add.w	r9, r4, r3
 800afd4:	f000 fe62 	bl	800bc9c <_sbrk_r>
 800afd8:	4581      	cmp	r9, r0
 800afda:	d142      	bne.n	800b062 <_malloc_r+0xea>
 800afdc:	6821      	ldr	r1, [r4, #0]
 800afde:	1a6d      	subs	r5, r5, r1
 800afe0:	4629      	mov	r1, r5
 800afe2:	4630      	mov	r0, r6
 800afe4:	f7ff ffa6 	bl	800af34 <sbrk_aligned>
 800afe8:	3001      	adds	r0, #1
 800afea:	d03a      	beq.n	800b062 <_malloc_r+0xea>
 800afec:	6823      	ldr	r3, [r4, #0]
 800afee:	442b      	add	r3, r5
 800aff0:	6023      	str	r3, [r4, #0]
 800aff2:	f8d8 3000 	ldr.w	r3, [r8]
 800aff6:	685a      	ldr	r2, [r3, #4]
 800aff8:	bb62      	cbnz	r2, 800b054 <_malloc_r+0xdc>
 800affa:	f8c8 7000 	str.w	r7, [r8]
 800affe:	e00f      	b.n	800b020 <_malloc_r+0xa8>
 800b000:	6822      	ldr	r2, [r4, #0]
 800b002:	1b52      	subs	r2, r2, r5
 800b004:	d420      	bmi.n	800b048 <_malloc_r+0xd0>
 800b006:	2a0b      	cmp	r2, #11
 800b008:	d917      	bls.n	800b03a <_malloc_r+0xc2>
 800b00a:	1961      	adds	r1, r4, r5
 800b00c:	42a3      	cmp	r3, r4
 800b00e:	6025      	str	r5, [r4, #0]
 800b010:	bf18      	it	ne
 800b012:	6059      	strne	r1, [r3, #4]
 800b014:	6863      	ldr	r3, [r4, #4]
 800b016:	bf08      	it	eq
 800b018:	f8c8 1000 	streq.w	r1, [r8]
 800b01c:	5162      	str	r2, [r4, r5]
 800b01e:	604b      	str	r3, [r1, #4]
 800b020:	4630      	mov	r0, r6
 800b022:	f000 f82f 	bl	800b084 <__malloc_unlock>
 800b026:	f104 000b 	add.w	r0, r4, #11
 800b02a:	1d23      	adds	r3, r4, #4
 800b02c:	f020 0007 	bic.w	r0, r0, #7
 800b030:	1ac2      	subs	r2, r0, r3
 800b032:	bf1c      	itt	ne
 800b034:	1a1b      	subne	r3, r3, r0
 800b036:	50a3      	strne	r3, [r4, r2]
 800b038:	e7af      	b.n	800af9a <_malloc_r+0x22>
 800b03a:	6862      	ldr	r2, [r4, #4]
 800b03c:	42a3      	cmp	r3, r4
 800b03e:	bf0c      	ite	eq
 800b040:	f8c8 2000 	streq.w	r2, [r8]
 800b044:	605a      	strne	r2, [r3, #4]
 800b046:	e7eb      	b.n	800b020 <_malloc_r+0xa8>
 800b048:	4623      	mov	r3, r4
 800b04a:	6864      	ldr	r4, [r4, #4]
 800b04c:	e7ae      	b.n	800afac <_malloc_r+0x34>
 800b04e:	463c      	mov	r4, r7
 800b050:	687f      	ldr	r7, [r7, #4]
 800b052:	e7b6      	b.n	800afc2 <_malloc_r+0x4a>
 800b054:	461a      	mov	r2, r3
 800b056:	685b      	ldr	r3, [r3, #4]
 800b058:	42a3      	cmp	r3, r4
 800b05a:	d1fb      	bne.n	800b054 <_malloc_r+0xdc>
 800b05c:	2300      	movs	r3, #0
 800b05e:	6053      	str	r3, [r2, #4]
 800b060:	e7de      	b.n	800b020 <_malloc_r+0xa8>
 800b062:	230c      	movs	r3, #12
 800b064:	6033      	str	r3, [r6, #0]
 800b066:	4630      	mov	r0, r6
 800b068:	f000 f80c 	bl	800b084 <__malloc_unlock>
 800b06c:	e794      	b.n	800af98 <_malloc_r+0x20>
 800b06e:	6005      	str	r5, [r0, #0]
 800b070:	e7d6      	b.n	800b020 <_malloc_r+0xa8>
 800b072:	bf00      	nop
 800b074:	200017e0 	.word	0x200017e0

0800b078 <__malloc_lock>:
 800b078:	4801      	ldr	r0, [pc, #4]	@ (800b080 <__malloc_lock+0x8>)
 800b07a:	f7ff b89a 	b.w	800a1b2 <__retarget_lock_acquire_recursive>
 800b07e:	bf00      	nop
 800b080:	200017d8 	.word	0x200017d8

0800b084 <__malloc_unlock>:
 800b084:	4801      	ldr	r0, [pc, #4]	@ (800b08c <__malloc_unlock+0x8>)
 800b086:	f7ff b895 	b.w	800a1b4 <__retarget_lock_release_recursive>
 800b08a:	bf00      	nop
 800b08c:	200017d8 	.word	0x200017d8

0800b090 <_Balloc>:
 800b090:	b570      	push	{r4, r5, r6, lr}
 800b092:	69c6      	ldr	r6, [r0, #28]
 800b094:	4604      	mov	r4, r0
 800b096:	460d      	mov	r5, r1
 800b098:	b976      	cbnz	r6, 800b0b8 <_Balloc+0x28>
 800b09a:	2010      	movs	r0, #16
 800b09c:	f7ff ff42 	bl	800af24 <malloc>
 800b0a0:	4602      	mov	r2, r0
 800b0a2:	61e0      	str	r0, [r4, #28]
 800b0a4:	b920      	cbnz	r0, 800b0b0 <_Balloc+0x20>
 800b0a6:	4b18      	ldr	r3, [pc, #96]	@ (800b108 <_Balloc+0x78>)
 800b0a8:	4818      	ldr	r0, [pc, #96]	@ (800b10c <_Balloc+0x7c>)
 800b0aa:	216b      	movs	r1, #107	@ 0x6b
 800b0ac:	f7ff f884 	bl	800a1b8 <__assert_func>
 800b0b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b0b4:	6006      	str	r6, [r0, #0]
 800b0b6:	60c6      	str	r6, [r0, #12]
 800b0b8:	69e6      	ldr	r6, [r4, #28]
 800b0ba:	68f3      	ldr	r3, [r6, #12]
 800b0bc:	b183      	cbz	r3, 800b0e0 <_Balloc+0x50>
 800b0be:	69e3      	ldr	r3, [r4, #28]
 800b0c0:	68db      	ldr	r3, [r3, #12]
 800b0c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b0c6:	b9b8      	cbnz	r0, 800b0f8 <_Balloc+0x68>
 800b0c8:	2101      	movs	r1, #1
 800b0ca:	fa01 f605 	lsl.w	r6, r1, r5
 800b0ce:	1d72      	adds	r2, r6, #5
 800b0d0:	0092      	lsls	r2, r2, #2
 800b0d2:	4620      	mov	r0, r4
 800b0d4:	f000 fe07 	bl	800bce6 <_calloc_r>
 800b0d8:	b160      	cbz	r0, 800b0f4 <_Balloc+0x64>
 800b0da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b0de:	e00e      	b.n	800b0fe <_Balloc+0x6e>
 800b0e0:	2221      	movs	r2, #33	@ 0x21
 800b0e2:	2104      	movs	r1, #4
 800b0e4:	4620      	mov	r0, r4
 800b0e6:	f000 fdfe 	bl	800bce6 <_calloc_r>
 800b0ea:	69e3      	ldr	r3, [r4, #28]
 800b0ec:	60f0      	str	r0, [r6, #12]
 800b0ee:	68db      	ldr	r3, [r3, #12]
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d1e4      	bne.n	800b0be <_Balloc+0x2e>
 800b0f4:	2000      	movs	r0, #0
 800b0f6:	bd70      	pop	{r4, r5, r6, pc}
 800b0f8:	6802      	ldr	r2, [r0, #0]
 800b0fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b0fe:	2300      	movs	r3, #0
 800b100:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b104:	e7f7      	b.n	800b0f6 <_Balloc+0x66>
 800b106:	bf00      	nop
 800b108:	0800c581 	.word	0x0800c581
 800b10c:	0800c601 	.word	0x0800c601

0800b110 <_Bfree>:
 800b110:	b570      	push	{r4, r5, r6, lr}
 800b112:	69c6      	ldr	r6, [r0, #28]
 800b114:	4605      	mov	r5, r0
 800b116:	460c      	mov	r4, r1
 800b118:	b976      	cbnz	r6, 800b138 <_Bfree+0x28>
 800b11a:	2010      	movs	r0, #16
 800b11c:	f7ff ff02 	bl	800af24 <malloc>
 800b120:	4602      	mov	r2, r0
 800b122:	61e8      	str	r0, [r5, #28]
 800b124:	b920      	cbnz	r0, 800b130 <_Bfree+0x20>
 800b126:	4b09      	ldr	r3, [pc, #36]	@ (800b14c <_Bfree+0x3c>)
 800b128:	4809      	ldr	r0, [pc, #36]	@ (800b150 <_Bfree+0x40>)
 800b12a:	218f      	movs	r1, #143	@ 0x8f
 800b12c:	f7ff f844 	bl	800a1b8 <__assert_func>
 800b130:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b134:	6006      	str	r6, [r0, #0]
 800b136:	60c6      	str	r6, [r0, #12]
 800b138:	b13c      	cbz	r4, 800b14a <_Bfree+0x3a>
 800b13a:	69eb      	ldr	r3, [r5, #28]
 800b13c:	6862      	ldr	r2, [r4, #4]
 800b13e:	68db      	ldr	r3, [r3, #12]
 800b140:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b144:	6021      	str	r1, [r4, #0]
 800b146:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b14a:	bd70      	pop	{r4, r5, r6, pc}
 800b14c:	0800c581 	.word	0x0800c581
 800b150:	0800c601 	.word	0x0800c601

0800b154 <__multadd>:
 800b154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b158:	690d      	ldr	r5, [r1, #16]
 800b15a:	4607      	mov	r7, r0
 800b15c:	460c      	mov	r4, r1
 800b15e:	461e      	mov	r6, r3
 800b160:	f101 0c14 	add.w	ip, r1, #20
 800b164:	2000      	movs	r0, #0
 800b166:	f8dc 3000 	ldr.w	r3, [ip]
 800b16a:	b299      	uxth	r1, r3
 800b16c:	fb02 6101 	mla	r1, r2, r1, r6
 800b170:	0c1e      	lsrs	r6, r3, #16
 800b172:	0c0b      	lsrs	r3, r1, #16
 800b174:	fb02 3306 	mla	r3, r2, r6, r3
 800b178:	b289      	uxth	r1, r1
 800b17a:	3001      	adds	r0, #1
 800b17c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b180:	4285      	cmp	r5, r0
 800b182:	f84c 1b04 	str.w	r1, [ip], #4
 800b186:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b18a:	dcec      	bgt.n	800b166 <__multadd+0x12>
 800b18c:	b30e      	cbz	r6, 800b1d2 <__multadd+0x7e>
 800b18e:	68a3      	ldr	r3, [r4, #8]
 800b190:	42ab      	cmp	r3, r5
 800b192:	dc19      	bgt.n	800b1c8 <__multadd+0x74>
 800b194:	6861      	ldr	r1, [r4, #4]
 800b196:	4638      	mov	r0, r7
 800b198:	3101      	adds	r1, #1
 800b19a:	f7ff ff79 	bl	800b090 <_Balloc>
 800b19e:	4680      	mov	r8, r0
 800b1a0:	b928      	cbnz	r0, 800b1ae <__multadd+0x5a>
 800b1a2:	4602      	mov	r2, r0
 800b1a4:	4b0c      	ldr	r3, [pc, #48]	@ (800b1d8 <__multadd+0x84>)
 800b1a6:	480d      	ldr	r0, [pc, #52]	@ (800b1dc <__multadd+0x88>)
 800b1a8:	21ba      	movs	r1, #186	@ 0xba
 800b1aa:	f7ff f805 	bl	800a1b8 <__assert_func>
 800b1ae:	6922      	ldr	r2, [r4, #16]
 800b1b0:	3202      	adds	r2, #2
 800b1b2:	f104 010c 	add.w	r1, r4, #12
 800b1b6:	0092      	lsls	r2, r2, #2
 800b1b8:	300c      	adds	r0, #12
 800b1ba:	f000 fd7f 	bl	800bcbc <memcpy>
 800b1be:	4621      	mov	r1, r4
 800b1c0:	4638      	mov	r0, r7
 800b1c2:	f7ff ffa5 	bl	800b110 <_Bfree>
 800b1c6:	4644      	mov	r4, r8
 800b1c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b1cc:	3501      	adds	r5, #1
 800b1ce:	615e      	str	r6, [r3, #20]
 800b1d0:	6125      	str	r5, [r4, #16]
 800b1d2:	4620      	mov	r0, r4
 800b1d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1d8:	0800c5f0 	.word	0x0800c5f0
 800b1dc:	0800c601 	.word	0x0800c601

0800b1e0 <__hi0bits>:
 800b1e0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b1e4:	4603      	mov	r3, r0
 800b1e6:	bf36      	itet	cc
 800b1e8:	0403      	lslcc	r3, r0, #16
 800b1ea:	2000      	movcs	r0, #0
 800b1ec:	2010      	movcc	r0, #16
 800b1ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b1f2:	bf3c      	itt	cc
 800b1f4:	021b      	lslcc	r3, r3, #8
 800b1f6:	3008      	addcc	r0, #8
 800b1f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b1fc:	bf3c      	itt	cc
 800b1fe:	011b      	lslcc	r3, r3, #4
 800b200:	3004      	addcc	r0, #4
 800b202:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b206:	bf3c      	itt	cc
 800b208:	009b      	lslcc	r3, r3, #2
 800b20a:	3002      	addcc	r0, #2
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	db05      	blt.n	800b21c <__hi0bits+0x3c>
 800b210:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b214:	f100 0001 	add.w	r0, r0, #1
 800b218:	bf08      	it	eq
 800b21a:	2020      	moveq	r0, #32
 800b21c:	4770      	bx	lr

0800b21e <__lo0bits>:
 800b21e:	6803      	ldr	r3, [r0, #0]
 800b220:	4602      	mov	r2, r0
 800b222:	f013 0007 	ands.w	r0, r3, #7
 800b226:	d00b      	beq.n	800b240 <__lo0bits+0x22>
 800b228:	07d9      	lsls	r1, r3, #31
 800b22a:	d421      	bmi.n	800b270 <__lo0bits+0x52>
 800b22c:	0798      	lsls	r0, r3, #30
 800b22e:	bf49      	itett	mi
 800b230:	085b      	lsrmi	r3, r3, #1
 800b232:	089b      	lsrpl	r3, r3, #2
 800b234:	2001      	movmi	r0, #1
 800b236:	6013      	strmi	r3, [r2, #0]
 800b238:	bf5c      	itt	pl
 800b23a:	6013      	strpl	r3, [r2, #0]
 800b23c:	2002      	movpl	r0, #2
 800b23e:	4770      	bx	lr
 800b240:	b299      	uxth	r1, r3
 800b242:	b909      	cbnz	r1, 800b248 <__lo0bits+0x2a>
 800b244:	0c1b      	lsrs	r3, r3, #16
 800b246:	2010      	movs	r0, #16
 800b248:	b2d9      	uxtb	r1, r3
 800b24a:	b909      	cbnz	r1, 800b250 <__lo0bits+0x32>
 800b24c:	3008      	adds	r0, #8
 800b24e:	0a1b      	lsrs	r3, r3, #8
 800b250:	0719      	lsls	r1, r3, #28
 800b252:	bf04      	itt	eq
 800b254:	091b      	lsreq	r3, r3, #4
 800b256:	3004      	addeq	r0, #4
 800b258:	0799      	lsls	r1, r3, #30
 800b25a:	bf04      	itt	eq
 800b25c:	089b      	lsreq	r3, r3, #2
 800b25e:	3002      	addeq	r0, #2
 800b260:	07d9      	lsls	r1, r3, #31
 800b262:	d403      	bmi.n	800b26c <__lo0bits+0x4e>
 800b264:	085b      	lsrs	r3, r3, #1
 800b266:	f100 0001 	add.w	r0, r0, #1
 800b26a:	d003      	beq.n	800b274 <__lo0bits+0x56>
 800b26c:	6013      	str	r3, [r2, #0]
 800b26e:	4770      	bx	lr
 800b270:	2000      	movs	r0, #0
 800b272:	4770      	bx	lr
 800b274:	2020      	movs	r0, #32
 800b276:	4770      	bx	lr

0800b278 <__i2b>:
 800b278:	b510      	push	{r4, lr}
 800b27a:	460c      	mov	r4, r1
 800b27c:	2101      	movs	r1, #1
 800b27e:	f7ff ff07 	bl	800b090 <_Balloc>
 800b282:	4602      	mov	r2, r0
 800b284:	b928      	cbnz	r0, 800b292 <__i2b+0x1a>
 800b286:	4b05      	ldr	r3, [pc, #20]	@ (800b29c <__i2b+0x24>)
 800b288:	4805      	ldr	r0, [pc, #20]	@ (800b2a0 <__i2b+0x28>)
 800b28a:	f240 1145 	movw	r1, #325	@ 0x145
 800b28e:	f7fe ff93 	bl	800a1b8 <__assert_func>
 800b292:	2301      	movs	r3, #1
 800b294:	6144      	str	r4, [r0, #20]
 800b296:	6103      	str	r3, [r0, #16]
 800b298:	bd10      	pop	{r4, pc}
 800b29a:	bf00      	nop
 800b29c:	0800c5f0 	.word	0x0800c5f0
 800b2a0:	0800c601 	.word	0x0800c601

0800b2a4 <__multiply>:
 800b2a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2a8:	4614      	mov	r4, r2
 800b2aa:	690a      	ldr	r2, [r1, #16]
 800b2ac:	6923      	ldr	r3, [r4, #16]
 800b2ae:	429a      	cmp	r2, r3
 800b2b0:	bfa8      	it	ge
 800b2b2:	4623      	movge	r3, r4
 800b2b4:	460f      	mov	r7, r1
 800b2b6:	bfa4      	itt	ge
 800b2b8:	460c      	movge	r4, r1
 800b2ba:	461f      	movge	r7, r3
 800b2bc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b2c0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b2c4:	68a3      	ldr	r3, [r4, #8]
 800b2c6:	6861      	ldr	r1, [r4, #4]
 800b2c8:	eb0a 0609 	add.w	r6, sl, r9
 800b2cc:	42b3      	cmp	r3, r6
 800b2ce:	b085      	sub	sp, #20
 800b2d0:	bfb8      	it	lt
 800b2d2:	3101      	addlt	r1, #1
 800b2d4:	f7ff fedc 	bl	800b090 <_Balloc>
 800b2d8:	b930      	cbnz	r0, 800b2e8 <__multiply+0x44>
 800b2da:	4602      	mov	r2, r0
 800b2dc:	4b44      	ldr	r3, [pc, #272]	@ (800b3f0 <__multiply+0x14c>)
 800b2de:	4845      	ldr	r0, [pc, #276]	@ (800b3f4 <__multiply+0x150>)
 800b2e0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b2e4:	f7fe ff68 	bl	800a1b8 <__assert_func>
 800b2e8:	f100 0514 	add.w	r5, r0, #20
 800b2ec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b2f0:	462b      	mov	r3, r5
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	4543      	cmp	r3, r8
 800b2f6:	d321      	bcc.n	800b33c <__multiply+0x98>
 800b2f8:	f107 0114 	add.w	r1, r7, #20
 800b2fc:	f104 0214 	add.w	r2, r4, #20
 800b300:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b304:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b308:	9302      	str	r3, [sp, #8]
 800b30a:	1b13      	subs	r3, r2, r4
 800b30c:	3b15      	subs	r3, #21
 800b30e:	f023 0303 	bic.w	r3, r3, #3
 800b312:	3304      	adds	r3, #4
 800b314:	f104 0715 	add.w	r7, r4, #21
 800b318:	42ba      	cmp	r2, r7
 800b31a:	bf38      	it	cc
 800b31c:	2304      	movcc	r3, #4
 800b31e:	9301      	str	r3, [sp, #4]
 800b320:	9b02      	ldr	r3, [sp, #8]
 800b322:	9103      	str	r1, [sp, #12]
 800b324:	428b      	cmp	r3, r1
 800b326:	d80c      	bhi.n	800b342 <__multiply+0x9e>
 800b328:	2e00      	cmp	r6, #0
 800b32a:	dd03      	ble.n	800b334 <__multiply+0x90>
 800b32c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b330:	2b00      	cmp	r3, #0
 800b332:	d05b      	beq.n	800b3ec <__multiply+0x148>
 800b334:	6106      	str	r6, [r0, #16]
 800b336:	b005      	add	sp, #20
 800b338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b33c:	f843 2b04 	str.w	r2, [r3], #4
 800b340:	e7d8      	b.n	800b2f4 <__multiply+0x50>
 800b342:	f8b1 a000 	ldrh.w	sl, [r1]
 800b346:	f1ba 0f00 	cmp.w	sl, #0
 800b34a:	d024      	beq.n	800b396 <__multiply+0xf2>
 800b34c:	f104 0e14 	add.w	lr, r4, #20
 800b350:	46a9      	mov	r9, r5
 800b352:	f04f 0c00 	mov.w	ip, #0
 800b356:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b35a:	f8d9 3000 	ldr.w	r3, [r9]
 800b35e:	fa1f fb87 	uxth.w	fp, r7
 800b362:	b29b      	uxth	r3, r3
 800b364:	fb0a 330b 	mla	r3, sl, fp, r3
 800b368:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800b36c:	f8d9 7000 	ldr.w	r7, [r9]
 800b370:	4463      	add	r3, ip
 800b372:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b376:	fb0a c70b 	mla	r7, sl, fp, ip
 800b37a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b37e:	b29b      	uxth	r3, r3
 800b380:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b384:	4572      	cmp	r2, lr
 800b386:	f849 3b04 	str.w	r3, [r9], #4
 800b38a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b38e:	d8e2      	bhi.n	800b356 <__multiply+0xb2>
 800b390:	9b01      	ldr	r3, [sp, #4]
 800b392:	f845 c003 	str.w	ip, [r5, r3]
 800b396:	9b03      	ldr	r3, [sp, #12]
 800b398:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b39c:	3104      	adds	r1, #4
 800b39e:	f1b9 0f00 	cmp.w	r9, #0
 800b3a2:	d021      	beq.n	800b3e8 <__multiply+0x144>
 800b3a4:	682b      	ldr	r3, [r5, #0]
 800b3a6:	f104 0c14 	add.w	ip, r4, #20
 800b3aa:	46ae      	mov	lr, r5
 800b3ac:	f04f 0a00 	mov.w	sl, #0
 800b3b0:	f8bc b000 	ldrh.w	fp, [ip]
 800b3b4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b3b8:	fb09 770b 	mla	r7, r9, fp, r7
 800b3bc:	4457      	add	r7, sl
 800b3be:	b29b      	uxth	r3, r3
 800b3c0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b3c4:	f84e 3b04 	str.w	r3, [lr], #4
 800b3c8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b3cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b3d0:	f8be 3000 	ldrh.w	r3, [lr]
 800b3d4:	fb09 330a 	mla	r3, r9, sl, r3
 800b3d8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b3dc:	4562      	cmp	r2, ip
 800b3de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b3e2:	d8e5      	bhi.n	800b3b0 <__multiply+0x10c>
 800b3e4:	9f01      	ldr	r7, [sp, #4]
 800b3e6:	51eb      	str	r3, [r5, r7]
 800b3e8:	3504      	adds	r5, #4
 800b3ea:	e799      	b.n	800b320 <__multiply+0x7c>
 800b3ec:	3e01      	subs	r6, #1
 800b3ee:	e79b      	b.n	800b328 <__multiply+0x84>
 800b3f0:	0800c5f0 	.word	0x0800c5f0
 800b3f4:	0800c601 	.word	0x0800c601

0800b3f8 <__pow5mult>:
 800b3f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3fc:	4615      	mov	r5, r2
 800b3fe:	f012 0203 	ands.w	r2, r2, #3
 800b402:	4607      	mov	r7, r0
 800b404:	460e      	mov	r6, r1
 800b406:	d007      	beq.n	800b418 <__pow5mult+0x20>
 800b408:	4c25      	ldr	r4, [pc, #148]	@ (800b4a0 <__pow5mult+0xa8>)
 800b40a:	3a01      	subs	r2, #1
 800b40c:	2300      	movs	r3, #0
 800b40e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b412:	f7ff fe9f 	bl	800b154 <__multadd>
 800b416:	4606      	mov	r6, r0
 800b418:	10ad      	asrs	r5, r5, #2
 800b41a:	d03d      	beq.n	800b498 <__pow5mult+0xa0>
 800b41c:	69fc      	ldr	r4, [r7, #28]
 800b41e:	b97c      	cbnz	r4, 800b440 <__pow5mult+0x48>
 800b420:	2010      	movs	r0, #16
 800b422:	f7ff fd7f 	bl	800af24 <malloc>
 800b426:	4602      	mov	r2, r0
 800b428:	61f8      	str	r0, [r7, #28]
 800b42a:	b928      	cbnz	r0, 800b438 <__pow5mult+0x40>
 800b42c:	4b1d      	ldr	r3, [pc, #116]	@ (800b4a4 <__pow5mult+0xac>)
 800b42e:	481e      	ldr	r0, [pc, #120]	@ (800b4a8 <__pow5mult+0xb0>)
 800b430:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b434:	f7fe fec0 	bl	800a1b8 <__assert_func>
 800b438:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b43c:	6004      	str	r4, [r0, #0]
 800b43e:	60c4      	str	r4, [r0, #12]
 800b440:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b444:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b448:	b94c      	cbnz	r4, 800b45e <__pow5mult+0x66>
 800b44a:	f240 2171 	movw	r1, #625	@ 0x271
 800b44e:	4638      	mov	r0, r7
 800b450:	f7ff ff12 	bl	800b278 <__i2b>
 800b454:	2300      	movs	r3, #0
 800b456:	f8c8 0008 	str.w	r0, [r8, #8]
 800b45a:	4604      	mov	r4, r0
 800b45c:	6003      	str	r3, [r0, #0]
 800b45e:	f04f 0900 	mov.w	r9, #0
 800b462:	07eb      	lsls	r3, r5, #31
 800b464:	d50a      	bpl.n	800b47c <__pow5mult+0x84>
 800b466:	4631      	mov	r1, r6
 800b468:	4622      	mov	r2, r4
 800b46a:	4638      	mov	r0, r7
 800b46c:	f7ff ff1a 	bl	800b2a4 <__multiply>
 800b470:	4631      	mov	r1, r6
 800b472:	4680      	mov	r8, r0
 800b474:	4638      	mov	r0, r7
 800b476:	f7ff fe4b 	bl	800b110 <_Bfree>
 800b47a:	4646      	mov	r6, r8
 800b47c:	106d      	asrs	r5, r5, #1
 800b47e:	d00b      	beq.n	800b498 <__pow5mult+0xa0>
 800b480:	6820      	ldr	r0, [r4, #0]
 800b482:	b938      	cbnz	r0, 800b494 <__pow5mult+0x9c>
 800b484:	4622      	mov	r2, r4
 800b486:	4621      	mov	r1, r4
 800b488:	4638      	mov	r0, r7
 800b48a:	f7ff ff0b 	bl	800b2a4 <__multiply>
 800b48e:	6020      	str	r0, [r4, #0]
 800b490:	f8c0 9000 	str.w	r9, [r0]
 800b494:	4604      	mov	r4, r0
 800b496:	e7e4      	b.n	800b462 <__pow5mult+0x6a>
 800b498:	4630      	mov	r0, r6
 800b49a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b49e:	bf00      	nop
 800b4a0:	0800c65c 	.word	0x0800c65c
 800b4a4:	0800c581 	.word	0x0800c581
 800b4a8:	0800c601 	.word	0x0800c601

0800b4ac <__lshift>:
 800b4ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4b0:	460c      	mov	r4, r1
 800b4b2:	6849      	ldr	r1, [r1, #4]
 800b4b4:	6923      	ldr	r3, [r4, #16]
 800b4b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b4ba:	68a3      	ldr	r3, [r4, #8]
 800b4bc:	4607      	mov	r7, r0
 800b4be:	4691      	mov	r9, r2
 800b4c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b4c4:	f108 0601 	add.w	r6, r8, #1
 800b4c8:	42b3      	cmp	r3, r6
 800b4ca:	db0b      	blt.n	800b4e4 <__lshift+0x38>
 800b4cc:	4638      	mov	r0, r7
 800b4ce:	f7ff fddf 	bl	800b090 <_Balloc>
 800b4d2:	4605      	mov	r5, r0
 800b4d4:	b948      	cbnz	r0, 800b4ea <__lshift+0x3e>
 800b4d6:	4602      	mov	r2, r0
 800b4d8:	4b28      	ldr	r3, [pc, #160]	@ (800b57c <__lshift+0xd0>)
 800b4da:	4829      	ldr	r0, [pc, #164]	@ (800b580 <__lshift+0xd4>)
 800b4dc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b4e0:	f7fe fe6a 	bl	800a1b8 <__assert_func>
 800b4e4:	3101      	adds	r1, #1
 800b4e6:	005b      	lsls	r3, r3, #1
 800b4e8:	e7ee      	b.n	800b4c8 <__lshift+0x1c>
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	f100 0114 	add.w	r1, r0, #20
 800b4f0:	f100 0210 	add.w	r2, r0, #16
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	4553      	cmp	r3, sl
 800b4f8:	db33      	blt.n	800b562 <__lshift+0xb6>
 800b4fa:	6920      	ldr	r0, [r4, #16]
 800b4fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b500:	f104 0314 	add.w	r3, r4, #20
 800b504:	f019 091f 	ands.w	r9, r9, #31
 800b508:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b50c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b510:	d02b      	beq.n	800b56a <__lshift+0xbe>
 800b512:	f1c9 0e20 	rsb	lr, r9, #32
 800b516:	468a      	mov	sl, r1
 800b518:	2200      	movs	r2, #0
 800b51a:	6818      	ldr	r0, [r3, #0]
 800b51c:	fa00 f009 	lsl.w	r0, r0, r9
 800b520:	4310      	orrs	r0, r2
 800b522:	f84a 0b04 	str.w	r0, [sl], #4
 800b526:	f853 2b04 	ldr.w	r2, [r3], #4
 800b52a:	459c      	cmp	ip, r3
 800b52c:	fa22 f20e 	lsr.w	r2, r2, lr
 800b530:	d8f3      	bhi.n	800b51a <__lshift+0x6e>
 800b532:	ebac 0304 	sub.w	r3, ip, r4
 800b536:	3b15      	subs	r3, #21
 800b538:	f023 0303 	bic.w	r3, r3, #3
 800b53c:	3304      	adds	r3, #4
 800b53e:	f104 0015 	add.w	r0, r4, #21
 800b542:	4584      	cmp	ip, r0
 800b544:	bf38      	it	cc
 800b546:	2304      	movcc	r3, #4
 800b548:	50ca      	str	r2, [r1, r3]
 800b54a:	b10a      	cbz	r2, 800b550 <__lshift+0xa4>
 800b54c:	f108 0602 	add.w	r6, r8, #2
 800b550:	3e01      	subs	r6, #1
 800b552:	4638      	mov	r0, r7
 800b554:	612e      	str	r6, [r5, #16]
 800b556:	4621      	mov	r1, r4
 800b558:	f7ff fdda 	bl	800b110 <_Bfree>
 800b55c:	4628      	mov	r0, r5
 800b55e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b562:	f842 0f04 	str.w	r0, [r2, #4]!
 800b566:	3301      	adds	r3, #1
 800b568:	e7c5      	b.n	800b4f6 <__lshift+0x4a>
 800b56a:	3904      	subs	r1, #4
 800b56c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b570:	f841 2f04 	str.w	r2, [r1, #4]!
 800b574:	459c      	cmp	ip, r3
 800b576:	d8f9      	bhi.n	800b56c <__lshift+0xc0>
 800b578:	e7ea      	b.n	800b550 <__lshift+0xa4>
 800b57a:	bf00      	nop
 800b57c:	0800c5f0 	.word	0x0800c5f0
 800b580:	0800c601 	.word	0x0800c601

0800b584 <__mcmp>:
 800b584:	690a      	ldr	r2, [r1, #16]
 800b586:	4603      	mov	r3, r0
 800b588:	6900      	ldr	r0, [r0, #16]
 800b58a:	1a80      	subs	r0, r0, r2
 800b58c:	b530      	push	{r4, r5, lr}
 800b58e:	d10e      	bne.n	800b5ae <__mcmp+0x2a>
 800b590:	3314      	adds	r3, #20
 800b592:	3114      	adds	r1, #20
 800b594:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b598:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b59c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b5a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b5a4:	4295      	cmp	r5, r2
 800b5a6:	d003      	beq.n	800b5b0 <__mcmp+0x2c>
 800b5a8:	d205      	bcs.n	800b5b6 <__mcmp+0x32>
 800b5aa:	f04f 30ff 	mov.w	r0, #4294967295
 800b5ae:	bd30      	pop	{r4, r5, pc}
 800b5b0:	42a3      	cmp	r3, r4
 800b5b2:	d3f3      	bcc.n	800b59c <__mcmp+0x18>
 800b5b4:	e7fb      	b.n	800b5ae <__mcmp+0x2a>
 800b5b6:	2001      	movs	r0, #1
 800b5b8:	e7f9      	b.n	800b5ae <__mcmp+0x2a>
	...

0800b5bc <__mdiff>:
 800b5bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5c0:	4689      	mov	r9, r1
 800b5c2:	4606      	mov	r6, r0
 800b5c4:	4611      	mov	r1, r2
 800b5c6:	4648      	mov	r0, r9
 800b5c8:	4614      	mov	r4, r2
 800b5ca:	f7ff ffdb 	bl	800b584 <__mcmp>
 800b5ce:	1e05      	subs	r5, r0, #0
 800b5d0:	d112      	bne.n	800b5f8 <__mdiff+0x3c>
 800b5d2:	4629      	mov	r1, r5
 800b5d4:	4630      	mov	r0, r6
 800b5d6:	f7ff fd5b 	bl	800b090 <_Balloc>
 800b5da:	4602      	mov	r2, r0
 800b5dc:	b928      	cbnz	r0, 800b5ea <__mdiff+0x2e>
 800b5de:	4b3f      	ldr	r3, [pc, #252]	@ (800b6dc <__mdiff+0x120>)
 800b5e0:	f240 2137 	movw	r1, #567	@ 0x237
 800b5e4:	483e      	ldr	r0, [pc, #248]	@ (800b6e0 <__mdiff+0x124>)
 800b5e6:	f7fe fde7 	bl	800a1b8 <__assert_func>
 800b5ea:	2301      	movs	r3, #1
 800b5ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b5f0:	4610      	mov	r0, r2
 800b5f2:	b003      	add	sp, #12
 800b5f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5f8:	bfbc      	itt	lt
 800b5fa:	464b      	movlt	r3, r9
 800b5fc:	46a1      	movlt	r9, r4
 800b5fe:	4630      	mov	r0, r6
 800b600:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b604:	bfba      	itte	lt
 800b606:	461c      	movlt	r4, r3
 800b608:	2501      	movlt	r5, #1
 800b60a:	2500      	movge	r5, #0
 800b60c:	f7ff fd40 	bl	800b090 <_Balloc>
 800b610:	4602      	mov	r2, r0
 800b612:	b918      	cbnz	r0, 800b61c <__mdiff+0x60>
 800b614:	4b31      	ldr	r3, [pc, #196]	@ (800b6dc <__mdiff+0x120>)
 800b616:	f240 2145 	movw	r1, #581	@ 0x245
 800b61a:	e7e3      	b.n	800b5e4 <__mdiff+0x28>
 800b61c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b620:	6926      	ldr	r6, [r4, #16]
 800b622:	60c5      	str	r5, [r0, #12]
 800b624:	f109 0310 	add.w	r3, r9, #16
 800b628:	f109 0514 	add.w	r5, r9, #20
 800b62c:	f104 0e14 	add.w	lr, r4, #20
 800b630:	f100 0b14 	add.w	fp, r0, #20
 800b634:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b638:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b63c:	9301      	str	r3, [sp, #4]
 800b63e:	46d9      	mov	r9, fp
 800b640:	f04f 0c00 	mov.w	ip, #0
 800b644:	9b01      	ldr	r3, [sp, #4]
 800b646:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b64a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b64e:	9301      	str	r3, [sp, #4]
 800b650:	fa1f f38a 	uxth.w	r3, sl
 800b654:	4619      	mov	r1, r3
 800b656:	b283      	uxth	r3, r0
 800b658:	1acb      	subs	r3, r1, r3
 800b65a:	0c00      	lsrs	r0, r0, #16
 800b65c:	4463      	add	r3, ip
 800b65e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b662:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b666:	b29b      	uxth	r3, r3
 800b668:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b66c:	4576      	cmp	r6, lr
 800b66e:	f849 3b04 	str.w	r3, [r9], #4
 800b672:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b676:	d8e5      	bhi.n	800b644 <__mdiff+0x88>
 800b678:	1b33      	subs	r3, r6, r4
 800b67a:	3b15      	subs	r3, #21
 800b67c:	f023 0303 	bic.w	r3, r3, #3
 800b680:	3415      	adds	r4, #21
 800b682:	3304      	adds	r3, #4
 800b684:	42a6      	cmp	r6, r4
 800b686:	bf38      	it	cc
 800b688:	2304      	movcc	r3, #4
 800b68a:	441d      	add	r5, r3
 800b68c:	445b      	add	r3, fp
 800b68e:	461e      	mov	r6, r3
 800b690:	462c      	mov	r4, r5
 800b692:	4544      	cmp	r4, r8
 800b694:	d30e      	bcc.n	800b6b4 <__mdiff+0xf8>
 800b696:	f108 0103 	add.w	r1, r8, #3
 800b69a:	1b49      	subs	r1, r1, r5
 800b69c:	f021 0103 	bic.w	r1, r1, #3
 800b6a0:	3d03      	subs	r5, #3
 800b6a2:	45a8      	cmp	r8, r5
 800b6a4:	bf38      	it	cc
 800b6a6:	2100      	movcc	r1, #0
 800b6a8:	440b      	add	r3, r1
 800b6aa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b6ae:	b191      	cbz	r1, 800b6d6 <__mdiff+0x11a>
 800b6b0:	6117      	str	r7, [r2, #16]
 800b6b2:	e79d      	b.n	800b5f0 <__mdiff+0x34>
 800b6b4:	f854 1b04 	ldr.w	r1, [r4], #4
 800b6b8:	46e6      	mov	lr, ip
 800b6ba:	0c08      	lsrs	r0, r1, #16
 800b6bc:	fa1c fc81 	uxtah	ip, ip, r1
 800b6c0:	4471      	add	r1, lr
 800b6c2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b6c6:	b289      	uxth	r1, r1
 800b6c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b6cc:	f846 1b04 	str.w	r1, [r6], #4
 800b6d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b6d4:	e7dd      	b.n	800b692 <__mdiff+0xd6>
 800b6d6:	3f01      	subs	r7, #1
 800b6d8:	e7e7      	b.n	800b6aa <__mdiff+0xee>
 800b6da:	bf00      	nop
 800b6dc:	0800c5f0 	.word	0x0800c5f0
 800b6e0:	0800c601 	.word	0x0800c601

0800b6e4 <__d2b>:
 800b6e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b6e8:	460f      	mov	r7, r1
 800b6ea:	2101      	movs	r1, #1
 800b6ec:	ec59 8b10 	vmov	r8, r9, d0
 800b6f0:	4616      	mov	r6, r2
 800b6f2:	f7ff fccd 	bl	800b090 <_Balloc>
 800b6f6:	4604      	mov	r4, r0
 800b6f8:	b930      	cbnz	r0, 800b708 <__d2b+0x24>
 800b6fa:	4602      	mov	r2, r0
 800b6fc:	4b23      	ldr	r3, [pc, #140]	@ (800b78c <__d2b+0xa8>)
 800b6fe:	4824      	ldr	r0, [pc, #144]	@ (800b790 <__d2b+0xac>)
 800b700:	f240 310f 	movw	r1, #783	@ 0x30f
 800b704:	f7fe fd58 	bl	800a1b8 <__assert_func>
 800b708:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b70c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b710:	b10d      	cbz	r5, 800b716 <__d2b+0x32>
 800b712:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b716:	9301      	str	r3, [sp, #4]
 800b718:	f1b8 0300 	subs.w	r3, r8, #0
 800b71c:	d023      	beq.n	800b766 <__d2b+0x82>
 800b71e:	4668      	mov	r0, sp
 800b720:	9300      	str	r3, [sp, #0]
 800b722:	f7ff fd7c 	bl	800b21e <__lo0bits>
 800b726:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b72a:	b1d0      	cbz	r0, 800b762 <__d2b+0x7e>
 800b72c:	f1c0 0320 	rsb	r3, r0, #32
 800b730:	fa02 f303 	lsl.w	r3, r2, r3
 800b734:	430b      	orrs	r3, r1
 800b736:	40c2      	lsrs	r2, r0
 800b738:	6163      	str	r3, [r4, #20]
 800b73a:	9201      	str	r2, [sp, #4]
 800b73c:	9b01      	ldr	r3, [sp, #4]
 800b73e:	61a3      	str	r3, [r4, #24]
 800b740:	2b00      	cmp	r3, #0
 800b742:	bf0c      	ite	eq
 800b744:	2201      	moveq	r2, #1
 800b746:	2202      	movne	r2, #2
 800b748:	6122      	str	r2, [r4, #16]
 800b74a:	b1a5      	cbz	r5, 800b776 <__d2b+0x92>
 800b74c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b750:	4405      	add	r5, r0
 800b752:	603d      	str	r5, [r7, #0]
 800b754:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b758:	6030      	str	r0, [r6, #0]
 800b75a:	4620      	mov	r0, r4
 800b75c:	b003      	add	sp, #12
 800b75e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b762:	6161      	str	r1, [r4, #20]
 800b764:	e7ea      	b.n	800b73c <__d2b+0x58>
 800b766:	a801      	add	r0, sp, #4
 800b768:	f7ff fd59 	bl	800b21e <__lo0bits>
 800b76c:	9b01      	ldr	r3, [sp, #4]
 800b76e:	6163      	str	r3, [r4, #20]
 800b770:	3020      	adds	r0, #32
 800b772:	2201      	movs	r2, #1
 800b774:	e7e8      	b.n	800b748 <__d2b+0x64>
 800b776:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b77a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b77e:	6038      	str	r0, [r7, #0]
 800b780:	6918      	ldr	r0, [r3, #16]
 800b782:	f7ff fd2d 	bl	800b1e0 <__hi0bits>
 800b786:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b78a:	e7e5      	b.n	800b758 <__d2b+0x74>
 800b78c:	0800c5f0 	.word	0x0800c5f0
 800b790:	0800c601 	.word	0x0800c601

0800b794 <__sfputc_r>:
 800b794:	6893      	ldr	r3, [r2, #8]
 800b796:	3b01      	subs	r3, #1
 800b798:	2b00      	cmp	r3, #0
 800b79a:	b410      	push	{r4}
 800b79c:	6093      	str	r3, [r2, #8]
 800b79e:	da08      	bge.n	800b7b2 <__sfputc_r+0x1e>
 800b7a0:	6994      	ldr	r4, [r2, #24]
 800b7a2:	42a3      	cmp	r3, r4
 800b7a4:	db01      	blt.n	800b7aa <__sfputc_r+0x16>
 800b7a6:	290a      	cmp	r1, #10
 800b7a8:	d103      	bne.n	800b7b2 <__sfputc_r+0x1e>
 800b7aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b7ae:	f7fe bbee 	b.w	8009f8e <__swbuf_r>
 800b7b2:	6813      	ldr	r3, [r2, #0]
 800b7b4:	1c58      	adds	r0, r3, #1
 800b7b6:	6010      	str	r0, [r2, #0]
 800b7b8:	7019      	strb	r1, [r3, #0]
 800b7ba:	4608      	mov	r0, r1
 800b7bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b7c0:	4770      	bx	lr

0800b7c2 <__sfputs_r>:
 800b7c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7c4:	4606      	mov	r6, r0
 800b7c6:	460f      	mov	r7, r1
 800b7c8:	4614      	mov	r4, r2
 800b7ca:	18d5      	adds	r5, r2, r3
 800b7cc:	42ac      	cmp	r4, r5
 800b7ce:	d101      	bne.n	800b7d4 <__sfputs_r+0x12>
 800b7d0:	2000      	movs	r0, #0
 800b7d2:	e007      	b.n	800b7e4 <__sfputs_r+0x22>
 800b7d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7d8:	463a      	mov	r2, r7
 800b7da:	4630      	mov	r0, r6
 800b7dc:	f7ff ffda 	bl	800b794 <__sfputc_r>
 800b7e0:	1c43      	adds	r3, r0, #1
 800b7e2:	d1f3      	bne.n	800b7cc <__sfputs_r+0xa>
 800b7e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b7e8 <_vfiprintf_r>:
 800b7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7ec:	460d      	mov	r5, r1
 800b7ee:	b09d      	sub	sp, #116	@ 0x74
 800b7f0:	4614      	mov	r4, r2
 800b7f2:	4698      	mov	r8, r3
 800b7f4:	4606      	mov	r6, r0
 800b7f6:	b118      	cbz	r0, 800b800 <_vfiprintf_r+0x18>
 800b7f8:	6a03      	ldr	r3, [r0, #32]
 800b7fa:	b90b      	cbnz	r3, 800b800 <_vfiprintf_r+0x18>
 800b7fc:	f7fe fade 	bl	8009dbc <__sinit>
 800b800:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b802:	07d9      	lsls	r1, r3, #31
 800b804:	d405      	bmi.n	800b812 <_vfiprintf_r+0x2a>
 800b806:	89ab      	ldrh	r3, [r5, #12]
 800b808:	059a      	lsls	r2, r3, #22
 800b80a:	d402      	bmi.n	800b812 <_vfiprintf_r+0x2a>
 800b80c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b80e:	f7fe fcd0 	bl	800a1b2 <__retarget_lock_acquire_recursive>
 800b812:	89ab      	ldrh	r3, [r5, #12]
 800b814:	071b      	lsls	r3, r3, #28
 800b816:	d501      	bpl.n	800b81c <_vfiprintf_r+0x34>
 800b818:	692b      	ldr	r3, [r5, #16]
 800b81a:	b99b      	cbnz	r3, 800b844 <_vfiprintf_r+0x5c>
 800b81c:	4629      	mov	r1, r5
 800b81e:	4630      	mov	r0, r6
 800b820:	f7fe fbf4 	bl	800a00c <__swsetup_r>
 800b824:	b170      	cbz	r0, 800b844 <_vfiprintf_r+0x5c>
 800b826:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b828:	07dc      	lsls	r4, r3, #31
 800b82a:	d504      	bpl.n	800b836 <_vfiprintf_r+0x4e>
 800b82c:	f04f 30ff 	mov.w	r0, #4294967295
 800b830:	b01d      	add	sp, #116	@ 0x74
 800b832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b836:	89ab      	ldrh	r3, [r5, #12]
 800b838:	0598      	lsls	r0, r3, #22
 800b83a:	d4f7      	bmi.n	800b82c <_vfiprintf_r+0x44>
 800b83c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b83e:	f7fe fcb9 	bl	800a1b4 <__retarget_lock_release_recursive>
 800b842:	e7f3      	b.n	800b82c <_vfiprintf_r+0x44>
 800b844:	2300      	movs	r3, #0
 800b846:	9309      	str	r3, [sp, #36]	@ 0x24
 800b848:	2320      	movs	r3, #32
 800b84a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b84e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b852:	2330      	movs	r3, #48	@ 0x30
 800b854:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ba04 <_vfiprintf_r+0x21c>
 800b858:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b85c:	f04f 0901 	mov.w	r9, #1
 800b860:	4623      	mov	r3, r4
 800b862:	469a      	mov	sl, r3
 800b864:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b868:	b10a      	cbz	r2, 800b86e <_vfiprintf_r+0x86>
 800b86a:	2a25      	cmp	r2, #37	@ 0x25
 800b86c:	d1f9      	bne.n	800b862 <_vfiprintf_r+0x7a>
 800b86e:	ebba 0b04 	subs.w	fp, sl, r4
 800b872:	d00b      	beq.n	800b88c <_vfiprintf_r+0xa4>
 800b874:	465b      	mov	r3, fp
 800b876:	4622      	mov	r2, r4
 800b878:	4629      	mov	r1, r5
 800b87a:	4630      	mov	r0, r6
 800b87c:	f7ff ffa1 	bl	800b7c2 <__sfputs_r>
 800b880:	3001      	adds	r0, #1
 800b882:	f000 80a7 	beq.w	800b9d4 <_vfiprintf_r+0x1ec>
 800b886:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b888:	445a      	add	r2, fp
 800b88a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b88c:	f89a 3000 	ldrb.w	r3, [sl]
 800b890:	2b00      	cmp	r3, #0
 800b892:	f000 809f 	beq.w	800b9d4 <_vfiprintf_r+0x1ec>
 800b896:	2300      	movs	r3, #0
 800b898:	f04f 32ff 	mov.w	r2, #4294967295
 800b89c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b8a0:	f10a 0a01 	add.w	sl, sl, #1
 800b8a4:	9304      	str	r3, [sp, #16]
 800b8a6:	9307      	str	r3, [sp, #28]
 800b8a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b8ac:	931a      	str	r3, [sp, #104]	@ 0x68
 800b8ae:	4654      	mov	r4, sl
 800b8b0:	2205      	movs	r2, #5
 800b8b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8b6:	4853      	ldr	r0, [pc, #332]	@ (800ba04 <_vfiprintf_r+0x21c>)
 800b8b8:	f7f4 fc92 	bl	80001e0 <memchr>
 800b8bc:	9a04      	ldr	r2, [sp, #16]
 800b8be:	b9d8      	cbnz	r0, 800b8f8 <_vfiprintf_r+0x110>
 800b8c0:	06d1      	lsls	r1, r2, #27
 800b8c2:	bf44      	itt	mi
 800b8c4:	2320      	movmi	r3, #32
 800b8c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b8ca:	0713      	lsls	r3, r2, #28
 800b8cc:	bf44      	itt	mi
 800b8ce:	232b      	movmi	r3, #43	@ 0x2b
 800b8d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b8d4:	f89a 3000 	ldrb.w	r3, [sl]
 800b8d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b8da:	d015      	beq.n	800b908 <_vfiprintf_r+0x120>
 800b8dc:	9a07      	ldr	r2, [sp, #28]
 800b8de:	4654      	mov	r4, sl
 800b8e0:	2000      	movs	r0, #0
 800b8e2:	f04f 0c0a 	mov.w	ip, #10
 800b8e6:	4621      	mov	r1, r4
 800b8e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b8ec:	3b30      	subs	r3, #48	@ 0x30
 800b8ee:	2b09      	cmp	r3, #9
 800b8f0:	d94b      	bls.n	800b98a <_vfiprintf_r+0x1a2>
 800b8f2:	b1b0      	cbz	r0, 800b922 <_vfiprintf_r+0x13a>
 800b8f4:	9207      	str	r2, [sp, #28]
 800b8f6:	e014      	b.n	800b922 <_vfiprintf_r+0x13a>
 800b8f8:	eba0 0308 	sub.w	r3, r0, r8
 800b8fc:	fa09 f303 	lsl.w	r3, r9, r3
 800b900:	4313      	orrs	r3, r2
 800b902:	9304      	str	r3, [sp, #16]
 800b904:	46a2      	mov	sl, r4
 800b906:	e7d2      	b.n	800b8ae <_vfiprintf_r+0xc6>
 800b908:	9b03      	ldr	r3, [sp, #12]
 800b90a:	1d19      	adds	r1, r3, #4
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	9103      	str	r1, [sp, #12]
 800b910:	2b00      	cmp	r3, #0
 800b912:	bfbb      	ittet	lt
 800b914:	425b      	neglt	r3, r3
 800b916:	f042 0202 	orrlt.w	r2, r2, #2
 800b91a:	9307      	strge	r3, [sp, #28]
 800b91c:	9307      	strlt	r3, [sp, #28]
 800b91e:	bfb8      	it	lt
 800b920:	9204      	strlt	r2, [sp, #16]
 800b922:	7823      	ldrb	r3, [r4, #0]
 800b924:	2b2e      	cmp	r3, #46	@ 0x2e
 800b926:	d10a      	bne.n	800b93e <_vfiprintf_r+0x156>
 800b928:	7863      	ldrb	r3, [r4, #1]
 800b92a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b92c:	d132      	bne.n	800b994 <_vfiprintf_r+0x1ac>
 800b92e:	9b03      	ldr	r3, [sp, #12]
 800b930:	1d1a      	adds	r2, r3, #4
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	9203      	str	r2, [sp, #12]
 800b936:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b93a:	3402      	adds	r4, #2
 800b93c:	9305      	str	r3, [sp, #20]
 800b93e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ba14 <_vfiprintf_r+0x22c>
 800b942:	7821      	ldrb	r1, [r4, #0]
 800b944:	2203      	movs	r2, #3
 800b946:	4650      	mov	r0, sl
 800b948:	f7f4 fc4a 	bl	80001e0 <memchr>
 800b94c:	b138      	cbz	r0, 800b95e <_vfiprintf_r+0x176>
 800b94e:	9b04      	ldr	r3, [sp, #16]
 800b950:	eba0 000a 	sub.w	r0, r0, sl
 800b954:	2240      	movs	r2, #64	@ 0x40
 800b956:	4082      	lsls	r2, r0
 800b958:	4313      	orrs	r3, r2
 800b95a:	3401      	adds	r4, #1
 800b95c:	9304      	str	r3, [sp, #16]
 800b95e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b962:	4829      	ldr	r0, [pc, #164]	@ (800ba08 <_vfiprintf_r+0x220>)
 800b964:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b968:	2206      	movs	r2, #6
 800b96a:	f7f4 fc39 	bl	80001e0 <memchr>
 800b96e:	2800      	cmp	r0, #0
 800b970:	d03f      	beq.n	800b9f2 <_vfiprintf_r+0x20a>
 800b972:	4b26      	ldr	r3, [pc, #152]	@ (800ba0c <_vfiprintf_r+0x224>)
 800b974:	bb1b      	cbnz	r3, 800b9be <_vfiprintf_r+0x1d6>
 800b976:	9b03      	ldr	r3, [sp, #12]
 800b978:	3307      	adds	r3, #7
 800b97a:	f023 0307 	bic.w	r3, r3, #7
 800b97e:	3308      	adds	r3, #8
 800b980:	9303      	str	r3, [sp, #12]
 800b982:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b984:	443b      	add	r3, r7
 800b986:	9309      	str	r3, [sp, #36]	@ 0x24
 800b988:	e76a      	b.n	800b860 <_vfiprintf_r+0x78>
 800b98a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b98e:	460c      	mov	r4, r1
 800b990:	2001      	movs	r0, #1
 800b992:	e7a8      	b.n	800b8e6 <_vfiprintf_r+0xfe>
 800b994:	2300      	movs	r3, #0
 800b996:	3401      	adds	r4, #1
 800b998:	9305      	str	r3, [sp, #20]
 800b99a:	4619      	mov	r1, r3
 800b99c:	f04f 0c0a 	mov.w	ip, #10
 800b9a0:	4620      	mov	r0, r4
 800b9a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b9a6:	3a30      	subs	r2, #48	@ 0x30
 800b9a8:	2a09      	cmp	r2, #9
 800b9aa:	d903      	bls.n	800b9b4 <_vfiprintf_r+0x1cc>
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d0c6      	beq.n	800b93e <_vfiprintf_r+0x156>
 800b9b0:	9105      	str	r1, [sp, #20]
 800b9b2:	e7c4      	b.n	800b93e <_vfiprintf_r+0x156>
 800b9b4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b9b8:	4604      	mov	r4, r0
 800b9ba:	2301      	movs	r3, #1
 800b9bc:	e7f0      	b.n	800b9a0 <_vfiprintf_r+0x1b8>
 800b9be:	ab03      	add	r3, sp, #12
 800b9c0:	9300      	str	r3, [sp, #0]
 800b9c2:	462a      	mov	r2, r5
 800b9c4:	4b12      	ldr	r3, [pc, #72]	@ (800ba10 <_vfiprintf_r+0x228>)
 800b9c6:	a904      	add	r1, sp, #16
 800b9c8:	4630      	mov	r0, r6
 800b9ca:	f7fd fdb3 	bl	8009534 <_printf_float>
 800b9ce:	4607      	mov	r7, r0
 800b9d0:	1c78      	adds	r0, r7, #1
 800b9d2:	d1d6      	bne.n	800b982 <_vfiprintf_r+0x19a>
 800b9d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b9d6:	07d9      	lsls	r1, r3, #31
 800b9d8:	d405      	bmi.n	800b9e6 <_vfiprintf_r+0x1fe>
 800b9da:	89ab      	ldrh	r3, [r5, #12]
 800b9dc:	059a      	lsls	r2, r3, #22
 800b9de:	d402      	bmi.n	800b9e6 <_vfiprintf_r+0x1fe>
 800b9e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b9e2:	f7fe fbe7 	bl	800a1b4 <__retarget_lock_release_recursive>
 800b9e6:	89ab      	ldrh	r3, [r5, #12]
 800b9e8:	065b      	lsls	r3, r3, #25
 800b9ea:	f53f af1f 	bmi.w	800b82c <_vfiprintf_r+0x44>
 800b9ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b9f0:	e71e      	b.n	800b830 <_vfiprintf_r+0x48>
 800b9f2:	ab03      	add	r3, sp, #12
 800b9f4:	9300      	str	r3, [sp, #0]
 800b9f6:	462a      	mov	r2, r5
 800b9f8:	4b05      	ldr	r3, [pc, #20]	@ (800ba10 <_vfiprintf_r+0x228>)
 800b9fa:	a904      	add	r1, sp, #16
 800b9fc:	4630      	mov	r0, r6
 800b9fe:	f7fe f831 	bl	8009a64 <_printf_i>
 800ba02:	e7e4      	b.n	800b9ce <_vfiprintf_r+0x1e6>
 800ba04:	0800c758 	.word	0x0800c758
 800ba08:	0800c762 	.word	0x0800c762
 800ba0c:	08009535 	.word	0x08009535
 800ba10:	0800b7c3 	.word	0x0800b7c3
 800ba14:	0800c75e 	.word	0x0800c75e

0800ba18 <__sflush_r>:
 800ba18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ba1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba20:	0716      	lsls	r6, r2, #28
 800ba22:	4605      	mov	r5, r0
 800ba24:	460c      	mov	r4, r1
 800ba26:	d454      	bmi.n	800bad2 <__sflush_r+0xba>
 800ba28:	684b      	ldr	r3, [r1, #4]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	dc02      	bgt.n	800ba34 <__sflush_r+0x1c>
 800ba2e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	dd48      	ble.n	800bac6 <__sflush_r+0xae>
 800ba34:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ba36:	2e00      	cmp	r6, #0
 800ba38:	d045      	beq.n	800bac6 <__sflush_r+0xae>
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ba40:	682f      	ldr	r7, [r5, #0]
 800ba42:	6a21      	ldr	r1, [r4, #32]
 800ba44:	602b      	str	r3, [r5, #0]
 800ba46:	d030      	beq.n	800baaa <__sflush_r+0x92>
 800ba48:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ba4a:	89a3      	ldrh	r3, [r4, #12]
 800ba4c:	0759      	lsls	r1, r3, #29
 800ba4e:	d505      	bpl.n	800ba5c <__sflush_r+0x44>
 800ba50:	6863      	ldr	r3, [r4, #4]
 800ba52:	1ad2      	subs	r2, r2, r3
 800ba54:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ba56:	b10b      	cbz	r3, 800ba5c <__sflush_r+0x44>
 800ba58:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ba5a:	1ad2      	subs	r2, r2, r3
 800ba5c:	2300      	movs	r3, #0
 800ba5e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ba60:	6a21      	ldr	r1, [r4, #32]
 800ba62:	4628      	mov	r0, r5
 800ba64:	47b0      	blx	r6
 800ba66:	1c43      	adds	r3, r0, #1
 800ba68:	89a3      	ldrh	r3, [r4, #12]
 800ba6a:	d106      	bne.n	800ba7a <__sflush_r+0x62>
 800ba6c:	6829      	ldr	r1, [r5, #0]
 800ba6e:	291d      	cmp	r1, #29
 800ba70:	d82b      	bhi.n	800baca <__sflush_r+0xb2>
 800ba72:	4a2a      	ldr	r2, [pc, #168]	@ (800bb1c <__sflush_r+0x104>)
 800ba74:	410a      	asrs	r2, r1
 800ba76:	07d6      	lsls	r6, r2, #31
 800ba78:	d427      	bmi.n	800baca <__sflush_r+0xb2>
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	6062      	str	r2, [r4, #4]
 800ba7e:	04d9      	lsls	r1, r3, #19
 800ba80:	6922      	ldr	r2, [r4, #16]
 800ba82:	6022      	str	r2, [r4, #0]
 800ba84:	d504      	bpl.n	800ba90 <__sflush_r+0x78>
 800ba86:	1c42      	adds	r2, r0, #1
 800ba88:	d101      	bne.n	800ba8e <__sflush_r+0x76>
 800ba8a:	682b      	ldr	r3, [r5, #0]
 800ba8c:	b903      	cbnz	r3, 800ba90 <__sflush_r+0x78>
 800ba8e:	6560      	str	r0, [r4, #84]	@ 0x54
 800ba90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ba92:	602f      	str	r7, [r5, #0]
 800ba94:	b1b9      	cbz	r1, 800bac6 <__sflush_r+0xae>
 800ba96:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ba9a:	4299      	cmp	r1, r3
 800ba9c:	d002      	beq.n	800baa4 <__sflush_r+0x8c>
 800ba9e:	4628      	mov	r0, r5
 800baa0:	f7ff f9f6 	bl	800ae90 <_free_r>
 800baa4:	2300      	movs	r3, #0
 800baa6:	6363      	str	r3, [r4, #52]	@ 0x34
 800baa8:	e00d      	b.n	800bac6 <__sflush_r+0xae>
 800baaa:	2301      	movs	r3, #1
 800baac:	4628      	mov	r0, r5
 800baae:	47b0      	blx	r6
 800bab0:	4602      	mov	r2, r0
 800bab2:	1c50      	adds	r0, r2, #1
 800bab4:	d1c9      	bne.n	800ba4a <__sflush_r+0x32>
 800bab6:	682b      	ldr	r3, [r5, #0]
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d0c6      	beq.n	800ba4a <__sflush_r+0x32>
 800babc:	2b1d      	cmp	r3, #29
 800babe:	d001      	beq.n	800bac4 <__sflush_r+0xac>
 800bac0:	2b16      	cmp	r3, #22
 800bac2:	d11e      	bne.n	800bb02 <__sflush_r+0xea>
 800bac4:	602f      	str	r7, [r5, #0]
 800bac6:	2000      	movs	r0, #0
 800bac8:	e022      	b.n	800bb10 <__sflush_r+0xf8>
 800baca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bace:	b21b      	sxth	r3, r3
 800bad0:	e01b      	b.n	800bb0a <__sflush_r+0xf2>
 800bad2:	690f      	ldr	r7, [r1, #16]
 800bad4:	2f00      	cmp	r7, #0
 800bad6:	d0f6      	beq.n	800bac6 <__sflush_r+0xae>
 800bad8:	0793      	lsls	r3, r2, #30
 800bada:	680e      	ldr	r6, [r1, #0]
 800badc:	bf08      	it	eq
 800bade:	694b      	ldreq	r3, [r1, #20]
 800bae0:	600f      	str	r7, [r1, #0]
 800bae2:	bf18      	it	ne
 800bae4:	2300      	movne	r3, #0
 800bae6:	eba6 0807 	sub.w	r8, r6, r7
 800baea:	608b      	str	r3, [r1, #8]
 800baec:	f1b8 0f00 	cmp.w	r8, #0
 800baf0:	dde9      	ble.n	800bac6 <__sflush_r+0xae>
 800baf2:	6a21      	ldr	r1, [r4, #32]
 800baf4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800baf6:	4643      	mov	r3, r8
 800baf8:	463a      	mov	r2, r7
 800bafa:	4628      	mov	r0, r5
 800bafc:	47b0      	blx	r6
 800bafe:	2800      	cmp	r0, #0
 800bb00:	dc08      	bgt.n	800bb14 <__sflush_r+0xfc>
 800bb02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb0a:	81a3      	strh	r3, [r4, #12]
 800bb0c:	f04f 30ff 	mov.w	r0, #4294967295
 800bb10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb14:	4407      	add	r7, r0
 800bb16:	eba8 0800 	sub.w	r8, r8, r0
 800bb1a:	e7e7      	b.n	800baec <__sflush_r+0xd4>
 800bb1c:	dfbffffe 	.word	0xdfbffffe

0800bb20 <_fflush_r>:
 800bb20:	b538      	push	{r3, r4, r5, lr}
 800bb22:	690b      	ldr	r3, [r1, #16]
 800bb24:	4605      	mov	r5, r0
 800bb26:	460c      	mov	r4, r1
 800bb28:	b913      	cbnz	r3, 800bb30 <_fflush_r+0x10>
 800bb2a:	2500      	movs	r5, #0
 800bb2c:	4628      	mov	r0, r5
 800bb2e:	bd38      	pop	{r3, r4, r5, pc}
 800bb30:	b118      	cbz	r0, 800bb3a <_fflush_r+0x1a>
 800bb32:	6a03      	ldr	r3, [r0, #32]
 800bb34:	b90b      	cbnz	r3, 800bb3a <_fflush_r+0x1a>
 800bb36:	f7fe f941 	bl	8009dbc <__sinit>
 800bb3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d0f3      	beq.n	800bb2a <_fflush_r+0xa>
 800bb42:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bb44:	07d0      	lsls	r0, r2, #31
 800bb46:	d404      	bmi.n	800bb52 <_fflush_r+0x32>
 800bb48:	0599      	lsls	r1, r3, #22
 800bb4a:	d402      	bmi.n	800bb52 <_fflush_r+0x32>
 800bb4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb4e:	f7fe fb30 	bl	800a1b2 <__retarget_lock_acquire_recursive>
 800bb52:	4628      	mov	r0, r5
 800bb54:	4621      	mov	r1, r4
 800bb56:	f7ff ff5f 	bl	800ba18 <__sflush_r>
 800bb5a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bb5c:	07da      	lsls	r2, r3, #31
 800bb5e:	4605      	mov	r5, r0
 800bb60:	d4e4      	bmi.n	800bb2c <_fflush_r+0xc>
 800bb62:	89a3      	ldrh	r3, [r4, #12]
 800bb64:	059b      	lsls	r3, r3, #22
 800bb66:	d4e1      	bmi.n	800bb2c <_fflush_r+0xc>
 800bb68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb6a:	f7fe fb23 	bl	800a1b4 <__retarget_lock_release_recursive>
 800bb6e:	e7dd      	b.n	800bb2c <_fflush_r+0xc>

0800bb70 <fiprintf>:
 800bb70:	b40e      	push	{r1, r2, r3}
 800bb72:	b503      	push	{r0, r1, lr}
 800bb74:	4601      	mov	r1, r0
 800bb76:	ab03      	add	r3, sp, #12
 800bb78:	4805      	ldr	r0, [pc, #20]	@ (800bb90 <fiprintf+0x20>)
 800bb7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb7e:	6800      	ldr	r0, [r0, #0]
 800bb80:	9301      	str	r3, [sp, #4]
 800bb82:	f7ff fe31 	bl	800b7e8 <_vfiprintf_r>
 800bb86:	b002      	add	sp, #8
 800bb88:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb8c:	b003      	add	sp, #12
 800bb8e:	4770      	bx	lr
 800bb90:	20000030 	.word	0x20000030

0800bb94 <__swhatbuf_r>:
 800bb94:	b570      	push	{r4, r5, r6, lr}
 800bb96:	460c      	mov	r4, r1
 800bb98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb9c:	2900      	cmp	r1, #0
 800bb9e:	b096      	sub	sp, #88	@ 0x58
 800bba0:	4615      	mov	r5, r2
 800bba2:	461e      	mov	r6, r3
 800bba4:	da0d      	bge.n	800bbc2 <__swhatbuf_r+0x2e>
 800bba6:	89a3      	ldrh	r3, [r4, #12]
 800bba8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bbac:	f04f 0100 	mov.w	r1, #0
 800bbb0:	bf14      	ite	ne
 800bbb2:	2340      	movne	r3, #64	@ 0x40
 800bbb4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bbb8:	2000      	movs	r0, #0
 800bbba:	6031      	str	r1, [r6, #0]
 800bbbc:	602b      	str	r3, [r5, #0]
 800bbbe:	b016      	add	sp, #88	@ 0x58
 800bbc0:	bd70      	pop	{r4, r5, r6, pc}
 800bbc2:	466a      	mov	r2, sp
 800bbc4:	f000 f848 	bl	800bc58 <_fstat_r>
 800bbc8:	2800      	cmp	r0, #0
 800bbca:	dbec      	blt.n	800bba6 <__swhatbuf_r+0x12>
 800bbcc:	9901      	ldr	r1, [sp, #4]
 800bbce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bbd2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bbd6:	4259      	negs	r1, r3
 800bbd8:	4159      	adcs	r1, r3
 800bbda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bbde:	e7eb      	b.n	800bbb8 <__swhatbuf_r+0x24>

0800bbe0 <__smakebuf_r>:
 800bbe0:	898b      	ldrh	r3, [r1, #12]
 800bbe2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bbe4:	079d      	lsls	r5, r3, #30
 800bbe6:	4606      	mov	r6, r0
 800bbe8:	460c      	mov	r4, r1
 800bbea:	d507      	bpl.n	800bbfc <__smakebuf_r+0x1c>
 800bbec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bbf0:	6023      	str	r3, [r4, #0]
 800bbf2:	6123      	str	r3, [r4, #16]
 800bbf4:	2301      	movs	r3, #1
 800bbf6:	6163      	str	r3, [r4, #20]
 800bbf8:	b003      	add	sp, #12
 800bbfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbfc:	ab01      	add	r3, sp, #4
 800bbfe:	466a      	mov	r2, sp
 800bc00:	f7ff ffc8 	bl	800bb94 <__swhatbuf_r>
 800bc04:	9f00      	ldr	r7, [sp, #0]
 800bc06:	4605      	mov	r5, r0
 800bc08:	4639      	mov	r1, r7
 800bc0a:	4630      	mov	r0, r6
 800bc0c:	f7ff f9b4 	bl	800af78 <_malloc_r>
 800bc10:	b948      	cbnz	r0, 800bc26 <__smakebuf_r+0x46>
 800bc12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc16:	059a      	lsls	r2, r3, #22
 800bc18:	d4ee      	bmi.n	800bbf8 <__smakebuf_r+0x18>
 800bc1a:	f023 0303 	bic.w	r3, r3, #3
 800bc1e:	f043 0302 	orr.w	r3, r3, #2
 800bc22:	81a3      	strh	r3, [r4, #12]
 800bc24:	e7e2      	b.n	800bbec <__smakebuf_r+0xc>
 800bc26:	89a3      	ldrh	r3, [r4, #12]
 800bc28:	6020      	str	r0, [r4, #0]
 800bc2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc2e:	81a3      	strh	r3, [r4, #12]
 800bc30:	9b01      	ldr	r3, [sp, #4]
 800bc32:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bc36:	b15b      	cbz	r3, 800bc50 <__smakebuf_r+0x70>
 800bc38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc3c:	4630      	mov	r0, r6
 800bc3e:	f000 f81d 	bl	800bc7c <_isatty_r>
 800bc42:	b128      	cbz	r0, 800bc50 <__smakebuf_r+0x70>
 800bc44:	89a3      	ldrh	r3, [r4, #12]
 800bc46:	f023 0303 	bic.w	r3, r3, #3
 800bc4a:	f043 0301 	orr.w	r3, r3, #1
 800bc4e:	81a3      	strh	r3, [r4, #12]
 800bc50:	89a3      	ldrh	r3, [r4, #12]
 800bc52:	431d      	orrs	r5, r3
 800bc54:	81a5      	strh	r5, [r4, #12]
 800bc56:	e7cf      	b.n	800bbf8 <__smakebuf_r+0x18>

0800bc58 <_fstat_r>:
 800bc58:	b538      	push	{r3, r4, r5, lr}
 800bc5a:	4d07      	ldr	r5, [pc, #28]	@ (800bc78 <_fstat_r+0x20>)
 800bc5c:	2300      	movs	r3, #0
 800bc5e:	4604      	mov	r4, r0
 800bc60:	4608      	mov	r0, r1
 800bc62:	4611      	mov	r1, r2
 800bc64:	602b      	str	r3, [r5, #0]
 800bc66:	f7f6 fff1 	bl	8002c4c <_fstat>
 800bc6a:	1c43      	adds	r3, r0, #1
 800bc6c:	d102      	bne.n	800bc74 <_fstat_r+0x1c>
 800bc6e:	682b      	ldr	r3, [r5, #0]
 800bc70:	b103      	cbz	r3, 800bc74 <_fstat_r+0x1c>
 800bc72:	6023      	str	r3, [r4, #0]
 800bc74:	bd38      	pop	{r3, r4, r5, pc}
 800bc76:	bf00      	nop
 800bc78:	200017d4 	.word	0x200017d4

0800bc7c <_isatty_r>:
 800bc7c:	b538      	push	{r3, r4, r5, lr}
 800bc7e:	4d06      	ldr	r5, [pc, #24]	@ (800bc98 <_isatty_r+0x1c>)
 800bc80:	2300      	movs	r3, #0
 800bc82:	4604      	mov	r4, r0
 800bc84:	4608      	mov	r0, r1
 800bc86:	602b      	str	r3, [r5, #0]
 800bc88:	f7f6 fff0 	bl	8002c6c <_isatty>
 800bc8c:	1c43      	adds	r3, r0, #1
 800bc8e:	d102      	bne.n	800bc96 <_isatty_r+0x1a>
 800bc90:	682b      	ldr	r3, [r5, #0]
 800bc92:	b103      	cbz	r3, 800bc96 <_isatty_r+0x1a>
 800bc94:	6023      	str	r3, [r4, #0]
 800bc96:	bd38      	pop	{r3, r4, r5, pc}
 800bc98:	200017d4 	.word	0x200017d4

0800bc9c <_sbrk_r>:
 800bc9c:	b538      	push	{r3, r4, r5, lr}
 800bc9e:	4d06      	ldr	r5, [pc, #24]	@ (800bcb8 <_sbrk_r+0x1c>)
 800bca0:	2300      	movs	r3, #0
 800bca2:	4604      	mov	r4, r0
 800bca4:	4608      	mov	r0, r1
 800bca6:	602b      	str	r3, [r5, #0]
 800bca8:	f7f6 fff8 	bl	8002c9c <_sbrk>
 800bcac:	1c43      	adds	r3, r0, #1
 800bcae:	d102      	bne.n	800bcb6 <_sbrk_r+0x1a>
 800bcb0:	682b      	ldr	r3, [r5, #0]
 800bcb2:	b103      	cbz	r3, 800bcb6 <_sbrk_r+0x1a>
 800bcb4:	6023      	str	r3, [r4, #0]
 800bcb6:	bd38      	pop	{r3, r4, r5, pc}
 800bcb8:	200017d4 	.word	0x200017d4

0800bcbc <memcpy>:
 800bcbc:	440a      	add	r2, r1
 800bcbe:	4291      	cmp	r1, r2
 800bcc0:	f100 33ff 	add.w	r3, r0, #4294967295
 800bcc4:	d100      	bne.n	800bcc8 <memcpy+0xc>
 800bcc6:	4770      	bx	lr
 800bcc8:	b510      	push	{r4, lr}
 800bcca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bcce:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bcd2:	4291      	cmp	r1, r2
 800bcd4:	d1f9      	bne.n	800bcca <memcpy+0xe>
 800bcd6:	bd10      	pop	{r4, pc}

0800bcd8 <abort>:
 800bcd8:	b508      	push	{r3, lr}
 800bcda:	2006      	movs	r0, #6
 800bcdc:	f000 f85e 	bl	800bd9c <raise>
 800bce0:	2001      	movs	r0, #1
 800bce2:	f7f6 ff63 	bl	8002bac <_exit>

0800bce6 <_calloc_r>:
 800bce6:	b570      	push	{r4, r5, r6, lr}
 800bce8:	fba1 5402 	umull	r5, r4, r1, r2
 800bcec:	b93c      	cbnz	r4, 800bcfe <_calloc_r+0x18>
 800bcee:	4629      	mov	r1, r5
 800bcf0:	f7ff f942 	bl	800af78 <_malloc_r>
 800bcf4:	4606      	mov	r6, r0
 800bcf6:	b928      	cbnz	r0, 800bd04 <_calloc_r+0x1e>
 800bcf8:	2600      	movs	r6, #0
 800bcfa:	4630      	mov	r0, r6
 800bcfc:	bd70      	pop	{r4, r5, r6, pc}
 800bcfe:	220c      	movs	r2, #12
 800bd00:	6002      	str	r2, [r0, #0]
 800bd02:	e7f9      	b.n	800bcf8 <_calloc_r+0x12>
 800bd04:	462a      	mov	r2, r5
 800bd06:	4621      	mov	r1, r4
 800bd08:	f7fe f9d6 	bl	800a0b8 <memset>
 800bd0c:	e7f5      	b.n	800bcfa <_calloc_r+0x14>

0800bd0e <__ascii_mbtowc>:
 800bd0e:	b082      	sub	sp, #8
 800bd10:	b901      	cbnz	r1, 800bd14 <__ascii_mbtowc+0x6>
 800bd12:	a901      	add	r1, sp, #4
 800bd14:	b142      	cbz	r2, 800bd28 <__ascii_mbtowc+0x1a>
 800bd16:	b14b      	cbz	r3, 800bd2c <__ascii_mbtowc+0x1e>
 800bd18:	7813      	ldrb	r3, [r2, #0]
 800bd1a:	600b      	str	r3, [r1, #0]
 800bd1c:	7812      	ldrb	r2, [r2, #0]
 800bd1e:	1e10      	subs	r0, r2, #0
 800bd20:	bf18      	it	ne
 800bd22:	2001      	movne	r0, #1
 800bd24:	b002      	add	sp, #8
 800bd26:	4770      	bx	lr
 800bd28:	4610      	mov	r0, r2
 800bd2a:	e7fb      	b.n	800bd24 <__ascii_mbtowc+0x16>
 800bd2c:	f06f 0001 	mvn.w	r0, #1
 800bd30:	e7f8      	b.n	800bd24 <__ascii_mbtowc+0x16>

0800bd32 <__ascii_wctomb>:
 800bd32:	4603      	mov	r3, r0
 800bd34:	4608      	mov	r0, r1
 800bd36:	b141      	cbz	r1, 800bd4a <__ascii_wctomb+0x18>
 800bd38:	2aff      	cmp	r2, #255	@ 0xff
 800bd3a:	d904      	bls.n	800bd46 <__ascii_wctomb+0x14>
 800bd3c:	228a      	movs	r2, #138	@ 0x8a
 800bd3e:	601a      	str	r2, [r3, #0]
 800bd40:	f04f 30ff 	mov.w	r0, #4294967295
 800bd44:	4770      	bx	lr
 800bd46:	700a      	strb	r2, [r1, #0]
 800bd48:	2001      	movs	r0, #1
 800bd4a:	4770      	bx	lr

0800bd4c <_raise_r>:
 800bd4c:	291f      	cmp	r1, #31
 800bd4e:	b538      	push	{r3, r4, r5, lr}
 800bd50:	4605      	mov	r5, r0
 800bd52:	460c      	mov	r4, r1
 800bd54:	d904      	bls.n	800bd60 <_raise_r+0x14>
 800bd56:	2316      	movs	r3, #22
 800bd58:	6003      	str	r3, [r0, #0]
 800bd5a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd5e:	bd38      	pop	{r3, r4, r5, pc}
 800bd60:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bd62:	b112      	cbz	r2, 800bd6a <_raise_r+0x1e>
 800bd64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bd68:	b94b      	cbnz	r3, 800bd7e <_raise_r+0x32>
 800bd6a:	4628      	mov	r0, r5
 800bd6c:	f000 f830 	bl	800bdd0 <_getpid_r>
 800bd70:	4622      	mov	r2, r4
 800bd72:	4601      	mov	r1, r0
 800bd74:	4628      	mov	r0, r5
 800bd76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd7a:	f000 b817 	b.w	800bdac <_kill_r>
 800bd7e:	2b01      	cmp	r3, #1
 800bd80:	d00a      	beq.n	800bd98 <_raise_r+0x4c>
 800bd82:	1c59      	adds	r1, r3, #1
 800bd84:	d103      	bne.n	800bd8e <_raise_r+0x42>
 800bd86:	2316      	movs	r3, #22
 800bd88:	6003      	str	r3, [r0, #0]
 800bd8a:	2001      	movs	r0, #1
 800bd8c:	e7e7      	b.n	800bd5e <_raise_r+0x12>
 800bd8e:	2100      	movs	r1, #0
 800bd90:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bd94:	4620      	mov	r0, r4
 800bd96:	4798      	blx	r3
 800bd98:	2000      	movs	r0, #0
 800bd9a:	e7e0      	b.n	800bd5e <_raise_r+0x12>

0800bd9c <raise>:
 800bd9c:	4b02      	ldr	r3, [pc, #8]	@ (800bda8 <raise+0xc>)
 800bd9e:	4601      	mov	r1, r0
 800bda0:	6818      	ldr	r0, [r3, #0]
 800bda2:	f7ff bfd3 	b.w	800bd4c <_raise_r>
 800bda6:	bf00      	nop
 800bda8:	20000030 	.word	0x20000030

0800bdac <_kill_r>:
 800bdac:	b538      	push	{r3, r4, r5, lr}
 800bdae:	4d07      	ldr	r5, [pc, #28]	@ (800bdcc <_kill_r+0x20>)
 800bdb0:	2300      	movs	r3, #0
 800bdb2:	4604      	mov	r4, r0
 800bdb4:	4608      	mov	r0, r1
 800bdb6:	4611      	mov	r1, r2
 800bdb8:	602b      	str	r3, [r5, #0]
 800bdba:	f7f6 fee7 	bl	8002b8c <_kill>
 800bdbe:	1c43      	adds	r3, r0, #1
 800bdc0:	d102      	bne.n	800bdc8 <_kill_r+0x1c>
 800bdc2:	682b      	ldr	r3, [r5, #0]
 800bdc4:	b103      	cbz	r3, 800bdc8 <_kill_r+0x1c>
 800bdc6:	6023      	str	r3, [r4, #0]
 800bdc8:	bd38      	pop	{r3, r4, r5, pc}
 800bdca:	bf00      	nop
 800bdcc:	200017d4 	.word	0x200017d4

0800bdd0 <_getpid_r>:
 800bdd0:	f7f6 bed4 	b.w	8002b7c <_getpid>

0800bdd4 <_init>:
 800bdd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdd6:	bf00      	nop
 800bdd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bdda:	bc08      	pop	{r3}
 800bddc:	469e      	mov	lr, r3
 800bdde:	4770      	bx	lr

0800bde0 <_fini>:
 800bde0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bde2:	bf00      	nop
 800bde4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bde6:	bc08      	pop	{r3}
 800bde8:	469e      	mov	lr, r3
 800bdea:	4770      	bx	lr
