"""The tsfpga_* tools: netlist synthesis via tsfpga + GHDL + Yosys.

Each synthesis stages the given source files into a throwaway tsfpga
module and drives ``tsfpga.yosys.project.YosysNetlistBuild`` (or its
Xilinx/Intel/Microchip subclass) to analyze (GHDL), elaborate and
synthesize (Yosys) the design, then reports the aggregated resource
counts from the utilization report. See ``synth.py`` for the mechanics
and its module docstring for what tsfpga does and does not support
(no port-level netlist dump, no chip targets beyond generic/Xilinx/
Intel/Microchip, generics only for a VHDL top level).
"""

from __future__ import annotations

import asyncio
import tempfile
from pathlib import Path
from typing import Literal

from pydantic import BaseModel, ConfigDict, Field, model_validator

from ..registry import ToolRegistry
from . import __version__
from .artifacts import find_artifacts, render_artifacts
from .build_diagnostics import build_diagnostics
from .capabilities import Capabilities, render_targets
from .config import Config, ConfigError, load_config
from .drc_report import DrcReportError, checks_found, get_drc_report
from .inspect import inspect_sources, render_inspection
from .project_config import ProjectConfig, ProjectConfigError, load_project_config
from .project_runner import RunTimeoutError, run_build_script
from .synth import SynthError, build_failure, build_success, chip_spec, synthesize
from .timing import TimingReportError, get_timing_report, parse_timing_summary
from .timing import run_name as timing_run_name
from .utilization_report import UtilizationReportError, get_utilization_report

tools = ToolRegistry(
    "vhdl_tools.synth",
    instructions=(
        "Synthesize VHDL and Verilog designs with tsfpga's Yosys + GHDL "
        "netlist build and get back the resource counts (LUTs, FFs, "
        "DSPs, block RAMs, ...). Workflow: vhdl-tools synth inspect the sources to "
        "discover top levels and generics; vhdl-tools synth targets to see which "
        "chips/families this yosys supports; then vhdl-tools synth synthesize with "
        "top, chip (generic/xilinx/intel/microchip) and family where "
        "needed, and generic overrides. Ask the user when the top, chip, "
        "family or generic value cannot be inferred. vhdl-tools synth synthesize "
        "stages arbitrary sources ad hoc, in-process, no project needed. "
        "For a real project's own netlist OR top-level (Vivado synthesis + "
        "full implementation) builds (its modules, generics, IP resolved "
        "exactly as its build does), use the vhdl-tools synth project-* commands "
        "instead, which run the project's own build script (default: "
        "build.py/build_fpga.py in the current working directory, override "
        "with TSFPGA_MCP_PROJECT_DIR/TSFPGA_MCP_BUILD_SCRIPT) as a subprocess; "
        "pass --no-netlist-builds to vhdl-tools synth project-build for a top-level "
        "Vivado build (--synth-only for synthesis-only, --from-impl to resume "
        "into a full implementation run), then vhdl-tools synth project-get-timing-report "
        "(also: pulse_width/bus_skew/clock_interaction reports), "
        "vhdl-tools synth project-get-utilization-report (hierarchical breakdown), or "
        "vhdl-tools synth project-get-drc-report (drc/methodology) — all three need a "
        "'vivado' executable, unlike every other tool here. Failed builds "
        "get their Vivado ERROR/CRITICAL WARNING lines surfaced first; "
        "successful full builds report bitstream artifact paths. "
        "vhdl-tools synth project-status reports what it resolved to."
    ),
    error_prefixes=(
        "Error: ",
        "Configuration error: ",
        "Timeout: ",
        "Synthesis FAILED",
        "Listing failed",
        "Build failed",
    ),
)

_config: Config | None = None
_capabilities: Capabilities | None = None
_project_config: ProjectConfig | None = None


def _get_config() -> Config:
    global _config
    if _config is None:
        _config = load_config()
    return _config


def _get_capabilities(config: Config) -> Capabilities:
    global _capabilities
    if _capabilities is None or _capabilities.yosys != config.yosys:
        _capabilities = Capabilities(config.yosys)
    return _capabilities


def _get_project_config() -> ProjectConfig:
    global _project_config
    if _project_config is None:
        _project_config = load_project_config()
    return _project_config


def _synth_lock() -> Path:
    # ponytail: one lock per user for all ad-hoc syntheses (no project dir to
    # scope to); per-top locks if parallel Yosys runs are ever wanted.
    return Path(tempfile.gettempdir()) / "vhdl-tools-synth.lock"


def _build_lock() -> Path:
    return _get_project_config().projects_path.parent / ".vhdl-tools-build.lock"


def _err(exc: Exception) -> str:
    if isinstance(exc, (ConfigError, ProjectConfigError)):
        return f"Configuration error: {exc}"
    if isinstance(exc, RunTimeoutError):
        return f"Timeout: {exc}"
    return f"Error: {exc}"


class SynthesizeInput(BaseModel):
    """Input for vhdl-tools synth synthesize."""

    model_config = ConfigDict(str_strip_whitespace=True)

    sources: list[str] = Field(
        default_factory=list,
        description=(
            "HDL source files (.vhd/.vhdl and/or .v/.sv) with no explicit "
            "library: staged into the single library named after 'top'. "
            "All units the top level needs must be covered by these files "
            "plus 'libraries'. Base names must be unique within this list "
            "(they may repeat across different 'libraries' entries)."
        ),
    )
    libraries: dict[str, list[str]] = Field(
        default_factory=dict,
        description=(
            "Explicit per-library source grouping: VHDL library name -> "
            "its source files, for designs whose sources must be analyzed "
            "into more than one VHDL library — e.g. a top level that uses "
            "'library <name>; entity <name>.<entity>' to cross into a "
            "sibling library, as produced by tsfpga's own per-module-folder "
            "library convention (tsfpga.module.get_modules()). Each named "
            "library's files are staged and GHDL-analyzed as that library. "
            "Base names must be unique within each library, but may repeat "
            "across different libraries (including the 'sources' library). "
            "Combine with 'sources' for files that belong in the (single) "
            "library named after 'top'."
        ),
    )
    top: str = Field(
        description=(
            "Top level name: the VHDL entity or Verilog/SystemVerilog "
            "module that is synthesized (no library prefix)."
        ),
        min_length=1,
    )
    chip: Literal["generic", "xilinx", "intel", "microchip"] = Field(
        default="generic",
        description=(
            "Target: generic (vendor-independent, default), xilinx, "
            "intel, microchip. Use vhdl-tools synth targets to see which flows the "
            "installed yosys actually provides."
        ),
    )
    family: str | None = Field(
        default=None,
        description=(
            "Device family, where the flow supports it (e.g. 'xc7' for "
            "xilinx, 'cycloneiv' for intel, 'polarfire' for microchip). "
            "Not accepted for chip='generic'. See vhdl-tools synth targets for the "
            "known values."
        ),
    )
    vhdl_entities: list[str] = Field(
        default_factory=list,
        description=(
            "Only used when 'top' is NOT a VHDL entity (i.e. it is a "
            "Verilog/SystemVerilog module, or the design has no VHDL at "
            "all): the names of the VHDL entities that shall be made "
            "available for instantiation from the non-VHDL top. Leave "
            "empty when 'top' is a VHDL entity — its VHDL dependencies "
            "are found automatically."
        ),
    )
    generics: dict[str, str] = Field(
        default_factory=dict,
        description=(
            "VHDL generic overrides, name -> value, e.g. {'WIDTH': '8'}. "
            "Only supported when 'top' is a VHDL entity; the declared "
            "VHDL type (from vhdl-tools synth inspect) decides how the value is "
            "interpreted (boolean/integer/real/vector/string)."
        ),
    )
    vhdl_standard: Literal["93", "08", "19"] = Field(
        default="08",
        description="VHDL standard for the GHDL frontend.",
    )
    discard_ffinit: bool = Field(
        default=False,
        description=(
            "Microchip only: discard flip-flop initial values that can't "
            "be legalized instead of failing synthesis "
            "(synth_microchip -discard-ffinit)."
        ),
    )
    timeout: float | None = Field(
        default=None,
        ge=1,
        le=3600,
        description="Max seconds for this run (default: TSFPGA_MCP_TIMEOUT).",
    )

    @model_validator(mode="after")
    def _check_has_sources(self) -> SynthesizeInput:
        if not self.sources and not any(self.libraries.values()):
            raise ValueError(
                "Provide at least one source file via 'sources' and/or 'libraries'."
            )
        return self


@tools.tool(lock=_synth_lock)
async def tsfpga_synthesize(input: SynthesizeInput) -> str:
    """Synthesize a VHDL or Verilog design and return the resource counts.

    Stages 'sources' (library named after 'top') and each 'libraries'
    entry (its own named library) into one tsfpga module per library,
    runs GHDL analysis + the chip's Yosys synth flow via
    tsfpga.yosys.project, and returns the aggregated resource counts
    (LUTs, FFs, DSPs, block RAMs — or raw cell counts for chip='generic')
    from the utilization report. Use 'libraries' when the design spans
    multiple VHDL libraries (cross-library 'library x; entity x.y'
    references). On failure returns the captured diagnostics.

    'family' is optional even for chips that support one (xilinx, intel,
    microchip): it is never required, but when omitted the underlying
    yosys flow falls back to its own default rather than tsfpga-mcp
    picking one — e.g. synth_xilinx produces a 7-series-compatible
    (xc7-like) netlist, and synth_intel defaults to MAX10. That default
    may not match the resources of the family you actually care about,
    so pass 'family' explicitly whenever the target is known."""
    try:
        config = _get_config()
        caps = _get_capabilities(config)
        await caps.ensure()
        spec = chip_spec(input.chip)
        if not caps.has_flow(spec.flow):
            return (
                f"Error: yosys ({caps.version}) does not provide the "
                f"'{spec.flow}' flow for chip {input.chip!r}. Call "
                "vhdl-tools synth targets to see which chips are available, or "
                "install a yosys built with that techlib."
                + (f" (probe error: {caps.probe_error})" if caps.probe_error else "")
            )
        timeout = input.timeout if input.timeout is not None else config.timeout
        result = await asyncio.wait_for(
            asyncio.to_thread(
                synthesize,
                config=config,
                sources=input.sources,
                libraries=input.libraries,
                top=input.top,
                chip=input.chip,
                family=input.family,
                vhdl_entities=input.vhdl_entities,
                generics=input.generics,
                vhdl_standard=input.vhdl_standard,
                discard_ffinit=input.discard_ffinit,
            ),
            timeout=timeout,
        )
    except ConfigError as exc:
        return _err(exc)
    except SynthError as exc:
        return f"Error: {exc}"
    except TimeoutError:
        return f"Error: synthesis exceeded the {timeout:.0f}s timeout."
    except Exception as exc:  # keep the tool's output contract consistent
        return f"Error: {exc}"

    if result.success:
        return build_success(
            top=input.top,
            chip=input.chip,
            family=input.family,
            resources=result.resources,
            elapsed=result.elapsed,
        )
    return build_failure(result.output, result.elapsed)


@tools.tool()
async def tsfpga_status() -> str:
    """Report the synthesis setup: yosys version, available synthesis
    flows, ghdl plugin path, GHDL library prefix, ghdl binary and default
    timeout. Call this first when a synthesis fails with
    configuration-looking errors."""
    try:
        config = _get_config()
    except ConfigError as exc:
        return _err(exc)
    caps = _get_capabilities(config)
    await caps.ensure()
    lines = [
        f"tsfpga-mcp {__version__}",
        f"yosys: {config.yosys} ({caps.version})",
        f"ghdl: {config.ghdl}",
        f"synthesis flows: {', '.join(sorted(caps.flows)) or '(none found)'}",
        f"ghdl plugin: {config.plugin}"
        + (" (exists)" if config.plugin.is_file() else " (MISSING)"),
        f"GHDL_PREFIX: {config.ghdl_prefix or 'unset (tsfpga uses ghdl defaults)'}",
        f"default timeout: {config.timeout:.0f}s",
    ]
    if caps.probe_error:
        lines.append(f"warning: {caps.probe_error}")
    return "\n".join(lines)


class InspectInput(BaseModel):
    """Input for vhdl-tools synth inspect."""

    model_config = ConfigDict(str_strip_whitespace=True)

    sources: list[str] = Field(
        description=(
            "HDL source files (.vhd/.vhdl and/or .v/.sv) to scan. The "
            "files only need to be readable; nothing is compiled."
        ),
        min_length=1,
    )


@tools.tool()
async def tsfpga_inspect(input: InspectInput) -> str:
    """List the synthesizable units in the given sources: VHDL entities
    with their architectures and generics (name, type, default), Verilog
    modules with their parameters (name, default). Use this before
    vhdl-tools synth synthesize to pick the top level and to find out which
    generic values exist; if there are several architectures for the top
    entity or no obvious chip/family, ask the user. This is a pure static
    scan (regex-based), so it works even without a working yosys/ghdl
    synthesis setup."""
    return render_inspection(inspect_sources(input.sources))


@tools.tool()
async def tsfpga_targets() -> str:
    """List the chip targets this machine's yosys can synthesize for: the yosys
    synthesis flow (synth, synth_xilinx, synth_intel, synth_microchip) of
    each chip, whether that flow exists in the installed yosys, and the
    known device families. Use it to answer 'which chip/family can I
    synthesize for?' before asking the user."""
    try:
        config = _get_config()
    except ConfigError as exc:
        return _err(exc)
    caps = _get_capabilities(config)
    await caps.ensure()
    if caps.probe_error:
        return f"Error: {caps.probe_error}"
    return render_targets(caps)


@tools.tool()
async def tsfpga_project_status() -> str:
    """Report the project-mode setup: project dir, build script, resolved
    interpreter, projects path, default timeout and any extra args. Defaults
    to build.py/build_fpga.py in the current working directory; call this first when a
    project build/list fails with configuration-looking errors, or to check
    what it resolved to. Project mode drives the project's own build script
    as a subprocess (same as running it from a terminal); it is for real
    project builds with real modules/generics/IP, as opposed to
    vhdl-tools synth synthesize, which stages arbitrary source files ad hoc in-process
    with no project required."""
    try:
        config = _get_project_config()
    except ProjectConfigError as exc:
        return _err(exc)
    venv_note = str(config.venv) if config.venv else "none (not activated)"
    if config.venv_notes:
        venv_note += " — " + "; ".join(config.venv_notes)
    lines = [
        "tsfpga-mcp project mode",
        f"- project dir   : {config.project_dir}",
        f"- build script  : {config.build_script}",
        f"- virtualenv    : {venv_note}",
        f"- interpreter   : {config.python}",
        f"- projects path : {config.projects_path}",
        f"- timeout       : {config.timeout:.0f}s",
        "- vivado        : "
        + (
            config.vivado
            if config.vivado
            else "not found (only needed by vhdl-tools synth project-get-timing-report; "
            "set TSFPGA_MCP_VIVADO or add 'vivado' to PATH)"
        ),
    ]
    if config.extra_args:
        lines.append(f"- extra args    : {' '.join(config.extra_args)}")
    return "\n".join(lines)


class ListBuildsInput(BaseModel):
    """Input for vhdl-tools synth project-list-builds."""

    model_config = ConfigDict(str_strip_whitespace=True)

    netlist_builds: bool = Field(
        default=True,
        description=(
            "List netlist (Yosys) build projects instead of top-level "
            "(Vivado) build projects. Netlist builds are what tsfpga-mcp "
            "can report resource counts for; this is the common case."
        ),
    )
    project_filters: list[str] = Field(
        default_factory=list,
        description=(
            "Wildcard filters for project names, e.g. ['*canny*']. Empty "
            "list lists all projects."
        ),
    )


@tools.tool()
async def tsfpga_project_list_builds(input: ListBuildsInput) -> str:
    """List the project's own build projects by running its build script
    with --list-only (default: build.py/build_fpga.py in the current working directory).
    Use this to find project name filters before vhdl-tools synth project-build."""
    try:
        config = _get_project_config()
    except ProjectConfigError as exc:
        return _err(exc)
    args = ["--list-only", "--projects-path", str(config.projects_path)]
    if input.netlist_builds:
        args.append("--netlist-builds")
    args.extend(input.project_filters)
    try:
        result = await run_build_script(config, args)
    except RunTimeoutError as exc:
        return _err(exc)
    if not result.ok:
        return f"Listing failed (exit {result.returncode}):\n" + result.summary()
    return result.summary()


class BuildInput(BaseModel):
    """Input for vhdl-tools synth project-build."""

    model_config = ConfigDict(str_strip_whitespace=True)

    project_filters: list[str] = Field(
        default_factory=list,
        description=(
            "Wildcard filters for which projects to build, e.g. "
            "['*canny*']. Empty list builds all projects — use "
            "vhdl-tools synth project-list-builds first to see what that means."
        ),
    )
    netlist_builds: bool = Field(
        default=True,
        description=(
            "Build netlist (Yosys) build projects instead of top-level "
            "(Vivado) build projects. Netlist builds are synthesis-only and "
            "produce the resource-count utilization report."
        ),
    )
    use_existing_project: bool = Field(
        default=True,
        description=(
            "Reuse an existing project directory if present, creating it "
            "only if missing. Much faster when iterating. Set to False to "
            "force a clean re-create."
        ),
    )
    num_parallel_builds: int | None = Field(
        default=None,
        ge=1,
        description=(
            "How many build projects to run at the same time, each in its "
            "own process (tsfpga's own default: 8). This is the knob that "
            "matters for netlist (Yosys) builds: parallelism comes from "
            "building several projects at once, so it only speeds anything "
            "up when 'project_filters' matches more than one project. Also "
            "used when creating the projects."
        ),
    )
    num_threads_per_build: int | None = Field(
        default=None,
        ge=1,
        description=(
            "Threads used *inside* one build process (tsfpga's own "
            "default: 4). Only top-level (Vivado) builds use this. Yosys "
            "netlist synthesis is single-threaded, so with "
            "netlist_builds=true (the default) this has no effect - raise "
            "'num_parallel_builds' instead."
        ),
    )
    synth_only: bool = Field(
        default=False,
        description=(
            "Stop after synthesis; do not run place & route or write a "
            "bitstream. Only meaningful for top-level (Vivado) builds "
            "(netlist_builds=false) — netlist builds are always "
            "synthesis-only regardless of this flag."
        ),
    )
    from_impl: bool = Field(
        default=False,
        description=(
            "Run implementation (place & route, bitstream) and onward on "
            "an already-synthesized top-level (Vivado) project, instead of "
            "starting over from synthesis. Requires a prior "
            "synth_only=true build of the same project plus "
            "use_existing_project=true here. Mutually exclusive with "
            "synth_only."
        ),
    )
    timeout: float | None = Field(
        default=None,
        gt=0,
        description="Override TSFPGA_MCP_PROJECT_TIMEOUT for this build only.",
    )

    @model_validator(mode="after")
    def _check_synth_only_from_impl(self) -> BuildInput:
        if self.synth_only and self.from_impl:
            raise ValueError(
                "'synth_only' and 'from_impl' are mutually exclusive: one "
                "stops before implementation, the other resumes from it."
            )
        if self.from_impl and not self.use_existing_project:
            raise ValueError(
                "'from_impl' requires use_existing_project=true (it "
                "resumes an existing, already-synthesized project)."
            )
        return self


def _parallelism_note(input: BuildInput) -> str:
    """Warn when a thread count was set that the build flow cannot use.

    tsfpga passes ``num_threads_per_build`` on as ``num_threads`` to each
    project's ``build()``; only ``VivadoProject`` acts on it, while
    ``YosysNetlistBuild`` silently ignores it (yosys synthesis is
    single-threaded). Setting it for a netlist build therefore looks like
    it worked but changes nothing, so say so instead.
    """
    if input.num_threads_per_build is None or not input.netlist_builds:
        return ""
    return (
        "Note: 'num_threads_per_build' is ignored by netlist (Yosys) builds "
        "- yosys synthesis is single-threaded. Use 'num_parallel_builds' to "
        "build several projects concurrently instead.\n"
    )


def _vivado_only_flags_note(input: BuildInput) -> str:
    """Warn when Vivado-only build-stage flags are set for a netlist build.

    Netlist builds (``YosysNetlistBuild``) are always synthesis-only
    already — there is no place & route/bitstream step to skip
    (``synth_only``) or resume from (``from_impl``) — so either flag is a
    silent no-op there.
    """
    if not input.netlist_builds:
        return ""
    flags = [
        name
        for name, value in (
            ("synth_only", input.synth_only),
            ("from_impl", input.from_impl),
        )
        if value
    ]
    if not flags:
        return ""
    joined = " and ".join(f"'{flag}'" for flag in flags)
    return (
        f"Note: {joined} only apply to top-level (Vivado) builds "
        "(netlist_builds=false) - netlist builds are always "
        "synthesis-only already.\n"
    )


@tools.tool(lock=_build_lock)
async def tsfpga_project_build(input: BuildInput) -> str:
    """Build project(s) by running the project's own build script (default:
    build.py/build_fpga.py in the current working directory). Despite the
    name, this defaults to netlist-only (Yosys synthesis) builds, not full
    top-level (e.g. Vivado) builds: 'netlist_builds' defaults to True. Set
    it to False to run top-level builds instead. Unlike vhdl-tools synth synthesize
    (which stages arbitrary source files ad hoc, no project required), this
    drives the real project exactly as its build script would from a
    terminal: modules, generics and IP are resolved the same way the
    project's regular builds do. Use vhdl-tools synth project-list-builds first to
    find project name filters. Resource counts are written to
    '<name>_utilization.txt' under the project's output path and are also
    echoed in this build's output. For top-level (Vivado) builds, use
    'synth_only' to stop after synthesis or 'from_impl' to resume a
    previously synth_only=true build into a full implementation
    (place & route + bitstream) run; call vhdl-tools synth project-get-timing-report
    afterwards for the timing summary. On success (full top-level builds
    only, i.e. netlist_builds=false and synth_only=false), the paths of the
    written bitstream artifacts ('.bit'/'.bin'/'.xsa') are listed. On
    failure, every Vivado 'ERROR:'/'CRITICAL WARNING:' line (plus a little
    surrounding context) is surfaced first, ahead of the full output, to
    triage the root cause instead of it being buried in log noise.

    Parallelism: 'num_parallel_builds' runs several matched projects
    concurrently (one process each) and is the only knob that speeds up
    netlist builds; 'num_threads_per_build' applies within a single build
    process and is used by top-level (Vivado) builds only."""
    try:
        config = _get_project_config()
        args = ["--projects-path", str(config.projects_path), "--no-color"]
        if input.netlist_builds:
            args.append("--netlist-builds")
        if input.use_existing_project:
            args.append("--use-existing-project")
        if input.synth_only:
            args.append("--synth-only")
        if input.from_impl:
            args.append("--from-impl")
        if input.num_parallel_builds is not None:
            args += ["--num-parallel-builds", str(input.num_parallel_builds)]
        if input.num_threads_per_build is not None:
            args += ["--num-threads-per-build", str(input.num_threads_per_build)]
        args.extend(input.project_filters)
        result = await run_build_script(config, args, timeout=input.timeout)
    except ProjectConfigError as exc:
        return _err(exc)
    except RunTimeoutError as exc:
        return _err(exc)
    except Exception as exc:  # keep the tool's output contract consistent
        return f"Error: {exc}"
    notes = _parallelism_note(input) + _vivado_only_flags_note(input)

    if not result.ok:
        header = f"Build failed (exit {result.returncode}).\n"
        diagnostics = build_diagnostics(result.full_text)
        diagnostics_section = f"{diagnostics}\n\n" if diagnostics else ""
        return header + notes + diagnostics_section + result.summary()

    header = "Build succeeded.\n"
    artifacts_section = ""
    if not input.netlist_builds and not input.synth_only:
        artifacts = find_artifacts(result.full_text)
        rendered = render_artifacts(artifacts)
        if rendered:
            artifacts_section = rendered + "\n\n"
    return header + notes + artifacts_section + result.summary()


class TimingReportInput(BaseModel):
    """Input for vhdl-tools synth project-get-timing-report."""

    model_config = ConfigDict(str_strip_whitespace=True)

    project: str = Field(
        min_length=1,
        description=(
            "Exact build project name (not a wildcard) — see "
            "vhdl-tools synth project-list-builds for the available names."
        ),
    )
    run_index: int = Field(
        default=1,
        ge=1,
        description=(
            "Vivado run index (the 'N' in synth_N/impl_N), matching "
            "whatever 'run_index' the build used (tsfpga's own default "
            "is 1, and vhdl-tools synth project-build doesn't currently expose a way "
            "to change it, so 1 is virtually always correct)."
        ),
    )
    synth_only: bool = Field(
        default=False,
        description=(
            "Report on the post-synthesis run (synth_N) instead of the "
            "post-implementation run (impl_N, the default). Set this for "
            "netlist builds, and for top-level builds that were "
            "themselves run with synth_only=true — neither has an impl_N "
            "run."
        ),
    )
    report_type: Literal["summary", "pulse_width", "bus_skew", "clock_interaction"] = (
        Field(
            default="summary",
            description=(
                "Which Vivado timing-analysis report to get: 'summary' "
                "(report_timing_summary, the overall setup/hold/pulse-"
                "width summary — the only kind tsfpga itself ever writes "
                "automatically, and only on a violation), 'pulse_width' "
                "(report_pulse_width, minimum pulse width/clock period "
                "checks), 'bus_skew' (report_bus_skew, skew across buses "
                "with set_bus_skew constraints — empty unless the design "
                "has any), or 'clock_interaction' (report_clock_"
                "interaction, how each pair of clock domains is handled: "
                "safe crossing, false path, unsafe, ...)."
            ),
        )
    )
    verbosity: Literal["full", "summary"] = Field(
        default="full",
        description=(
            "Only affects report_type='summary'. 'full' (default) returns "
            "a structured WNS/TNS/WHS/THS header (parsed from the report) "
            "followed by the full raw report text. 'summary' returns just "
            "the structured header — much shorter, use when you only need "
            "to know whether timing is met and by how much, not the full "
            "per-path detail."
        ),
    )
    force_regenerate: bool = Field(
        default=False,
        description=(
            "Always re-run Vivado to regenerate the report, even if a "
            "cached one already exists on disk for this run (for "
            "report_type='summary', tsfpga itself writes one "
            "automatically when a timing violation was detected). "
            "Slower — spins up Vivado — but reflects the current design "
            "instead of a possibly-stale cached file."
        ),
    )
    timeout: float | None = Field(
        default=None,
        gt=0,
        description="Override TSFPGA_MCP_PROJECT_TIMEOUT for this call only.",
    )


@tools.tool()
async def tsfpga_project_get_timing_report(input: TimingReportInput) -> str:
    """Get a Vivado timing-analysis report for one already-built project's run.

    tsfpga only writes 'timing_summary.rpt' automatically when it detects
    a timing violation (setup/hold slack < 0, or an unsafe clock
    crossing) — a normal, timing-clean implementation build produces no
    report at all, and no report kind other than the default 'summary' is
    ever written automatically. This tool covers all of those cases: if no
    cached report exists (or force_regenerate=true), it runs Vivado in
    batch mode against the already-built project ('open_project' the
    .xpr, 'open_run' the requested synth_N/impl_N run, then the report
    command for 'report_type') and returns the result. This is the only
    tool (alongside vhdl-tools synth project-get-utilization-report and
    vhdl-tools synth project-get-drc-report) that invokes Vivado directly (the build
    tools never do — tsfpga does that internally), and it needs the
    project already built via vhdl-tools synth project-build first (netlist_builds=
    false and synth_only=false for an impl_N run) plus a 'vivado'
    executable on PATH or TSFPGA_MCP_VIVADO set — check vhdl-tools synth project-status
    if that's unclear. Marked as not read-only since regenerating the
    report runs Vivado, which writes files into the project directory."""
    try:
        config = _get_project_config()
        result = await get_timing_report(
            config,
            project=input.project,
            run_index=input.run_index,
            synth_only=input.synth_only,
            force_regenerate=input.force_regenerate,
            timeout=input.timeout,
            report_type=input.report_type,
        )
    except ProjectConfigError as exc:
        return _err(exc)
    except (TimingReportError, RunTimeoutError) as exc:
        return _err(exc)
    except Exception as exc:  # keep the tool's output contract consistent
        return f"Error: {exc}"

    run = timing_run_name(input.run_index, input.synth_only)
    origin = (
        "regenerated via Vivado" if result.regenerated else "cached from a previous run"
    )
    header = (
        f"Timing report ({input.report_type}) for {input.project!r} ({run}, "
        f"{origin}), {result.report_file}:\n\n"
    )
    if input.report_type != "summary":
        return header + result.report

    structured = parse_timing_summary(result.report).render()
    if input.verbosity == "summary":
        return header + structured
    return header + structured + "\n\nFull report:\n\n" + result.report


class UtilizationReportInput(BaseModel):
    """Input for vhdl-tools synth project-get-utilization-report."""

    model_config = ConfigDict(str_strip_whitespace=True)

    project: str = Field(
        min_length=1,
        description=(
            "Exact build project name (not a wildcard) — see "
            "vhdl-tools synth project-list-builds for the available names."
        ),
    )
    run_index: int = Field(
        default=1,
        ge=1,
        description=(
            "Vivado run index (the 'N' in synth_N/impl_N), matching "
            "whatever 'run_index' the build used (tsfpga's own default "
            "is 1)."
        ),
    )
    synth_only: bool = Field(
        default=False,
        description=(
            "Report on the post-synthesis run (synth_N) instead of the "
            "post-implementation run (impl_N, the default). Post-"
            "implementation utilization reflects placement/routing "
            "optimizations and is usually the more useful of the two."
        ),
    )
    hierarchical_depth: int = Field(
        default=4,
        ge=1,
        description="How many levels of module hierarchy to break down.",
    )
    force_regenerate: bool = Field(
        default=False,
        description=(
            "Always re-run Vivado to regenerate the report, even if a "
            "cached one already exists on disk for this run. Slower — "
            "spins up Vivado — but reflects the current design instead of "
            "a possibly-stale cached file."
        ),
    )
    timeout: float | None = Field(
        default=None,
        gt=0,
        description="Override TSFPGA_MCP_PROJECT_TIMEOUT for this call only.",
    )


@tools.tool()
async def tsfpga_project_get_utilization_report(input: UtilizationReportInput) -> str:
    """Get a hierarchical Vivado utilization report for one already-built
    project's run (per-module LUT/FF/BRAM/DSP/... breakdown, 'hierarchical_
    depth' levels deep). tsfpga itself already writes this at depth 4 for
    every build (it's how tsfpga computes the top-level size it prints), so
    the default 'hierarchical_depth=4' is normally served straight from
    that existing file with no Vivado call at all. Any other depth (or
    force_regenerate=True) runs Vivado in batch mode against the already-
    built project ('open_project' the .xpr, 'open_run' the requested
    synth_N/impl_N run, 'report_utilization -hierarchical') to produce its
    own report, cached separately per depth. Needs the project already
    built via vhdl-tools synth project-build first; regenerating (non-default depth,
    or force_regenerate) additionally needs a 'vivado' executable on PATH
    or TSFPGA_MCP_VIVADO set. Marked as not read-only since regenerating
    the report runs Vivado, which writes files into the project
    directory."""
    try:
        config = _get_project_config()
        result = await get_utilization_report(
            config,
            project=input.project,
            run_index=input.run_index,
            synth_only=input.synth_only,
            force_regenerate=input.force_regenerate,
            timeout=input.timeout,
            hierarchical_depth=input.hierarchical_depth,
        )
    except ProjectConfigError as exc:
        return _err(exc)
    except (UtilizationReportError, RunTimeoutError) as exc:
        return _err(exc)
    except Exception as exc:  # keep the tool's output contract consistent
        return f"Error: {exc}"

    run = timing_run_name(input.run_index, input.synth_only)
    origin = "regenerated via Vivado" if result.regenerated else "cached"
    header = (
        f"Hierarchical utilization report for {input.project!r} ({run}, "
        f"{origin}), {result.report_file}:\n\n"
    )
    return header + result.report


class DrcReportInput(BaseModel):
    """Input for vhdl-tools synth project-get-drc-report."""

    model_config = ConfigDict(str_strip_whitespace=True)

    project: str = Field(
        min_length=1,
        description=(
            "Exact build project name (not a wildcard) — see "
            "vhdl-tools synth project-list-builds for the available names."
        ),
    )
    run_index: int = Field(
        default=1,
        ge=1,
        description=(
            "Vivado run index (the 'N' in synth_N/impl_N), matching "
            "whatever 'run_index' the build used (tsfpga's own default "
            "is 1)."
        ),
    )
    synth_only: bool = Field(
        default=False,
        description=(
            "Report on the post-synthesis run (synth_N) instead of the "
            "post-implementation run (impl_N, the default). Some DRC/"
            "methodology checks only run meaningfully post-implementation."
        ),
    )
    report_type: Literal["drc", "methodology"] = Field(
        default="drc",
        description=(
            "'drc' (report_drc, physical/electrical design-rule "
            "violations) or 'methodology' (report_methodology, design-"
            "methodology best-practice checks, e.g. large setup "
            "violations or missing constraints)."
        ),
    )
    force_regenerate: bool = Field(
        default=False,
        description=(
            "Always re-run Vivado to regenerate the report, even if a "
            "cached one already exists on disk for this run. Slower — "
            "spins up Vivado — but reflects the current design instead of "
            "a possibly-stale cached file."
        ),
    )
    timeout: float | None = Field(
        default=None,
        gt=0,
        description="Override TSFPGA_MCP_PROJECT_TIMEOUT for this call only.",
    )


@tools.tool()
async def tsfpga_project_get_drc_report(input: DrcReportInput) -> str:
    """Get a Vivado DRC or methodology report for one already-built
    project's run. tsfpga never runs report_drc/report_methodology as part
    of its own build flow, so this always runs Vivado in batch mode
    against the already-built project ('open_project' the .xpr, 'open_run'
    the requested synth_N/impl_N run, then 'report_drc' or
    'report_methodology') unless a cached report from a previous call
    already exists for this run. Needs the project already built via
    vhdl-tools synth project-build first plus a 'vivado' executable on PATH or
    TSFPGA_MCP_VIVADO set. Marked as not read-only since regenerating the
    report runs Vivado, which writes files into the project directory."""
    try:
        config = _get_project_config()
        result = await get_drc_report(
            config,
            project=input.project,
            run_index=input.run_index,
            synth_only=input.synth_only,
            force_regenerate=input.force_regenerate,
            timeout=input.timeout,
            report_type=input.report_type,
        )
    except ProjectConfigError as exc:
        return _err(exc)
    except (DrcReportError, RunTimeoutError) as exc:
        return _err(exc)
    except Exception as exc:  # keep the tool's output contract consistent
        return f"Error: {exc}"

    run = timing_run_name(input.run_index, input.synth_only)
    origin = (
        "regenerated via Vivado" if result.regenerated else "cached from a previous run"
    )
    header = (
        f"{input.report_type.upper()} report for {input.project!r} ({run}, "
        f"{origin}), {result.report_file}:\n\n"
    )
    count = checks_found(result.report)
    if count is not None:
        header += f"Checks found: {count}\n\n"
    return header + result.report

