Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Oct  2 17:15:18 2024
| Host         : DESKTOP-268GC47 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab4_control_sets_placed.rpt
| Design       : lab4
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              29 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              86 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | C3/stable_signal_i_1__2_n_0 | P1/reset_n       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | C0/load                     | P1/reset_n       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | C1/stable_signal_i_1__0_n_0 | P1/reset_n       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | C2/stable_signal_i_1__1_n_0 | P1/reset_n       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | G1/counter[3]_i_1_n_0       | P1/reset_n       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | P1/pwm_on_time_0            | P1/reset_n       |                3 |             14 |         4.67 |
|  clk_IBUF_BUFG | C0/counter[0]_i_1_n_0       | P1/reset_n       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | C1/counter[0]_i_1__0_n_0    | P1/reset_n       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | C2/counter[0]_i_1__1_n_0    | P1/reset_n       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | C3/counter[0]_i_1__2_n_0    | P1/reset_n       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                             | P1/reset_n       |               11 |             29 |         2.64 |
+----------------+-----------------------------+------------------+------------------+----------------+--------------+


