##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for SPI_Master_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. IORQ_n(0)_PAD:F)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. \Sound_Counter:CounterHW\/tc:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.6::Critical Path Report for (SPI_Master_IntClock:R vs. SPI_Master_IntClock:R)
		5.7::Critical Path Report for (IORQ_n(0)_PAD:R vs. Clock_1:R)
		5.8::Critical Path Report for (IORQ_n(0)_PAD:F vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: CPUCLK                        | N/A                   | Target: 12.00 MHz   | 
Clock: CPUCLK(routed)                | N/A                   | Target: 12.00 MHz   | 
Clock: Clock_1                       | Frequency: 99.66 MHz  | Target: 60.00 MHz   | 
Clock: CyBUS_CLK                     | Frequency: 43.60 MHz  | Target: 60.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)     | N/A                   | Target: 60.00 MHz   | 
Clock: CyILO                         | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                         | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 60.00 MHz   | 
Clock: CyPLL_OUT                     | N/A                   | Target: 60.00 MHz   | 
Clock: CyXTAL_32kHz                  | N/A                   | Target: 0.03 MHz    | 
Clock: DAC_Clock                     | N/A                   | Target: 30.00 MHz   | 
Clock: DAC_Clock(fixed-function)     | N/A                   | Target: 30.00 MHz   | 
Clock: IORQ_n(0)_PAD                 | N/A                   | Target: 100.00 MHz  | 
Clock: SPI_Master_IntClock           | Frequency: 53.82 MHz  | Target: 0.80 MHz    | 
Clock: \Sound_Counter:CounterHW\/tc  | N/A                   | Target: 15.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock                 Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  ----------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1              Clock_1                       16666.7          8709        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            Clock_1                       16666.7          6632        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            CyBUS_CLK                     16666.7          -6270       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            IORQ_n(0)_PAD                 N/A              N/A         1666.67          -24010      N/A              N/A         N/A              N/A         
CyBUS_CLK            \Sound_Counter:CounterHW\/tc  16666.7          16756       N/A              N/A         N/A              N/A         N/A              N/A         
IORQ_n(0)_PAD        Clock_1                       3333.33          -15444      N/A              N/A         N/A              N/A         1666.67          -17111      
SPI_Master_IntClock  SPI_Master_IntClock           1.25e+006        1231419     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase       
---------------  ------------  ---------------------  
CPUA0(0)_PAD:in  -4247         IORQ_n(0)_PAD:F        
CPUA1(0)_PAD:in  2542          IORQ_n(0)_PAD:F        
CPUA2(0)_PAD:in  -3831         IORQ_n(0)_PAD:F        
CPUA3(0)_PAD:in  -5472         IORQ_n(0)_PAD:F        
CPUA4(0)_PAD:in  -5884         IORQ_n(0)_PAD:F        
CPUA5(0)_PAD:in  -5077         IORQ_n(0)_PAD:F        
CPUA6(0)_PAD:in  -436          IORQ_n(0)_PAD:F        
CPUA7(0)_PAD:in  -4513         IORQ_n(0)_PAD:F        
CPURD_n(0)_PAD   18189         Clock_1:R              
CPUWR_n(0)_PAD   18431         Clock_1:R              
IORQ_n(0)_PAD    18777         Clock_1:R              
M1_n(0)_PAD      16712         Clock_1:R              
MISO(0)_PAD      18576         SPI_Master_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
CPUA0(0)_PAD:out  23211         CyBUS_CLK:R                  
CPUA1(0)_PAD:out  23134         CyBUS_CLK:R                  
CPUA10(0)_PAD     24897         CyBUS_CLK:R                  
CPUA2(0)_PAD:out  23335         CyBUS_CLK:R                  
CPUA3(0)_PAD:out  23313         CyBUS_CLK:R                  
CPUA4(0)_PAD:out  24356         CyBUS_CLK:R                  
CPUA5(0)_PAD:out  23553         CyBUS_CLK:R                  
CPUA6(0)_PAD:out  24115         CyBUS_CLK:R                  
CPUA7(0)_PAD:out  24265         CyBUS_CLK:R                  
CPUA8(0)_PAD      23172         CyBUS_CLK:R                  
CPUA9(0)_PAD      23879         CyBUS_CLK:R                  
CPUD0(0)_PAD:out  23113         CyBUS_CLK:R                  
CPUD1(0)_PAD:out  23752         CyBUS_CLK:R                  
CPUD2(0)_PAD:out  23708         CyBUS_CLK:R                  
CPUD3(0)_PAD:out  24648         CyBUS_CLK:R                  
CPUD4(0)_PAD:out  23775         CyBUS_CLK:R                  
CPUD5(0)_PAD:out  23268         CyBUS_CLK:R                  
CPUD6(0)_PAD:out  24299         CyBUS_CLK:R                  
CPUD7(0)_PAD:out  22861         CyBUS_CLK:R                  
CPURSTn(0)_PAD    33975         CyBUS_CLK:R                  
CPU_CLK(0)_PAD    20448         CPUCLK(routed):R             
CPU_CLK(0)_PAD    20448         CPUCLK(routed):F             
MEMRD_n(0)_PAD    35183         CyBUS_CLK:R                  
MEMWR_n(0)_PAD    39623         CyBUS_CLK:R                  
MOSI(0)_PAD       23358         SPI_Master_IntClock:R        
SCL(0)_PAD:out    21217         CyBUS_CLK(fixed-function):R  
SCLK(0)_PAD       24879         SPI_Master_IntClock:R        
SDA(0)_PAD:out    20640         CyBUS_CLK(fixed-function):R  
SPI_SS(0)_PAD     24820         CyBUS_CLK:R                  
SRAMA11(0)_PAD    58627         CyBUS_CLK:R                  
SRAMA12(0)_PAD    63628         CyBUS_CLK:R                  
SRAMA13(0)_PAD    55383         CyBUS_CLK:R                  
SRAMA14(0)_PAD    56633         CyBUS_CLK:R                  
SRAMA15(0)_PAD    58780         CyBUS_CLK:R                  
SRAMA16(0)_PAD    63280         CyBUS_CLK:R                  
SRAMA17(0)_PAD    57447         CyBUS_CLK:R                  
SRAMA18(0)_PAD    56227         CyBUS_CLK:R                  
SRAMCS_n(0)_PAD   33648         CyBUS_CLK:R                  
WAIT_n_1(0)_PAD   34409         Clock_1:R                    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
CPURD_n(0)_PAD      MEMRD_n(0)_PAD           42999  
MREQ_n(0)_PAD       MEMRD_n(0)_PAD           40341  
MREQ_n(0)_PAD       MEMWR_n(0)_PAD           40144  
CPUWR_n(0)_PAD      MEMWR_n(0)_PAD           39485  
CPUA11_1(0)_PAD     SRAMA11(0)_PAD           67473  
CPUA12_1(0)_PAD     SRAMA11(0)_PAD           67033  
CPUA15_1(0)_PAD     SRAMA11(0)_PAD           62860  
CPUA13_1(0)_PAD     SRAMA11(0)_PAD           61248  
CPUA14_1(0)_PAD     SRAMA11(0)_PAD           61106  
CPUA11_1(0)_PAD     SRAMA12(0)_PAD           72474  
CPUA12_1(0)_PAD     SRAMA12(0)_PAD           72034  
CPUA15_1(0)_PAD     SRAMA12(0)_PAD           67861  
CPUA13_1(0)_PAD     SRAMA12(0)_PAD           66249  
CPUA14_1(0)_PAD     SRAMA12(0)_PAD           66107  
CPUA11_1(0)_PAD     SRAMA13(0)_PAD           64230  
CPUA12_1(0)_PAD     SRAMA13(0)_PAD           63790  
CPUA15_1(0)_PAD     SRAMA13(0)_PAD           59617  
CPUA13_1(0)_PAD     SRAMA13(0)_PAD           58005  
CPUA14_1(0)_PAD     SRAMA13(0)_PAD           57863  
CPUA11_1(0)_PAD     SRAMA14(0)_PAD           65479  
CPUA12_1(0)_PAD     SRAMA14(0)_PAD           65039  
CPUA15_1(0)_PAD     SRAMA14(0)_PAD           60866  
CPUA13_1(0)_PAD     SRAMA14(0)_PAD           59255  
CPUA14_1(0)_PAD     SRAMA14(0)_PAD           59112  
CPUA11_1(0)_PAD     SRAMA15(0)_PAD           67626  
CPUA12_1(0)_PAD     SRAMA15(0)_PAD           67187  
CPUA15_1(0)_PAD     SRAMA15(0)_PAD           63013  
CPUA13_1(0)_PAD     SRAMA15(0)_PAD           61402  
CPUA14_1(0)_PAD     SRAMA15(0)_PAD           61259  
CPUA11_1(0)_PAD     SRAMA16(0)_PAD           72127  
CPUA12_1(0)_PAD     SRAMA16(0)_PAD           71687  
CPUA15_1(0)_PAD     SRAMA16(0)_PAD           67514  
CPUA13_1(0)_PAD     SRAMA16(0)_PAD           65902  
CPUA14_1(0)_PAD     SRAMA16(0)_PAD           65760  
CPUA11_1(0)_PAD     SRAMA17(0)_PAD           66294  
CPUA12_1(0)_PAD     SRAMA17(0)_PAD           65854  
CPUA15_1(0)_PAD     SRAMA17(0)_PAD           61681  
CPUA13_1(0)_PAD     SRAMA17(0)_PAD           60069  
CPUA14_1(0)_PAD     SRAMA17(0)_PAD           59927  
CPUA11_1(0)_PAD     SRAMA18(0)_PAD           65073  
CPUA12_1(0)_PAD     SRAMA18(0)_PAD           64634  
CPUA15_1(0)_PAD     SRAMA18(0)_PAD           60460  
CPUA13_1(0)_PAD     SRAMA18(0)_PAD           58849  
CPUA14_1(0)_PAD     SRAMA18(0)_PAD           58706  
MREQ_n(0)_PAD       SRAMCS_n(0)_PAD          40375  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 99.66 MHz | Target: 60.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : \ExtSRAMCtl:Sync:ctrl_reg\/control_4
Path End       : IOBUSY/main_4
Capture Clock  : IOBUSY/clock_0
Path slack     : 6632p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   16667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ExtSRAMCtl:Sync:ctrl_reg\/busclk                           controlcell8        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ExtSRAMCtl:Sync:ctrl_reg\/control_4  controlcell8   2050   2050   6632  RISE       1
IOBUSY/main_4                         macrocell40    4474   6524   6632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 43.60 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : -6270p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     12437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18707
-------------------------------------   ----- 
End-of-path arrival time (ps)           18707
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell11   1210   1210  -6270  RISE       1
\Timer:TimerUDB:trig_reg\/main_0                     macrocell28     2805   4015  -6270  RISE       1
\Timer:TimerUDB:trig_reg\/q                          macrocell28     3350   7365  -6270  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   2912  10277  -6270  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  15407  -6270  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  15407  -6270  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell3   3300  18707  -6270  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell4      0  18707  -6270  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                      datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPI_Master_IntClock
*************************************************
Clock: SPI_Master_IntClock
Frequency: 53.82 MHz | Target: 0.80 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1231419p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -2850
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1247150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15731
-------------------------------------   ----- 
End-of-path arrival time (ps)           15731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2   count7cell      1940   1940  1231419  RISE       1
\SPI_Master:BSPIM:load_rx_data\/main_2  macrocell16     5946   7886  1231419  RISE       1
\SPI_Master:BSPIM:load_rx_data\/q       macrocell16     3350  11236  1231419  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   4495  15731  1231419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : -6270p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     12437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18707
-------------------------------------   ----- 
End-of-path arrival time (ps)           18707
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell11   1210   1210  -6270  RISE       1
\Timer:TimerUDB:trig_reg\/main_0                     macrocell28     2805   4015  -6270  RISE       1
\Timer:TimerUDB:trig_reg\/q                          macrocell28     3350   7365  -6270  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   2912  10277  -6270  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  15407  -6270  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  15407  -6270  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell3   3300  18707  -6270  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell4      0  18707  -6270  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                      datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ExtSRAMCtl:Sync:ctrl_reg\/control_4
Path End       : IOBUSY/main_4
Capture Clock  : IOBUSY/clock_0
Path slack     : 6632p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   16667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ExtSRAMCtl:Sync:ctrl_reg\/busclk                           controlcell8        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ExtSRAMCtl:Sync:ctrl_reg\/control_4  controlcell8   2050   2050   6632  RISE       1
IOBUSY/main_4                         macrocell40    4474   6524   6632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. IORQ_n(0)_PAD:F)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_1
Path End       : Net_444/main_0
Capture Clock  : Net_444/clock_0
Path slack     : -24010p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     15846
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14003

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38013
-------------------------------------   ----- 
End-of-path arrival time (ps)           38013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_1  controlcell2   2050   2050  -24010  RISE       1
CPUA1(0)/pin_input                   iocell11       6100   8150  -24010  RISE       1
CPUA1(0)/pad_out                     iocell11      14984  23134  -24010  RISE       1
CPUA1(0)/pad_in                      iocell11          0  23134  -24010  RISE       1
CPUA1(0)/fb                          iocell11       7388  30522  -24010  RISE       1
Net_444/main_0                       macrocell38    7491  38013  -24010  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_444/clock_0                                    macrocell38   9072  20846  FALL       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. \Sound_Counter:CounterHW\/tc:R)
******************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DAC_Control:Sync:ctrl_reg\/control_0
Path End       : \WaveDAC8:Net_134\/main_0
Capture Clock  : \WaveDAC8:Net_134\/clock_0
Path slack     : 16756p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     7909
+ Cycle adjust (CyBUS_CLK:R#4 vs. \Sound_Counter:CounterHW\/tc:R#2)   16667
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        21065

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\DAC_Control:Sync:ctrl_reg\/busclk                          controlcell10       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\DAC_Control:Sync:ctrl_reg\/control_0  controlcell10   2050   2050  16756  RISE       1
\WaveDAC8:Net_134\/main_0              macrocell50     2260   4310  16756  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                          clockblockcell      0      0  RISE       1
\Sound_Counter:CounterHW\/clock                                   timercell           0      0  RISE       1
\Sound_Counter:CounterHW\/tc                                      timercell        1000   1000  
\Sound_Counter:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Sound_Counter:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
\WaveDAC8:Net_134\/clock_0                                        macrocell50      6909   7909  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IOBUSY/q
Path End       : IOBUSY/main_3
Capture Clock  : IOBUSY/clock_0
Path slack     : 8709p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
IOBUSY/q       macrocell40   1250   1250   8709  RISE       1
IOBUSY/main_3  macrocell40   3198   4448   8709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1


5.6::Critical Path Report for (SPI_Master_IntClock:R vs. SPI_Master_IntClock:R)
*******************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1231419p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -2850
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1247150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15731
-------------------------------------   ----- 
End-of-path arrival time (ps)           15731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2   count7cell      1940   1940  1231419  RISE       1
\SPI_Master:BSPIM:load_rx_data\/main_2  macrocell16     5946   7886  1231419  RISE       1
\SPI_Master:BSPIM:load_rx_data\/q       macrocell16     3350  11236  1231419  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   4495  15731  1231419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1


5.7::Critical Path Report for (IORQ_n(0)_PAD:R vs. Clock_1:R)
*************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IORQ_n(0)_PAD
Path End       : Net_479/main_0
Capture Clock  : Net_479/clock_0
Path slack     : -15444p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (IORQ_n(0)_PAD:R#4 vs. Clock_1:R#3)    3333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -177

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15267
-------------------------------------   ----- 
End-of-path arrival time (ps)           15267
 
Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
IORQ_n(0)_PAD     Z80_3Chip        0      0    COMP  RISE       1
IORQ_n(0)/pad_in  iocell9          0      0    COMP  RISE       1
IORQ_n(0)/fb      iocell9       6774   6774    COMP  RISE       1
Net_479/main_0    macrocell31   8493  15267  -15444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell31         0      0  RISE       1


5.8::Critical Path Report for (IORQ_n(0)_PAD:F vs. Clock_1:R)
*************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IORQ_n(0)_PAD
Path End       : Net_479/main_0
Capture Clock  : Net_479/clock_0
Path slack     : -17111p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (IORQ_n(0)_PAD:F#2 vs. Clock_1:R#2)    6667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                        3157

Launch Clock Arrival Time                    5000
+ Clock path delay                          0
+ Data path delay                       15267
-------------------------------------   ----- 
End-of-path arrival time (ps)           20267
 
Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
IORQ_n(0)_PAD     Z80_3Chip        0   5000    COMP  FALL       1
IORQ_n(0)/pad_in  iocell9          0   5000    COMP  FALL       1
IORQ_n(0)/fb      iocell9       6774  11774    COMP  FALL       1
Net_479/main_0    macrocell31   8493  20267  -17111  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell31         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_1
Path End       : Net_444/main_0
Capture Clock  : Net_444/clock_0
Path slack     : -24010p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     15846
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14003

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38013
-------------------------------------   ----- 
End-of-path arrival time (ps)           38013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_1  controlcell2   2050   2050  -24010  RISE       1
CPUA1(0)/pin_input                   iocell11       6100   8150  -24010  RISE       1
CPUA1(0)/pad_out                     iocell11      14984  23134  -24010  RISE       1
CPUA1(0)/pad_in                      iocell11          0  23134  -24010  RISE       1
CPUA1(0)/fb                          iocell11       7388  30522  -24010  RISE       1
Net_444/main_0                       macrocell38    7491  38013  -24010  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_444/clock_0                                    macrocell38   9072  20846  FALL       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_6
Path End       : Net_429/main_0
Capture Clock  : Net_429/clock_0
Path slack     : -22012p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     17521
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15678

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37690
-------------------------------------   ----- 
End-of-path arrival time (ps)           37690
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_6  controlcell2   2050   2050  -22012  RISE       1
CPUA6(0)/pin_input                   iocell16       6089   8139  -22012  RISE       1
CPUA6(0)/pad_out                     iocell16      15976  24115  -22012  RISE       1
CPUA6(0)/pad_in                      iocell16          0  24115  -22012  RISE       1
CPUA6(0)/fb                          iocell16       7582  31697  -22012  RISE       1
Net_429/main_0                       macrocell33    5993  37690  -22012  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_429/clock_0                                    macrocell33  10747  22521  FALL       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_7
Path End       : Net_397/main_0
Capture Clock  : Net_397/clock_0
Path slack     : -18084p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     20174
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         18331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36414
-------------------------------------   ----- 
End-of-path arrival time (ps)           36414
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_7  controlcell2   2050   2050  -18084  RISE       1
CPUA7(0)/pin_input                   iocell17       6993   9043  -18084  RISE       1
CPUA7(0)/pad_out                     iocell17      15222  24265  -18084  RISE       1
CPUA7(0)/pad_in                      iocell17          0  24265  -18084  RISE       1
CPUA7(0)/fb                          iocell17       7459  31724  -18084  RISE       1
Net_397/main_0                       macrocell32    4691  36414  -18084  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_397/clock_0                                    macrocell32  13400  25174  FALL       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_2
Path End       : Net_441/main_0
Capture Clock  : Net_441/clock_0
Path slack     : -17837p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     20174
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         18331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36168
-------------------------------------   ----- 
End-of-path arrival time (ps)           36168
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_2  controlcell2   2050   2050  -17837  RISE       1
CPUA2(0)/pin_input                   iocell12       6174   8224  -17837  RISE       1
CPUA2(0)/pad_out                     iocell12      15111  23335  -17837  RISE       1
CPUA2(0)/pad_in                      iocell12          0  23335  -17837  RISE       1
CPUA2(0)/fb                          iocell12       7255  30590  -17837  RISE       1
Net_441/main_0                       macrocell37    5577  36168  -17837  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_441/clock_0                                    macrocell37  13400  25174  FALL       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_0
Path End       : Net_419/main_0
Capture Clock  : Net_419/clock_0
Path slack     : -17296p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     20174
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         18331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35627
-------------------------------------   ----- 
End-of-path arrival time (ps)           35627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  -17296  RISE       1
CPUA0(0)/pin_input                   iocell10       6110   8160  -17296  RISE       1
CPUA0(0)/pad_out                     iocell10      15051  23211  -17296  RISE       1
CPUA0(0)/pad_in                      iocell10          0  23211  -17296  RISE       1
CPUA0(0)/fb                          iocell10       7698  30909  -17296  RISE       1
Net_419/main_0                       macrocell39    4718  35627  -17296  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_419/clock_0                                    macrocell39  13400  25174  FALL       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IORQ_n(0)_PAD
Path End       : Net_479/main_0
Capture Clock  : Net_479/clock_0
Path slack     : -17111p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (IORQ_n(0)_PAD:F#2 vs. Clock_1:R#2)    6667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                        3157

Launch Clock Arrival Time                    5000
+ Clock path delay                          0
+ Data path delay                       15267
-------------------------------------   ----- 
End-of-path arrival time (ps)           20267
 
Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
IORQ_n(0)_PAD     Z80_3Chip        0   5000    COMP  FALL       1
IORQ_n(0)/pad_in  iocell9          0   5000    COMP  FALL       1
IORQ_n(0)/fb      iocell9       6774  11774    COMP  FALL       1
Net_479/main_0    macrocell31   8493  20267  -17111  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_5
Path End       : Net_432/main_0
Capture Clock  : Net_432/clock_0
Path slack     : -16808p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     20722
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         18879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35687
-------------------------------------   ----- 
End-of-path arrival time (ps)           35687
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_5  controlcell2   2050   2050  -16808  RISE       1
CPUA5(0)/pin_input                   iocell15       6156   8206  -16808  RISE       1
CPUA5(0)/pad_out                     iocell15      15347  23553  -16808  RISE       1
CPUA5(0)/pad_in                      iocell15          0  23553  -16808  RISE       1
CPUA5(0)/fb                          iocell15       7368  30921  -16808  RISE       1
Net_432/main_0                       macrocell34    4767  35687  -16808  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_432/clock_0                                    macrocell34  13948  25722  FALL       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_4
Path End       : Net_435/main_0
Capture Clock  : Net_435/clock_0
Path slack     : -16805p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     21629
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         19786

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36591
-------------------------------------   ----- 
End-of-path arrival time (ps)           36591
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_4  controlcell2   2050   2050  -16805  RISE       1
CPUA4(0)/pin_input                   iocell14       6302   8352  -16805  RISE       1
CPUA4(0)/pad_out                     iocell14      16004  24356  -16805  RISE       1
CPUA4(0)/pad_in                      iocell14          0  24356  -16805  RISE       1
CPUA4(0)/fb                          iocell14       6974  31330  -16805  RISE       1
Net_435/main_0                       macrocell35    5261  36591  -16805  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_435/clock_0                                    macrocell35  14855  26629  FALL       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdrLowOut:Sync:ctrl_reg\/control_3
Path End       : Net_438/main_0
Capture Clock  : Net_438/clock_0
Path slack     : -16173p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     20722
+ Cycle adjust (CyBUS_CLK:R#3 vs. IORQ_n(0)_PAD:F#4)   -3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         18879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35052
-------------------------------------   ----- 
End-of-path arrival time (ps)           35052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdrLowOut:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdrLowOut:Sync:ctrl_reg\/control_3  controlcell2   2050   2050  -16173  RISE       1
CPUA3(0)/pin_input                   iocell13       6170   8220  -16173  RISE       1
CPUA3(0)/pad_out                     iocell13      15093  23313  -16173  RISE       1
CPUA3(0)/pad_in                      iocell13          0  23313  -16173  RISE       1
CPUA3(0)/fb                          iocell13       7033  30346  -16173  RISE       1
Net_438/main_0                       macrocell36    4707  35052  -16173  RISE       1

Capture Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
IORQ_n(0)_PAD                                      Z80_3Chip        0   5000  FALL       1
IORQ_n(0)/pad_in                                   iocell9          0   5000  FALL       1
IORQ_n(0)/fb                                       iocell9       6774  11774  FALL       1
Net_438/clock_0                                    macrocell36  13948  25722  FALL       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : -6270p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     12437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18707
-------------------------------------   ----- 
End-of-path arrival time (ps)           18707
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell11   1210   1210  -6270  RISE       1
\Timer:TimerUDB:trig_reg\/main_0                     macrocell28     2805   4015  -6270  RISE       1
\Timer:TimerUDB:trig_reg\/q                          macrocell28     3350   7365  -6270  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   2912  10277  -6270  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  15407  -6270  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  15407  -6270  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell3   3300  18707  -6270  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell4      0  18707  -6270  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                      datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : -3336p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     16167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19502
-------------------------------------   ----- 
End-of-path arrival time (ps)           19502
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell2    760    760  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell3      0    760  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell3   1210   1970  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell4      0   1970  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell4   2740   4710  -4794  RISE       1
\Timer:TimerUDB:status_tc\/main_4         macrocell27     5893  10603  -3336  RISE       1
\Timer:TimerUDB:status_tc\/q              macrocell27     3350  13953  -3336  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    5550  19502  -3336  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : -2970p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     12437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15407
-------------------------------------   ----- 
End-of-path arrival time (ps)           15407
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell11   1210   1210  -6270  RISE       1
\Timer:TimerUDB:trig_reg\/main_0                     macrocell28     2805   4015  -6270  RISE       1
\Timer:TimerUDB:trig_reg\/q                          macrocell28     3350   7365  -6270  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   2912  10277  -6270  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  15407  -6270  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  15407  -2970  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                      datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : -759p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11365
-------------------------------------   ----- 
End-of-path arrival time (ps)           11365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell11   1210   1210  -6270  RISE       1
\Timer:TimerUDB:trig_reg\/main_0                     macrocell28     2805   4015  -6270  RISE       1
\Timer:TimerUDB:trig_reg\/q                          macrocell28     3350   7365  -6270  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell4   4000  11365   -759  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                      datapathcell4       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : -758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11365
-------------------------------------   ----- 
End-of-path arrival time (ps)           11365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell11   1210   1210  -6270  RISE       1
\Timer:TimerUDB:trig_reg\/main_0                     macrocell28     2805   4015  -6270  RISE       1
\Timer:TimerUDB:trig_reg\/q                          macrocell28     3350   7365  -6270  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell3   4000  11365   -758  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                      datapathcell3       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 330p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10277
-------------------------------------   ----- 
End-of-path arrival time (ps)           10277
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell11   1210   1210  -6270  RISE       1
\Timer:TimerUDB:trig_reg\/main_0                     macrocell28     2805   4015  -6270  RISE       1
\Timer:TimerUDB:trig_reg\/q                          macrocell28     3350   7365  -6270  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   2912  10277    330  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 1755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8851
-------------------------------------   ---- 
End-of-path arrival time (ps)           8851
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell4   4141   8851   1755  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                      datapathcell4       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 1806p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8801
-------------------------------------   ---- 
End-of-path arrival time (ps)           8801
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   4091   8801   1806  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 1993p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11163
-------------------------------------   ----- 
End-of-path arrival time (ps)           11163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell2    760    760  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell3      0    760  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell3   1210   1970  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell4      0   1970  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell4   2740   4710  -4794  RISE       1
\Timer:TimerUDB:timer_enable\/main_6      macrocell52     6453  11163   1993  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 2299p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8308
-------------------------------------   ---- 
End-of-path arrival time (ps)           8308
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell3   3598   8308   2299  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                      datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:trig_disable\/main_5
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 2554p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10603
-------------------------------------   ----- 
End-of-path arrival time (ps)           10603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell2    760    760  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell3      0    760  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell3   1210   1970  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell4      0   1970  -4794  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell4   2740   4710  -4794  RISE       1
\Timer:TimerUDB:trig_disable\/main_5      macrocell53     5893  10603   2554  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ExtSRAMCtl:Sync:ctrl_reg\/control_4
Path End       : IOBUSY/main_4
Capture Clock  : IOBUSY/clock_0
Path slack     : 6632p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   16667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ExtSRAMCtl:Sync:ctrl_reg\/busclk                           controlcell8        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ExtSRAMCtl:Sync:ctrl_reg\/control_4  controlcell8   2050   2050   6632  RISE       1
IOBUSY/main_4                         macrocell40    4474   6524   6632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : IOBUSY/q
Path End       : IOBUSY/main_3
Capture Clock  : IOBUSY/clock_0
Path slack     : 8709p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
IOBUSY/q       macrocell40   1250   1250   8709  RISE       1
IOBUSY/main_3  macrocell40   3198   4448   8709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_479/q
Path End       : IOBUSY/main_1
Capture Clock  : IOBUSY/clock_0
Path slack     : 8730p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_479/q      macrocell31   1250   1250   8730  RISE       1
IOBUSY/main_1  macrocell40   3177   4427   8730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : IOBUSY/main_0
Capture Clock  : IOBUSY/clock_0
Path slack     : 9007p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_10/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
cydff_10/q     macrocell30   1250   1250   9007  RISE       1
IOBUSY/main_0  macrocell40   2899   4149   9007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:run_mode\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9095p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:run_mode\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:run_mode\/q           macrocell51   1250   1250   3215  RISE       1
\Timer:TimerUDB:timer_enable\/main_5  macrocell52   2812   4062   9095  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:run_mode\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9105p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:run_mode\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:run_mode\/q           macrocell51   1250   1250   3215  RISE       1
\Timer:TimerUDB:trig_disable\/main_4  macrocell53   2801   4051   9105  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_disable\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_6
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9131p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_disable\/q       macrocell53   1250   1250   9131  RISE       1
\Timer:TimerUDB:trig_disable\/main_6  macrocell53   2776   4026   9131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_disable\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_7
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9132p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_disable\/q       macrocell53   1250   1250   9131  RISE       1
\Timer:TimerUDB:timer_enable\/main_7  macrocell52   2775   4025   9132  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9135p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell11   1210   1210  -6270  RISE       1
\Timer:TimerUDB:timer_enable\/main_1                 macrocell52     2811   4021   9135  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 9135p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell11   1210   1210  -6270  RISE       1
\Timer:TimerUDB:trig_fall_detected\/main_1           macrocell55     2811   4021   9135  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9142p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell11   1210   1210  -6270  RISE       1
\Timer:TimerUDB:trig_disable\/main_0                 macrocell53     2805   4015   9142  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 9142p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell11   1210   1210  -6270  RISE       1
\Timer:TimerUDB:trig_rise_detected\/main_1           macrocell54     2805   4015   9142  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:timer_enable\/q       macrocell52   1250   1250  -6128  RISE       1
\Timer:TimerUDB:timer_enable\/main_4  macrocell52   2627   3877   9280  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:timer_enable\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9283p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:timer_enable\/q       macrocell52   1250   1250  -6128  RISE       1
\Timer:TimerUDB:trig_disable\/main_3  macrocell53   2623   3873   9283  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_8
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_rise_detected\/q  macrocell54   1250   1250  -6109  RISE       1
\Timer:TimerUDB:timer_enable\/main_8   macrocell52   2607   3857   9300  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_7
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9303p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_rise_detected\/q  macrocell54   1250   1250  -6109  RISE       1
\Timer:TimerUDB:trig_disable\/main_7   macrocell53   2604   3854   9303  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 9303p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_rise_detected\/q       macrocell54   1250   1250  -6109  RISE       1
\Timer:TimerUDB:trig_rise_detected\/main_2  macrocell54   2604   3854   9303  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_3
Path End       : \Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9313p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_3  controlcell11   1210   1210  -6099  RISE       1
\Timer:TimerUDB:trig_disable\/main_1                 macrocell53     2634   3844   9313  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_2
Path End       : \Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_2  controlcell11   1210   1210  -6098  RISE       1
\Timer:TimerUDB:trig_disable\/main_2                 macrocell53     2633   3843   9314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Timer:TimerUDB:timer_enable\/main_9
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9321p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_fall_detected\/q  macrocell55   1250   1250  -6088  RISE       1
\Timer:TimerUDB:timer_enable\/main_9   macrocell52   2585   3835   9321  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 9321p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_fall_detected\/q       macrocell55   1250   1250  -6088  RISE       1
\Timer:TimerUDB:trig_fall_detected\/main_2  macrocell55   2585   3835   9321  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_2
Path End       : \Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_2  controlcell11   1210   1210  -6098  RISE       1
\Timer:TimerUDB:timer_enable\/main_3                 macrocell52     2624   3834   9322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_3
Path End       : \Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9324p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_3  controlcell11   1210   1210  -6099  RISE       1
\Timer:TimerUDB:timer_enable\/main_2                 macrocell52     2623   3833   9324  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Timer:TimerUDB:trig_disable\/main_8
Capture Clock  : \Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 9324p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:trig_fall_detected\/q  macrocell55   1250   1250  -6088  RISE       1
\Timer:TimerUDB:trig_disable\/main_8   macrocell53   2582   3832   9324  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_disable\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 9328p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell11   1210   1210   9328  RISE       1
\Timer:TimerUDB:trig_rise_detected\/main_0           macrocell54     2619   3829   9328  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_rise_detected\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:run_mode\/main_0
Capture Clock  : \Timer:TimerUDB:run_mode\/clock_0
Path slack     : 9335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3821
-------------------------------------   ---- 
End-of-path arrival time (ps)           3821
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell11   1210   1210   9328  RISE       1
\Timer:TimerUDB:run_mode\/main_0                     macrocell51     2611   3821   9335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:run_mode\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 9335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3821
-------------------------------------   ---- 
End-of-path arrival time (ps)           3821
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell11   1210   1210   9328  RISE       1
\Timer:TimerUDB:timer_enable\/main_0                 macrocell52     2611   3821   9335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:timer_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 9335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3821
-------------------------------------   ---- 
End-of-path arrival time (ps)           3821
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell11   1210   1210   9328  RISE       1
\Timer:TimerUDB:trig_fall_detected\/main_0           macrocell55     2611   3821   9335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:trig_fall_detected\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IO_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : IOBUSY/main_2
Capture Clock  : IOBUSY/clock_0
Path slack     : 9621p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IO_Ctrl_Reg:Sync:ctrl_reg\/clock                          controlcell3        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\IO_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   1210   1210   9621  RISE       1
IOBUSY/main_2                          macrocell40    2326   3536   9621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
IOBUSY/clock_0                                             macrocell40         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_479/q
Path End       : cydff_10/main_0
Capture Clock  : cydff_10/clock_0
Path slack     : 9624p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   16667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_479/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_479/q        macrocell31   1250   1250   8730  RISE       1
cydff_10/main_0  macrocell30   2282   3532   9624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_10/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DAC_Control:Sync:ctrl_reg\/control_0
Path End       : \WaveDAC8:Net_134\/main_0
Capture Clock  : \WaveDAC8:Net_134\/clock_0
Path slack     : 16756p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     7909
+ Cycle adjust (CyBUS_CLK:R#4 vs. \Sound_Counter:CounterHW\/tc:R#2)   16667
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        21065

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\DAC_Control:Sync:ctrl_reg\/busclk                          controlcell10       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\DAC_Control:Sync:ctrl_reg\/control_0  controlcell10   2050   2050  16756  RISE       1
\WaveDAC8:Net_134\/main_0              macrocell50     2260   4310  16756  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                          clockblockcell      0      0  RISE       1
\Sound_Counter:CounterHW\/clock                                   timercell           0      0  RISE       1
\Sound_Counter:CounterHW\/tc                                      timercell        1000   1000  
\Sound_Counter:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Sound_Counter:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
\WaveDAC8:Net_134\/clock_0                                        macrocell50      6909   7909  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1231419p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -2850
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1247150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15731
-------------------------------------   ----- 
End-of-path arrival time (ps)           15731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2   count7cell      1940   1940  1231419  RISE       1
\SPI_Master:BSPIM:load_rx_data\/main_2  macrocell16     5946   7886  1231419  RISE       1
\SPI_Master:BSPIM:load_rx_data\/q       macrocell16     3350  11236  1231419  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   4495  15731  1231419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : Net_1005/main_2
Capture Clock  : Net_1005/clock_0
Path slack     : 1231683p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14807
-------------------------------------   ----- 
End-of-path arrival time (ps)           14807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q  macrocell44   1250   1250  1231683  RISE       1
Net_1005/main_2               macrocell42  13557  14807  1231683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI_Master:BSPIM:TxStsReg\/clock
Path slack     : 1231824p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17676
-------------------------------------   ----- 
End-of-path arrival time (ps)           17676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2   count7cell     1940   1940  1231419  RISE       1
\SPI_Master:BSPIM:load_rx_data\/main_2  macrocell16    5946   7886  1231419  RISE       1
\SPI_Master:BSPIM:load_rx_data\/q       macrocell16    3350  11236  1231419  RISE       1
\SPI_Master:BSPIM:TxStsReg\/status_3    statusicell1   6440  17676  1231824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:TxStsReg\/clock                          statusicell1        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : Net_995/main_1
Capture Clock  : Net_995/clock_0
Path slack     : 1232679p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13811
-------------------------------------   ----- 
End-of-path arrival time (ps)           13811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q  macrocell43   1250   1250  1232679  RISE       1
Net_995/main_1                macrocell41  12561  13811  1232679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell41         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_Master:BSPIM:state_0\/main_3
Capture Clock  : \SPI_Master:BSPIM:state_0\/clock_0
Path slack     : 1233435p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13055
-------------------------------------   ----- 
End-of-path arrival time (ps)           13055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1233435  RISE       1
\SPI_Master:BSPIM:state_0\/main_3              macrocell45     9475  13055  1233435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_Master:BSPIM:TxStsReg\/clock
Path slack     : 1233637p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15863
-------------------------------------   ----- 
End-of-path arrival time (ps)           15863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q           macrocell45    1250   1250  1233637  RISE       1
\SPI_Master:BSPIM:tx_status_0\/main_2  macrocell17    8326   9576  1233637  RISE       1
\SPI_Master:BSPIM:tx_status_0\/q       macrocell17    3350  12926  1233637  RISE       1
\SPI_Master:BSPIM:TxStsReg\/status_0   statusicell1   2937  15863  1233637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:TxStsReg\/clock                          statusicell1        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:state_2\/main_1
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1233905p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12585
-------------------------------------   ----- 
End-of-path arrival time (ps)           12585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q       macrocell44   1250   1250  1231683  RISE       1
\SPI_Master:BSPIM:state_2\/main_1  macrocell43  11335  12585  1233905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_Master:BSPIM:state_1\/main_8
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1233963p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12527
-------------------------------------   ----- 
End-of-path arrival time (ps)           12527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1233435  RISE       1
\SPI_Master:BSPIM:state_1\/main_8              macrocell44     8947  12527  1233963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : Net_1116/main_0
Capture Clock  : Net_1116/clock_0
Path slack     : 1234173p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12317
-------------------------------------   ----- 
End-of-path arrival time (ps)           12317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q  macrocell43   1250   1250  1232679  RISE       1
Net_1116/main_0               macrocell46  11067  12317  1234173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1116/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1234685p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9305
-------------------------------------   ---- 
End-of-path arrival time (ps)           9305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q            macrocell45     1250   1250  1233637  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   8055   9305  1234685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1234715p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9275
-------------------------------------   ---- 
End-of-path arrival time (ps)           9275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q            macrocell44     1250   1250  1231683  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   8025   9275  1234715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:ld_ident\/main_1
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1234937p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11553
-------------------------------------   ----- 
End-of-path arrival time (ps)           11553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q        macrocell44   1250   1250  1231683  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_1  macrocell48  10303  11553  1234937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:state_2\/main_2
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1235440p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11050
-------------------------------------   ----- 
End-of-path arrival time (ps)           11050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q       macrocell45   1250   1250  1233637  RISE       1
\SPI_Master:BSPIM:state_2\/main_2  macrocell43   9800  11050  1235440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:ld_ident\/main_2
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1235449p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11041
-------------------------------------   ----- 
End-of-path arrival time (ps)           11041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q        macrocell45   1250   1250  1233637  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_2  macrocell48   9791  11041  1235449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:state_1\/main_0
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1235697p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10793
-------------------------------------   ----- 
End-of-path arrival time (ps)           10793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q       macrocell43   1250   1250  1232679  RISE       1
\SPI_Master:BSPIM:state_1\/main_0  macrocell44   9543  10793  1235697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:load_cond\/main_0
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1235697p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10793
-------------------------------------   ----- 
End-of-path arrival time (ps)           10793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q         macrocell43   1250   1250  1232679  RISE       1
\SPI_Master:BSPIM:load_cond\/main_0  macrocell47   9543  10793  1235697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI_Master:BSPIM:cnt_enable\/clock_0
Path slack     : 1235879p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10611
-------------------------------------   ----- 
End-of-path arrival time (ps)           10611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q          macrocell44   1250   1250  1231683  RISE       1
\SPI_Master:BSPIM:cnt_enable\/main_1  macrocell49   9361  10611  1235879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI_Master:BSPIM:cnt_enable\/clock_0
Path slack     : 1235996p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10494
-------------------------------------   ----- 
End-of-path arrival time (ps)           10494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q          macrocell45   1250   1250  1233637  RISE       1
\SPI_Master:BSPIM:cnt_enable\/main_2  macrocell49   9244  10494  1235996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:state_0\/main_0
Capture Clock  : \SPI_Master:BSPIM:state_0\/clock_0
Path slack     : 1236227p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10263
-------------------------------------   ----- 
End-of-path arrival time (ps)           10263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q       macrocell43   1250   1250  1232679  RISE       1
\SPI_Master:BSPIM:state_0\/main_0  macrocell45   9013  10263  1236227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : Net_1005/main_3
Capture Clock  : Net_1005/clock_0
Path slack     : 1236270p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10220
-------------------------------------   ----- 
End-of-path arrival time (ps)           10220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q  macrocell45   1250   1250  1233637  RISE       1
Net_1005/main_3               macrocell42   8970  10220  1236270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : Net_995/main_2
Capture Clock  : Net_995/clock_0
Path slack     : 1236292p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10198
-------------------------------------   ----- 
End-of-path arrival time (ps)           10198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q  macrocell44   1250   1250  1231683  RISE       1
Net_995/main_2                macrocell41   8948  10198  1236292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell41         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI_Master:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1236868p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7122
-------------------------------------   ---- 
End-of-path arrival time (ps)           7122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q            macrocell43     1250   1250  1232679  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   5872   7122  1236868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : \SPI_Master:BSPIM:state_1\/main_3
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1236918p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9572
-------------------------------------   ---- 
End-of-path arrival time (ps)           9572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1231448  RISE       1
\SPI_Master:BSPIM:state_1\/main_3      macrocell44   7632   9572  1236918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : \SPI_Master:BSPIM:load_cond\/main_3
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1236918p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9572
-------------------------------------   ---- 
End-of-path arrival time (ps)           9572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1231448  RISE       1
\SPI_Master:BSPIM:load_cond\/main_3    macrocell47   7632   9572  1236918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:state_1\/main_5
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1237052p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9438
-------------------------------------   ---- 
End-of-path arrival time (ps)           9438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1231419  RISE       1
\SPI_Master:BSPIM:state_1\/main_5      macrocell44   7498   9438  1237052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:load_cond\/main_5
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1237052p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9438
-------------------------------------   ---- 
End-of-path arrival time (ps)           9438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1231419  RISE       1
\SPI_Master:BSPIM:load_cond\/main_5    macrocell47   7498   9438  1237052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : Net_1005/main_5
Capture Clock  : Net_1005/clock_0
Path slack     : 1237123p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9367
-------------------------------------   ---- 
End-of-path arrival time (ps)           9367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1231448  RISE       1
Net_1005/main_5                        macrocell42   7427   9367  1237123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI_Master:BSPIM:cnt_enable\/clock_0
Path slack     : 1237223p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9267
-------------------------------------   ---- 
End-of-path arrival time (ps)           9267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q          macrocell43   1250   1250  1232679  RISE       1
\SPI_Master:BSPIM:cnt_enable\/main_0  macrocell49   8017   9267  1237223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:state_1\/main_4
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1237227p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9263
-------------------------------------   ---- 
End-of-path arrival time (ps)           9263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1232361  RISE       1
\SPI_Master:BSPIM:state_1\/main_4      macrocell44   7323   9263  1237227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:load_cond\/main_4
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1237227p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9263
-------------------------------------   ---- 
End-of-path arrival time (ps)           9263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1232361  RISE       1
\SPI_Master:BSPIM:load_cond\/main_4    macrocell47   7323   9263  1237227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:state_1\/main_7
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1237324p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9166
-------------------------------------   ---- 
End-of-path arrival time (ps)           9166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1231763  RISE       1
\SPI_Master:BSPIM:state_1\/main_7      macrocell44   7226   9166  1237324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:load_cond\/main_7
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1237324p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9166
-------------------------------------   ---- 
End-of-path arrival time (ps)           9166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1231763  RISE       1
\SPI_Master:BSPIM:load_cond\/main_7    macrocell47   7226   9166  1237324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI_Master:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_Master:BSPIM:RxStsReg\/clock
Path slack     : 1237433p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12067
-------------------------------------   ----- 
End-of-path arrival time (ps)           12067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  1237433  RISE       1
\SPI_Master:BSPIM:rx_status_6\/main_5          macrocell19     2820   6400  1237433  RISE       1
\SPI_Master:BSPIM:rx_status_6\/q               macrocell19     3350   9750  1237433  RISE       1
\SPI_Master:BSPIM:RxStsReg\/status_6           statusicell2    2317  12067  1237433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:RxStsReg\/clock                          statusicell2        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:state_1\/main_6
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1237611p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1232053  RISE       1
\SPI_Master:BSPIM:state_1\/main_6      macrocell44   6939   8879  1237611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:load_cond\/main_6
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1237611p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1232053  RISE       1
\SPI_Master:BSPIM:load_cond\/main_6    macrocell47   6939   8879  1237611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:ld_ident\/q
Path End       : \SPI_Master:BSPIM:state_1\/main_9
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1237630p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8860
-------------------------------------   ---- 
End-of-path arrival time (ps)           8860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:ld_ident\/q      macrocell48   1250   1250  1237630  RISE       1
\SPI_Master:BSPIM:state_1\/main_9  macrocell44   7610   8860  1237630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : Net_995/main_3
Capture Clock  : Net_995/clock_0
Path slack     : 1237844p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8646
-------------------------------------   ---- 
End-of-path arrival time (ps)           8646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q  macrocell45   1250   1250  1233637  RISE       1
Net_995/main_3                macrocell41   7396   8646  1237844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell41         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : Net_1116/main_1
Capture Clock  : Net_1116/clock_0
Path slack     : 1237962p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8528
-------------------------------------   ---- 
End-of-path arrival time (ps)           8528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q  macrocell44   1250   1250  1231683  RISE       1
Net_1116/main_1               macrocell46   7278   8528  1237962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1116/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : Net_1005/main_7
Capture Clock  : Net_1005/clock_0
Path slack     : 1238047p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8443
-------------------------------------   ---- 
End-of-path arrival time (ps)           8443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1231419  RISE       1
Net_1005/main_7                        macrocell42   6503   8443  1238047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_1005/main_4
Capture Clock  : Net_1005/clock_0
Path slack     : 1238223p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8267
-------------------------------------   ---- 
End-of-path arrival time (ps)           8267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   5360   5360  1238223  RISE       1
Net_1005/main_4                       macrocell42     2907   8267  1238223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:ld_ident\/main_7
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1238306p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1231763  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_7     macrocell48   6244   8184  1238306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : Net_1005/main_9
Capture Clock  : Net_1005/clock_0
Path slack     : 1238391p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1231763  RISE       1
Net_1005/main_9                        macrocell42   6159   8099  1238391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_Master:BSPIM:state_2\/main_8
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1238391p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:sR8:Dp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1233435  RISE       1
\SPI_Master:BSPIM:state_2\/main_8              macrocell43     4519   8099  1238391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : Net_1005/main_1
Capture Clock  : Net_1005/clock_0
Path slack     : 1238504p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q  macrocell43   1250   1250  1232679  RISE       1
Net_1005/main_1               macrocell42   6736   7986  1238504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : Net_1005/main_8
Capture Clock  : Net_1005/clock_0
Path slack     : 1238677p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7813
-------------------------------------   ---- 
End-of-path arrival time (ps)           7813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1232053  RISE       1
Net_1005/main_8                        macrocell42   5873   7813  1238677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:ld_ident\/main_6
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1238698p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7792
-------------------------------------   ---- 
End-of-path arrival time (ps)           7792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1232053  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_6     macrocell48   5852   7792  1238698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:ld_ident\/main_4
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1238755p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7735
-------------------------------------   ---- 
End-of-path arrival time (ps)           7735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1232361  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_4     macrocell48   5795   7735  1238755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_0
Path End       : \SPI_Master:BSPIM:state_2\/main_7
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1238851p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7639
-------------------------------------   ---- 
End-of-path arrival time (ps)           7639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1231763  RISE       1
\SPI_Master:BSPIM:state_2\/main_7      macrocell43   5699   7639  1238851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:ld_ident\/main_5
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1238874p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1231419  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_5     macrocell48   5676   7616  1238874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:ld_ident\/q
Path End       : Net_1005/main_10
Capture Clock  : Net_1005/clock_0
Path slack     : 1239179p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:ld_ident\/q  macrocell48   1250   1250  1237630  RISE       1
Net_1005/main_10               macrocell42   6061   7311  1239179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_1
Path End       : \SPI_Master:BSPIM:state_2\/main_6
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1239232p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7258
-------------------------------------   ---- 
End-of-path arrival time (ps)           7258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1232053  RISE       1
\SPI_Master:BSPIM:state_2\/main_6      macrocell43   5318   7258  1239232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : \SPI_Master:BSPIM:state_2\/main_4
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1239288p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7202
-------------------------------------   ---- 
End-of-path arrival time (ps)           7202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1232361  RISE       1
\SPI_Master:BSPIM:state_2\/main_4      macrocell43   5262   7202  1239288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_2
Path End       : \SPI_Master:BSPIM:state_2\/main_5
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1239414p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7076
-------------------------------------   ---- 
End-of-path arrival time (ps)           7076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1231419  RISE       1
\SPI_Master:BSPIM:state_2\/main_5      macrocell43   5136   7076  1239414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:ld_ident\/q
Path End       : \SPI_Master:BSPIM:state_2\/main_9
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1239486p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7004
-------------------------------------   ---- 
End-of-path arrival time (ps)           7004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:ld_ident\/q      macrocell48   1250   1250  1237630  RISE       1
\SPI_Master:BSPIM:state_2\/main_9  macrocell43   5754   7004  1239486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : Net_1116/main_2
Capture Clock  : Net_1116/clock_0
Path slack     : 1239519p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6971
-------------------------------------   ---- 
End-of-path arrival time (ps)           6971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q  macrocell45   1250   1250  1233637  RISE       1
Net_1116/main_2               macrocell46   5721   6971  1239519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1116/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_3
Path End       : Net_1005/main_6
Capture Clock  : Net_1005/clock_0
Path slack     : 1239533p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6957
-------------------------------------   ---- 
End-of-path arrival time (ps)           6957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1232361  RISE       1
Net_1005/main_6                        macrocell42   5017   6957  1239533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:cnt_enable\/q
Path End       : \SPI_Master:BSPIM:BitCounter\/enable
Capture Clock  : \SPI_Master:BSPIM:BitCounter\/clock
Path slack     : 1239807p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -4060
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1245940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:cnt_enable\/q       macrocell49   1250   1250  1239807  RISE       1
\SPI_Master:BSPIM:BitCounter\/enable  count7cell    4883   6133  1239807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : \SPI_Master:BSPIM:state_2\/main_3
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1239856p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6634
-------------------------------------   ---- 
End-of-path arrival time (ps)           6634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1231448  RISE       1
\SPI_Master:BSPIM:state_2\/main_3      macrocell43   4694   6634  1239856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:BitCounter\/count_4
Path End       : \SPI_Master:BSPIM:ld_ident\/main_3
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1239868p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6622
-------------------------------------   ---- 
End-of-path arrival time (ps)           6622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1231448  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_3     macrocell48   4682   6622  1239868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:ld_ident\/q
Path End       : \SPI_Master:BSPIM:ld_ident\/main_8
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1240938p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5552
-------------------------------------   ---- 
End-of-path arrival time (ps)           5552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:ld_ident\/q       macrocell48   1250   1250  1237630  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_8  macrocell48   4302   5552  1240938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:cnt_enable\/q
Path End       : \SPI_Master:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI_Master:BSPIM:cnt_enable\/clock_0
Path slack     : 1241030p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:cnt_enable\/q       macrocell49   1250   1250  1239807  RISE       1
\SPI_Master:BSPIM:cnt_enable\/main_3  macrocell49   4210   5460  1241030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:cnt_enable\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:state_0\/main_1
Capture Clock  : \SPI_Master:BSPIM:state_0\/clock_0
Path slack     : 1242419p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q       macrocell44   1250   1250  1231683  RISE       1
\SPI_Master:BSPIM:state_0\/main_1  macrocell45   2821   4071  1242419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:state_1\/main_1
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1242421p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q       macrocell44   1250   1250  1231683  RISE       1
\SPI_Master:BSPIM:state_1\/main_1  macrocell44   2819   4069  1242421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_1\/q
Path End       : \SPI_Master:BSPIM:load_cond\/main_1
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1242421p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_1\/q         macrocell44   1250   1250  1231683  RISE       1
\SPI_Master:BSPIM:load_cond\/main_1  macrocell47   2819   4069  1242421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:ld_ident\/main_0
Capture Clock  : \SPI_Master:BSPIM:ld_ident\/clock_0
Path slack     : 1242553p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q        macrocell43   1250   1250  1232679  RISE       1
\SPI_Master:BSPIM:ld_ident\/main_0  macrocell48   2687   3937  1242553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:ld_ident\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_2\/q
Path End       : \SPI_Master:BSPIM:state_2\/main_0
Capture Clock  : \SPI_Master:BSPIM:state_2\/clock_0
Path slack     : 1242562p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_2\/q       macrocell43   1250   1250  1232679  RISE       1
\SPI_Master:BSPIM:state_2\/main_0  macrocell43   2678   3928  1242562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_2\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:state_0\/main_2
Capture Clock  : \SPI_Master:BSPIM:state_0\/clock_0
Path slack     : 1242696p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q       macrocell45   1250   1250  1233637  RISE       1
\SPI_Master:BSPIM:state_0\/main_2  macrocell45   2544   3794  1242696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:state_1\/main_2
Capture Clock  : \SPI_Master:BSPIM:state_1\/clock_0
Path slack     : 1242696p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q       macrocell45   1250   1250  1233637  RISE       1
\SPI_Master:BSPIM:state_1\/main_2  macrocell44   2544   3794  1242696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:state_0\/q
Path End       : \SPI_Master:BSPIM:load_cond\/main_2
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1242696p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:state_0\/q         macrocell45   1250   1250  1233637  RISE       1
\SPI_Master:BSPIM:load_cond\/main_2  macrocell47   2544   3794  1242696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1005/q
Path End       : Net_1005/main_0
Capture Clock  : Net_1005/clock_0
Path slack     : 1242936p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_1005/q       macrocell42   1250   1250  1242936  RISE       1
Net_1005/main_0  macrocell42   2304   3554  1242936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_995/q
Path End       : Net_995/main_0
Capture Clock  : Net_995/clock_0
Path slack     : 1242941p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell41         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_995/q       macrocell41   1250   1250  1242941  RISE       1
Net_995/main_0  macrocell41   2299   3549  1242941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_995/clock_0                                            macrocell41         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1116/q
Path End       : Net_1116/main_3
Capture Clock  : Net_1116/clock_0
Path slack     : 1242952p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1116/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_1116/q       macrocell46   1250   1250  1242952  RISE       1
Net_1116/main_3  macrocell46   2288   3538  1242952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1116/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Master:BSPIM:load_cond\/q
Path End       : \SPI_Master:BSPIM:load_cond\/main_8
Capture Clock  : \SPI_Master:BSPIM:load_cond\/clock_0
Path slack     : 1243005p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (SPI_Master_IntClock:R#1 vs. SPI_Master_IntClock:R#2)   1250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Master:BSPIM:load_cond\/q       macrocell47   1250   1250  1243005  RISE       1
\SPI_Master:BSPIM:load_cond\/main_8  macrocell47   2235   3485  1243005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_Master:BSPIM:load_cond\/clock_0                       macrocell47         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

