{
  "channel": {
    "id": "AlteraFPGA_",
    "name": "Altera",
    "profile": "https://yt3.googleusercontent.com/e4PXf_qeRoUrLlVsZJ5669tgS-rbtvIpIrAPc1-VPZ_qczZJnee_8Uiu-w9Y1sJGCbGv3QFrXw=s176-c-k-c0x00ffffff-no-rj",
    "banner": "https://yt3.googleusercontent.com/X3JcX10a_Mv7Rb6FYr9K9qQV1YGrgMY_cdVdiPbJ0qp-LTTgLodMWCy3UrYUDJ-IHik9Rr7h=w1060-fcrop64=1,00005a57ffffa5a8-k-c0xffffffff-no-nd-rj"
  },
  "videos": [
    { "id": "VnG1af0z64I", "title": "Altera® Agilex™ FPGA片上网络(NoC)简介" },
    { "id": "h4thEbfqVeM", "title": "BMI Accelerates Innovation w/ Altera’s 5G Open RAN Radio Enablement Package" },
    { "id": "BNGiiiYTamc", "title": "Session: FPGA AI Suite in Action" },
    { "id": "FcIp7zOrA70", "title": "Demo: Agilex 7 and Agilex 5 High-speed Interoperability over JESD204C" },
    { "id": "H82nmVteDug", "title": "Demo: Improved Database Performance with IPU" },
    { "id": "JwdLJP_yisQ", "title": "Session: Unlocking Agilex FPGA Memory Potential" },
    { "id": "Nlwl8IK4nsg", "title": "Session: Debug Heterogeneous Multi-Processors Efficiently" },
    { "id": "NtYnqwf-wxQ", "title": "Session: Enabling Processor Systems for Performance and Efficiency" },
    { "id": "QA8OXsZ1ioQ", "title": "Demo: Real Time Detection of SYN-Flood attacks using Machine Learning and P4" },
    { "id": "SsdCTI0gkPw", "title": "Session: Scaling AI on SoC FPGAs" },
    { "id": "U7oeX6XGd40", "title": "Demo: 3rd Party Board and SOM Solutions Powered by Altera FPGA" },
    { "id": "UoAe5OPwGGc", "title": "Session: Accelerating Design Closure with Hardware & Software Innovations" },
    { "id": "lLjnDXYsBUM", "title": "Session: Integrate AI Into Your FPGA Design Quickly" },
    { "id": "usHWY14pdK0", "title": "Session: FPGAi: Add AI with Hardware and Software Flexibility" },
    { "id": "zObBdlgUMDg", "title": "Session: Connect Applications at 116 Gbps Today, and 224 Gbps in the Near Future" },
    { "id": "zgkrRVrHezk", "title": "Session: Secure Every FPGA for the Intelligent and Quantum Future" },
    { "id": "5pFc1BoDD9w", "title": "Unboxing the Agilex™ 5 FPGA E-Series 065B Premium Development Kit" },
    { "id": "O9-wagB1MUI", "title": "Unboxing the Agilex™ 5 FPGA E-Series 065B Modular Development Kit" },
    { "id": "a3R7L643Xa4", "title": "Pre-Compiled Components (PCC) Update" },
    { "id": "Fiab-1_HE8g", "title": "Introduction to FPGA AI Suite" },
    { "id": "4zBH3hk0PBw", "title": "Introduction to Agilex 5 DSP with AI Tensor Block" },
    { "id": "OLZidI5FXPg", "title": "High Bandwidth Memory in Altera FPGAs (Part 1): Introduction" },
    { "id": "FKcn9cc2ppo", "title": "High Bandwidth Memory in Altera FPGAs (Part 2): HBM Controller Features" },
    { "id": "HUkQK08saLQ", "title": "High Bandwidth Memory in Altera FPGAs (Part 3): Implementation" },
    { "id": "aido2P7Edc4", "title": "Verilog HDL Basics" },
    { "id": "HMRUHeYJaNg", "title": "Using custom models with FPGA AI Suite" },
    { "id": "VLXL9xHg9rM", "title": "Using Open FPGA Stack Settings (OFSS) to Modify OFS Designs" },
    { "id": "unWkYnux-pI", "title": "Nios® V プロセッサーの概要" },
    { "id": "yvEfmyIN_io", "title": "Unleashing Limitless AI Possibilities with FPGAs" },
    { "id": "ryu3LO8n9-Q", "title": "Getting Started with Linux*OS for Altera® SoC FPGAs" },
    { "id": "nvBxNhnBNok", "title": "Implementing MIPI Solutions in Altera® FPGAs" },
    { "id": "U5rBYSNAcvg", "title": "Altera® Agilex™ FPGAs Network-on-Chip (NoC) Implementation & Optimization" },
    { "id": "46yJ27zFvNY", "title": "Altera® Agilex™ FPGAs Network-on-Chip (NoC) Introduction" },
    { "id": "0DYfrtLFs78", "title": "eCPRI Intel® FPGA IP: Getting Started" },
    { "id": "tsWzjnCM6lk", "title": "Agilex™ 5 FPGAs In-Action Hard Processor System Demo Video" },
    { "id": "LDACo2Jdlxo", "title": "Building Bootloader for Altera® SoC FPGAs" },
    { "id": "yMV7QriE05k", "title": "Nios® II から Nios® V プロセッサーへの移行" },
    { "id": "ek4gG9f3kd4", "title": "Intel Agilex® 5 FPGA GTS トランシーバーの基本" },
    { "id": "2jSDd9Ezh8E", "title": "Software Flow for Intel Agilex® 5 SoC FPGA" },
    { "id": "BrfwvLqxpPk", "title": "Introduction to Intel Agilex® 5 FPGA DSP with AI Tensor Block" },
    { "id": "irknxT0eFQQ", "title": "Intel Agilex® 5 FPGA GTS Transceiver Basics​" },
    { "id": "o45wZZJeNrM", "title": "Cyclone® V to Intel Agilex® 5 FPGA Migration" },
    { "id": "TmyqIS1koYk", "title": "Zynq UltraScale+* AMD* FPGA to Agilex™ 5 Conversion Guide" },
    { "id": "M586HdaIkDg", "title": "Pre-Compiled Components (PCC) Flow" },
    { "id": "Q82tKgOu0AU", "title": "Signal Tap: Simulation Aware Debugging" },
    { "id": "LScCDpKavyw", "title": "AI Tensor ブロックを使用する Intel Agilex 5 FPGA DSPの概要" },
    { "id": "kceY84fx0N0", "title": "Nios® V Soft Processors for Altera® FPGAs \"Ask an Expert\" April 30, 2024" },
    { "id": "AbF5B0QujxA", "title": "Altera FPGA with USB 3.2 for High-Speed Data Ingest from 4K Camera" },
    { "id": "vGxdyk_yHiM", "title": "Intel® Simics® Simulator for Intel® FPGAs Hardware Inspection" },
    { "id": "Mb34D4f5tc8", "title": "We are Altera. We are for the innovators." },
    { "id": "Z95genQbfXs", "title": "Using oneAPI with FPGAs" }
  ]
}