{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526450612510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526450612520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 01:03:32 2018 " "Processing started: Wed May 16 01:03:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526450612520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526450612520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off n-byte_uart -c n-byte_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off n-byte_uart -c n-byte_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526450612521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526450613646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526450613647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "leddcd.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526450627977 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "leddcd.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526450627977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526450627977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_byte_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_byte_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_byte_uart-arch " "Found design unit 1: n_byte_uart-arch" {  } { { "n_byte_uart.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526450627981 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_byte_uart " "Found entity 1: n_byte_uart" {  } { { "n_byte_uart.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526450627981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526450627981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/drew/northwestern/eecs392/project/eecs-392-ik/vhdl/serial/uart_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /drew/northwestern/eecs392/project/eecs-392-ik/vhdl/serial/uart_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_R-behavioral " "Found design unit 1: UART_R-behavioral" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526450627984 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_R " "Found entity 1: UART_R" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526450627984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526450627984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/drew/northwestern/eecs392/project/eecs-392-ik/vhdl/serial/uart_nbyte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /drew/northwestern/eecs392/project/eecs-392-ik/vhdl/serial/uart_nbyte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_nByte-arch " "Found design unit 1: UART_nByte-arch" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526450627987 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_nByte " "Found entity 1: UART_nByte" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526450627987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526450627987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "n_byte_uart " "Elaborating entity \"n_byte_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526450628050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_nByte UART_nByte:UART_nByte_i " "Elaborating entity \"UART_nByte\" for hierarchy \"UART_nByte:UART_nByte_i\"" {  } { { "n_byte_uart.vhd" "UART_nByte_i" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526450628054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_R UART_nByte:UART_nByte_i\|UART_R:UART_R_i " "Elaborating entity \"UART_R\" for hierarchy \"UART_nByte:UART_nByte_i\|UART_R:UART_R_i\"" {  } { { "../../UART_nByte.vhd" "UART_R_i" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526450628096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd leddcd:\\LED_gen:0:leddcd_i " "Elaborating entity \"leddcd\" for hierarchy \"leddcd:\\LED_gen:0:leddcd_i\"" {  } { { "n_byte_uart.vhd" "\\LED_gen:0:leddcd_i" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526450628101 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 VCC " "Pin \"LED2\" is stuck at VCC" {  } { { "n_byte_uart.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526450629297 "|n_byte_uart|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[4\] GND " "Pin \"dout\[4\]\" is stuck at GND" {  } { { "n_byte_uart.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526450629297 "|n_byte_uart|dout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[11\] GND " "Pin \"dout\[11\]\" is stuck at GND" {  } { { "n_byte_uart.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526450629297 "|n_byte_uart|dout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[18\] GND " "Pin \"dout\[18\]\" is stuck at GND" {  } { { "n_byte_uart.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526450629297 "|n_byte_uart|dout[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[25\] GND " "Pin \"dout\[25\]\" is stuck at GND" {  } { { "n_byte_uart.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526450629297 "|n_byte_uart|dout[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[32\] GND " "Pin \"dout\[32\]\" is stuck at GND" {  } { { "n_byte_uart.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526450629297 "|n_byte_uart|dout[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[39\] GND " "Pin \"dout\[39\]\" is stuck at GND" {  } { { "n_byte_uart.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526450629297 "|n_byte_uart|dout[39]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1526450629297 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1526450629450 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index\[2\] Low " "Register UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index\[2\] will power up to Low" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 38 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1526450629633 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index\[1\] Low " "Register UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index\[1\] will power up to Low" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 38 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1526450629633 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index\[0\] Low " "Register UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index\[0\] will power up to Low" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 38 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1526450629633 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1526450629633 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526450630333 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526450630333 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "402 " "Implemented 402 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526450630489 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526450630489 ""} { "Info" "ICUT_CUT_TM_LCELLS" "354 " "Implemented 354 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526450630489 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526450630489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "701 " "Peak virtual memory: 701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526450630525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 01:03:50 2018 " "Processing ended: Wed May 16 01:03:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526450630525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526450630525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526450630525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526450630525 ""}
