{
  "module_name": "reg_helper.h",
  "hash_id": "e2f265749d77bed74a72795bca534e108ffa189253e51cdd4e295d438896bbed",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/inc/reg_helper.h",
  "human_readable_source": " \n\n#ifndef DRIVERS_GPU_DRM_AMD_DC_DEV_DC_INC_REG_HELPER_H_\n#define DRIVERS_GPU_DRM_AMD_DC_DEV_DC_INC_REG_HELPER_H_\n\n#include \"dm_services.h\"\n\n \n#define REG_READ(reg_name) \\\n\t\tdm_read_reg(CTX, REG(reg_name))\n\n#define REG_WRITE(reg_name, value) \\\n\t\tdm_write_reg(CTX, REG(reg_name), value)\n\n#ifdef REG_SET\n#undef REG_SET\n#endif\n\n#ifdef REG_GET\n#undef REG_GET\n#endif\n\n \n#define REG_SET_N(reg_name, n, initial_val, ...)\t\\\n\t\tgeneric_reg_set_ex(CTX, \\\n\t\t\t\tREG(reg_name), \\\n\t\t\t\tinitial_val, \\\n\t\t\t\tn, __VA_ARGS__)\n\n#define FN(reg_name, field) \\\n\tFD(reg_name##__##field)\n\n#define REG_SET(reg_name, initial_val, field, val)\t\\\n\t\tREG_SET_N(reg_name, 1, initial_val, \\\n\t\t\t\tFN(reg_name, field), val)\n\n#define REG_SET_2(reg, init_value, f1, v1, f2, v2)\t\\\n\t\tREG_SET_N(reg, 2, init_value, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2)\n\n#define REG_SET_3(reg, init_value, f1, v1, f2, v2, f3, v3)\t\\\n\t\tREG_SET_N(reg, 3, init_value, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2,\\\n\t\t\t\tFN(reg, f3), v3)\n\n#define REG_SET_4(reg, init_value, f1, v1, f2, v2, f3, v3, f4, v4)\t\\\n\t\tREG_SET_N(reg, 4, init_value, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2,\\\n\t\t\t\tFN(reg, f3), v3,\\\n\t\t\t\tFN(reg, f4), v4)\n\n#define REG_SET_5(reg, init_value, f1, v1, f2, v2, f3, v3, f4, v4,\t\\\n\t\tf5, v5)\t\\\n\t\tREG_SET_N(reg, 5, init_value, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2,\\\n\t\t\t\tFN(reg, f3), v3,\\\n\t\t\t\tFN(reg, f4), v4,\\\n\t\t\t\tFN(reg, f5), v5)\n\n#define REG_SET_6(reg, init_value, f1, v1, f2, v2, f3, v3, f4, v4,\t\\\n\t\tf5, v5, f6, v6)\t\\\n\t\tREG_SET_N(reg, 6, init_value, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2,\\\n\t\t\t\tFN(reg, f3), v3,\\\n\t\t\t\tFN(reg, f4), v4,\\\n\t\t\t\tFN(reg, f5), v5,\\\n\t\t\t\tFN(reg, f6), v6)\n\n#define REG_SET_7(reg, init_value, f1, v1, f2, v2, f3, v3, f4, v4,\t\\\n\t\tf5, v5, f6, v6, f7, v7)\t\\\n\t\tREG_SET_N(reg, 7, init_value, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2,\\\n\t\t\t\tFN(reg, f3), v3,\\\n\t\t\t\tFN(reg, f4), v4,\\\n\t\t\t\tFN(reg, f5), v5,\\\n\t\t\t\tFN(reg, f6), v6,\\\n\t\t\t\tFN(reg, f7), v7)\n\n#define REG_SET_8(reg, init_value, f1, v1, f2, v2, f3, v3, f4, v4,\t\\\n\t\tf5, v5, f6, v6, f7, v7, f8, v8)\t\\\n\t\tREG_SET_N(reg, 8, init_value, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2,\\\n\t\t\t\tFN(reg, f3), v3,\\\n\t\t\t\tFN(reg, f4), v4,\\\n\t\t\t\tFN(reg, f5), v5,\\\n\t\t\t\tFN(reg, f6), v6,\\\n\t\t\t\tFN(reg, f7), v7,\\\n\t\t\t\tFN(reg, f8), v8)\n\n#define REG_SET_9(reg, init_value, f1, v1, f2, v2, f3, v3, f4, v4, f5, \\\n\t\tv5, f6, v6, f7, v7, f8, v8, f9, v9)\t\\\n\t\tREG_SET_N(reg, 9, init_value, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2, \\\n\t\t\t\tFN(reg, f3), v3, \\\n\t\t\t\tFN(reg, f4), v4, \\\n\t\t\t\tFN(reg, f5), v5, \\\n\t\t\t\tFN(reg, f6), v6, \\\n\t\t\t\tFN(reg, f7), v7, \\\n\t\t\t\tFN(reg, f8), v8, \\\n\t\t\t\tFN(reg, f9), v9)\n\n#define REG_SET_10(reg, init_value, f1, v1, f2, v2, f3, v3, f4, v4, f5, \\\n\t\tv5, f6, v6, f7, v7, f8, v8, f9, v9, f10, v10)\t\\\n\t\tREG_SET_N(reg, 10, init_value, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2, \\\n\t\t\t\tFN(reg, f3), v3, \\\n\t\t\t\tFN(reg, f4), v4, \\\n\t\t\t\tFN(reg, f5), v5, \\\n\t\t\t\tFN(reg, f6), v6, \\\n\t\t\t\tFN(reg, f7), v7, \\\n\t\t\t\tFN(reg, f8), v8, \\\n\t\t\t\tFN(reg, f9), v9, \\\n\t\t\t\tFN(reg, f10), v10)\n\n \n#define REG_GET(reg_name, field, val)\t\\\n\t\tgeneric_reg_get(CTX, REG(reg_name), \\\n\t\t\t\tFN(reg_name, field), val)\n\n#define REG_GET_2(reg_name, f1, v1, f2, v2)\t\\\n\t\tgeneric_reg_get2(CTX, REG(reg_name), \\\n\t\t\t\tFN(reg_name, f1), v1, \\\n\t\t\t\tFN(reg_name, f2), v2)\n\n#define REG_GET_3(reg_name, f1, v1, f2, v2, f3, v3)\t\\\n\t\tgeneric_reg_get3(CTX, REG(reg_name), \\\n\t\t\t\tFN(reg_name, f1), v1, \\\n\t\t\t\tFN(reg_name, f2), v2, \\\n\t\t\t\tFN(reg_name, f3), v3)\n\n#define REG_GET_4(reg_name, f1, v1, f2, v2, f3, v3, f4, v4)\t\\\n\t\tgeneric_reg_get4(CTX, REG(reg_name), \\\n\t\t\t\tFN(reg_name, f1), v1, \\\n\t\t\t\tFN(reg_name, f2), v2, \\\n\t\t\t\tFN(reg_name, f3), v3, \\\n\t\t\t\tFN(reg_name, f4), v4)\n\n#define REG_GET_5(reg_name, f1, v1, f2, v2, f3, v3, f4, v4, f5, v5)\t\\\n\t\tgeneric_reg_get5(CTX, REG(reg_name), \\\n\t\t\t\tFN(reg_name, f1), v1, \\\n\t\t\t\tFN(reg_name, f2), v2, \\\n\t\t\t\tFN(reg_name, f3), v3, \\\n\t\t\t\tFN(reg_name, f4), v4, \\\n\t\t\t\tFN(reg_name, f5), v5)\n\n#define REG_GET_6(reg_name, f1, v1, f2, v2, f3, v3, f4, v4, f5, v5, f6, v6)\t\\\n\t\tgeneric_reg_get6(CTX, REG(reg_name), \\\n\t\t\t\tFN(reg_name, f1), v1, \\\n\t\t\t\tFN(reg_name, f2), v2, \\\n\t\t\t\tFN(reg_name, f3), v3, \\\n\t\t\t\tFN(reg_name, f4), v4, \\\n\t\t\t\tFN(reg_name, f5), v5, \\\n\t\t\t\tFN(reg_name, f6), v6)\n\n#define REG_GET_7(reg_name, f1, v1, f2, v2, f3, v3, f4, v4, f5, v5, f6, v6, f7, v7)\t\\\n\t\tgeneric_reg_get7(CTX, REG(reg_name), \\\n\t\t\t\tFN(reg_name, f1), v1, \\\n\t\t\t\tFN(reg_name, f2), v2, \\\n\t\t\t\tFN(reg_name, f3), v3, \\\n\t\t\t\tFN(reg_name, f4), v4, \\\n\t\t\t\tFN(reg_name, f5), v5, \\\n\t\t\t\tFN(reg_name, f6), v6, \\\n\t\t\t\tFN(reg_name, f7), v7)\n\n#define REG_GET_8(reg_name, f1, v1, f2, v2, f3, v3, f4, v4, f5, v5, f6, v6, f7, v7, f8, v8)\t\\\n\t\tgeneric_reg_get8(CTX, REG(reg_name), \\\n\t\t\t\tFN(reg_name, f1), v1, \\\n\t\t\t\tFN(reg_name, f2), v2, \\\n\t\t\t\tFN(reg_name, f3), v3, \\\n\t\t\t\tFN(reg_name, f4), v4, \\\n\t\t\t\tFN(reg_name, f5), v5, \\\n\t\t\t\tFN(reg_name, f6), v6, \\\n\t\t\t\tFN(reg_name, f7), v7, \\\n\t\t\t\tFN(reg_name, f8), v8)\n\n \n\n#define REG_WAIT(reg_name, field, val, delay_between_poll_us, max_try)\t\\\n\t\tgeneric_reg_wait(CTX, \\\n\t\t\t\tREG(reg_name), FN(reg_name, field), val,\\\n\t\t\t\tdelay_between_poll_us, max_try, __func__, __LINE__)\n\n \n#define REG_UPDATE_N(reg_name, n, ...)\t\\\n\t\tgeneric_reg_update_ex(CTX, \\\n\t\t\t\tREG(reg_name), \\\n\t\t\t\tn, __VA_ARGS__)\n\n#define REG_UPDATE(reg_name, field, val)\t\\\n\t\tREG_UPDATE_N(reg_name, 1, \\\n\t\t\t\tFN(reg_name, field), val)\n\n#define REG_UPDATE_2(reg, f1, v1, f2, v2)\t\\\n\t\tREG_UPDATE_N(reg, 2,\\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2)\n\n#define REG_UPDATE_3(reg, f1, v1, f2, v2, f3, v3)\t\\\n\t\tREG_UPDATE_N(reg, 3, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2, \\\n\t\t\t\tFN(reg, f3), v3)\n\n#define REG_UPDATE_4(reg, f1, v1, f2, v2, f3, v3, f4, v4)\t\\\n\t\tREG_UPDATE_N(reg, 4, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2, \\\n\t\t\t\tFN(reg, f3), v3, \\\n\t\t\t\tFN(reg, f4), v4)\n\n#define REG_UPDATE_5(reg, f1, v1, f2, v2, f3, v3, f4, v4, f5, v5)\t\\\n\t\tREG_UPDATE_N(reg, 5, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2, \\\n\t\t\t\tFN(reg, f3), v3, \\\n\t\t\t\tFN(reg, f4), v4, \\\n\t\t\t\tFN(reg, f5), v5)\n\n#define REG_UPDATE_6(reg, f1, v1, f2, v2, f3, v3, f4, v4, f5, v5, f6, v6)\t\\\n\t\tREG_UPDATE_N(reg, 6, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2, \\\n\t\t\t\tFN(reg, f3), v3, \\\n\t\t\t\tFN(reg, f4), v4, \\\n\t\t\t\tFN(reg, f5), v5, \\\n\t\t\t\tFN(reg, f6), v6)\n\n#define REG_UPDATE_7(reg, f1, v1, f2, v2, f3, v3, f4, v4, f5, v5, f6, v6, f7, v7)\t\\\n\t\tREG_UPDATE_N(reg, 7, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2, \\\n\t\t\t\tFN(reg, f3), v3, \\\n\t\t\t\tFN(reg, f4), v4, \\\n\t\t\t\tFN(reg, f5), v5, \\\n\t\t\t\tFN(reg, f6), v6, \\\n\t\t\t\tFN(reg, f7), v7)\n\n#define REG_UPDATE_8(reg, f1, v1, f2, v2, f3, v3, f4, v4, f5, v5, f6, v6, f7, v7, f8, v8)\t\\\n\t\tREG_UPDATE_N(reg, 8, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2, \\\n\t\t\t\tFN(reg, f3), v3, \\\n\t\t\t\tFN(reg, f4), v4, \\\n\t\t\t\tFN(reg, f5), v5, \\\n\t\t\t\tFN(reg, f6), v6, \\\n\t\t\t\tFN(reg, f7), v7, \\\n\t\t\t\tFN(reg, f8), v8)\n\n#define REG_UPDATE_9(reg, f1, v1, f2, v2, f3, v3, f4, v4, f5, v5, f6, v6, f7, v7, f8, v8, f9, v9)\t\\\n\t\tREG_UPDATE_N(reg, 9, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2, \\\n\t\t\t\tFN(reg, f3), v3, \\\n\t\t\t\tFN(reg, f4), v4, \\\n\t\t\t\tFN(reg, f5), v5, \\\n\t\t\t\tFN(reg, f6), v6, \\\n\t\t\t\tFN(reg, f7), v7, \\\n\t\t\t\tFN(reg, f8), v8, \\\n\t\t\t\tFN(reg, f9), v9)\n\n#define REG_UPDATE_10(reg, f1, v1, f2, v2, f3, v3, f4, v4, f5, v5, f6, v6, f7, v7, f8, v8, f9, v9, f10, v10)\\\n\t\tREG_UPDATE_N(reg, 10, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2, \\\n\t\t\t\tFN(reg, f3), v3, \\\n\t\t\t\tFN(reg, f4), v4, \\\n\t\t\t\tFN(reg, f5), v5, \\\n\t\t\t\tFN(reg, f6), v6, \\\n\t\t\t\tFN(reg, f7), v7, \\\n\t\t\t\tFN(reg, f8), v8, \\\n\t\t\t\tFN(reg, f9), v9, \\\n\t\t\t\tFN(reg, f10), v10)\n\n#define REG_UPDATE_14(reg, f1, v1, f2, v2, f3, v3, f4, v4, f5, v5, f6, v6, f7, v7, f8, v8, f9, v9, f10,\\\n\t\tv10, f11, v11, f12, v12, f13, v13, f14, v14)\\\n\t\tREG_UPDATE_N(reg, 14, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2, \\\n\t\t\t\tFN(reg, f3), v3, \\\n\t\t\t\tFN(reg, f4), v4, \\\n\t\t\t\tFN(reg, f5), v5, \\\n\t\t\t\tFN(reg, f6), v6, \\\n\t\t\t\tFN(reg, f7), v7, \\\n\t\t\t\tFN(reg, f8), v8, \\\n\t\t\t\tFN(reg, f9), v9, \\\n\t\t\t\tFN(reg, f10), v10, \\\n\t\t\t\tFN(reg, f11), v11, \\\n\t\t\t\tFN(reg, f12), v12, \\\n\t\t\t\tFN(reg, f13), v13, \\\n\t\t\t\tFN(reg, f14), v14)\n\n#define REG_UPDATE_19(reg, f1, v1, f2, v2, f3, v3, f4, v4, f5, v5, f6, v6, f7, v7, f8, v8, f9, v9, f10,\\\n\t\tv10, f11, v11, f12, v12, f13, v13, f14, v14, f15, v15, f16, v16, f17, v17, f18, v18, f19, v19)\\\n\t\tREG_UPDATE_N(reg, 19, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2, \\\n\t\t\t\tFN(reg, f3), v3, \\\n\t\t\t\tFN(reg, f4), v4, \\\n\t\t\t\tFN(reg, f5), v5, \\\n\t\t\t\tFN(reg, f6), v6, \\\n\t\t\t\tFN(reg, f7), v7, \\\n\t\t\t\tFN(reg, f8), v8, \\\n\t\t\t\tFN(reg, f9), v9, \\\n\t\t\t\tFN(reg, f10), v10, \\\n\t\t\t\tFN(reg, f11), v11, \\\n\t\t\t\tFN(reg, f12), v12, \\\n\t\t\t\tFN(reg, f13), v13, \\\n\t\t\t\tFN(reg, f14), v14, \\\n\t\t\t\tFN(reg, f15), v15, \\\n\t\t\t\tFN(reg, f16), v16, \\\n\t\t\t\tFN(reg, f17), v17, \\\n\t\t\t\tFN(reg, f18), v18, \\\n\t\t\t\tFN(reg, f19), v19)\n\n#define REG_UPDATE_20(reg, f1, v1, f2, v2, f3, v3, f4, v4, f5, v5, f6, v6, f7, v7, f8, v8, f9, v9, f10,\\\n\t\tv10, f11, v11, f12, v12, f13, v13, f14, v14, f15, v15, f16, v16, f17, v17, f18, v18, f19, v19, f20, v20)\\\n\t\tREG_UPDATE_N(reg, 20, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2, \\\n\t\t\t\tFN(reg, f3), v3, \\\n\t\t\t\tFN(reg, f4), v4, \\\n\t\t\t\tFN(reg, f5), v5, \\\n\t\t\t\tFN(reg, f6), v6, \\\n\t\t\t\tFN(reg, f7), v7, \\\n\t\t\t\tFN(reg, f8), v8, \\\n\t\t\t\tFN(reg, f9), v9, \\\n\t\t\t\tFN(reg, f10), v10, \\\n\t\t\t\tFN(reg, f11), v11, \\\n\t\t\t\tFN(reg, f12), v12, \\\n\t\t\t\tFN(reg, f13), v13, \\\n\t\t\t\tFN(reg, f14), v14, \\\n\t\t\t\tFN(reg, f15), v15, \\\n\t\t\t\tFN(reg, f16), v16, \\\n\t\t\t\tFN(reg, f17), v17, \\\n\t\t\t\tFN(reg, f18), v18, \\\n\t\t\t\tFN(reg, f19), v19, \\\n\t\t\t\tFN(reg, f20), v20)\n \n#define REG_UPDATE_SEQ_2(reg, f1, v1, f2, v2) \\\n{\tuint32_t val = REG_UPDATE(reg, f1, v1); \\\n\tREG_SET(reg, val, f2, v2); }\n\n#define REG_UPDATE_SEQ_3(reg, f1, v1, f2, v2, f3, v3) \\\n{\tuint32_t val = REG_UPDATE(reg, f1, v1); \\\n\tval = REG_SET(reg, val, f2, v2); \\\n\tREG_SET(reg, val, f3, v3); }\n\nuint32_t generic_reg_get(const struct dc_context *ctx, uint32_t addr,\n\t\tuint8_t shift, uint32_t mask, uint32_t *field_value);\n\nuint32_t generic_reg_get2(const struct dc_context *ctx, uint32_t addr,\n\t\tuint8_t shift1, uint32_t mask1, uint32_t *field_value1,\n\t\tuint8_t shift2, uint32_t mask2, uint32_t *field_value2);\n\nuint32_t generic_reg_get3(const struct dc_context *ctx, uint32_t addr,\n\t\tuint8_t shift1, uint32_t mask1, uint32_t *field_value1,\n\t\tuint8_t shift2, uint32_t mask2, uint32_t *field_value2,\n\t\tuint8_t shift3, uint32_t mask3, uint32_t *field_value3);\n\nuint32_t generic_reg_get4(const struct dc_context *ctx, uint32_t addr,\n\t\tuint8_t shift1, uint32_t mask1, uint32_t *field_value1,\n\t\tuint8_t shift2, uint32_t mask2, uint32_t *field_value2,\n\t\tuint8_t shift3, uint32_t mask3, uint32_t *field_value3,\n\t\tuint8_t shift4, uint32_t mask4, uint32_t *field_value4);\n\nuint32_t generic_reg_get5(const struct dc_context *ctx, uint32_t addr,\n\t\tuint8_t shift1, uint32_t mask1, uint32_t *field_value1,\n\t\tuint8_t shift2, uint32_t mask2, uint32_t *field_value2,\n\t\tuint8_t shift3, uint32_t mask3, uint32_t *field_value3,\n\t\tuint8_t shift4, uint32_t mask4, uint32_t *field_value4,\n\t\tuint8_t shift5, uint32_t mask5, uint32_t *field_value5);\n\nuint32_t generic_reg_get6(const struct dc_context *ctx, uint32_t addr,\n\t\tuint8_t shift1, uint32_t mask1, uint32_t *field_value1,\n\t\tuint8_t shift2, uint32_t mask2, uint32_t *field_value2,\n\t\tuint8_t shift3, uint32_t mask3, uint32_t *field_value3,\n\t\tuint8_t shift4, uint32_t mask4, uint32_t *field_value4,\n\t\tuint8_t shift5, uint32_t mask5, uint32_t *field_value5,\n\t\tuint8_t shift6, uint32_t mask6, uint32_t *field_value6);\n\nuint32_t generic_reg_get7(const struct dc_context *ctx, uint32_t addr,\n\t\tuint8_t shift1, uint32_t mask1, uint32_t *field_value1,\n\t\tuint8_t shift2, uint32_t mask2, uint32_t *field_value2,\n\t\tuint8_t shift3, uint32_t mask3, uint32_t *field_value3,\n\t\tuint8_t shift4, uint32_t mask4, uint32_t *field_value4,\n\t\tuint8_t shift5, uint32_t mask5, uint32_t *field_value5,\n\t\tuint8_t shift6, uint32_t mask6, uint32_t *field_value6,\n\t\tuint8_t shift7, uint32_t mask7, uint32_t *field_value7);\n\nuint32_t generic_reg_get8(const struct dc_context *ctx, uint32_t addr,\n\t\tuint8_t shift1, uint32_t mask1, uint32_t *field_value1,\n\t\tuint8_t shift2, uint32_t mask2, uint32_t *field_value2,\n\t\tuint8_t shift3, uint32_t mask3, uint32_t *field_value3,\n\t\tuint8_t shift4, uint32_t mask4, uint32_t *field_value4,\n\t\tuint8_t shift5, uint32_t mask5, uint32_t *field_value5,\n\t\tuint8_t shift6, uint32_t mask6, uint32_t *field_value6,\n\t\tuint8_t shift7, uint32_t mask7, uint32_t *field_value7,\n\t\tuint8_t shift8, uint32_t mask8, uint32_t *field_value8);\n\n\n \n\n#define IX_REG_SET_N(index_reg_name, data_reg_name, index, n, initial_val, ...)\t\\\n\t\tgeneric_indirect_reg_update_ex(CTX, \\\n\t\t\t\tREG(index_reg_name), REG(data_reg_name), IND_REG(index), \\\n\t\t\t\tinitial_val, \\\n\t\t\t\tn, __VA_ARGS__)\n\n#define IX_REG_SET_2(index_reg_name, data_reg_name, index, init_value, f1, v1, f2, v2)\t\\\n\t\tIX_REG_SET_N(index_reg_name, data_reg_name, index, 2, init_value, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2)\n\n\n#define IX_REG_READ(index_reg_name, data_reg_name, index) \\\n\t\tgeneric_read_indirect_reg(CTX, REG(index_reg_name), REG(data_reg_name), IND_REG(index))\n\n#define IX_REG_GET_N(index_reg_name, data_reg_name, index, n, ...) \\\n\t\tgeneric_indirect_reg_get(CTX, REG(index_reg_name), REG(data_reg_name), \\\n\t\t\t\tIND_REG(index), \\\n\t\t\t\tn, __VA_ARGS__)\n\n#define IX_REG_GET(index_reg_name, data_reg_name, index, field, val) \\\n\t\tIX_REG_GET_N(index_reg_name, data_reg_name, index, 1, \\\n\t\t\t\tFN(data_reg_name, field), val)\n\n#define IX_REG_UPDATE_N(index_reg_name, data_reg_name, index, n, ...)\t\\\n\t\tgeneric_indirect_reg_update_ex(CTX, \\\n\t\t\t\tREG(index_reg_name), REG(data_reg_name), IND_REG(index), \\\n\t\t\t\tIX_REG_READ(index_reg_name, data_reg_name, index), \\\n\t\t\t\tn, __VA_ARGS__)\n\n#define IX_REG_UPDATE_2(index_reg_name, data_reg_name, index, f1, v1, f2, v2)\t\\\n\t\tIX_REG_UPDATE_N(index_reg_name, data_reg_name, index, 2,\\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2)\n\nvoid generic_write_indirect_reg(const struct dc_context *ctx,\n\t\tuint32_t addr_index, uint32_t addr_data,\n\t\tuint32_t index, uint32_t data);\n\nuint32_t generic_read_indirect_reg(const struct dc_context *ctx,\n\t\tuint32_t addr_index, uint32_t addr_data,\n\t\tuint32_t index);\n\nuint32_t generic_indirect_reg_get(const struct dc_context *ctx,\n\t\tuint32_t addr_index, uint32_t addr_data,\n\t\tuint32_t index, int n,\n\t\tuint8_t shift1, uint32_t mask1, uint32_t *field_value1,\n\t\t...);\n\nuint32_t generic_indirect_reg_update_ex(const struct dc_context *ctx,\n\t\tuint32_t addr_index, uint32_t addr_data,\n\t\tuint32_t index, uint32_t reg_val, int n,\n\t\tuint8_t shift1, uint32_t mask1, uint32_t field_value1,\n\t\t...);\n\n \n#define IX_REG_SET_N_SYNC(index, n, initial_val, ...)\t\\\n\t\tgeneric_indirect_reg_update_ex_sync(CTX, \\\n\t\t\t\tIND_REG(index), \\\n\t\t\t\tinitial_val, \\\n\t\t\t\tn, __VA_ARGS__)\n\n#define IX_REG_SET_2_SYNC(index, init_value, f1, v1, f2, v2)\t\\\n\t\tIX_REG_SET_N_SYNC(index, 2, init_value, \\\n\t\t\t\tFN(reg, f1), v1,\\\n\t\t\t\tFN(reg, f2), v2)\n\n#define IX_REG_GET_N_SYNC(index, n, ...) \\\n\t\tgeneric_indirect_reg_get_sync(CTX, \\\n\t\t\t\tIND_REG(index), \\\n\t\t\t\tn, __VA_ARGS__)\n\n#define IX_REG_GET_SYNC(index, field, val) \\\n\t\tIX_REG_GET_N_SYNC(index, 1, \\\n\t\t\t\tFN(data_reg_name, field), val)\n\nuint32_t generic_indirect_reg_get_sync(const struct dc_context *ctx,\n\t\tuint32_t index, int n,\n\t\tuint8_t shift1, uint32_t mask1, uint32_t *field_value1,\n\t\t...);\n\nuint32_t generic_indirect_reg_update_ex_sync(const struct dc_context *ctx,\n\t\tuint32_t index, uint32_t reg_val, int n,\n\t\tuint8_t shift1, uint32_t mask1, uint32_t field_value1,\n\t\t...);\n\n \n\n \n#define REG_SEQ_START() \\\n\treg_sequence_start_gather(CTX)\n\n \n#define REG_SEQ_SUBMIT() \\\n\treg_sequence_start_execute(CTX)\n\n \n#define REG_SEQ_WAIT_DONE() \\\n\treg_sequence_wait_done(CTX)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}