{
  "name": "arch::read_tsc",
  "safe": true,
  "callees": {
    "core::arch::x86_64::_rdtsc": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Reads the current value of the processorâ€™s time-stamp counter.\n\n The processor monotonically increments the time-stamp counter MSR\n every clock cycle and resets it to 0 whenever the processor is\n reset.\n\n The RDTSC instruction is not a serializing instruction. It does\n not necessarily wait until all previous instructions have been\n executed before reading the counter. Similarly, subsequent\n instructions may begin execution before the read operation is\n performed.\n\n On processors that support the Intel 64 architecture, the\n high-order 32 bits of each of RAX and RDX are cleared.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_rdtsc)\n",
      "adt": {}
    }
  },
  "adts": {},
  "path": 1560,
  "span": "ostd/src/arch/x86/mod.rs:118:1: 123:2",
  "src": "pub fn read_tsc() -> u64 {\n    use core::arch::x86_64::_rdtsc;\n\n    // SAFETY: It is safe to read a time-related counter.\n    unsafe { _rdtsc() }\n}",
  "mir": "fn arch::read_tsc() -> u64 {\n    let mut _0: u64;\n    bb0: {\n        _0 = core::arch::x86_64::_rdtsc() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Reads the current value of the processor's time-stamp counter (TSC).\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}