#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Apr 17 11:15:21 2022
# Process ID: 12372
# Current directory: D:/intelight/intelight_backup2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14872 D:\intelight\intelight_backup2\intelight.xpr
# Log file: D:/intelight/intelight_backup2/vivado.log
# Journal file: D:/intelight/intelight_backup2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/intelight/intelight_backup2/intelight.xpr
update_compile_order -fileset sources_1
update_module_reference {system_SD_0_3 testbench_SD_0_0}
update_module_reference {system_PG_0_3 testbench_PG_0_0}
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -top
generate_target all [get_files  D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all system_rst_ps7_0_50M_1] }
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_PG_0_3] }
catch { config_ip_cache -export [get_ips -all system_SD_0_3] }
catch { config_ip_cache -export [get_ips -all system_axi_bram_ctrl_0_2] }
catch { config_ip_cache -export [get_ips -all system_axi_bram_ctrl_0_1] }
catch { config_ip_cache -export [get_ips -all system_axi_bram_ctrl_0_3] }
catch { config_ip_cache -export [get_ips -all system_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
launch_runs system_rst_ps7_0_50M_1_synth_1 system_xbar_0_synth_1 system_axi_bram_ctrl_0_2_synth_1 system_axi_bram_ctrl_0_1_synth_1 system_axi_bram_ctrl_0_3_synth_1 system_axi_bram_ctrl_0_0_synth_1 system_processing_system7_0_0_synth_1 system_PG_0_3_synth_1 system_SD_0_3_synth_1 system_auto_pc_2_synth_1 system_auto_pc_0_synth_1 system_auto_pc_1_synth_1 -jobs 8
wait_on_run system_rst_ps7_0_50M_1_synth_1
wait_on_run system_xbar_0_synth_1
wait_on_run system_axi_bram_ctrl_0_2_synth_1
wait_on_run system_axi_bram_ctrl_0_1_synth_1
wait_on_run system_axi_bram_ctrl_0_3_synth_1
wait_on_run system_axi_bram_ctrl_0_0_synth_1
wait_on_run system_processing_system7_0_0_synth_1
wait_on_run system_PG_0_3_synth_1
wait_on_run system_SD_0_3_synth_1
wait_on_run system_auto_pc_2_synth_1
wait_on_run system_auto_pc_0_synth_1
wait_on_run system_auto_pc_1_synth_1
export_simulation -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/intelight/intelight_backup2/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/intelight/intelight_backup2/intelight.ip_user_files -ipstatic_source_dir D:/intelight/intelight_backup2/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/modelsim} {questa=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/questa} {riviera=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/riviera} {activehdl=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
current_bd_design [get_bd_designs system]
startgroup
create_bd_port -dir O start
connect_bd_net [get_bd_pins /intelight_mem_0/start] [get_bd_ports start]
endgroup
make_wrapper -files [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -top
generate_target all [get_files  D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/intelight/intelight_backup2/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/intelight/intelight_backup2/intelight.ip_user_files -ipstatic_source_dir D:/intelight/intelight_backup2/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/modelsim} {questa=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/questa} {riviera=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/riviera} {activehdl=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_bd_design {D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
generate_target all [get_files  D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/intelight/intelight_backup2/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/intelight/intelight_backup2/intelight.ip_user_files -ipstatic_source_dir D:/intelight/intelight_backup2/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/modelsim} {questa=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/questa} {riviera=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/riviera} {activehdl=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/testbench/testbench.bd] -top
generate_target all [get_files  D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/testbench/testbench.bd]
catch { config_ip_cache -export [get_ips -all testbench_PG_0_0] }
catch { config_ip_cache -export [get_ips -all testbench_SD_0_0] }
export_ip_user_files -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/testbench/testbench.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/testbench/testbench.bd]
launch_runs testbench_PG_0_0_synth_1 testbench_SD_0_0_synth_1 -jobs 8
wait_on_run testbench_PG_0_0_synth_1
wait_on_run testbench_SD_0_0_synth_1
export_simulation -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/testbench/testbench.bd] -directory D:/intelight/intelight_backup2/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/intelight/intelight_backup2/intelight.ip_user_files -ipstatic_source_dir D:/intelight/intelight_backup2/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/modelsim} {questa=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/questa} {riviera=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/riviera} {activehdl=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_simulation -mode post-synthesis -type timing
open_wave_config D:/intelight/intelight_backup2/system_wrapper_tb_behav.wcfg
source testbench_wrapper_tb.tcl
run 10 s
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top system_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -top
generate_target all [get_files  D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/intelight/intelight_backup2/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/intelight/intelight_backup2/intelight.ip_user_files -ipstatic_source_dir D:/intelight/intelight_backup2/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/modelsim} {questa=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/questa} {riviera=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/riviera} {activehdl=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
generate_target all [get_files  D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/intelight/intelight_backup2/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/intelight/intelight_backup2/intelight.ip_user_files -ipstatic_source_dir D:/intelight/intelight_backup2/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/modelsim} {questa=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/questa} {riviera=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/riviera} {activehdl=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -top
generate_target all [get_files  D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/intelight/intelight_backup2/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/intelight/intelight_backup2/intelight.ip_user_files -ipstatic_source_dir D:/intelight/intelight_backup2/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/modelsim} {questa=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/questa} {riviera=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/riviera} {activehdl=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd}
update_module_reference {system_SD_0_3 testbench_SD_0_0}
update_module_reference {system_PG_0_3 testbench_PG_0_0}
current_bd_design [get_bd_designs system]
make_wrapper -files [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -top
generate_target all [get_files  D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_PG_0_3] }
catch { config_ip_cache -export [get_ips -all system_SD_0_3] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
launch_runs system_PG_0_3_synth_1 system_SD_0_3_synth_1 -jobs 8
wait_on_run system_PG_0_3_synth_1
wait_on_run system_SD_0_3_synth_1
export_simulation -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/intelight/intelight_backup2/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/intelight/intelight_backup2/intelight.ip_user_files -ipstatic_source_dir D:/intelight/intelight_backup2/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/modelsim} {questa=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/questa} {riviera=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/riviera} {activehdl=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run system_PG_0_3_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
save_wave_config {D:/intelight/intelight_backup2/system_wrapper_tb_behav.wcfg}
close_sim
