
---------- Begin Simulation Statistics ----------
final_tick                               106637883438001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                7836097                       # Simulator instruction rate (inst/s)
host_mem_usage                                1995280                       # Number of bytes of host memory used
host_op_rate                                  7967318                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   646.52                       # Real time elapsed on the host
host_tick_rate                             7852621653                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5066157202                       # Number of instructions simulated
sim_ops                                    5150995118                       # Number of ops (including micro ops) simulated
sim_seconds                                  5.076842                       # Number of seconds simulated
sim_ticks                                5076842318501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes       258048                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages           63                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs           63                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       110592                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           27                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           27                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |        4047    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total         4047                      
system.ruby.DMA_Controller.I.allocI_store |        1728    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         1728                      
system.ruby.DMA_Controller.I.deallocnet0from_in |        1371    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocnet0from_in::total         1371                      
system.ruby.DMA_Controller.I.deallocnet2from_in |        3380    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocnet2from_in::total         3380                      
system.ruby.DMA_Controller.M.allocTBE    |        1728    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         1728                      
system.ruby.DMA_Controller.M.externalstoreMnet1from_in |        1728    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMnet1from_in::total         1728                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       19953    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        19953                      
system.ruby.DMA_Controller.S.SloadSEvent |          63    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           63                      
system.ruby.DMA_Controller.S.allocTBE    |        3382    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total         3382                      
system.ruby.DMA_Controller.S.deallocTBE  |         357    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total          357                      
system.ruby.DMA_Controller.S.externalloadSnet0from_in |        4027    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSnet0from_in::total         4027                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total           20                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |       10266    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total        10266                      
system.ruby.DMA_Controller.SloadSEvent   |          63    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           63                      
system.ruby.DMA_Controller.Stallmandatory_in |       30219    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        30219                      
system.ruby.DMA_Controller.allocI_load   |        4047    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total         4047                      
system.ruby.DMA_Controller.allocI_store  |        1728    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         1728                      
system.ruby.DMA_Controller.allocTBE      |        5110    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         5110                      
system.ruby.DMA_Controller.deallocTBE    |         357    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total          357                      
system.ruby.DMA_Controller.deallocnet0from_in |        1371    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocnet0from_in::total         1371                      
system.ruby.DMA_Controller.deallocnet2from_in |        3380    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocnet2from_in::total         3380                      
system.ruby.DMA_Controller.externalloadSnet0from_in |        4027    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSnet0from_in::total         4027                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total           20                      
system.ruby.DMA_Controller.externalstoreMnet1from_in |        1728    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMnet1from_in::total         1728                      
system.ruby.Directory_Controller.I.allocTBE |      282964     30.89%     30.89% |      253486     27.67%     58.56% |      184641     20.15%     78.71% |      195037     21.29%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total       916128                      
system.ruby.Directory_Controller.I.deallocTBE |      281968     30.91%     30.91% |      252499     27.68%     58.59% |      183673     20.14%     78.73% |      194058     21.27%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total       912198                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |         252     25.82%     25.82% |         231     23.67%     49.49% |         249     25.51%     75.00% |         244     25.00%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total          976                      
system.ruby.Directory_Controller.M.allocTBE |       88772     29.30%     29.30% |       79069     26.09%     55.39% |       69215     22.84%     78.23% |       65963     21.77%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total       303019                      
system.ruby.Directory_Controller.M.deallocTBE |       88975     29.29%     29.29% |       79267     26.09%     55.38% |       69418     22.85%     78.22% |       66157     21.78%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total       303817                      
system.ruby.Directory_Controller.M_GetS.Progress |       18065     39.38%     39.38% |       11650     25.40%     64.78% |        8669     18.90%     83.68% |        7485     16.32%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total        45869                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5    100.00%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total            5                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |          54     20.22%     20.22% |          34     12.73%     32.96% |          71     26.59%     59.55% |         108     40.45%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total          267                      
system.ruby.Directory_Controller.Progress |       18065     39.38%     39.38% |       11650     25.40%     64.78% |        8669     18.90%     83.68% |        7485     16.32%    100.00%
system.ruby.Directory_Controller.Progress::total        45869                      
system.ruby.Directory_Controller.S.allocTBE |      482456     31.89%     31.89% |      355803     23.51%     55.40% |      313285     20.70%     76.10% |      361560     23.90%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      1513104                      
system.ruby.Directory_Controller.S.deallocTBE |      483249     31.87%     31.87% |      356592     23.52%     55.39% |      314050     20.71%     76.10% |      362345     23.90%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      1516236                      
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     33.33%     33.33% |           6     66.67%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in::total            9                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |          25     47.17%     47.17% |          14     26.42%     73.58% |          10     18.87%     92.45% |           4      7.55%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total           53                      
system.ruby.Directory_Controller.Stallreqto_in |         331     25.27%     25.27% |         279     21.30%     46.56% |         333     25.42%     71.98% |         367     28.02%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total         1310                      
system.ruby.Directory_Controller.allocTBE |      854192     31.26%     31.26% |      688358     25.19%     56.46% |      567141     20.76%     77.21% |      622560     22.79%    100.00%
system.ruby.Directory_Controller.allocTBE::total      2732251                      
system.ruby.Directory_Controller.deallocTBE |      854192     31.26%     31.26% |      688358     25.19%     56.46% |      567141     20.76%     77.21% |      622560     22.79%    100.00%
system.ruby.Directory_Controller.deallocTBE::total      2732251                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    101381874                      
system.ruby.IFETCH.hit_latency_hist_seqr |   101381874    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    101381874                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples    101996682                      
system.ruby.IFETCH.latency_hist_seqr     |   101996682    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    101996682                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples       614808                      
system.ruby.IFETCH.miss_latency_hist_seqr |      614808    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total       614808                      
system.ruby.L1Cache_Controller.I.allocI_load |      424197     36.32%     36.32% |      264980     22.69%     59.01% |      199505     17.08%     76.09% |      279217     23.91%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      1167899                      
system.ruby.L1Cache_Controller.I.allocI_store |       64649     33.99%     33.99% |       43064     22.64%     56.63% |       16310      8.57%     65.20% |       66196     34.80%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total       190219                      
system.ruby.L1Cache_Controller.I.deallocnet0from_in |       95358     37.28%     37.28% |       60808     23.77%     61.06% |       24375      9.53%     70.59% |       75237     29.41%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet0from_in::total       255778                      
system.ruby.L1Cache_Controller.I.deallocnet1from_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet1from_in::total            1                      
system.ruby.L1Cache_Controller.I.deallocnet2from_in |      392545     35.74%     35.74% |      246229     22.42%     58.15% |      190415     17.34%     75.49% |      269212     24.51%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet2from_in::total      1098401                      
system.ruby.L1Cache_Controller.I_evict.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I_evict.Progress::total            1                      
system.ruby.L1Cache_Controller.I_store.Progress |           4     66.67%     66.67% |           2     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total            6                      
system.ruby.L1Cache_Controller.I_store.Stallnet0from_in |           2     28.57%     28.57% |           1     14.29%     42.86% |           4     57.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallnet0from_in::total            7                      
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress |         785     34.23%     34.23% |         449     19.58%     53.82% |          93      4.06%     57.87% |         966     42.13%    100.00%
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress::total         2293                      
system.ruby.L1Cache_Controller.M.MloadMEvent |     6387509     42.47%     42.47% |     2900185     19.28%     61.75% |     2247112     14.94%     76.70% |     3504907     23.30%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total     15039713                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |     5973990     39.04%     39.04% |     3140950     20.53%     59.57% |     2394812     15.65%     75.22% |     3792260     24.78%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     15302012                      
system.ruby.L1Cache_Controller.M.allocTBE |      126204     41.89%     41.89% |       66126     21.95%     63.84% |       29629      9.83%     73.67% |       79331     26.33%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total       301290                      
system.ruby.L1Cache_Controller.M.externalstoreMnet1from_in |       95302     37.24%     37.24% |       60976     23.83%     61.06% |       24779      9.68%     70.74% |       74875     29.26%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMnet1from_in::total       255932                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |       31060     67.29%     67.29% |        5301     11.48%     78.78% |        5156     11.17%     89.95% |        4639     10.05%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total        46156                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |         250     31.93%     31.93% |         204     26.05%     57.98% |         123     15.71%     73.69% |         206     26.31%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total          783                      
system.ruby.L1Cache_Controller.MloadMEvent |     6387509     42.47%     42.47% |     2900185     19.28%     61.75% |     2247112     14.94%     76.70% |     3504907     23.30%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total     15039713                      
system.ruby.L1Cache_Controller.MstoreMEvent |     5973990     39.04%     39.04% |     3140950     20.53%     59.57% |     2394812     15.65%     75.22% |     3792260     24.78%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     15302012                      
system.ruby.L1Cache_Controller.Progress  |      143474     68.26%     68.26% |       29177     13.88%     82.14% |       18944      9.01%     91.16% |       18585      8.84%    100.00%
system.ruby.L1Cache_Controller.Progress::total       210180                      
system.ruby.L1Cache_Controller.S.SloadSEvent |    43382356     39.88%     39.88% |    20864567     19.18%     59.06% |    15713073     14.45%     73.51% |    28814431     26.49%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total    108774427                      
system.ruby.L1Cache_Controller.S.allocTBE |      454258     37.53%     37.53% |      269442     22.26%     59.80% |      204041     16.86%     76.66% |      282530     23.34%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      1210271                      
system.ruby.L1Cache_Controller.S.deallocTBE |       30846     67.78%     67.78% |        5318     11.68%     79.46% |        5254     11.54%     91.00% |        4094      9.00%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total        45512                      
system.ruby.L1Cache_Controller.S.externalloadSnet0from_in |      419802     37.41%     37.41% |      259860     23.16%     60.57% |      193313     17.23%     77.80% |      249075     22.20%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSnet0from_in::total      1122050                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |        4395      9.59%      9.59% |        5120     11.17%     20.75% |        6192     13.51%     34.26% |       30142     65.74%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total        45849                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         207     35.45%     35.45% |         178     30.48%     65.92% |         120     20.55%     86.47% |          79     13.53%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total          584                      
system.ruby.L1Cache_Controller.S_evict.Stallnet1from_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallnet1from_in::total            1                      
system.ruby.L1Cache_Controller.S_store.Progress |       61713     55.17%     55.17% |       23213     20.75%     75.92% |       13625     12.18%     88.10% |       13318     11.90%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total       111869                      
system.ruby.L1Cache_Controller.S_store.Stallnet0from_in |           0      0.00%      0.00% |           9     69.23%     69.23% |           2     15.38%     84.62% |           2     15.38%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallnet0from_in::total           13                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |       80972     84.34%     84.34% |        5513      5.74%     90.08% |        5225      5.44%     95.52% |        4301      4.48%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total        96011                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallnet0from_in |           3     11.54%     11.54% |          17     65.38%     76.92% |           3     11.54%     88.46% |           3     11.54%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallnet0from_in::total           26                      
system.ruby.L1Cache_Controller.SloadSEvent |    43382356     39.88%     39.88% |    20864567     19.18%     59.06% |    15713073     14.45%     73.51% |    28814431     26.49%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total    108774427                      
system.ruby.L1Cache_Controller.Stallmandatory_in |         457     33.43%     33.43% |         382     27.94%     61.38% |         243     17.78%     79.15% |         285     20.85%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total         1367                      
system.ruby.L1Cache_Controller.Stallnet0from_in |           5     10.87%     10.87% |          27     58.70%     69.57% |           9     19.57%     89.13% |           5     10.87%    100.00%
system.ruby.L1Cache_Controller.Stallnet0from_in::total           46                      
system.ruby.L1Cache_Controller.Stallnet1from_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Stallnet1from_in::total            1                      
system.ruby.L1Cache_Controller.allocI_load |      424197     36.32%     36.32% |      264980     22.69%     59.01% |      199505     17.08%     76.09% |      279217     23.91%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      1167899                      
system.ruby.L1Cache_Controller.allocI_store |       64649     33.99%     33.99% |       43064     22.64%     56.63% |       16310      8.57%     65.20% |       66196     34.80%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total       190219                      
system.ruby.L1Cache_Controller.allocTBE  |      580462     38.40%     38.40% |      335568     22.20%     60.60% |      233670     15.46%     76.06% |      361861     23.94%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      1511561                      
system.ruby.L1Cache_Controller.deallocTBE |       30846     67.78%     67.78% |        5318     11.68%     79.46% |        5254     11.54%     91.00% |        4094      9.00%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total        45512                      
system.ruby.L1Cache_Controller.deallocnet0from_in |       95358     37.28%     37.28% |       60808     23.77%     61.06% |       24375      9.53%     70.59% |       75237     29.41%    100.00%
system.ruby.L1Cache_Controller.deallocnet0from_in::total       255778                      
system.ruby.L1Cache_Controller.deallocnet1from_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.deallocnet1from_in::total            1                      
system.ruby.L1Cache_Controller.deallocnet2from_in |      392545     35.74%     35.74% |      246229     22.42%     58.15% |      190415     17.34%     75.49% |      269212     24.51%    100.00%
system.ruby.L1Cache_Controller.deallocnet2from_in::total      1098401                      
system.ruby.L1Cache_Controller.externalloadSnet0from_in |      419802     37.41%     37.41% |      259860     23.16%     60.57% |      193313     17.23%     77.80% |      249075     22.20%    100.00%
system.ruby.L1Cache_Controller.externalloadSnet0from_in::total      1122050                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |        4395      9.59%      9.59% |        5120     11.17%     20.75% |        6192     13.51%     34.26% |       30142     65.74%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total        45849                      
system.ruby.L1Cache_Controller.externalstoreMnet1from_in |       95302     37.24%     37.24% |       60976     23.83%     61.06% |       24779      9.68%     70.74% |       74875     29.26%    100.00%
system.ruby.L1Cache_Controller.externalstoreMnet1from_in::total       255932                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |       31060     67.29%     67.29% |        5301     11.48%     78.78% |        5156     11.17%     89.95% |        4639     10.05%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total        46156                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     22432266                      
system.ruby.LD.hit_latency_hist_seqr     |    22432266    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     22432266                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples     22985357                      
system.ruby.LD.latency_hist_seqr         |    22985357    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      22985357                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples       553091                      
system.ruby.LD.miss_latency_hist_seqr    |      553091    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       553091                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       281526                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |      281526    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       281526                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       323276                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      323276    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       323276                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        41750                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       41750    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        41750                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       323276                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      323276    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       323276                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       323276                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      323276    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       323276                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       771774                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      771774    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       771774                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples       793738                      
system.ruby.RMW_Read.latency_hist_seqr   |      793738    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       793738                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        21964                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       21964    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        21964                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     13925436                      
system.ruby.ST.hit_latency_hist_seqr     |    13925436    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     13925436                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     14163810                      
system.ruby.ST.latency_hist_seqr         |    14163810    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      14163810                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples       238374                      
system.ruby.ST.miss_latency_hist_seqr    |      238374    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       238374                      
system.ruby.dir_cntrl0.net0From.avg_buf_msgs     0.000268                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net0From.avg_stall_time  3000.341515                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.net1From.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net1From.avg_stall_time  3000.191612                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.net2From.avg_buf_msgs     0.000199                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net2From.avg_stall_time  2999.997129                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.000084                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  3876.735619                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 13724.804183                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999991                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net0From.avg_buf_msgs     0.000217                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net0From.avg_stall_time  3000.335516                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net1From.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net1From.avg_stall_time  3000.132247                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net2From.avg_buf_msgs     0.000154                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net2From.avg_stall_time  2999.998583                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  3525.906831                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999989                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 14582.528894                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999981                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net0From.avg_buf_msgs     0.000185                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net0From.avg_stall_time  3000.750776                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net1From.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net1From.avg_stall_time  3000.647903                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net2From.avg_buf_msgs     0.000123                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net2From.avg_stall_time  2999.995042                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.000056                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  4507.475440                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999968                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 14487.557277                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999960                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net0From.avg_buf_msgs     0.000200                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net0From.avg_stall_time  3000.659900                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net1From.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net1From.avg_stall_time  3000.441495                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net2From.avg_buf_msgs     0.000142                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net2From.avg_stall_time  2999.999449                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.000062                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  4155.190376                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 15288.473136                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999991                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles         6881                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 54464.959722                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net0From.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net0From.avg_stall_time 109387.496535                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net1From.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net1From.avg_stall_time 139090.854616                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net2From.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net2From.avg_stall_time  7956.149983                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time  2693.301563                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 13202.595784                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   608.430517                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    139116152                      
system.ruby.hit_latency_hist_seqr        |   139116152    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    139116152                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.006729                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   559.010510                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net0From.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net0From.avg_stall_time  9221.782295                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net1From.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net1From.avg_stall_time 16201.420543                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net2From.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net2From.avg_stall_time  5739.928691                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.000102                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.942802                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 14402.992395                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   890.984761                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.003374                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   534.294171                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net0From.avg_buf_msgs     0.992811                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net0From.avg_stall_time 16041.391379                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net1From.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net1From.avg_stall_time 16617.638139                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net2From.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net2From.avg_stall_time  7165.940554                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.000060                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   500.000027                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 14253.953923                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   558.245076                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.002459                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   519.367327                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net0From.avg_buf_msgs     0.991769                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net0From.avg_stall_time 13275.035295                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net1From.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net1From.avg_stall_time 17452.514812                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net2From.avg_buf_msgs     0.000019                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net2From.avg_stall_time  6707.023695                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.000007                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 14015.441689                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   587.018986                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.004409                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   544.870841                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net0From.avg_buf_msgs     0.000032                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net0From.avg_stall_time 14960.805624                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net1From.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net1From.avg_stall_time 16612.338304                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net2From.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net2From.avg_stall_time  7585.704589                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   500.000268                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 14870.488683                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   524.835354                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples      140586139                      
system.ruby.latency_hist_seqr            |   140586139    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total        140586139                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples      1469987                      
system.ruby.miss_latency_hist_seqr       |     1469987    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      1469987                      
system.ruby.network.average_flit_latency    16.678266                      
system.ruby.network.average_flit_network_latency    12.228601                      
system.ruby.network.average_flit_queueing_latency     4.449664                      
system.ruby.network.average_flit_vnet_latency |   14.652908                       |   15.242806                       |    5.154519                       |   15.730241                       |    8.354287                      
system.ruby.network.average_flit_vqueue_latency |    6.212847                       |    6.283788                       |           6                       |    1.236514                       |    1.298654                      
system.ruby.network.average_hops             1.011093                      
system.ruby.network.average_packet_latency    15.197241                      
system.ruby.network.average_packet_network_latency    11.597085                      
system.ruby.network.average_packet_queueing_latency     3.600156                      
system.ruby.network.average_packet_vnet_latency |   20.888163                       |   25.250641                       |    5.154519                       |   25.735492                       |    6.833037                      
system.ruby.network.average_packet_vqueue_latency |    6.177344                       |    6.283787                       |           6                       |    1.236514                       |    1.158071                      
system.ruby.network.avg_link_utilization     0.003929                      
system.ruby.network.avg_vc_load          |    0.001306     33.25%     33.25% |    0.000148      3.76%     37.00% |    0.000147      3.75%     40.75% |    0.000147      3.74%     44.49% |    0.000326      8.29%     52.77% |    0.000037      0.95%     53.72% |    0.000037      0.95%     54.67% |    0.000037      0.95%     55.62% |    0.000242      6.16%     61.78% |    0.000029      0.74%     62.51% |    0.000027      0.69%     63.21% |    0.000027      0.69%     63.90% |    0.000191      4.86%     68.76% |    0.000065      1.65%     70.40% |    0.000038      0.96%     71.36% |    0.000024      0.61%     71.97% |    0.000821     20.91%     92.87% |    0.000095      2.43%     95.30% |    0.000092      2.35%     97.65% |    0.000092      2.35%    100.00%
system.ruby.network.avg_vc_load::total       0.003929                      
system.ruby.network.ext_in_link_utilization     13248749                      
system.ruby.network.ext_out_link_utilization     13248749                      
system.ruby.network.flit_network_latency |    86941611                       |    22839150                       |     5679187                       |    15273042                       |    31280681                      
system.ruby.network.flit_queueing_latency |    36863324                       |     9415351                       |     6610728                       |     1200575                       |     4862509                      
system.ruby.network.flits_injected       |     5933403     44.78%     44.78% |     1498356     11.31%     56.09% |     1101788      8.32%     64.41% |      970935      7.33%     71.74% |     3744267     28.26%    100.00%
system.ruby.network.flits_injected::total     13248749                      
system.ruby.network.flits_received       |     5933403     44.78%     44.78% |     1498356     11.31%     56.09% |     1101788      8.32%     64.41% |      970935      7.33%     71.74% |     3744267     28.26%    100.00%
system.ruby.network.flits_received::total     13248749                      
system.ruby.network.int_link_utilization     13395717                      
system.ruby.network.packet_network_latency |    29851169                       |     7566910                       |     5679187                       |     4997498                       |    18669573                      
system.ruby.network.packet_queueing_latency |     8828012                       |     1883075                       |     6610728                       |      240115                       |     3164141                      
system.ruby.network.packets_injected     |     1429095     24.82%     24.82% |      299672      5.21%     30.03% |     1101788     19.14%     49.17% |      194187      3.37%     52.54% |     2732251     47.46%    100.00%
system.ruby.network.packets_injected::total      5756993                      
system.ruby.network.packets_received     |     1429095     24.82%     24.82% |      299672      5.21%     30.03% |     1101788     19.14%     49.17% |      194187      3.37%     52.54% |     2732251     47.46%    100.00%
system.ruby.network.packets_received::total      5756993                      
system.ruby.network.routers0.buffer_reads      8398185                      
system.ruby.network.routers0.buffer_writes      8398185                      
system.ruby.network.routers0.crossbar_activity      8398185                      
system.ruby.network.routers0.sw_input_arbiter_activity      8451894                      
system.ruby.network.routers0.sw_output_arbiter_activity      8398185                      
system.ruby.network.routers1.buffer_reads      6652986                      
system.ruby.network.routers1.buffer_writes      6652986                      
system.ruby.network.routers1.crossbar_activity      6652986                      
system.ruby.network.routers1.sw_input_arbiter_activity      6659803                      
system.ruby.network.routers1.sw_output_arbiter_activity      6652986                      
system.ruby.network.routers2.buffer_reads      5526539                      
system.ruby.network.routers2.buffer_writes      5526539                      
system.ruby.network.routers2.crossbar_activity      5526539                      
system.ruby.network.routers2.sw_input_arbiter_activity      5549709                      
system.ruby.network.routers2.sw_output_arbiter_activity      5526539                      
system.ruby.network.routers3.buffer_reads      6066756                      
system.ruby.network.routers3.buffer_writes      6066756                      
system.ruby.network.routers3.crossbar_activity      6066756                      
system.ruby.network.routers3.sw_input_arbiter_activity      6069510                      
system.ruby.network.routers3.sw_output_arbiter_activity      6066756                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples    140586139                      
system.ruby.outstanding_req_hist_seqr::mean     1.000439                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000304                      
system.ruby.outstanding_req_hist_seqr::stdev     0.020942                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |   140524456     99.96%     99.96% |       61683      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    140586139                      
system.switch_cpus0.Branches                  6211521                       # Number of branches fetched
system.switch_cpus0.committedInsts           30532423                       # Number of instructions committed
system.switch_cpus0.committedOps             63544675                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses            9467828                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                28409                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses            5745328                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                 4559                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.982452                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses           40984279                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                 7900                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.017548                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles             10152722698                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      178163636.547713                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads     31251958                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes     17066357                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts      3690187                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses       6419738                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts              6419738                       # number of float instructions
system.switch_cpus0.num_fp_register_reads     13085177                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes      6024309                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            2068065                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      9974559061.452288                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses     56748647                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts            56748647                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    119075228                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     45248048                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts            9422566                       # Number of load instructions
system.switch_cpus0.num_mem_refs             15159250                       # number of memory refs
system.switch_cpus0.num_store_insts           5736684                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      1388235      2.18%      2.18% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         42449407     66.79%     68.97% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          102623      0.16%     69.13% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            66539      0.10%     69.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         137762      0.22%     69.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     69.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            560      0.00%     69.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     69.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     69.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     69.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc           168      0.00%     69.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     69.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd         2334177      3.67%     73.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu          151119      0.24%     73.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp           13444      0.02%     73.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt           41800      0.07%     73.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc        1260261      1.98%     75.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult         151360      0.24%     75.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     75.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift        302438      0.48%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd          336      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt          168      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         8606658     13.54%     89.69% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        5382173      8.47%     98.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead       815908      1.28%     99.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite       354511      0.56%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          63559647                       # Class of executed instruction
system.switch_cpus1.Branches                  3843927                       # Number of branches fetched
system.switch_cpus1.committedInsts           14658339                       # Number of instructions committed
system.switch_cpus1.committedOps             32478338                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses            4750239                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                17443                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses            2926110                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                 2517                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.990700                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses           19500294                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                 3886                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.009300                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles             10153535396                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      94424762.092479                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads     16562497                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes      8656648                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      2017731                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses         93275                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                93275                       # number of float instructions
system.switch_cpus1.num_fp_register_reads       156363                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes        81629                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            1548011                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      10059110633.907520                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses     31864298                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts            31864298                       # number of integer instructions
system.switch_cpus1.num_int_register_reads     64226621                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     25584593                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts            4723624                       # Number of load instructions
system.switch_cpus1.num_mem_refs              7648005                       # number of memory refs
system.switch_cpus1.num_store_insts           2924381                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       331268      1.02%      1.02% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         24289720     74.78%     75.80% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           88448      0.27%     76.08% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            65804      0.20%     76.28% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1724      0.01%     76.28% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     76.28% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            512      0.00%     76.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     76.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     76.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     76.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     76.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     76.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd           24727      0.08%     76.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     76.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu            7074      0.02%     76.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp             190      0.00%     76.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt            5678      0.02%     76.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc          13261      0.04%     76.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult            974      0.00%     76.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     76.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift          2675      0.01%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            2      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            9      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            1      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         4702866     14.48%     90.93% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        2916415      8.98%     99.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead        20758      0.06%     99.98% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite         7966      0.02%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total          32480072                       # Class of executed instruction
system.switch_cpus2.Branches                  2916601                       # Number of branches fetched
system.switch_cpus2.committedInsts           10959842                       # Number of instructions committed
system.switch_cpus2.committedOps             25087830                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses            3702260                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                 8611                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses            2205317                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                 1313                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.993440                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses           14649495                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                 1770                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.006560                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles             10153684524                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      66611915.262652                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads     12825721                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes      6570138                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      1481986                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses         47176                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                47176                       # number of float instructions
system.switch_cpus2.num_fp_register_reads        75089                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes        38447                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1201200                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      10087072608.737349                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     24599971                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            24599971                       # number of integer instructions
system.switch_cpus2.num_int_register_reads     49536315                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     19886764                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts            3693292                       # Number of load instructions
system.switch_cpus2.num_mem_refs              5897221                       # number of memory refs
system.switch_cpus2.num_store_insts           2203929                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       280765      1.12%      1.12% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         18768210     74.81%     75.93% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           48983      0.20%     76.12% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            63011      0.25%     76.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            695      0.00%     76.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     76.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            144      0.00%     76.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     76.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     76.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     76.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     76.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     76.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd            2518      0.01%     76.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     76.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu            8214      0.03%     76.42% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp             476      0.00%     76.42% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt            8804      0.04%     76.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc           7502      0.03%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift          1438      0.01%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     76.49% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         3682987     14.68%     91.17% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        2200256      8.77%     99.94% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead        10305      0.04%     99.99% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite         3673      0.01%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          25087981                       # Class of executed instruction
system.switch_cpus3.Branches                  3309551                       # Number of branches fetched
system.switch_cpus3.committedInsts           20129411                       # Number of instructions committed
system.switch_cpus3.committedOps             40007088                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses            5874312                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                16598                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses            3679012                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                 4186                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.988345                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses           26878133                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                 1963                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.011655                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles             10153257046                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      118337108.389051                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads     14646908                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes      9026009                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts      1753713                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses       8191249                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts              8191249                       # number of float instructions
system.switch_cpus3.num_fp_register_reads     15852127                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes      7725128                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            1310075                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      10034919937.610949                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses     32657171                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts            32657171                       # number of integer instructions
system.switch_cpus3.num_int_register_reads     69168130                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     25054403                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts            5829230                       # Number of load instructions
system.switch_cpus3.num_mem_refs              9504783                       # number of memory refs
system.switch_cpus3.num_store_insts           3675553                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass       793289      1.98%      1.98% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         24045045     59.88%     61.85% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          112308      0.28%     62.13% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            62842      0.16%     62.29% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         409970      1.02%     63.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     63.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            496      0.00%     63.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     63.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     63.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     63.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc            17      0.00%     63.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     63.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd         3304056      8.23%     71.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu          196084      0.49%     72.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp            5858      0.01%     72.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt            1148      0.00%     72.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc        1351029      3.36%     75.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult          70392      0.18%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift        299585      0.75%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            8      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt           28      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            1      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            8      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     76.33% # Class of executed instruction
system.switch_cpus3.op_class::MemRead         4641847     11.56%     87.89% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        3232707      8.05%     95.94% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead      1187383      2.96%     98.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite       442846      1.10%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total          40156947                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions        10155                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples         5077                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 993408776.935198                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 27995083.066430                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10         5077    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     18075500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    995544500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total         5077                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON  33087827001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 5043536360500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 101561259250500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions        10136                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples         5068                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 990069311.858919                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 57973101.718312                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10         5068    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value     30369000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    995817500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total         5068                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON  22503999000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 5017671272501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 101597708166500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions        10069                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples         5034                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 990697400.774930                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 41220741.185816                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10         5034    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value     12676000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    993956500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total         5034                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON  89090258500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 4987170715501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 101561622464000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions        10164                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples         5082                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 989694853.110390                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 61387517.952454                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10         5082    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      1817000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    995756500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total         5082                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON  46994917994                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 5029629243507                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 101561259276500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 5076842318501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 5076842318501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 5076842318501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 5076842318501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      2341696                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           2341696                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2        36589                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              36589                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2       461250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total               461250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2       461250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total              461250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples     36589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState            1377170                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                      36589                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    36589                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             2701                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             2195                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             2116                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             2125                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             2115                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             2771                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             2771                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             2413                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             2537                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             2034                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            1928                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            1815                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            1999                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            2227                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            2270                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            2572                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                   312349993                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 182945000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat              998393743                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     8536.72                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               27286.72                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                   25765                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                70.42                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                36589                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  35973                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    386                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                     23                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     17                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     16                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     19                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     18                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     19                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     66                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     43                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        10821                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   216.385177                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   136.022579                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   231.523456                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127         5658     52.29%     52.29% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         1873     17.31%     69.60% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383          917      8.47%     78.07% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511          693      6.40%     84.47% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639          716      6.62%     91.09% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          360      3.33%     94.42% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          308      2.85%     97.26% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          275      2.54%     99.81% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           21      0.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        10821                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               2341696                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                2341696                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        0.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     0.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 5076841629000                       # Total gap between requests
system.mem_ctrls2.avgGap                 138753221.71                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      2341696                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 461250.488609111344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2        36589                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2    998393743                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     27286.72                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   70.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2       328657                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total       328657                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2       328657                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total       328657                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2        36589                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total        36589                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2        36589                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total        36589                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2   2875760411                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total   2875760411                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2   2875760411                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total   2875760411                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2       365246                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total       365246                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2       365246                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total       365246                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.100176                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.100176                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.100176                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.100176                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 78596.310667                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 78596.310667                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 78596.310667                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 78596.310667                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2        36589                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total        36589                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2        36589                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total        36589                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   2131900161                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   2131900161                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   2131900161                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   2131900161                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.100176                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.100176                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.100176                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.100176                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 58266.149963                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 58266.149963                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 58266.149963                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 58266.149963                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2       260035                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total       260035                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2        36589                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total        36589                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2   2875760411                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total   2875760411                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2       296624                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total       296624                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.123351                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.123351                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 78596.310667                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 78596.310667                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2        36589                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total        36589                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   2131900161                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   2131900161                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.123351                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.123351                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 58266.149963                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 58266.149963                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2        68622                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total        68622                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2        68622                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total        68622                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     35265.876282                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs          365246                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs         36589                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs          9.982399                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  101561041506500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 35265.876282                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.134529                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.134529                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024        36589                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3          156                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4        36152                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.139576                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses       5880525                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses       365246                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy            34878900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            18527190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          124107480                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    400761260640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     81159374760                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    1881162378720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      2363260527690                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       465.498115                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 4889850512500                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF 169526760000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  17465046001                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            42404460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            22538505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          137137980                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    400761260640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     81926705340                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    1880516412000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      2363406458925                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       465.526859                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 4888162509001                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF 169526760000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  19153049500                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      2339776                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           2339776                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3        36559                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              36559                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3       460872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total               460872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3       460872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total              460872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples     36559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000583500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState            1377134                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                      36559                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    36559                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             2689                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             2213                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             2106                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             2128                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             2077                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             2776                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             2776                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             2414                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             2530                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             2032                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            1923                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            1810                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            2008                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            2237                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            2274                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            2566                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                   312609745                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 182795000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat              998090995                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     8550.83                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               27300.83                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                   25779                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                70.51                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                36559                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  35965                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    368                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                     22                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     17                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     16                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     16                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     18                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     19                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     75                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     43                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        10777                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   217.090470                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   136.242939                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   232.403724                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127         5629     52.23%     52.23% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         1852     17.18%     69.42% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383          900      8.35%     77.77% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511          705      6.54%     84.31% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639          700      6.50%     90.80% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          400      3.71%     94.52% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          292      2.71%     97.23% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          277      2.57%     99.80% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           22      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        10777                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               2339776                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                2339776                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        0.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 5076841447000                       # Total gap between requests
system.mem_ctrls3.avgGap                 138867076.42                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      2339776                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 460872.300775110081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3        36559                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3    998090995                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     27300.83                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   70.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3       351507                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total       351507                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3       351507                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total       351507                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3        36559                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total        36559                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3        36559                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total        36559                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3   2873887941                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total   2873887941                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3   2873887941                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total   2873887941                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3       388066                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total       388066                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3       388066                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total       388066                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.094208                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.094208                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.094208                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.094208                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 78609.588364                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 78609.588364                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 78609.588364                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 78609.588364                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3        36559                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total        36559                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3        36559                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total        36559                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   2130656942                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   2130656942                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   2130656942                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   2130656942                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.094208                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.094208                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.094208                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.094208                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 58279.956837                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 58279.956837                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 58279.956837                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 58279.956837                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3       285883                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total       285883                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3        36559                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total        36559                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3   2873887941                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total   2873887941                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3       322442                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total       322442                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.113382                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.113382                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 78609.588364                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 78609.588364                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3        36559                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total        36559                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   2130656942                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   2130656942                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.113382                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.113382                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 58279.956837                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 58279.956837                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3        65624                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total        65624                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3        65624                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total        65624                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     35266.791265                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs          388066                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs         36559                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs         10.614787                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  101561041188500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 35266.791265                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.134532                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.134532                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024        36559                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3          153                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4        36120                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.139462                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses       6245615                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses       388066                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy            34871760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            18523395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          124093200                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    400761260640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     81075940440                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    1881232925280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      2363247614715                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       465.495571                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 4890033721000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF 169526760000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  17281837501                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            42097440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            22375320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          136938060                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    400761260640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     81850373790                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    1880580813600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      2363393858850                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       465.524377                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 4888330278251                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF 169526760000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  18985280250                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      2347264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           2347264                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0        36676                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              36676                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0       462347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total               462347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0       462347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total              462347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples     36676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000649500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1377377                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      36676                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    36676                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             2716                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             2220                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             2151                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             2129                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             2080                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             2779                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             2814                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             2401                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             2536                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             2043                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            1944                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            1822                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            1985                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            2231                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            2254                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            2571                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                   317285999                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 183380000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             1004960999                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     8651.05                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               27401.05                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   25755                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                70.22                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                36676                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  36050                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    406                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     20                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     18                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     25                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     70                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     37                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        10918                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   214.972706                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   134.949807                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   230.970846                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         5772     52.87%     52.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         1820     16.67%     69.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          930      8.52%     78.05% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          720      6.59%     84.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          663      6.07%     90.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          421      3.86%     94.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          294      2.69%     97.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          279      2.56%     99.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           19      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        10918                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               2347264                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                2347264                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 5076842133000                       # Total gap between requests
system.mem_ctrls0.avgGap                 138424095.68                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      2347264                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 462347.233327715134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0        36676                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   1004960999                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     27401.05                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   70.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0       495417                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total       495417                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0       495417                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total       495417                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0        36676                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total        36676                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0        36676                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total        36676                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0   2886784824                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total   2886784824                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0   2886784824                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total   2886784824                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0       532093                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total       532093                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0       532093                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total       532093                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.068928                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.068928                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.068928                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.068928                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 78710.459810                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 78710.459810                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 78710.459810                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 78710.459810                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0        36676                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total        36676                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0        36676                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total        36676                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   2141141825                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   2141141825                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   2141141825                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   2141141825                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.068928                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.068928                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.068928                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.068928                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 58379.916703                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 58379.916703                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 58379.916703                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 58379.916703                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0       409484                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total       409484                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0        36676                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total        36676                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0   2886784824                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total   2886784824                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0       446160                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total       446160                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.082204                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.082204                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 78710.459810                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 78710.459810                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0        36676                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total        36676                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   2141141825                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   2141141825                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.082204                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.082204                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 58379.916703                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 58379.916703                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0        85933                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total        85933                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0        85933                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total        85933                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     35342.440756                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs          532093                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs         36676                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs         14.507934                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  101561041189500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 35342.440756                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.134821                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.134821                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024        36676                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3          156                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4        36252                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.139908                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses       8550164                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses       532093                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy            35007420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            18595500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          124136040                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    400761260640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     81141647760                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    1881177593760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      2363258241120                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.497664                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 4889889137000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 169526760000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  17426421501                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            42968520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            22838310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          137730600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    400761260640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     82029261450                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    1880430170880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2363424230400                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.530360                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 4887937027751                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 169526760000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  19378530750                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      2334592                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           2334592                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1        36478                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              36478                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1       459851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total               459851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1       459851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total              459851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples     36478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1376951                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      36478                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    36478                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             2698                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             2197                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             2122                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             2122                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             2079                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             2770                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             2748                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             2401                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             2532                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             2030                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            1919                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            1803                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            2012                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            2222                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            2265                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            2558                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                   315036993                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 182390000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat              998999493                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     8636.36                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               27386.36                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   25731                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                70.54                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                36478                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  35877                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    380                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     66                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     42                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        10744                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   217.268801                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   136.373289                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   232.168732                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         5617     52.28%     52.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         1818     16.92%     69.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          915      8.52%     77.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          713      6.64%     84.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          684      6.37%     90.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          413      3.84%     94.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          286      2.66%     97.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          276      2.57%     99.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           22      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        10744                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               2334592                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                2334592                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 5076841702000                       # Total gap between requests
system.mem_ctrls1.avgGap                 139175440.05                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      2334592                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 459851.193623306579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1        36478                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1    998999493                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     27386.36                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   70.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1       402738                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total       402738                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1       402738                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total       402738                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1        36478                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total        36478                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1        36478                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total        36478                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1   2870676022                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total   2870676022                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1   2870676022                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total   2870676022                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1       439216                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total       439216                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1       439216                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total       439216                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.083053                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.083053                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.083053                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.083053                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 78696.091398                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 78696.091398                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 78696.091398                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 78696.091398                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1        36478                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total        36478                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1        36478                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total        36478                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   2129093524                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   2129093524                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   2129093524                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   2129093524                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.083053                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.083053                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.083053                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.083053                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 58366.509238                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 58366.509238                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 58366.509238                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 58366.509238                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1       324044                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total       324044                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1        36478                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total        36478                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1   2870676022                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total   2870676022                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1       360522                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total       360522                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.101181                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.101181                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 78696.091398                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 78696.091398                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1        36478                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total        36478                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   2129093524                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   2129093524                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.101181                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.101181                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 58366.509238                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 58366.509238                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1        78694                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total        78694                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1        78694                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total        78694                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     35202.036035                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs          439216                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs         36478                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs         12.040572                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  101561041294500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 35202.036035                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.134285                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.134285                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024        36478                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2          257                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3          158                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4        36030                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.139153                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses       7063934                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses       439216                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy            34878900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            18527190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          123814740                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    400761260640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     81222920070                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    1881108990240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      2363270391780                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.500058                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 4889710755752                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 169526760000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  17604802749                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            41854680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            22246290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          136638180                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    400761260640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     81983065230                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    1880469032640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2363414097660                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.528364                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 4888038776251                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 169526760000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  19276782250                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                 2234                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2234                       # Transaction distribution
system.iobus.trans_dist::WriteReq               22180                       # Transaction distribution
system.iobus.trans_dist::WriteResp              22180                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1424                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total         1424                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port        10322                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        10582                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          176                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         5602                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port        10446                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        16292                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port        10202                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        10220                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port        10264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        10310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port         2848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         2848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port        20644                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           36                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        20858                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           94                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         2801                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           36                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port        20892                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           76                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        23923                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            5                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port        20404                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        20425                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port        20528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        20572                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    88626                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               342000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 106637883438001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy            10225981                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy            10372426                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy             3562000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy            11908441                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             7731000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy            12931500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             7664500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1061991                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             7918000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy            10369444                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
