

================================================================
== Synthesis Summary Report of 'complex_concatenate'
================================================================
+ General Information: 
    * Date:           Mon May 27 23:58:48 2024
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        complex_concatenate
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------+------+-------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |        Modules        | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |      |    |          |           |     |
    |        & Loops        | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +-----------------------+------+-------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ complex_concatenate  |     -|  -5.48|     1032|  1.032e+04|         -|     1033|     -|        no|     -|   -|  56 (~0%)|  260 (~0%)|    -|
    | o VITIS_LOOP_16_1     |     -|  -7.30|      257|  2.570e+03|         3|        1|   256|       yes|     -|   -|         -|          -|    -|
    | o loop                |     -|  -7.30|      512|  5.120e+03|         2|        1|   512|       yes|     -|   -|         -|          -|    -|
    | o VITIS_LOOP_34_2     |     -|  -7.30|      257|  2.570e+03|         3|        1|   256|       yes|     -|   -|         -|          -|    -|
    +-----------------------+------+-------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+

