{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512661034428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512661034428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 17:37:14 2017 " "Processing started: Thu Dec 07 17:37:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512661034428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512661034428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tic_tac_toe -c Tic_tac_toe " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tic_tac_toe -c Tic_tac_toe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512661034428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512661034788 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Tic_tac_toe.sv(49) " "Verilog HDL information at Tic_tac_toe.sv(49): always construct contains both blocking and non-blocking assignments" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512661046002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tic_tac_toe.sv 1 1 " "Found 1 design units, including 1 entities, in source file tic_tac_toe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tic_tac_toe " "Found entity 1: Tic_tac_toe" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512661046018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512661046018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_game.sv 1 1 " "Found 1 design units, including 1 entities, in source file start_game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start_game " "Found entity 1: start_game" {  } { { "start_game.sv" "" { Text "C:/altera_lite/15.1/Project/start_game.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512661046018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512661046018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "winning_checker.sv 1 1 " "Found 1 design units, including 1 entities, in source file winning_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 winning_checker " "Found entity 1: winning_checker" {  } { { "winning_checker.sv" "" { Text "C:/altera_lite/15.1/Project/winning_checker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512661046018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512661046018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights_refresher.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights_refresher.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_refresher " "Found entity 1: lights_refresher" {  } { { "lights_refresher.sv" "" { Text "C:/altera_lite/15.1/Project/lights_refresher.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512661046018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512661046018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_player.sv 1 1 " "Found 1 design units, including 1 entities, in source file user_player.sv" { { "Info" "ISGN_ENTITY_NAME" "1 user_player " "Found entity 1: user_player" {  } { { "user_player.sv" "" { Text "C:/altera_lite/15.1/Project/user_player.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512661046018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512661046018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_player.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_player.sv" { { "Info" "ISGN_ENTITY_NAME" "1 computer_player " "Found entity 1: computer_player" {  } { { "computer_player.sv" "" { Text "C:/altera_lite/15.1/Project/computer_player.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512661046018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512661046018 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_generator.sv(8) " "Verilog HDL information at clk_generator.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "clk_generator.sv" "" { Text "C:/altera_lite/15.1/Project/clk_generator.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512661046018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_generator " "Found entity 1: clk_generator" {  } { { "clk_generator.sv" "" { Text "C:/altera_lite/15.1/Project/clk_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512661046018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512661046018 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "score_updater.sv(46) " "Verilog HDL information at score_updater.sv(46): always construct contains both blocking and non-blocking assignments" {  } { { "score_updater.sv" "" { Text "C:/altera_lite/15.1/Project/score_updater.sv" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512661046018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_updater.sv 1 1 " "Found 1 design units, including 1 entities, in source file score_updater.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score_updater " "Found entity 1: score_updater" {  } { { "score_updater.sv" "" { Text "C:/altera_lite/15.1/Project/score_updater.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512661046018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512661046018 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seven_seg_dec.sv(26) " "Verilog HDL warning at seven_seg_dec.sv(26): extended using \"x\" or \"z\"" {  } { { "seven_seg_dec.sv" "" { Text "C:/altera_lite/15.1/Project/seven_seg_dec.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512661046018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_dec " "Found entity 1: seven_seg_dec" {  } { { "seven_seg_dec.sv" "" { Text "C:/altera_lite/15.1/Project/seven_seg_dec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512661046018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512661046018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tic_tac_toe " "Elaborating entity \"Tic_tac_toe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Tic_tac_toe.sv(66) " "Verilog HDL assignment warning at Tic_tac_toe.sv(66): truncated value with size 32 to match size of target (1)" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_game start_game:St " "Elaborating entity \"start_game\" for hierarchy \"start_game:St\"" {  } { { "Tic_tac_toe.sv" "St" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_player user_player:U " "Elaborating entity \"user_player\" for hierarchy \"user_player:U\"" {  } { { "Tic_tac_toe.sv" "U" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 user_player.sv(17) " "Verilog HDL assignment warning at user_player.sv(17): truncated value with size 2 to match size of target (1)" {  } { { "user_player.sv" "" { Text "C:/altera_lite/15.1/Project/user_player.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|user_player:U"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "user_player.sv(27) " "Verilog HDL Case Statement information at user_player.sv(27): all case item expressions in this case statement are onehot" {  } { { "user_player.sv" "" { Text "C:/altera_lite/15.1/Project/user_player.sv" 27 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|user_player:U"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computer_player computer_player:AI " "Elaborating entity \"computer_player\" for hierarchy \"computer_player:AI\"" {  } { { "Tic_tac_toe.sv" "AI" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 computer_player.sv(30) " "Verilog HDL assignment warning at computer_player.sv(30): truncated value with size 32 to match size of target (10)" {  } { { "computer_player.sv" "" { Text "C:/altera_lite/15.1/Project/computer_player.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|computer_player:AI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "winning_checker winning_checker:C " "Elaborating entity \"winning_checker\" for hierarchy \"winning_checker:C\"" {  } { { "Tic_tac_toe.sv" "C" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_refresher lights_refresher:R " "Elaborating entity \"lights_refresher\" for hierarchy \"lights_refresher:R\"" {  } { { "Tic_tac_toe.sv" "R" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lights_refresher.sv(26) " "Verilog HDL assignment warning at lights_refresher.sv(26): truncated value with size 32 to match size of target (1)" {  } { { "lights_refresher.sv" "" { Text "C:/altera_lite/15.1/Project/lights_refresher.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|lights_refresher:R"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lights_refresher.sv(27) " "Verilog HDL assignment warning at lights_refresher.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "lights_refresher.sv" "" { Text "C:/altera_lite/15.1/Project/lights_refresher.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|lights_refresher:R"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lights_refresher.sv(28) " "Verilog HDL assignment warning at lights_refresher.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "lights_refresher.sv" "" { Text "C:/altera_lite/15.1/Project/lights_refresher.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|lights_refresher:R"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lights_refresher.sv(29) " "Verilog HDL assignment warning at lights_refresher.sv(29): truncated value with size 32 to match size of target (1)" {  } { { "lights_refresher.sv" "" { Text "C:/altera_lite/15.1/Project/lights_refresher.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|lights_refresher:R"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lights_refresher.sv(30) " "Verilog HDL assignment warning at lights_refresher.sv(30): truncated value with size 32 to match size of target (1)" {  } { { "lights_refresher.sv" "" { Text "C:/altera_lite/15.1/Project/lights_refresher.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|lights_refresher:R"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lights_refresher.sv(31) " "Verilog HDL assignment warning at lights_refresher.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "lights_refresher.sv" "" { Text "C:/altera_lite/15.1/Project/lights_refresher.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|lights_refresher:R"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lights_refresher.sv(32) " "Verilog HDL assignment warning at lights_refresher.sv(32): truncated value with size 32 to match size of target (1)" {  } { { "lights_refresher.sv" "" { Text "C:/altera_lite/15.1/Project/lights_refresher.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|lights_refresher:R"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lights_refresher.sv(33) " "Verilog HDL assignment warning at lights_refresher.sv(33): truncated value with size 32 to match size of target (1)" {  } { { "lights_refresher.sv" "" { Text "C:/altera_lite/15.1/Project/lights_refresher.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|lights_refresher:R"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lights_refresher.sv(34) " "Verilog HDL assignment warning at lights_refresher.sv(34): truncated value with size 32 to match size of target (1)" {  } { { "lights_refresher.sv" "" { Text "C:/altera_lite/15.1/Project/lights_refresher.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|lights_refresher:R"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lights_refresher.sv(35) " "Verilog HDL assignment warning at lights_refresher.sv(35): truncated value with size 32 to match size of target (1)" {  } { { "lights_refresher.sv" "" { Text "C:/altera_lite/15.1/Project/lights_refresher.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|lights_refresher:R"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lights_refresher.sv(36) " "Verilog HDL assignment warning at lights_refresher.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "lights_refresher.sv" "" { Text "C:/altera_lite/15.1/Project/lights_refresher.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|lights_refresher:R"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lights_refresher.sv(37) " "Verilog HDL assignment warning at lights_refresher.sv(37): truncated value with size 32 to match size of target (1)" {  } { { "lights_refresher.sv" "" { Text "C:/altera_lite/15.1/Project/lights_refresher.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|lights_refresher:R"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lights_refresher.sv(38) " "Verilog HDL assignment warning at lights_refresher.sv(38): truncated value with size 32 to match size of target (1)" {  } { { "lights_refresher.sv" "" { Text "C:/altera_lite/15.1/Project/lights_refresher.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|lights_refresher:R"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lights_refresher.sv(39) " "Verilog HDL assignment warning at lights_refresher.sv(39): truncated value with size 32 to match size of target (1)" {  } { { "lights_refresher.sv" "" { Text "C:/altera_lite/15.1/Project/lights_refresher.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|lights_refresher:R"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lights_refresher.sv(40) " "Verilog HDL assignment warning at lights_refresher.sv(40): truncated value with size 32 to match size of target (1)" {  } { { "lights_refresher.sv" "" { Text "C:/altera_lite/15.1/Project/lights_refresher.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|lights_refresher:R"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lights_refresher.sv(41) " "Verilog HDL assignment warning at lights_refresher.sv(41): truncated value with size 32 to match size of target (1)" {  } { { "lights_refresher.sv" "" { Text "C:/altera_lite/15.1/Project/lights_refresher.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|lights_refresher:R"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lights_refresher.sv(42) " "Verilog HDL assignment warning at lights_refresher.sv(42): truncated value with size 32 to match size of target (1)" {  } { { "lights_refresher.sv" "" { Text "C:/altera_lite/15.1/Project/lights_refresher.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|lights_refresher:R"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lights_refresher.sv(43) " "Verilog HDL assignment warning at lights_refresher.sv(43): truncated value with size 32 to match size of target (1)" {  } { { "lights_refresher.sv" "" { Text "C:/altera_lite/15.1/Project/lights_refresher.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|lights_refresher:R"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lights_refresher.sv(184) " "Verilog HDL assignment warning at lights_refresher.sv(184): truncated value with size 32 to match size of target (8)" {  } { { "lights_refresher.sv" "" { Text "C:/altera_lite/15.1/Project/lights_refresher.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|lights_refresher:R"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_updater score_updater:S " "Elaborating entity \"score_updater\" for hierarchy \"score_updater:S\"" {  } { { "Tic_tac_toe.sv" "S" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 score_updater.sv(86) " "Verilog HDL assignment warning at score_updater.sv(86): truncated value with size 32 to match size of target (6)" {  } { { "score_updater.sv" "" { Text "C:/altera_lite/15.1/Project/score_updater.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|score_updater:S"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_updater.sv(109) " "Verilog HDL assignment warning at score_updater.sv(109): truncated value with size 32 to match size of target (4)" {  } { { "score_updater.sv" "" { Text "C:/altera_lite/15.1/Project/score_updater.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|score_updater:S"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_updater.sv(117) " "Verilog HDL assignment warning at score_updater.sv(117): truncated value with size 32 to match size of target (4)" {  } { { "score_updater.sv" "" { Text "C:/altera_lite/15.1/Project/score_updater.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|score_updater:S"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_updater.sv(119) " "Verilog HDL assignment warning at score_updater.sv(119): truncated value with size 32 to match size of target (4)" {  } { { "score_updater.sv" "" { Text "C:/altera_lite/15.1/Project/score_updater.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|score_updater:S"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 score_updater.sv(151) " "Verilog HDL assignment warning at score_updater.sv(151): truncated value with size 32 to match size of target (3)" {  } { { "score_updater.sv" "" { Text "C:/altera_lite/15.1/Project/score_updater.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046065 "|Tic_tac_toe|score_updater:S"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_dec score_updater:S\|seven_seg_dec:player_segment " "Elaborating entity \"seven_seg_dec\" for hierarchy \"score_updater:S\|seven_seg_dec:player_segment\"" {  } { { "score_updater.sv" "player_segment" { Text "C:/altera_lite/15.1/Project/score_updater.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512661046080 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "segments seven_seg_dec.sv(5) " "Verilog HDL warning at seven_seg_dec.sv(5): the port and data declarations for array port \"segments\" do not specify the same range for each dimension" {  } { { "seven_seg_dec.sv" "" { Text "C:/altera_lite/15.1/Project/seven_seg_dec.sv" 5 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1512661046080 "|Tic_tac_toe|score_updater:S|seven_seg_dec:player_segment"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "segments seven_seg_dec.sv(6) " "HDL warning at seven_seg_dec.sv(6): see declaration for object \"segments\"" {  } { { "seven_seg_dec.sv" "" { Text "C:/altera_lite/15.1/Project/seven_seg_dec.sv" 6 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512661046080 "|Tic_tac_toe|score_updater:S|seven_seg_dec:player_segment"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_generator clk_generator:clkg " "Elaborating entity \"clk_generator\" for hierarchy \"clk_generator:clkg\"" {  } { { "Tic_tac_toe.sv" "clkg" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512661046080 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 clk_generator.sv(10) " "Verilog HDL assignment warning at clk_generator.sv(10): truncated value with size 32 to match size of target (31)" {  } { { "clk_generator.sv" "" { Text "C:/altera_lite/15.1/Project/clk_generator.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512661046080 "|Tic_tac_toe|clk_generator:clkg"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "computer_player:AI\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"computer_player:AI\|Mod0\"" {  } { { "computer_player.sv" "Mod0" { Text "C:/altera_lite/15.1/Project/computer_player.sv" 301 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512661047041 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1512661047041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "computer_player:AI\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"computer_player:AI\|lpm_divide:Mod0\"" {  } { { "computer_player.sv" "" { Text "C:/altera_lite/15.1/Project/computer_player.sv" 301 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512661047087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "computer_player:AI\|lpm_divide:Mod0 " "Instantiated megafunction \"computer_player:AI\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512661047087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512661047087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512661047087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512661047087 ""}  } { { "computer_player.sv" "" { Text "C:/altera_lite/15.1/Project/computer_player.sv" 301 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512661047087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lll " "Found entity 1: lpm_divide_lll" {  } { { "db/lpm_divide_lll.tdf" "" { Text "C:/altera_lite/15.1/Project/db/lpm_divide_lll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512661047134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512661047134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/altera_lite/15.1/Project/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512661047134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512661047134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "C:/altera_lite/15.1/Project/db/alt_u_div_ihe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512661047150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512661047150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/altera_lite/15.1/Project/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512661047197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512661047197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/altera_lite/15.1/Project/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512661047244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512661047244 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state_indication\[6\] GND " "Pin \"state_indication\[6\]\" is stuck at GND" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|state_indication[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_indication\[7\] GND " "Pin \"state_indication\[7\]\" is stuck at GND" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|state_indication[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_indication\[8\] GND " "Pin \"state_indication\[8\]\" is stuck at GND" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|state_indication[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_indication\[9\] GND " "Pin \"state_indication\[9\]\" is stuck at GND" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|state_indication[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[0\]\[0\] VCC " "Pin \"score_board\[0\]\[0\]\" is stuck at VCC" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[0\]\[1\] GND " "Pin \"score_board\[0\]\[1\]\" is stuck at GND" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[0][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[0\]\[2\] GND " "Pin \"score_board\[0\]\[2\]\" is stuck at GND" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[0][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[0\]\[3\] GND " "Pin \"score_board\[0\]\[3\]\" is stuck at GND" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[0][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[0\]\[4\] GND " "Pin \"score_board\[0\]\[4\]\" is stuck at GND" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[0][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[0\]\[5\] VCC " "Pin \"score_board\[0\]\[5\]\" is stuck at VCC" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[0][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[0\]\[6\] GND " "Pin \"score_board\[0\]\[6\]\" is stuck at GND" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[0][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[0\]\[7\] VCC " "Pin \"score_board\[0\]\[7\]\" is stuck at VCC" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[0][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[1\]\[7\] VCC " "Pin \"score_board\[1\]\[7\]\" is stuck at VCC" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[1][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[2\]\[0\] GND " "Pin \"score_board\[2\]\[0\]\" is stuck at GND" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[2][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[2\]\[1\] GND " "Pin \"score_board\[2\]\[1\]\" is stuck at GND" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[2][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[2\]\[2\] GND " "Pin \"score_board\[2\]\[2\]\" is stuck at GND" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[2][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[2\]\[3\] GND " "Pin \"score_board\[2\]\[3\]\" is stuck at GND" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[2][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[2\]\[4\] VCC " "Pin \"score_board\[2\]\[4\]\" is stuck at VCC" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[2][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[2\]\[5\] VCC " "Pin \"score_board\[2\]\[5\]\" is stuck at VCC" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[2][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[2\]\[6\] VCC " "Pin \"score_board\[2\]\[6\]\" is stuck at VCC" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[2][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[2\]\[7\] VCC " "Pin \"score_board\[2\]\[7\]\" is stuck at VCC" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[2][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[3\]\[7\] VCC " "Pin \"score_board\[3\]\[7\]\" is stuck at VCC" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[3][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[4\]\[0\] VCC " "Pin \"score_board\[4\]\[0\]\" is stuck at VCC" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[4][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[4\]\[1\] GND " "Pin \"score_board\[4\]\[1\]\" is stuck at GND" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[4][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[4\]\[2\] VCC " "Pin \"score_board\[4\]\[2\]\" is stuck at VCC" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[4][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[4\]\[3\] VCC " "Pin \"score_board\[4\]\[3\]\" is stuck at VCC" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[4][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[4\]\[4\] VCC " "Pin \"score_board\[4\]\[4\]\" is stuck at VCC" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[4][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[4\]\[5\] VCC " "Pin \"score_board\[4\]\[5\]\" is stuck at VCC" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[4][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[4\]\[6\] GND " "Pin \"score_board\[4\]\[6\]\" is stuck at GND" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[4][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[4\]\[7\] VCC " "Pin \"score_board\[4\]\[7\]\" is stuck at VCC" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[4][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_board\[5\]\[7\] VCC " "Pin \"score_board\[5\]\[7\]\" is stuck at VCC" {  } { { "Tic_tac_toe.sv" "" { Text "C:/altera_lite/15.1/Project/Tic_tac_toe.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512661048124 "|Tic_tac_toe|score_board[5][7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512661048124 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512661048218 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512661049452 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera_lite/15.1/Project/output_files/Tic_tac_toe.map.smsg " "Generated suppressed messages file C:/altera_lite/15.1/Project/output_files/Tic_tac_toe.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512661049499 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512661049796 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512661049796 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "975 " "Implemented 975 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512661049906 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512661049906 ""} { "Info" "ICUT_CUT_TM_LCELLS" "888 " "Implemented 888 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512661049906 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512661049906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "837 " "Peak virtual memory: 837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512661049963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 17:37:29 2017 " "Processing ended: Thu Dec 07 17:37:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512661049963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512661049963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512661049963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512661049963 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512661056141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512661056157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 17:37:36 2017 " "Processing started: Thu Dec 07 17:37:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512661056157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1512661056157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Tic_tac_toe -c Tic_tac_toe --netlist_type=sgate " "Command: quartus_npp Tic_tac_toe -c Tic_tac_toe --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1512661056157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512661056453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 17:37:36 2017 " "Processing ended: Thu Dec 07 17:37:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512661056453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512661056453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512661056453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1512661056453 ""}
