static int F_1 ( struct V_1 * V_2 , int V_3 , int V_4 )\r\n{\r\nstruct V_5 * V_6 = V_2 -> V_7 ;\r\nstruct V_8 * V_9 = & V_6 -> V_9 ;\r\nint V_10 ;\r\nF_2 ( L_1 ,\r\nV_3 , V_4 ) ;\r\nV_10 = V_9 -> V_11 ( V_6 , V_3 , V_4 ) ;\r\nF_2 ( L_2 , V_10 ) ;\r\nreturn V_10 ;\r\n}\r\nstatic int F_3 ( struct V_1 * V_2 , int V_3 , int V_4 ,\r\nT_1 V_12 )\r\n{\r\nstruct V_5 * V_6 = V_2 -> V_7 ;\r\nstruct V_8 * V_9 = & V_6 -> V_9 ;\r\nint V_10 = V_12 ;\r\nF_2 ( L_3 ,\r\nV_3 , V_4 , V_10 ) ;\r\nV_9 -> V_13 ( V_6 , V_3 , V_4 , V_10 ) ;\r\nF_2 ( L_4 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_4 ( struct V_5 * V_6 )\r\n{\r\nstruct V_14 * V_15 = V_6 -> V_15 ;\r\nstruct V_16 * V_17 = V_6 -> V_2 -> V_18 [ V_19 ] ;\r\nint V_20 ;\r\nF_5 ( V_15 , L_5 ) ;\r\nF_5 ( V_15 , L_6 , V_21 ,\r\nF_6 ( V_6 , V_22 , V_21 ) ) ;\r\nF_5 ( V_15 , L_7 , V_23 ,\r\nF_6 ( V_6 , V_22 , V_23 ) ) ;\r\nF_5 ( V_15 , L_8 , V_24 ,\r\nF_6 ( V_6 , V_22 , V_24 ) ) ;\r\nF_5 ( V_15 , L_9 , V_25 ,\r\nF_6 ( V_6 , V_22 , V_25 ) ) ;\r\nF_5 ( V_15 , L_10 , V_26 ,\r\nF_6 ( V_6 , V_22 , V_26 ) ) ;\r\nF_5 ( V_15 , L_10 , V_27 ,\r\nF_6 ( V_6 , V_22 , V_27 ) ) ;\r\nF_5 ( V_15 , L_11 , V_21 ,\r\nF_6 ( V_6 , V_28 , V_21 ) ) ;\r\nF_5 ( V_15 , L_12 , V_23 ,\r\nF_6 ( V_6 , V_28 , V_23 ) ) ;\r\nF_5 ( V_15 , L_13 ,\r\nV_29 ,\r\nF_6 ( V_6 , V_28 , V_29 ) ) ;\r\nF_5 ( V_15 , L_14 ,\r\nV_29 + 1 ,\r\nF_6 ( V_6 , V_28 , V_29 + 1 ) ) ;\r\nF_5 ( V_15 , L_15 ,\r\nV_29 + 2 ,\r\nF_6 ( V_6 , V_28 , V_29 + 2 ) ) ;\r\nF_5 ( V_15 , L_16 ,\r\nV_30 ,\r\nF_6 ( V_6 , V_28 , V_30 ) ) ;\r\nF_5 ( V_15 , L_17 ,\r\nV_17 -> V_31 . V_32 ) ;\r\nfor ( V_20 = 0 ; V_20 < F_7 ( V_17 -> V_31 . V_33 ) ; V_20 ++ )\r\nF_5 ( V_15 , L_18 , V_20 ,\r\nV_17 -> V_31 . V_33 [ V_20 ] ) ;\r\nF_5 ( V_15 , L_19 ) ;\r\n}\r\nint F_8 ( struct V_5 * V_6 )\r\n{\r\nstruct V_1 * V_2 ;\r\nstruct V_16 * V_17 ;\r\nint V_34 = 0 ;\r\nF_9 ( L_20 ) ;\r\nV_2 = F_10 () ;\r\nif ( ! V_2 ) {\r\nF_11 ( V_6 -> V_15 , L_21 ) ;\r\nreturn - V_35 ;\r\n}\r\nV_2 -> V_36 = V_37 ;\r\nV_2 -> V_38 = F_1 ;\r\nV_2 -> V_39 = F_3 ;\r\nsnprintf ( V_2 -> V_40 , sizeof( V_2 -> V_40 ) , L_22 , V_6 -> V_41 ) ;\r\nV_2 -> V_7 = V_6 ;\r\nV_2 -> V_42 = ~ 0 ;\r\nV_2 -> V_43 = V_6 -> V_15 ;\r\nV_34 = F_12 ( V_2 ) ;\r\nif ( V_34 ) {\r\nF_11 ( V_6 -> V_15 , L_23 ) ;\r\ngoto V_44;\r\n}\r\nF_9 ( L_24 , V_6 -> V_41 ) ;\r\nV_17 = F_13 ( V_2 , V_19 , true ) ;\r\nif ( F_14 ( V_17 ) || ! V_17 ||\r\n! V_17 -> V_31 . V_33 [ V_22 ] ) {\r\nF_11 ( V_6 -> V_15 , L_25 ) ;\r\nV_34 = V_17 ? F_15 ( V_17 ) : - V_45 ;\r\ngoto V_46;\r\n}\r\nF_16 (MDIO_MODULE_PREFIX MDIO_ID_FMT,\r\nMDIO_ID_ARGS(phydev->c45_ids.device_ids[MDIO_MMD_PCS])) ;\r\nV_34 = F_17 ( V_17 ) ;\r\nif ( V_34 ) {\r\nF_11 ( V_6 -> V_15 , L_26 ) ;\r\ngoto V_47;\r\n}\r\nif ( ! V_17 -> V_15 . V_48 ) {\r\nF_11 ( V_6 -> V_15 , L_27 ) ;\r\nV_34 = - V_49 ;\r\ngoto V_47;\r\n}\r\nV_6 -> V_50 = V_17 -> V_15 . V_48 -> V_51 ;\r\nif ( ! F_18 ( V_6 -> V_50 ) ) {\r\nF_11 ( V_6 -> V_15 , L_28 ) ;\r\nV_34 = - V_49 ;\r\ngoto V_47;\r\n}\r\nV_6 -> V_2 = V_2 ;\r\nV_6 -> V_52 = V_22 ;\r\nV_17 -> V_53 = V_6 -> V_54 ;\r\nif ( V_17 -> V_53 == V_55 ) {\r\nV_17 -> V_56 = V_6 -> V_57 ;\r\nV_17 -> V_58 = V_59 ;\r\nV_17 -> V_60 &= ~ V_61 ;\r\n}\r\nV_6 -> V_17 = V_17 ;\r\nF_19 ( V_6 ) ;\r\nF_9 ( L_29 ) ;\r\nreturn 0 ;\r\nV_47:\r\nF_20 ( V_17 ) ;\r\nV_46:\r\nF_21 ( V_2 ) ;\r\nV_44:\r\nF_22 ( V_2 ) ;\r\nreturn V_34 ;\r\n}\r\nvoid F_23 ( struct V_5 * V_6 )\r\n{\r\nF_9 ( L_30 ) ;\r\nV_6 -> V_17 = NULL ;\r\nF_24 ( V_6 -> V_50 ) ;\r\nV_6 -> V_50 = NULL ;\r\nF_21 ( V_6 -> V_2 ) ;\r\nV_6 -> V_2 -> V_7 = NULL ;\r\nF_22 ( V_6 -> V_2 ) ;\r\nV_6 -> V_2 = NULL ;\r\nF_9 ( L_31 ) ;\r\n}
